-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Tue Jul 19 22:03:39 2022
-- Host        : DESKTOP-8P19OKJ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               F:/workspace/gpif_vfifo/gpif_vfifo.srcs/sources_1/bd/vfifo/ip/vfifo_axi_vfifo_ctrl_0_0/vfifo_axi_vfifo_ctrl_0_0_sim_netlist.vhdl
-- Design      : vfifo_axi_vfifo_ctrl_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ : entity is "SYNC_RST";
end \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "SYNC_RST";
end \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "SYNC_RST";
end \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "SYNC_RST";
end \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_compare__parameterized0\ is
  port (
    counts_matched : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    plusOp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_compare__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_21_compare";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_compare__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\(1),
      S(2 downto 1) => v1_reg(2 downto 1),
      S(0) => \gmux.gm[4].gms.ms_0\(0)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090303"
    )
        port map (
      I0 => plusOp(1),
      I1 => sdpo_int(1),
      I2 => sdpo_int(0),
      I3 => plusOp(0),
      I4 => \gmux.gm[1].gms.ms_0\,
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000933"
    )
        port map (
      I0 => plusOp(3),
      I1 => sdpo_int(3),
      I2 => plusOp(2),
      I3 => \gmux.gm[1].gms.ms_0\,
      I4 => sdpo_int(2),
      O => v1_reg(2)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => counts_matched,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090303"
    )
        port map (
      I0 => plusOp(5),
      I1 => sdpo_int(5),
      I2 => sdpo_int(4),
      I3 => plusOp(4),
      I4 => \gmux.gm[1].gms.ms_0\,
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000933"
    )
        port map (
      I0 => plusOp(7),
      I1 => sdpo_int(7),
      I2 => plusOp(6),
      I3 => \gmux.gm[1].gms.ms_0\,
      I4 => sdpo_int(6),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay is
  port (
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[30]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    \eqOp_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay is
  signal \^b\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gstage1.q_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[31]\ : STD_LOGIC;
begin
  B(12 downto 0) <= \^b\(12 downto 0);
\eqOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^b\(0),
      I1 => A(0),
      O => \gstage1.q_dly_reg[15]_0\(0)
    );
eqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[1]\,
      I1 => \gstage1.q_dly_reg_n_0_[2]\,
      I2 => \eqOp_inferred__0/i__carry__0\(0),
      I3 => \gstage1.q_dly_reg_n_0_[0]\,
      O => S(0)
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(0),
      Q => \gstage1.q_dly_reg_n_0_[0]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(10),
      Q => \gstage1.q_dly_reg[30]_0\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(11),
      Q => \gstage1.q_dly_reg[30]_0\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(12),
      Q => \gstage1.q_dly_reg[30]_0\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(13),
      Q => \gstage1.q_dly_reg[30]_0\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(14),
      Q => \gstage1.q_dly_reg[30]_0\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(15),
      Q => \^b\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(16),
      Q => \^b\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(17),
      Q => \^b\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(18),
      Q => \^b\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(19),
      Q => \^b\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(1),
      Q => \gstage1.q_dly_reg_n_0_[1]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(20),
      Q => \^b\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(21),
      Q => \^b\(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(22),
      Q => \^b\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(23),
      Q => \^b\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(24),
      Q => \^b\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(25),
      Q => \^b\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(26),
      Q => \^b\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(27),
      Q => \^b\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(28),
      Q => \gstage1.q_dly_reg[30]_0\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(29),
      Q => \gstage1.q_dly_reg[30]_0\(13),
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(2),
      Q => \gstage1.q_dly_reg_n_0_[2]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(30),
      Q => \gstage1.q_dly_reg[30]_0\(14),
      R => Q(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(31),
      Q => \gstage1.q_dly_reg_n_0_[31]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(3),
      Q => \gstage1.q_dly_reg[30]_0\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(4),
      Q => \gstage1.q_dly_reg[30]_0\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(5),
      Q => \gstage1.q_dly_reg[30]_0\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(6),
      Q => \gstage1.q_dly_reg[30]_0\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(7),
      Q => \gstage1.q_dly_reg[30]_0\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(8),
      Q => \gstage1.q_dly_reg[30]_0\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(9),
      Q => \gstage1.q_dly_reg[30]_0\(6),
      R => Q(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[31]\,
      I1 => \eqOp_inferred__0/i__carry__0\(1),
      O => \gstage1.q_dly_reg[31]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay_127 is
  port (
    A : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[28]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[15]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gstage1.q_dly_reg[16]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[17]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[18]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[19]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[20]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[21]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[22]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[23]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[24]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[25]_1\ : in STD_LOGIC;
    \gstage1.q_dly_reg[26]_0\ : in STD_LOGIC;
    \gstage1.q_dly_reg[27]_0\ : in STD_LOGIC;
    \eqOp_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay_127 : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay_127;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay_127 is
  signal \^a\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gstage1.q_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[28]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[29]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[30]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[9]\ : STD_LOGIC;
begin
  A(12 downto 0) <= \^a\(12 downto 0);
\eqOp_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[12]\,
      I1 => \eqOp_inferred__0/i__carry__0\(9),
      I2 => \eqOp_inferred__0/i__carry__0\(11),
      I3 => \gstage1.q_dly_reg_n_0_[14]\,
      I4 => \eqOp_inferred__0/i__carry__0\(10),
      I5 => \gstage1.q_dly_reg_n_0_[13]\,
      O => \gstage1.q_dly_reg[12]_0\(0)
    );
eqOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[9]\,
      I1 => \eqOp_inferred__0/i__carry__0\(6),
      I2 => \eqOp_inferred__0/i__carry__0\(8),
      I3 => \gstage1.q_dly_reg_n_0_[11]\,
      I4 => \eqOp_inferred__0/i__carry__0\(7),
      I5 => \gstage1.q_dly_reg_n_0_[10]\,
      O => S(2)
    );
eqOp_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[6]\,
      I1 => \eqOp_inferred__0/i__carry__0\(3),
      I2 => \eqOp_inferred__0/i__carry__0\(5),
      I3 => \gstage1.q_dly_reg_n_0_[8]\,
      I4 => \eqOp_inferred__0/i__carry__0\(4),
      I5 => \gstage1.q_dly_reg_n_0_[7]\,
      O => S(1)
    );
eqOp_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[3]\,
      I1 => \eqOp_inferred__0/i__carry__0\(0),
      I2 => \eqOp_inferred__0/i__carry__0\(2),
      I3 => \gstage1.q_dly_reg_n_0_[5]\,
      I4 => \eqOp_inferred__0/i__carry__0\(1),
      I5 => \gstage1.q_dly_reg_n_0_[4]\,
      O => S(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \gstage1.q_dly_reg_n_0_[10]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \gstage1.q_dly_reg_n_0_[11]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \gstage1.q_dly_reg_n_0_[12]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \gstage1.q_dly_reg_n_0_[13]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \gstage1.q_dly_reg_n_0_[14]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[15]_0\,
      Q => \^a\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[16]_0\,
      Q => \^a\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[17]_0\,
      Q => \^a\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[18]_0\,
      Q => \^a\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[19]_0\,
      Q => \^a\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[20]_0\,
      Q => \^a\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[21]_0\,
      Q => \^a\(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[22]_0\,
      Q => \^a\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[23]_0\,
      Q => \^a\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[24]_0\,
      Q => \^a\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[25]_1\,
      Q => \^a\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[26]_0\,
      Q => \^a\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gstage1.q_dly_reg[27]_0\,
      Q => \^a\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \gstage1.q_dly_reg_n_0_[28]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \gstage1.q_dly_reg_n_0_[29]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gstage1.q_dly_reg[31]_0\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => \gstage1.q_dly_reg_n_0_[30]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(16),
      Q => \gstage1.q_dly_reg[31]_0\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gstage1.q_dly_reg_n_0_[3]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gstage1.q_dly_reg_n_0_[4]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gstage1.q_dly_reg_n_0_[5]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \gstage1.q_dly_reg_n_0_[6]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \gstage1.q_dly_reg_n_0_[7]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \gstage1.q_dly_reg_n_0_[8]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \gstage1.q_dly_reg_n_0_[9]\,
      R => Q(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[28]\,
      I1 => \eqOp_inferred__0/i__carry__0\(12),
      I2 => \eqOp_inferred__0/i__carry__0\(14),
      I3 => \gstage1.q_dly_reg_n_0_[30]\,
      I4 => \eqOp_inferred__0/i__carry__0\(13),
      I5 => \gstage1.q_dly_reg_n_0_[29]\,
      O => \gstage1.q_dly_reg[28]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(10),
      I1 => B(9),
      I2 => B(11),
      I3 => \^a\(12),
      I4 => B(10),
      I5 => \^a\(11),
      O => \gstage1.q_dly_reg[25]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(7),
      I1 => B(6),
      I2 => B(8),
      I3 => \^a\(9),
      I4 => B(7),
      I5 => \^a\(8),
      O => \gstage1.q_dly_reg[25]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(4),
      I1 => B(3),
      I2 => B(5),
      I3 => \^a\(6),
      I4 => B(4),
      I5 => \^a\(5),
      O => \gstage1.q_dly_reg[25]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(1),
      I1 => B(0),
      I2 => B(2),
      I3 => \^a\(3),
      I4 => B(1),
      I5 => \^a\(2),
      O => \gstage1.q_dly_reg[25]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized0\ is
  port (
    pntrs_eql_dly : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized0\ is
  signal pntrs_eql : STD_LOGIC;
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \gstage1.q_dly_reg[0]_0\(0),
      O => pntrs_eql
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntrs_eql,
      Q => pntrs_eql_dly,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1\ is
  port (
    I135 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0][0]_0\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => I135(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_15\ is
  port (
    \gnstage1.q_dly_reg[1][0]_0\ : out STD_LOGIC;
    p_19_out_5 : out STD_LOGIC;
    we_ar_txn : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_15\ : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_15\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_15\ is
  signal \gnstage1.q_dly_reg[0]_13\ : STD_LOGIC;
  signal \^gnstage1.q_dly_reg[1][0]_0\ : STD_LOGIC;
begin
  \gnstage1.q_dly_reg[1][0]_0\ <= \^gnstage1.q_dly_reg[1][0]_0\;
\gcc0.gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[1][0]_0\,
      I1 => \gcc0.gc0.count_d1_reg[3]\,
      O => p_19_out_5
    );
\gcc0.gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[1][0]_0\,
      I1 => \out\,
      O => E(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_13\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_13\,
      Q => \^gnstage1.q_dly_reg[1][0]_0\,
      R => Q(0)
    );
\ram_reg_0_1_0_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[1][0]_0\,
      I1 => mem_init_done,
      O => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_54\ is
  port (
    mcpf_to_argen_payload : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[0][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_54\ : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_54\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_54\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0][0]_1\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => \gnstage1.q_dly_reg[0][0]_0\(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => mcpf_to_argen_payload(0),
      R => \gnstage1.q_dly_reg[0][0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_55\ is
  port (
    mcpf_to_argen_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_55\ : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_55\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_55\ is
  signal \gnstage1.q_dly_reg[0]_17\ : STD_LOGIC;
  signal \^mcpf_to_argen_tvalid\ : STD_LOGIC;
begin
  mcpf_to_argen_tvalid <= \^mcpf_to_argen_tvalid\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcpf_to_argen_tvalid\,
      I1 => \out\,
      O => E(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_17\,
      R => \gnstage1.q_dly_reg[0][0]_0\(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_17\,
      Q => \^mcpf_to_argen_tvalid\,
      R => \gnstage1.q_dly_reg[0][0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized2\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_0_1_30_31 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    mem_init_done : in STD_LOGIC;
    \gstage1.q_dly_reg[14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => \gstage1.q_dly_reg[14]_0\(0)
    );
\ram_reg_0_1_0_5_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(1),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(1)
    );
\ram_reg_0_1_0_5_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(0),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(0)
    );
\ram_reg_0_1_0_5_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(3),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(3)
    );
\ram_reg_0_1_0_5_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(2),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(2)
    );
\ram_reg_0_1_12_17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(11),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(11)
    );
\ram_reg_0_1_12_17_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(10),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(10)
    );
\ram_reg_0_1_12_17_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(13),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(13)
    );
\ram_reg_0_1_12_17_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(12),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(12)
    );
\ram_reg_0_1_12_17_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(15),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(15)
    );
\ram_reg_0_1_12_17_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(14),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(14)
    );
\ram_reg_0_1_18_23_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(17),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(17)
    );
\ram_reg_0_1_18_23_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(16),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(16)
    );
\ram_reg_0_1_18_23_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(18),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(18)
    );
\ram_reg_0_1_18_23_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(20),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(20)
    );
\ram_reg_0_1_18_23_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(19),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(19)
    );
\ram_reg_0_1_24_29_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(22),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(22)
    );
\ram_reg_0_1_24_29_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(21),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(21)
    );
\ram_reg_0_1_24_29_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(24),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(24)
    );
\ram_reg_0_1_24_29_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(23),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(23)
    );
\ram_reg_0_1_24_29_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(26),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(26)
    );
\ram_reg_0_1_24_29_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(25),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(25)
    );
\ram_reg_0_1_30_31_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => ram_reg_0_1_30_31(28),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(28)
    );
\ram_reg_0_1_30_31_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(27),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(27)
    );
\ram_reg_0_1_6_11_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(5),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(5)
    );
\ram_reg_0_1_6_11_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(4),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(4)
    );
\ram_reg_0_1_6_11_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(7),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(7)
    );
\ram_reg_0_1_6_11_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(6),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(6)
    );
\ram_reg_0_1_6_11_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(9),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(9)
    );
\ram_reg_0_1_6_11_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_0_1_30_31(8),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized3\ is
  port (
    mcpf_to_argen_payload : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gnstage1.q_dly_reg[3][0]_0\ : in STD_LOGIC;
    \gnstage1.q_dly_reg[3][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized3\ : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized3\ is
  signal \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0 ";
begin
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_0\(0),
      Q => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0_n_0\
    );
\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0_n_0\,
      Q => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      R => '0'
    );
\gnstage1.q_dly_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_gate_n_0\,
      Q => mcpf_to_argen_payload(0),
      R => \gnstage1.q_dly_reg[3][0]_1\(0)
    );
\gnstage1.q_dly_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      I1 => \gnstage1.q_dly_reg[3][0]_0\,
      O => \gnstage1.q_dly_reg_gate_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized4\ is
  port (
    mcpf_to_argen_payload : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \gstage1.q_dly_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized4\ : entity is "axi_vfifo_ctrl_v2_0_21_delay";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized4\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized4\ is
begin
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => mcpf_to_argen_payload(0),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => mcpf_to_argen_payload(10),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => mcpf_to_argen_payload(11),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => mcpf_to_argen_payload(12),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => mcpf_to_argen_payload(13),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => mcpf_to_argen_payload(1),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => mcpf_to_argen_payload(2),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => mcpf_to_argen_payload(3),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => mcpf_to_argen_payload(4),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => mcpf_to_argen_payload(5),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => mcpf_to_argen_payload(6),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => mcpf_to_argen_payload(7),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => mcpf_to_argen_payload(8),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => mcpf_to_argen_payload(9),
      R => \gstage1.q_dly_reg[13]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_axic_register_slice is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tready_arb_rs_in : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]_0\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_state : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]_0\ : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_1\ : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]_2\ : out STD_LOGIC;
    \ch_mask_reg[0]\ : out STD_LOGIC;
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_rev.s_ready_i_reg_0\ : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \gfwd_rev.state_reg[0]_1\ : in STD_LOGIC;
    ram_reg_0_1_0_3 : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    \gfwd_rev.state_reg[0]_2\ : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_mask_mm2s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_addr : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \ch_mask_reg[1]_0\ : in STD_LOGIC;
    \ch_mask_reg[1]_1\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    reg_slice_payload_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data2_reg[0]_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data2_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_axic_register_slice : entity is "axic_register_slice";
end vfifo_axi_vfifo_ctrl_0_0_axic_register_slice;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_axic_register_slice is
  signal \^addrc\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[3]\ : STD_LOGIC;
  signal Q_i_3_n_0 : STD_LOGIC;
  signal areset_d1_0 : STD_LOGIC;
  signal \gfwd_rev.s_ready_i_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^gfwd_rev.state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[1]_i_1_n_0\ : STD_LOGIC;
  signal load_s1 : STD_LOGIC;
  signal load_s1_from_s2 : STD_LOGIC;
  signal load_s2 : STD_LOGIC;
  signal next_channel14_out : STD_LOGIC;
  signal reg_slice_payload_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axis_tready_arb_rs_in\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[1]\ : label is "zero:0010,two:0100,iSTATE:0001,one:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[2]\ : label is "zero:0010,two:0100,iSTATE:0001,one:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[3]\ : label is "zero:0010,two:0100,iSTATE:0001,one:1000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Q_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Q_i_2__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ch_arb_cntr_reg[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ch_mask[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ch_mask[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gfwd_rev.storage_data2[0]_i_2\ : label is "soft_lutpair31";
begin
  ADDRC(0) <= \^addrc\(0);
  \gfwd_rev.state_reg[0]_0\(0) <= \^gfwd_rev.state_reg[0]_0\(0);
  s_axis_tready_arb_rs_in <= \^s_axis_tready_arb_rs_in\;
\FSM_onehot_gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[3]\,
      I1 => prog_full_i,
      I2 => \gfwd_rev.state_reg[0]_1\,
      I3 => \gfwd_rev.s_ready_i_reg_0\,
      O => \FSM_onehot_gfwd_rev.state[1]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[3]\,
      I1 => prog_full_i,
      I2 => \gfwd_rev.state_reg[0]_1\,
      I3 => \gfwd_rev.s_ready_i_reg_0\,
      O => \FSM_onehot_gfwd_rev.state[2]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF8FCE82"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[3]\,
      I1 => \gfwd_rev.state_reg[0]_2\,
      I2 => \gfwd_rev.s_ready_i_reg_0\,
      I3 => load_s1_from_s2,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I5 => areset_d1_0,
      O => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => prog_full_i,
      I1 => \gfwd_rev.state_reg[0]_1\,
      I2 => load_s1_from_s2,
      I3 => \gfwd_rev.s_ready_i_reg_0\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\
    );
\FSM_onehot_gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[1]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      S => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[2]_i_1_n_0\,
      Q => load_s1_from_s2,
      R => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[3]\,
      R => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0)
    );
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE000E"
    )
        port map (
      I0 => Q_reg,
      I1 => Q_reg_0(0),
      I2 => Q_i_3_n_0,
      I3 => \^addrc\(0),
      I4 => ch_mask_mm2s(0),
      I5 => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0),
      O => \gfwd_mode.storage_data1_reg[36]\
    );
\Q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0D00"
    )
        port map (
      I0 => Q_reg_0(0),
      I1 => Q_reg,
      I2 => Q_i_3_n_0,
      I3 => \^addrc\(0),
      I4 => ch_mask_mm2s(1),
      I5 => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0),
      O => \gfwd_mode.storage_data1_reg[36]_0\
    );
Q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => \^gfwd_rev.state_reg[0]_0\(0),
      I2 => \gfwd_rev.state_reg[0]_1\,
      I3 => prog_full_i,
      I4 => counts_matched,
      O => \gfwd_rev.storage_data1_reg[0]_1\
    );
\Q_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => \^gfwd_rev.state_reg[0]_0\(0),
      I2 => \gfwd_rev.state_reg[0]_1\,
      I3 => prog_full_i,
      I4 => counts_matched,
      O => \gfwd_rev.storage_data1_reg[0]_0\
    );
Q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => reg_slice_payload_out(1),
      I1 => prog_full_i,
      I2 => \gfwd_rev.state_reg[0]_1\,
      I3 => \^gfwd_rev.state_reg[0]_0\(0),
      O => Q_i_3_n_0
    );
\ch_arb_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D200"
    )
        port map (
      I0 => \^s_axis_tready_arb_rs_in\,
      I1 => \gfwd_rev.s_ready_i_reg_0\,
      I2 => Q(0),
      I3 => curr_state,
      O => D(0)
    );
\ch_arb_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000400000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_axis_tready_arb_rs_in\,
      I2 => \gfwd_rev.s_ready_i_reg_0\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => curr_state,
      O => D(1)
    );
\ch_arb_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB0004FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => load_s2,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => curr_state,
      O => D(2)
    );
\ch_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => p_2_in,
      I1 => next_channel14_out,
      I2 => \ch_mask_reg[1]_1\,
      I3 => \ch_mask_reg[1]_0\,
      O => \ch_mask_reg[1]\
    );
\ch_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \ch_mask_reg[1]_0\,
      I1 => next_channel14_out,
      I2 => \ch_mask_reg[1]_1\,
      I3 => p_2_in,
      O => \ch_mask_reg[0]\
    );
curr_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => load_s2,
      I5 => curr_state,
      O => next_state
    );
\gfwd_mode.storage_data1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => argen_to_mctf_tvalid,
      I2 => areset_d1,
      I3 => sdp_rd_addr_in_i,
      O => \gfwd_rev.storage_data1_reg[0]_2\
    );
\gfwd_rev.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0),
      Q => areset_d1_0,
      R => '0'
    );
\gfwd_rev.s_ready_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFFFFCC00"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[3]\,
      I1 => \gfwd_rev.state_reg[0]_2\,
      I2 => \gfwd_rev.s_ready_i_reg_0\,
      I3 => load_s1_from_s2,
      I4 => areset_d1_0,
      I5 => \^s_axis_tready_arb_rs_in\,
      O => \gfwd_rev.s_ready_i_i_1_n_0\
    );
\gfwd_rev.s_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.s_ready_i_i_1_n_0\,
      Q => \^s_axis_tready_arb_rs_in\,
      R => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0)
    );
\gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5551000D"
    )
        port map (
      I0 => \gfwd_rev.s_ready_i_reg_0\,
      I1 => \^gfwd_rev.state_reg[0]_0\(0),
      I2 => prog_full_i,
      I3 => \gfwd_rev.state_reg[0]_1\,
      I4 => \gfwd_rev.state_reg_n_0_[1]\,
      O => \gfwd_rev.state[0]_i_1_n_0\
    );
\gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"909090DD"
    )
        port map (
      I0 => \gfwd_rev.s_ready_i_reg_0\,
      I1 => \^gfwd_rev.state_reg[0]_0\(0),
      I2 => \gfwd_rev.state_reg_n_0_[1]\,
      I3 => \gfwd_rev.state_reg[0]_1\,
      I4 => prog_full_i,
      O => \gfwd_rev.state[1]_i_1_n_0\
    );
\gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[0]_i_1_n_0\,
      Q => \^gfwd_rev.state_reg[0]_0\(0),
      R => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0)
    );
\gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[1]_i_1_n_0\,
      Q => \gfwd_rev.state_reg_n_0_[1]\,
      S => \FSM_onehot_gfwd_rev.state_reg[2]_0\(0)
    );
\gfwd_rev.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(0),
      I1 => load_s1_from_s2,
      I2 => reg_slice_payload_in(0),
      I3 => load_s1,
      I4 => \^addrc\(0),
      O => \gfwd_rev.storage_data1[0]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(1),
      I1 => load_s1_from_s2,
      I2 => next_channel14_out,
      I3 => load_s1,
      I4 => reg_slice_payload_out(1),
      O => \gfwd_rev.storage_data1[1]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => curr_state,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => load_s2,
      I5 => Q(2),
      O => next_channel14_out
    );
\gfwd_rev.storage_data1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0ACFCE"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I1 => load_s1_from_s2,
      I2 => \gfwd_rev.s_ready_i_reg_0\,
      I3 => \FSM_onehot_gfwd_rev.state_reg_n_0_[3]\,
      I4 => \gfwd_rev.state_reg[0]_1\,
      I5 => prog_full_i,
      O => load_s1
    );
\gfwd_rev.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[0]_i_1_n_0\,
      Q => \^addrc\(0),
      R => '0'
    );
\gfwd_rev.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[1]_i_1_n_0\,
      Q => reg_slice_payload_out(1),
      R => '0'
    );
\gfwd_rev.storage_data2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => \gfwd_rev.storage_data2_reg[0]_0\,
      I1 => \gfwd_rev.storage_data2_reg[0]_1\(0),
      I2 => p_2_in,
      I3 => ch_mask_mm2s(1),
      I4 => load_s2,
      I5 => storage_data2(0),
      O => \gfwd_rev.storage_data2[0]_i_1_n_0\
    );
\gfwd_rev.storage_data2[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tready_arb_rs_in\,
      I1 => \gfwd_rev.s_ready_i_reg_0\,
      O => load_s2
    );
\gfwd_rev.storage_data2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => next_channel14_out,
      I1 => \^s_axis_tready_arb_rs_in\,
      I2 => \gfwd_rev.s_ready_i_reg_0\,
      I3 => storage_data2(1),
      O => \gfwd_rev.storage_data2[1]_i_1_n_0\
    );
\gfwd_rev.storage_data2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[0]_i_1_n_0\,
      Q => storage_data2(0),
      R => '0'
    );
\gfwd_rev.storage_data2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[1]_i_1_n_0\,
      Q => storage_data2(1),
      R => '0'
    );
ram_reg_0_1_0_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => prog_full_i,
      I1 => \gfwd_rev.state_reg[0]_1\,
      I2 => \^gfwd_rev.state_reg[0]_0\(0),
      I3 => ram_reg_0_1_0_3,
      O => \gpfs.prog_full_i_reg\
    );
ram_reg_0_1_0_3_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => ram_reg_0_1_0_3,
      I2 => reset_addr,
      O => ADDRD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ is
  port (
    p_0_out : out STD_LOGIC;
    \end_of_txn_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]_1\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    payload_s2mm_awg1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    end_of_txn1 : in STD_LOGIC;
    s_axis_tready_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    tid_r : in STD_LOGIC;
    \tstart_reg_reg[1]\ : in STD_LOGIC;
    \tstart_reg_reg[0]\ : in STD_LOGIC;
    \arb_granularity_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[39]_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gfwd_mode.m_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^p_0_out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \arb_granularity[6]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \end_of_txn[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \end_of_txn[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[32]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tid_r[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tstart_reg[0]_i_1\ : label is "soft_lutpair33";
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  \gfwd_mode.storage_data1_reg[32]_0\(32 downto 0) <= \^gfwd_mode.storage_data1_reg[32]_0\(32 downto 0);
  p_0_out <= \^p_0_out\;
\arb_granularity[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(0),
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      O => SR(0)
    );
\arb_granularity[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => \arb_granularity_reg[0]\(0),
      O => \gfwd_mode.m_valid_i_reg_0\(0)
    );
\end_of_txn[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000ECE"
    )
        port map (
      I0 => payload_s2mm_awg1(0),
      I1 => end_of_txn1,
      I2 => s_axis_tready_i,
      I3 => \^p_0_out\,
      I4 => Q(0),
      O => \end_of_txn_reg[0]\
    );
\end_of_txn[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BF8888"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => payload_s2mm_awg1(0),
      I3 => end_of_txn1,
      I4 => p_0_in,
      O => \gfwd_mode.m_valid_i_reg_1\
    );
\gfwd_mode.m_valid_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => s_axis_tready_i,
      I1 => s_axis_tvalid,
      I2 => \^p_0_out\,
      O => \gfwd_mode.m_valid_i_i_1__0_n_0\
    );
\gfwd_mode.m_valid_i_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => s_axis_tready_i,
      I1 => \^p_0_out\,
      I2 => payload_s2mm_awg1(0),
      O => \gno_bkp_on_tready.s_axis_tready_i_reg\
    );
\gfwd_mode.m_valid_i_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      O => \gfwd_mode.m_valid_i_reg_2\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1__0_n_0\,
      Q => \^p_0_out\,
      R => \gfwd_mode.m_valid_i_reg_3\
    );
\gfwd_mode.storage_data1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => \gfwd_mode.m_valid_i_reg_3\,
      O => E(0)
    );
\gfwd_mode.storage_data1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => \gfwd_mode.m_valid_i_reg_3\,
      O => p_0_out_0
    );
\gfwd_mode.storage_data1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tstart_reg_reg[1]\,
      I1 => \^gfwd_mode.storage_data1_reg[32]_0\(0),
      I2 => \tstart_reg_reg[0]\,
      O => \^d\(7)
    );
\gfwd_mode.storage_data1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[32]_0\(0),
      I1 => tid_r,
      O => \^d\(8)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(0),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(10),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(11),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(12),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(13),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(14),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(15),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(16),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(17),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(18),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(19),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(1),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(20),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(21),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(22),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(23),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(24),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(25),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(26),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(27),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(28),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(29),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(2),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(30),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(31),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(32),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(33),
      Q => \^d\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(34),
      Q => \^d\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(35),
      Q => \^d\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(36),
      Q => \^d\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(37),
      Q => \^d\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(38),
      Q => \^d\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(39),
      Q => \^d\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(3),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(4),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(5),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(6),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(7),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(8),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \gfwd_mode.storage_data1_reg[39]_0\(9),
      Q => \^gfwd_mode.storage_data1_reg[32]_0\(9),
      R => '0'
    );
\tid_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[32]_0\(0),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      I3 => tid_r,
      O => \gfwd_mode.storage_data1_reg[0]_0\
    );
\tstart_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => \^gfwd_mode.storage_data1_reg[32]_0\(0),
      I4 => \tstart_reg_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[33]_1\
    );
\tstart_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^gfwd_mode.storage_data1_reg[32]_0\(0),
      I2 => \^p_0_out\,
      I3 => s_axis_tready_i,
      I4 => \tstart_reg_reg[1]\,
      O => \gfwd_mode.storage_data1_reg[33]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ is
  port (
    \gfwd_mode.areset_d1_reg_0\ : out STD_LOGIC;
    valid_s2mm_awg2 : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    s_axis_tready_i : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ is
  signal \^gfwd_mode.areset_d1_reg_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^valid_s2mm_awg2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0 : label is "soft_lutpair39";
begin
  \gfwd_mode.areset_d1_reg_0\ <= \^gfwd_mode.areset_d1_reg_0\;
  valid_s2mm_awg2 <= \^valid_s2mm_awg2\;
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.areset_d1_reg_0\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^valid_s2mm_awg2\,
      R => \^gfwd_mode.areset_d1_reg_0\
    );
\gfwd_mode.storage_data1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valid_s2mm_awg2\,
      I1 => \^gfwd_mode.areset_d1_reg_0\,
      O => E(0)
    );
\gfwd_mode.storage_data1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^gfwd_mode.areset_d1_reg_0\,
      I1 => s_axis_tready_i,
      I2 => p_0_out,
      I3 => D(8),
      O => \gfwd_mode.storage_data1[9]_i_1__0_n_0\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(0),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(1),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(2),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(3),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(4),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(5),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(6),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(7),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(8),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[9]_i_1__0_n_0\,
      D => D(9),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(9),
      R => '0'
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^gfwd_mode.areset_d1_reg_0\,
      I1 => s_axis_tready_i,
      I2 => p_0_out,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    areset_d1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[44]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awvalid_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
  m_axi_awvalid_i <= \^m_axi_awvalid_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awvalid_i\,
      I1 => \out\,
      O => p_19_out
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^m_axi_awvalid_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(0),
      I1 => areset_d1,
      O => \^e\(0)
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(5),
      Q => DI(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(6),
      Q => DI(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(7),
      Q => DI(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(0),
      Q => DI(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(1),
      Q => DI(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(2),
      Q => DI(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(3),
      Q => DI(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(4),
      Q => DI(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(5),
      Q => DI(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(6),
      Q => DI(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(7),
      Q => DI(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(8),
      Q => DI(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(9),
      Q => DI(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(10),
      Q => DI(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(11),
      Q => DI(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(12),
      Q => DI(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(13),
      Q => DI(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(14),
      Q => DI(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(15),
      Q => DI(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(16),
      Q => DI(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(17),
      Q => DI(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(18),
      Q => DI(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(19),
      Q => DI(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(20),
      Q => DI(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(21),
      Q => DI(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(22),
      Q => DI(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(23),
      Q => DI(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(24),
      Q => DI(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(25),
      Q => DI(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(26),
      Q => DI(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => '1',
      Q => m_axi_awburst(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(27),
      Q => DI(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(28),
      Q => DI(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(29),
      Q => DI(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(30),
      Q => DI(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[44]_0\(31),
      Q => DI(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \gfwd_mode.storage_data1_reg[45]_1\(0),
      Q => \^storage_data1\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(0),
      Q => DI(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(1),
      Q => DI(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(2),
      Q => DI(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(3),
      Q => DI(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(4),
      Q => DI(4),
      R => '0'
    );
\greg_out.QSPO[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \gfwd_mode.storage_data1_reg[45]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ is
  port (
    m_axi_wvalid_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[3]\ : out STD_LOGIC;
    \burst_count_reg[5]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    areset_d1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    addr_ready : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gfwd_mode.storage_data1_reg[33]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^burst_count_reg[5]\ : STD_LOGIC;
  signal \^m_axi_wvalid_i\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \^packet_cnt_reg[3]\ : STD_LOGIC;
  signal tvalid_w_rs2 : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \burst_count_reg[5]\ <= \^burst_count_reg[5]\;
  m_axi_wvalid_i <= \^m_axi_wvalid_i\;
  \packet_cnt_reg[3]\ <= \^packet_cnt_reg[3]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_wvalid_i\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      O => \gfwd_mode.m_valid_i_reg_0\(0)
    );
\gfwd_mode.m_valid_i_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^d\(0),
      I2 => addr_ready,
      O => tvalid_w_rs2
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tvalid_w_rs2,
      Q => \^m_axi_wvalid_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^d\(0),
      I2 => addr_ready,
      I3 => areset_d1,
      O => p_0_out
    );
\gfwd_mode.storage_data1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8A8A8A8A8"
    )
        port map (
      I0 => addr_ready,
      I1 => \^packet_cnt_reg[3]\,
      I2 => \gfwd_mode.storage_data1_reg[33]_1\,
      I3 => Q(7),
      I4 => \^burst_count_reg[5]\,
      I5 => Q(6),
      O => \^d\(0)
    );
\gfwd_mode.storage_data1[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(4),
      O => \^burst_count_reg[5]\
    );
\gfwd_mode.storage_data1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[33]_2\(3),
      I1 => \gfwd_mode.storage_data1_reg[33]_2\(1),
      I2 => \gfwd_mode.storage_data1_reg[33]_2\(0),
      I3 => \gfwd_mode.storage_data1_reg[33]_2\(2),
      O => \^packet_cnt_reg[3]\
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \^d\(0),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => \gfwd_mode.storage_data1_reg[33]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ is
  port (
    m_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tlen_cntr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tlen_cntr_reg_reg[1]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tlen_cntr_reg_reg[2]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tlen_cntr_reg_reg[7]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[2]_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ is
  signal \^m_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \^tlen_cntr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tlen_cntr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[31]_i_1\ : label is "soft_lutpair54";
begin
  m_axis_tvalid_wr_in_i <= \^m_axis_tvalid_wr_in_i\;
  tlen_cntr(2 downto 0) <= \^tlen_cntr\(2 downto 0);
curr_state_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFFFBFFFBFBB"
    )
        port map (
      I0 => \^tlen_cntr\(0),
      I1 => \tlen_cntr_reg[3]_i_2_n_0\,
      I2 => Q(1),
      I3 => \tlen_cntr_reg_reg[2]\,
      I4 => \tlen_cntr_reg_reg[7]\(1),
      I5 => \tlen_cntr_reg_reg[7]\(0),
      O => \tlen_cntr_reg_reg[1]\
    );
\gfwd_mode.m_valid_i_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30BA"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => m_axis_tready,
      I2 => \gfwd_mode.m_valid_i_reg_2\,
      I3 => \out\,
      O => \gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_1\,
      Q => \^m_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008A"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => m_axis_tready,
      I2 => \gfwd_mode.m_valid_i_reg_2\,
      I3 => \out\,
      I4 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020222022222"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => areset_d1,
      I2 => \^m_axis_tvalid_wr_in_i\,
      I3 => m_axis_tready,
      I4 => \gfwd_mode.m_valid_i_reg_2\,
      I5 => \out\,
      O => p_0_out
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(0),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(10),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(11),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(12),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(13),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(14),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(15),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(16),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(17),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(18),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(19),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(1),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(20),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(21),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(22),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(23),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(24),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(25),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(26),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(27),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(28),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(29),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(2),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(30),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(31),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(3),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(4),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(5),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(6),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(7),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(8),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(9),
      Q => \gfwd_mode.storage_data1_reg[31]_0\(9),
      R => '0'
    );
\tlen_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AFF9A009A009AFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \tlen_cntr_reg[3]_i_2_n_0\,
      I3 => \tlen_cntr_reg_reg[2]\,
      I4 => \tlen_cntr_reg_reg[7]\(2),
      I5 => \tlen_cntr_reg_reg[2]_0\,
      O => \^tlen_cntr\(0)
    );
\tlen_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \tlen_cntr_reg[3]_i_2_n_0\,
      I3 => Q(1),
      I4 => \tlen_cntr_reg_reg[2]\,
      I5 => \tlen_cntr_reg_reg[3]\,
      O => \^tlen_cntr\(1)
    );
\tlen_cntr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004044"
    )
        port map (
      I0 => Q(0),
      I1 => \^m_axis_tvalid_wr_in_i\,
      I2 => m_axis_tready,
      I3 => \gfwd_mode.m_valid_i_reg_2\,
      I4 => \out\,
      I5 => areset_d1,
      O => \tlen_cntr_reg[3]_i_2_n_0\
    );
\tlen_cntr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D020DF2FDF2FD020"
    )
        port map (
      I0 => \tlen_cntr_reg[7]_i_2_n_0\,
      I1 => Q(6),
      I2 => \tlen_cntr_reg_reg[2]\,
      I3 => Q(7),
      I4 => \tlen_cntr_reg_reg[7]\(3),
      I5 => \tlen_cntr_reg_reg[7]_0\,
      O => \^tlen_cntr\(2)
    );
\tlen_cntr_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \tlen_cntr_reg[3]_i_2_n_0\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \tlen_cntr_reg[7]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[40]_0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.areset_d1_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    next_state : out STD_LOGIC;
    curr_state_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]_0\ : out STD_LOGIC;
    m_axi_rvalid_0 : out STD_LOGIC;
    m_axis_tready_0 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_tvalid_wr_in_i : in STD_LOGIC;
    curr_state_reg_1 : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    tlen_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    curr_state_reg_2 : in STD_LOGIC;
    \ram_full_fb_i_i_3__1_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_full_fb_i_i_3__1_1\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \ram_full_fb_i_i_3__1_2\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[40]_1\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_state_i_2__0_n_0\ : STD_LOGIC;
  signal \^curr_state_reg_0\ : STD_LOGIC;
  signal \^gfwd_mode.areset_d1_reg\ : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[35]_i_3_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[35]_i_6_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[35]_i_7_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[40]_0\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \ram_full_fb_i_i_5__0_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[6]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of curr_state_i_3 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair55";
begin
  D(4 downto 0) <= \^d\(4 downto 0);
  curr_state_reg_0 <= \^curr_state_reg_0\;
  \gfwd_mode.areset_d1_reg\ <= \^gfwd_mode.areset_d1_reg\;
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
  \gfwd_mode.storage_data1_reg[40]_0\(40 downto 0) <= \^gfwd_mode.storage_data1_reg[40]_0\(40 downto 0);
\curr_state_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \^curr_state_reg_0\,
      I1 => \curr_state_i_2__0_n_0\,
      I2 => \tlen_cntr_reg_reg[0]\,
      I3 => \^gfwd_mode.areset_d1_reg\,
      O => next_state
    );
\curr_state_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(3),
      I2 => \^d\(2),
      I3 => curr_state_reg_2,
      I4 => tlen_cntr(1),
      I5 => tlen_cntr(2),
      O => \curr_state_i_2__0_n_0\
    );
curr_state_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEFFFF"
    )
        port map (
      I0 => areset_d1,
      I1 => \out\,
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      I3 => m_axis_tready,
      I4 => m_axis_tvalid_wr_in_i,
      O => \^gfwd_mode.areset_d1_reg\
    );
\gfwd_mode.m_valid_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEAAAA"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => \out\,
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      I3 => m_axis_tready,
      I4 => m_axis_tvalid_wr_in_i,
      O => m_axi_rvalid_0
    );
\gfwd_mode.m_valid_i_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      O => m_axis_tready_0
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_2\,
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[40]_0\(36),
      I1 => m_axis_tready,
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      I3 => areset_d1,
      I4 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[36]_0\
    );
\gfwd_mode.storage_data1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(3),
      I2 => \gfwd_mode.storage_data1[35]_i_3_n_0\,
      I3 => tlen_cntr(2),
      I4 => \tlen_cntr_reg_reg[0]\,
      I5 => curr_state_reg_1,
      O => \^curr_state_reg_0\
    );
\gfwd_mode.storage_data1[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__1_2\,
      I1 => \tlen_cntr_reg_reg[0]\,
      I2 => \gfwd_mode.storage_data1[35]_i_6_n_0\,
      I3 => tlen_cntr(0),
      I4 => \gfwd_mode.storage_data1[35]_i_7_n_0\,
      I5 => tlen_cntr(1),
      O => \gfwd_mode.storage_data1[35]_i_3_n_0\
    );
\gfwd_mode.storage_data1[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^gfwd_mode.areset_d1_reg\,
      I5 => Q(2),
      O => \gfwd_mode.storage_data1[35]_i_6_n_0\
    );
\gfwd_mode.storage_data1[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF06F6"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[6]\(3),
      I1 => \tlen_cntr_reg_reg[6]\(4),
      I2 => \tlen_cntr_reg_reg[0]\,
      I3 => Q(1),
      I4 => \^gfwd_mode.areset_d1_reg\,
      I5 => Q(0),
      O => \gfwd_mode.storage_data1[35]_i_7_n_0\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(0),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(10),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(11),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(12),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(13),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(14),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(15),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(16),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(17),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(18),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(19),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(1),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(20),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(21),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(22),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(23),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(24),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(25),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(26),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(27),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(28),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(29),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(2),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(30),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(31),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => '1',
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(32),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(33),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(34),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \tlen_cntr_reg_reg[6]\(0),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \tlen_cntr_reg_reg[6]\(1),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \tlen_cntr_reg_reg[6]\(2),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(35),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(3),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(36),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(4),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(5),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(6),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(7),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(8),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[40]_1\(9),
      Q => \^gfwd_mode.storage_data1_reg[40]_0\(9),
      R => '0'
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000051FF"
    )
        port map (
      I0 => \out\,
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      I2 => m_axis_tready,
      I3 => m_axis_tvalid_wr_in_i,
      I4 => areset_d1,
      O => m_axi_rready
    );
\ram_full_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE200000000"
    )
        port map (
      I0 => curr_state_reg_1,
      I1 => \tlen_cntr_reg_reg[0]\,
      I2 => tlen_cntr(2),
      I3 => \gfwd_mode.storage_data1[35]_i_3_n_0\,
      I4 => \ram_full_fb_i_i_5__0_n_0\,
      I5 => ram_full_i_reg,
      O => curr_state_reg
    );
\ram_full_fb_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAA3CAA"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__1_0\,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(5),
      I3 => \tlen_cntr_reg_reg[0]\,
      I4 => Q(6),
      I5 => \ram_full_fb_i_i_3__1_1\,
      O => \ram_full_fb_i_i_5__0_n_0\
    );
\ram_reg_0_1_0_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^gfwd_mode.m_valid_i_reg_0\,
      I1 => m_axis_tready,
      I2 => \^gfwd_mode.storage_data1_reg[40]_0\(40),
      I3 => mem_init_done,
      O => \gfwd_mode.m_valid_i_reg_1\
    );
\tlen_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D11D"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[6]\(3),
      I1 => \tlen_cntr_reg_reg[0]\,
      I2 => Q(0),
      I3 => \^gfwd_mode.areset_d1_reg\,
      O => \^d\(0)
    );
\tlen_cntr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A9FFA9FFA900"
    )
        port map (
      I0 => Q(1),
      I1 => \^gfwd_mode.areset_d1_reg\,
      I2 => Q(0),
      I3 => \tlen_cntr_reg_reg[0]\,
      I4 => \tlen_cntr_reg_reg[6]\(4),
      I5 => \tlen_cntr_reg_reg[6]\(3),
      O => \^d\(1)
    );
\tlen_cntr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => Q(4),
      I1 => \tlen_cntr_reg[4]_i_2_n_0\,
      I2 => \tlen_cntr_reg_reg[0]\,
      I3 => \tlen_cntr_reg_reg[6]\(5),
      I4 => \tlen_cntr_reg_reg[4]\,
      O => \^d\(2)
    );
\tlen_cntr_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(2),
      I1 => \^gfwd_mode.areset_d1_reg\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => \tlen_cntr_reg[4]_i_2_n_0\
    );
\tlen_cntr_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => Q(5),
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => \tlen_cntr_reg_reg[0]\,
      I3 => \tlen_cntr_reg_reg[5]\,
      I4 => \tlen_cntr_reg_reg[6]\(6),
      O => \^d\(3)
    );
\tlen_cntr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0660F66F066F066"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[6]_0\,
      I1 => \tlen_cntr_reg_reg[6]\(7),
      I2 => Q(6),
      I3 => \tlen_cntr_reg_reg[0]\,
      I4 => Q(5),
      I5 => \tlen_cntr_reg[6]_i_3_n_0\,
      O => \^d\(4)
    );
\tlen_cntr_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^gfwd_mode.areset_d1_reg\,
      I4 => Q(2),
      I5 => Q(4),
      O => \tlen_cntr_reg[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_152\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gfwd_mode.storage_data1_reg[5]_0\ : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    valid_s2mm_awg2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_152\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_152\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_152\ is
  signal \^gfwd_mode.storage_data1_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s2mm_to_awgen_tvalid : STD_LOGIC;
begin
  \gfwd_mode.storage_data1_reg[7]_0\(5 downto 0) <= \^gfwd_mode.storage_data1_reg[7]_0\(5 downto 0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_s2mm_awg2,
      Q => s2mm_to_awgen_tvalid,
      R => areset_d1
    );
\gfwd_mode.storage_data1[33]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => s2mm_to_awgen_tvalid,
      I1 => s2mm_to_awgen_payload(8),
      I2 => s2mm_to_awgen_payload(9),
      I3 => \gfwd_mode.storage_data1_reg[33]\(0),
      O => \gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(0),
      Q => s2mm_to_awgen_payload(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(1),
      Q => \^gfwd_mode.storage_data1_reg[7]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(2),
      Q => \^gfwd_mode.storage_data1_reg[7]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(3),
      Q => \^gfwd_mode.storage_data1_reg[7]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(4),
      Q => \^gfwd_mode.storage_data1_reg[7]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(5),
      Q => s2mm_to_awgen_payload(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(6),
      Q => \^gfwd_mode.storage_data1_reg[7]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(7),
      Q => \^gfwd_mode.storage_data1_reg[7]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(8),
      Q => s2mm_to_awgen_payload(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(9),
      Q => s2mm_to_awgen_payload(9),
      R => '0'
    );
\tdest_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => s2mm_to_awgen_payload(0),
      I1 => awgen_to_mctf_tvalid,
      I2 => \^gfwd_mode.storage_data1_reg[7]_0\(5),
      I3 => mcdf_to_awgen_tvalid,
      I4 => D(1),
      O => \gfwd_mode.storage_data1_reg[0]_0\
    );
\tuser_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => s2mm_to_awgen_payload(5),
      I1 => awgen_to_mctf_tvalid,
      I2 => \^gfwd_mode.storage_data1_reg[7]_0\(5),
      I3 => mcdf_to_awgen_tvalid,
      I4 => D(0),
      O => \gfwd_mode.storage_data1_reg[5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    we_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gstage1.q_dly_reg[1]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(0),
      Q => \^d\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(10),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(11),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(12),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(13),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(14),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(15),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(16),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(17),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(18),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(19),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(1),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(20),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(21),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(22),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(23),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(24),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(25),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(26),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(27),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(28),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(29),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(2),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(30),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(31),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(32),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(3),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(4),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(5),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(6),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(7),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(8),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[32]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_1\(9),
      Q => Q(8),
      R => '0'
    );
\greg_out.QSPO[21]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
ram_reg_0_1_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => \gstage1.q_dly_reg[1]\,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_164\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_164\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_164\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_164\ is
begin
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[1]_0\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[66]_0\ : out STD_LOGIC_VECTOR ( 66 downto 0 );
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \no_of_bytes_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ is
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[32]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \no_of_bytes[5]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \packet_cnt[5]_i_2\ : label is "soft_lutpair45";
begin
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
\aw_len_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gfwd_mode.m_valid_i_reg_0\,
      I1 => awgen_to_mctf_tvalid,
      O => \gfwd_mode.m_valid_i_reg_2\(0)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gfwd_mode.m_valid_i_reg_0\,
      I1 => areset_d1,
      O => \gfwd_mode.m_valid_i_reg_3\(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(32),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(33),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(34),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(35),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(36),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(37),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(38),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(39),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(40),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(41),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(42),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(43),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(44),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(45),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(46),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(47),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(48),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(49),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(50),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(51),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(52),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(53),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(54),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(55),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(56),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(57),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(58),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(59),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(60),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(61),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(62),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(63),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(64),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(65),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(65),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => CO(0),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(66),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \gfwd_mode.storage_data1_reg[66]_0\(9),
      R => '0'
    );
\no_of_bytes[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^gfwd_mode.m_valid_i_reg_0\,
      I1 => awgen_to_mctf_tvalid,
      I2 => \no_of_bytes_reg[5]\(1),
      O => \gfwd_mode.m_valid_i_reg_1\
    );
\packet_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gfwd_mode.m_valid_i_reg_0\,
      I1 => \no_of_bytes_reg[5]\(0),
      O => \gfwd_mode.m_valid_i_reg_4\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => argen_to_mctf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_1\,
      Q => \^storage_data1\(0),
      R => '0'
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => CO(0),
      I2 => \^s_axis_tvalid_wr_in_i\,
      I3 => sdpo_int(1),
      I4 => O(0),
      O => \gfwd_mode.m_valid_i_reg_0\(0)
    );
\greg_out.QSPO[11]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \gfwd_mode.storage_data1_reg[0]_0\
    );
\ram_reg_0_1_0_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
\ram_reg_0_1_0_5_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => CO(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => sdpo_int(0),
      I3 => ram_init_done_i,
      O => WR_DATA(0)
    );
\ram_reg_0_1_6_11_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^storage_data1\(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => CO(0),
      I4 => sdpo_int(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_128\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    we_int : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_128\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_128\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_128\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_1\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\greg_out.QSPO[21]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
\gstage1.q_dly[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => O(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(0),
      O => \gfwd_mode.m_valid_i_reg_0\(0)
    );
ram_reg_0_1_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      O => we_int
    );
\ram_reg_0_1_30_31_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8FFFF"
    )
        port map (
      I0 => O(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => sdpo_int(0),
      I3 => CO(0),
      I4 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      O => WR_DATA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_83\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_83\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_83\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_83\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_1\,
      Q => \^storage_data1\(0),
      R => '0'
    );
\greg_out.QSPO[11]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \gfwd_mode.storage_data1_reg[0]_0\
    );
\ram_reg_0_1_0_0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
\ram_reg_0_1_0_5_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => CO(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => sdpo_int(0),
      I3 => ram_init_done_i,
      O => WR_DATA(0)
    );
\ram_reg_0_1_6_11_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACFAAC0AAAAAAAA"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => O(0),
      I2 => \^s_axis_tvalid_wr_in_i\,
      I3 => CO(0),
      I4 => sdpo_int(1),
      I5 => ram_init_done_i,
      O => WR_DATA(1)
    );
\ram_reg_0_1_6_11_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^storage_data1\(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => CO(0),
      I4 => sdpo_int(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_init_done_i : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => awgen_to_mctf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[15]_0\(0),
      D => \gfwd_mode.storage_data1_reg[15]_1\(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[15]_0\(0),
      D => \gfwd_mode.storage_data1_reg[15]_1\(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[15]_0\(0),
      D => \gfwd_mode.storage_data1_reg[15]_1\(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[15]_0\(0),
      D => \gfwd_mode.storage_data1_reg[15]_1\(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[15]_0\(0),
      D => \gfwd_mode.storage_data1_reg[15]_1\(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[15]_0\(0),
      D => \gfwd_mode.storage_data1_reg[15]_1\(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[15]_0\(0),
      D => \gfwd_mode.storage_data1_reg[15]_1\(5),
      Q => Q(5),
      R => '0'
    );
\ram_reg_0_1_0_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
\ram_reg_0_1_0_5_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => CO(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => sdpo_int(0),
      I3 => ram_init_done_i,
      O => WR_DATA(0)
    );
ram_reg_0_1_6_11_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACFAAC0AAAAAAAA"
    )
        port map (
      I0 => ADDRD(0),
      I1 => O(0),
      I2 => \^s_axis_tvalid_wr_in_i\,
      I3 => CO(0),
      I4 => sdpo_int(1),
      I5 => ram_init_done_i,
      O => WR_DATA(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ is
  port (
    \gfwd_mode.storage_data1_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENA_dly_D_4 : in STD_LOGIC;
    ENA_dly_D_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ is
  signal bram_payload : STD_LOGIC_VECTOR ( 26 to 26 );
  signal bram_wr_en : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[25]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
begin
  \gfwd_mode.storage_data1_reg[25]_0\(25 downto 0) <= \^gfwd_mode.storage_data1_reg[25]_0\(25 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => bram_payload(26),
      I2 => bram_wr_en,
      I3 => \^gfwd_mode.storage_data1_reg[25]_0\(25),
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D_4,
      I1 => bram_payload(26),
      I2 => bram_wr_en,
      O => ENA_I_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D_5,
      I1 => bram_payload(26),
      I2 => bram_wr_en,
      O => ENA_I_1
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => bram_wr_en,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => bram_payload(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^gfwd_mode.storage_data1_reg[25]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_2 : out STD_LOGIC;
    ENB_I_3 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    ENB_dly_D_6 : in STD_LOGIC;
    ENB_dly_D_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \^q\(12),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      I3 => \^q\(11),
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENB_dly_D_6,
      I1 => \^q\(12),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      O => ENB_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENB_dly_D_7,
      I1 => \^q\(12),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      O => ENB_I_3
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(9),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(10),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(11),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(0),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(1),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(2),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(3),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(4),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(5),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(6),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(7),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(8),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_82\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_2 : out STD_LOGIC;
    ENB_I_3 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    ENB_dly_D_6 : in STD_LOGIC;
    ENB_dly_D_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_82\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_82\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_82\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \^q\(12),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      I3 => \^q\(11),
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENB_dly_D_6,
      I1 => \^q\(12),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      O => ENB_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENB_dly_D_7,
      I1 => \^q\(12),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      O => ENB_I_3
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(9),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(10),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(11),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(0),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(1),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(2),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(3),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(4),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(5),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(6),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(7),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(8),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_1\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1_reg[0]_1\(0),
      D => \gfwd_mode.storage_data1_reg[14]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => \gin_reg.wr_pntr_pf_dly_reg[11]\(0),
      I1 => CO(0),
      I2 => \^s_axis_tvalid_wr_in_i\,
      I3 => sdpo_int(1),
      I4 => O(0),
      O => \gfwd_mode.m_valid_i_reg_0\(0)
    );
\greg_out.QSPO[11]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gfwd_mode.storage_data1_reg[0]_0\
    );
\ram_reg_0_1_0_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
\ram_reg_0_1_0_5_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => CO(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => sdpo_int(0),
      I3 => ram_init_done_i,
      O => WR_DATA(0)
    );
\ram_reg_0_1_6_11_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => CO(0),
      I4 => sdpo_int(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ is
  port (
    \gfwd_mode.storage_data1_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_PAYLOAD_DATA : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENA_dly_D_4 : in STD_LOGIC;
    ENA_dly_D_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ : entity is "axic_register_slice";
end \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ is
  signal bram_payload : STD_LOGIC_VECTOR ( 25 to 25 );
  signal bram_wr_en : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[24]_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
begin
  \gfwd_mode.storage_data1_reg[24]_0\(24 downto 0) <= \^gfwd_mode.storage_data1_reg[24]_0\(24 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => bram_payload(25),
      I2 => bram_wr_en,
      I3 => \^gfwd_mode.storage_data1_reg[24]_0\(24),
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D_4,
      I1 => bram_payload(25),
      I2 => bram_wr_en,
      O => ENA_I_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D_5,
      I1 => bram_payload(25),
      I2 => bram_wr_en,
      O => ENA_I_1
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => bram_wr_en,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(0),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(10),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(11),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(12),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(13),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(14),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(15),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(16),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(17),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(18),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(19),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(1),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(20),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(21),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(22),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(23),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(24),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(25),
      Q => bram_payload(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(2),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(3),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(4),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(5),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(6),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(7),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(8),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(9),
      Q => \^gfwd_mode.storage_data1_reg[24]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_doutb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair50";
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(0),
      I1 => ram_doutb(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(0)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(10),
      I1 => \gstage1.q_dly_reg[14]\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(10)
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(11),
      I1 => \gstage1.q_dly_reg[14]\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(11)
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(12),
      I1 => \gstage1.q_dly_reg[14]\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(12)
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(13),
      I1 => \gstage1.q_dly_reg[14]\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(13)
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(14),
      I1 => \gstage1.q_dly_reg[14]\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(14)
    );
\gstage1.q_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(1),
      I1 => ram_doutb(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(1)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(2),
      I1 => ram_doutb(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(2)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(3),
      I1 => ram_doutb(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(3)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(4),
      I1 => ram_doutb(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(4)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(5),
      I1 => ram_doutb(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(5)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(6),
      I1 => ram_doutb(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(6)
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(7),
      I1 => ram_doutb(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(7)
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(8),
      I1 => ram_doutb(8),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(8)
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(9),
      I1 => \gstage1.q_dly_reg[14]\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0\(0),
      I1 => bram_rd_en,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0\(1),
      I1 => bram_rd_en,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_doutb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gstage1.q_dly_reg[13]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ : entity is "blk_mem_gen_mux";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0\ : label is "soft_lutpair46";
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(0),
      I1 => ram_doutb(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(0)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(10),
      I1 => \gstage1.q_dly_reg[13]\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(10)
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(11),
      I1 => \gstage1.q_dly_reg[13]\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(11)
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(12),
      I1 => \gstage1.q_dly_reg[13]\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(12)
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(13),
      I1 => \gstage1.q_dly_reg[13]\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(13)
    );
\gstage1.q_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(1),
      I1 => ram_doutb(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(1)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(2),
      I1 => ram_doutb(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(2)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(3),
      I1 => ram_doutb(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(3)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(4),
      I1 => ram_doutb(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(4)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(5),
      I1 => ram_doutb(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(5)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(6),
      I1 => ram_doutb(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(6)
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(7),
      I1 => ram_doutb(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(7)
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(8),
      I1 => ram_doutb(8),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(8)
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(9),
      I1 => \gstage1.q_dly_reg[13]\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => D(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0\(0),
      I1 => bram_rd_en,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0\(1),
      I1 => bram_rd_en,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(15 downto 8),
      DIADI(7 downto 1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(6 downto 0),
      DIADI(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(32),
      DIBDI(15 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(31 downto 16),
      DIPADIP(1) => '0',
      DIPADIP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(7),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => D(16 downto 9),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 0) => D(32 downto 17),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => D(8),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => m_axi_wvalid_i,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(19 downto 9),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => Q(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => ram_doutb(8),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(24 downto 15),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15) => '0',
      DIADI(14 downto 0) => Q(14 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16\,
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\,
      ENARDEN => ENA_I_4,
      ENBWREN => ENB_I_5,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b_6,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(16 downto 6),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => Q(5 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25\,
      DOBDO(5 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(5 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\,
      ENARDEN => ENA_I_6,
      ENBWREN => ENB_I_7,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b_7,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(19 downto 9),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => Q(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => ram_doutb(8),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b_8,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(23 downto 14),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15) => '0',
      DIADI(14 downto 8) => Q(13 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => Q(6 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16\,
      DOBDO(14 downto 8) => DOBDO(13 downto 7),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24\,
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\,
      ENARDEN => ENA_I_4,
      ENBWREN => ENB_I_5,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b_9,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(15 downto 5),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 5) => B"00000000000",
      DIADI(4 downto 0) => Q(4 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_26\,
      DOBDO(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(4 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\,
      ENARDEN => ENA_I_6,
      ENBWREN => ENB_I_7,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b_10,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 14 to 14 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => mcpf_to_argen_payload(7 downto 4),
      DIADI(7 downto 4) => B"0000",
      DIADI(3 downto 0) => mcpf_to_argen_payload(3 downto 0),
      DIBDI(15 downto 12) => B"0000",
      DIBDI(11 downto 8) => mcpf_to_argen_payload(15 downto 12),
      DIBDI(7 downto 4) => B"0000",
      DIBDI(3 downto 0) => mcpf_to_argen_payload(11 downto 8),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => D(7 downto 4),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3 downto 0) => D(3 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => D(14),
      DOBDO(10) => doutb(14),
      DOBDO(9 downto 8) => D(13 downto 12),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3 downto 0) => D(11 downto 8),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => mcpf_to_argen_tvalid,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_dmem is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[40]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_dmem : entity is "dmem";
end vfifo_axi_vfifo_ctrl_0_0_dmem;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_15_0_5 : label is 656;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_15_0_5 : label is "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_12_17 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_12_17 : label is "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_12_17 : label is 15;
  attribute ram_offset of RAM_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of RAM_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_18_23 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_18_23 : label is "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_18_23 : label is 15;
  attribute ram_offset of RAM_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of RAM_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_24_29 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_24_29 : label is "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_24_29 : label is 15;
  attribute ram_offset of RAM_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of RAM_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_30_35 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_30_35 : label is "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_30_35 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_30_35 : label is 15;
  attribute ram_offset of RAM_reg_0_15_30_35 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_30_35 : label is 30;
  attribute ram_slice_end of RAM_reg_0_15_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_36_40 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_36_40 : label is "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_36_40 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_36_40 : label is 15;
  attribute ram_offset of RAM_reg_0_15_36_40 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_36_40 : label is 36;
  attribute ram_slice_end of RAM_reg_0_15_36_40 : label is 40;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_6_11 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_6_11 : label is "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_6_11 : label is 15;
  attribute ram_offset of RAM_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of RAM_reg_0_15_6_11 : label is 11;
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(31 downto 30),
      DOB(1 downto 0) => p_0_out(33 downto 32),
      DOC(1 downto 0) => p_0_out(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(37 downto 36),
      DIB(1 downto 0) => DI(39 downto 38),
      DIC(1) => '0',
      DIC(0) => DI(40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(37 downto 36),
      DOB(1 downto 0) => p_0_out(39 downto 38),
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(40),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(10),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(11),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(12),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(13),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(14),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(15),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(16),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(17),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(18),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(19),
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(20),
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(21),
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(22),
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(23),
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(24),
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(25),
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(26),
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(27),
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(28),
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(29),
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(30),
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(31),
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(32),
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(33),
      Q => D(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(34),
      Q => D(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(35),
      Q => D(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(36),
      Q => D(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(37),
      Q => D(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(38),
      Q => D(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(39),
      Q => D(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(40),
      Q => D(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(7),
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(8),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => p_0_out(9),
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_dmem_184 is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    I135 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[40]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_dmem_184 : entity is "dmem";
end vfifo_axi_vfifo_ctrl_0_0_dmem_184;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_dmem_184 is
  signal RAM_reg_0_15_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_15_0_5 : label is 656;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_15_0_5 : label is "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_12_17 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_12_17 : label is "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_12_17 : label is 15;
  attribute ram_offset of RAM_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of RAM_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_18_23 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_18_23 : label is "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_18_23 : label is 15;
  attribute ram_offset of RAM_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of RAM_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_24_29 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_24_29 : label is "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_24_29 : label is 15;
  attribute ram_offset of RAM_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of RAM_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_30_35 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_30_35 : label is "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_30_35 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_30_35 : label is 15;
  attribute ram_offset of RAM_reg_0_15_30_35 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_30_35 : label is 30;
  attribute ram_slice_end of RAM_reg_0_15_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_36_40 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_36_40 : label is "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_36_40 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_36_40 : label is 15;
  attribute ram_offset of RAM_reg_0_15_36_40 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_36_40 : label is 36;
  attribute ram_slice_end of RAM_reg_0_15_36_40 : label is 40;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_6_11 : label is 656;
  attribute RTL_RAM_NAME of RAM_reg_0_15_6_11 : label is "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_6_11 : label is 15;
  attribute ram_offset of RAM_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of RAM_reg_0_15_6_11 : label is 11;
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I135(1 downto 0),
      DIB(1 downto 0) => I135(3 downto 2),
      DIC(1 downto 0) => I135(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_0_5_n_0,
      DOA(0) => RAM_reg_0_15_0_5_n_1,
      DOB(1) => RAM_reg_0_15_0_5_n_2,
      DOB(0) => RAM_reg_0_15_0_5_n_3,
      DOC(1) => RAM_reg_0_15_0_5_n_4,
      DOC(0) => RAM_reg_0_15_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I135(13 downto 12),
      DIB(1 downto 0) => I135(15 downto 14),
      DIC(1 downto 0) => I135(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_12_17_n_0,
      DOA(0) => RAM_reg_0_15_12_17_n_1,
      DOB(1) => RAM_reg_0_15_12_17_n_2,
      DOB(0) => RAM_reg_0_15_12_17_n_3,
      DOC(1) => RAM_reg_0_15_12_17_n_4,
      DOC(0) => RAM_reg_0_15_12_17_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I135(19 downto 18),
      DIB(1 downto 0) => I135(21 downto 20),
      DIC(1 downto 0) => I135(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_18_23_n_0,
      DOA(0) => RAM_reg_0_15_18_23_n_1,
      DOB(1) => RAM_reg_0_15_18_23_n_2,
      DOB(0) => RAM_reg_0_15_18_23_n_3,
      DOC(1) => RAM_reg_0_15_18_23_n_4,
      DOC(0) => RAM_reg_0_15_18_23_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I135(25 downto 24),
      DIB(1 downto 0) => I135(27 downto 26),
      DIC(1 downto 0) => I135(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_24_29_n_0,
      DOA(0) => RAM_reg_0_15_24_29_n_1,
      DOB(1) => RAM_reg_0_15_24_29_n_2,
      DOB(0) => RAM_reg_0_15_24_29_n_3,
      DOC(1) => RAM_reg_0_15_24_29_n_4,
      DOC(0) => RAM_reg_0_15_24_29_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I135(31 downto 30),
      DIB(1 downto 0) => I135(33 downto 32),
      DIC(1 downto 0) => I135(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_30_35_n_0,
      DOA(0) => RAM_reg_0_15_30_35_n_1,
      DOB(1) => RAM_reg_0_15_30_35_n_2,
      DOB(0) => RAM_reg_0_15_30_35_n_3,
      DOC(1) => RAM_reg_0_15_30_35_n_4,
      DOC(0) => RAM_reg_0_15_30_35_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I135(37 downto 36),
      DIB(1 downto 0) => I135(39 downto 38),
      DIC(1) => '0',
      DIC(0) => I135(40),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_36_40_n_0,
      DOA(0) => RAM_reg_0_15_36_40_n_1,
      DOB(1) => RAM_reg_0_15_36_40_n_2,
      DOB(0) => RAM_reg_0_15_36_40_n_3,
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => RAM_reg_0_15_36_40_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I135(7 downto 6),
      DIB(1 downto 0) => I135(9 downto 8),
      DIC(1 downto 0) => I135(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_6_11_n_0,
      DOA(0) => RAM_reg_0_15_6_11_n_1,
      DOB(1) => RAM_reg_0_15_6_11_n_2,
      DOB(0) => RAM_reg_0_15_6_11_n_3,
      DOC(1) => RAM_reg_0_15_6_11_n_4,
      DOC(0) => RAM_reg_0_15_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_0_5_n_1,
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_6_11_n_5,
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_6_11_n_4,
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_12_17_n_1,
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_12_17_n_0,
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_12_17_n_3,
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_12_17_n_2,
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_12_17_n_5,
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_12_17_n_4,
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_18_23_n_1,
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_18_23_n_0,
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_0_5_n_0,
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_18_23_n_3,
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_18_23_n_2,
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_18_23_n_5,
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_18_23_n_4,
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_24_29_n_1,
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_24_29_n_0,
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_24_29_n_3,
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_24_29_n_2,
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_24_29_n_5,
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_24_29_n_4,
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_0_5_n_3,
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_30_35_n_1,
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_30_35_n_0,
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_30_35_n_3,
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_30_35_n_2,
      Q => D(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_30_35_n_5,
      Q => D(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_30_35_n_4,
      Q => D(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_36_40_n_1,
      Q => D(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_36_40_n_0,
      Q => D(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_36_40_n_3,
      Q => D(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_36_40_n_2,
      Q => D(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_0_5_n_2,
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_36_40_n_5,
      Q => D(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_0_5_n_5,
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_0_5_n_4,
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_6_11_n_1,
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_6_11_n_0,
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_6_11_n_3,
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[40]_0\,
      D => RAM_reg_0_15_6_11_n_2,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized0\ : entity is "dmem";
end \vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_15_0_5 : label is 112;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_15_0_5 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_6 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_6_6 : label is 112;
  attribute RTL_RAM_NAME of RAM_reg_0_15_6_6 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_6_6 : label is 15;
  attribute ram_offset of RAM_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_0_15_6_6 : label is 6;
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => PAYLOAD_FROM_MTF(1 downto 0),
      DIB(1 downto 0) => PAYLOAD_FROM_MTF(3 downto 2),
      DIC(1 downto 0) => PAYLOAD_FROM_MTF(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1) => '0',
      DIA(0) => PAYLOAD_FROM_MTF(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED(1),
      DOA(0) => p_0_out(6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized1\ is
  port (
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_3\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized1\ : entity is "dmem";
end \vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized1\ is
  signal RAM_reg_0_63_0_1_n_1 : STD_LOGIC;
  signal dout_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_1 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_63_0_1 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_63_0_1 : label is "inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_63_0_1 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_63_0_1 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_63_0_1 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_63_0_1 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_63_0_1 : label is 1;
begin
RAM_reg_0_63_0_1: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[0]_2\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[0]_2\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[0]_2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => \gpr1.dout_i_reg[0]_1\(0),
      DIB => \gpr1.dout_i_reg[0]_1\(1),
      DIC => '0',
      DID => '0',
      DOA => p_0_out(0),
      DOB => RAM_reg_0_63_0_1_n_1,
      DOC => NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED,
      DOD => NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => p_19_out
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFBF80008080"
    )
        port map (
      I0 => dout_i(0),
      I1 => \goreg_dm.dout_i_reg[0]\,
      I2 => \out\(1),
      I3 => m_axi_bvalid,
      I4 => \out\(0),
      I5 => \goreg_dm.dout_i_reg[0]_0\,
      O => \gpr1.dout_i_reg[0]_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[0]_3\,
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0\ is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    ram_full_i_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0\ : entity is "fifo_generator_v13_2_4_compare";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_full_i_reg
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0444"
    )
        port map (
      I0 => ram_full_i_reg_0,
      I1 => \out\,
      I2 => comp0,
      I3 => ram_full_i_reg_1,
      I4 => ram_full_i_reg_2,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_full_fb_i_i_2__4_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_0\ : entity is "fifo_generator_v13_2_4_compare";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \ram_full_fb_i_i_2__4_0\
    );
\ram_full_fb_i_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => \out\,
      I1 => m_axi_wvalid_i,
      I2 => ram_full_i_reg,
      I3 => comp1,
      I4 => Q(0),
      I5 => Q(1),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_1\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_1\ : entity is "fifo_generator_v13_2_4_compare";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D5DDDFFDDDD"
    )
        port map (
      I0 => ram_empty_i_reg_0,
      I1 => \out\,
      I2 => comp0,
      I3 => ram_empty_i_reg_1,
      I4 => comp1,
      I5 => ram_empty_i_reg_2(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_13\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \ram_empty_fb_i_i_3__4_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_13\ : entity is "fifo_generator_v13_2_4_compare";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_13\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_13\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \ram_empty_fb_i_i_3__4_0\
    );
\ram_empty_fb_i_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDF00"
    )
        port map (
      I0 => comp0,
      I1 => ram_empty_i_reg,
      I2 => mcpf_to_argen_tvalid,
      I3 => \out\,
      I4 => Q(0),
      I5 => Q(1),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_14\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_1 : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_14\ : entity is "fifo_generator_v13_2_4_compare";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_14\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_14\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
\ram_empty_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000444"
    )
        port map (
      I0 => ram_empty_i_reg_0(0),
      I1 => comp1,
      I2 => ram_empty_i_reg_1,
      I3 => ram_empty_i_reg_2,
      I4 => \out\,
      I5 => ram_empty_i_reg_3,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_2\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_2\ : entity is "fifo_generator_v13_2_4_compare";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_8\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_8\ : entity is "fifo_generator_v13_2_4_compare";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_8\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_8\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_9\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_full_fb_i_i_4__1_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_9\ : entity is "fifo_generator_v13_2_4_compare";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_9\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_9\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \ram_full_fb_i_i_4__1_0\
    );
\ram_full_fb_i_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => comp1,
      I1 => \out\,
      I2 => mcpf_to_argen_tvalid,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg_2\ : in STD_LOGIC;
    \greg.ram_rd_en_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss : entity is "fifo_generator_v13_2_4_wr_pf_ss";
end vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\FSM_onehot_gfwd_rev.state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gpfs.prog_full_i_reg_0\,
      I1 => \gfwd_rev.state_reg[0]\,
      O => \gpfs.prog_full_i_reg_1\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => diff_pntr_pad(1),
      R => \gpfs.prog_full_i_reg_2\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => diff_pntr_pad(2),
      R => \gpfs.prog_full_i_reg_2\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => diff_pntr_pad(3),
      R => \gpfs.prog_full_i_reg_2\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => diff_pntr_pad(4),
      R => \gpfs.prog_full_i_reg_2\
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550400"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_3\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gpfs.prog_full_i_i_2__2_n_0\,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => diff_pntr_pad(4),
      I1 => diff_pntr_pad(3),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(1),
      O => \gpfs.prog_full_i_i_2__2_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => \gpfs.prog_full_i_reg_2\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \greg.ram_rd_en_i_reg_0\,
      Q => ram_rd_en_i,
      R => \gpfs.prog_full_i_reg_2\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => \gpfs.prog_full_i_reg_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_175 is
  port (
    prog_full_i : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \greg.ram_rd_en_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_175 : entity is "fifo_generator_v13_2_4_wr_pf_ss";
end vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_175;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_175 is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gpfs.prog_full_i_i_1__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  prog_full_i <= \^prog_full_i\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => diff_pntr_pad(1),
      R => \gpfs.prog_full_i_reg_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => diff_pntr_pad(2),
      R => \gpfs.prog_full_i_reg_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => diff_pntr_pad(3),
      R => \gpfs.prog_full_i_reg_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => diff_pntr_pad(4),
      R => \gpfs.prog_full_i_reg_0\
    );
\gpfs.prog_full_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550400"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_1\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gpfs.prog_full_i_i_2_n_0\,
      I4 => \^prog_full_i\,
      O => \gpfs.prog_full_i_i_1__2_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => diff_pntr_pad(4),
      I1 => diff_pntr_pad(3),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(1),
      O => \gpfs.prog_full_i_i_2_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__2_n_0\,
      Q => \^prog_full_i\,
      S => \gpfs.prog_full_i_reg_0\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \greg.ram_rd_en_i_reg_0\,
      Q => ram_rd_en_i,
      R => \gpfs.prog_full_i_reg_0\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_19_out,
      Q => ram_wr_en_i,
      R => \gpfs.prog_full_i_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_185 is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    \greg.ram_rd_en_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \gpfs.prog_full_i_reg_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_185 : entity is "fifo_generator_v13_2_4_wr_pf_ss";
end vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_185;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_185 is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__1_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => \gpfs.prog_full_i_reg_1\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => \gpfs.prog_full_i_reg_1\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => \gpfs.prog_full_i_reg_1\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => \gpfs.prog_full_i_reg_1\
    );
\gpfs.prog_full_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550400"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_2\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gpfs.prog_full_i_i_2__1_n_0\,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__4_n_0\
    );
\gpfs.prog_full_i_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      O => \gpfs.prog_full_i_i_2__1_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__4_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => \gpfs.prog_full_i_reg_1\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \greg.ram_rd_en_i_reg_0\,
      Q => ram_rd_en_i,
      R => \gpfs.prog_full_i_reg_1\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_19_out,
      Q => ram_wr_en_i,
      R => \gpfs.prog_full_i_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized0\ is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i_0 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized0\ : entity is "fifo_generator_v13_2_4_wr_pf_ss";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized0\ is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_reg_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_7,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_6,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_5,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_4,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      R => SR(0)
    );
\gno_bkp_on_tready.s_axis_tready_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_n_0\,
      I1 => prog_full_i_0,
      I2 => prog_full_i,
      O => \gpfs.prog_full_i_reg_0\
    );
\gpfs.prog_full_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550400"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_1\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gpfs.prog_full_i_i_2__0_n_0\,
      I4 => \gpfs.prog_full_i_reg_n_0\,
      O => \gpfs.prog_full_i_i_1__3_n_0\
    );
\gpfs.prog_full_i_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gpfs.prog_full_i_i_3_n_0\,
      O => \gpfs.prog_full_i_i_2__0_n_0\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__3_n_0\,
      Q => \gpfs.prog_full_i_reg_n_0\,
      S => SR(0)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \greg.ram_rd_en_i_reg_0\,
      Q => ram_rd_en_i,
      R => SR(0)
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => SR(0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => p_3_out,
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized1\ is
  port (
    prog_full_i : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \greg.ram_wr_en_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized1\ : entity is "fifo_generator_v13_2_4_wr_pf_ss";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized1\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \gpfs.prog_full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  prog_full_i <= \^prog_full_i\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => SR(0)
    );
\gpfs.prog_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550400"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_1\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gpfs.prog_full_i_i_2__3_n_0\,
      I4 => \^prog_full_i\,
      O => \gpfs.prog_full_i_i_1__0_n_0\
    );
\gpfs.prog_full_i_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(5),
      I3 => \gpfs.prog_full_i_i_3__0_n_0\,
      O => \gpfs.prog_full_i_i_2__3_n_0\
    );
\gpfs.prog_full_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => diff_pntr_pad(6),
      I1 => diff_pntr_pad(3),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(9),
      I4 => diff_pntr_pad(8),
      I5 => diff_pntr_pad(7),
      O => \gpfs.prog_full_i_i_3__0_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__0_n_0\,
      Q => \^prog_full_i\,
      S => SR(0)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_rd_en_i,
      R => SR(0)
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \greg.ram_wr_en_i_reg_0\(0),
      Q => ram_wr_en_i,
      R => SR(0)
    );
\pkt_cnt_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^prog_full_i\,
      I1 => \pkt_cnt_reg_reg[2]\(0),
      O => \gpfs.prog_full_i_reg_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => p_3_out,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]_0\(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(9),
      S(3 downto 1) => B"000",
      S(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized2\ is
  port (
    prog_full_i : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized2\ : entity is "fifo_generator_v13_2_4_wr_pf_ss";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized2\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \gpfs.prog_full_i_i_1__1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__4_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  prog_full_i <= \^prog_full_i\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \gpfs.prog_full_i_reg_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \gpfs.prog_full_i_reg_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \gpfs.prog_full_i_reg_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \gpfs.prog_full_i_reg_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \gpfs.prog_full_i_reg_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \gpfs.prog_full_i_reg_0\
    );
\gpfs.prog_full_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51551000"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_1\,
      I1 => ram_rd_en_i,
      I2 => ram_wr_en_i,
      I3 => \gpfs.prog_full_i_i_2__4_n_0\,
      I4 => \^prog_full_i\,
      O => \gpfs.prog_full_i_i_1__1_n_0\
    );
\gpfs.prog_full_i_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => diff_pntr_pad(6),
      I1 => diff_pntr_pad(5),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(2),
      I4 => diff_pntr_pad(1),
      I5 => diff_pntr_pad(3),
      O => \gpfs.prog_full_i_i_2__4_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__1_n_0\,
      Q => \^prog_full_i\,
      S => \gpfs.prog_full_i_reg_0\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_rd_en_i,
      R => \gpfs.prog_full_i_reg_0\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_19_out,
      Q => ram_wr_en_i,
      R => \gpfs.prog_full_i_reg_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => p_3_out,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3 downto 1) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(4),
      O(3 downto 2) => \NLW_plusOp_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(6 downto 5),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr is
  port (
    \gcc0.gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC;
    \gc0.count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_0\ : in STD_LOGIC;
    \ram_empty_fb_i_i_3__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr : entity is "rd_bin_cntr";
end vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_5__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair6";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_reg[3]_0\(3 downto 0) <= \^gc0.count_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_reg[3]_0\(0),
      O => \plusOp__3\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_reg[3]_0\(0),
      I1 => \^gc0.count_reg[3]_0\(1),
      O => \plusOp__3\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_reg[3]_0\(2),
      I1 => \^gc0.count_reg[3]_0\(1),
      I2 => \^gc0.count_reg[3]_0\(0),
      O => \plusOp__3\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gc0.count_reg[3]_0\(3),
      I1 => \^gc0.count_reg[3]_0\(0),
      I2 => \^gc0.count_reg[3]_0\(1),
      I3 => \^gc0.count_reg[3]_0\(2),
      O => \plusOp__3\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[3]_0\(0),
      Q => \^q\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[3]_0\(1),
      Q => \^q\(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[3]_0\(2),
      Q => \^q\(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[3]_0\(3),
      Q => \^q\(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__3\(0),
      Q => \^gc0.count_reg[3]_0\(0),
      S => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__3\(1),
      Q => \^gc0.count_reg[3]_0\(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__3\(2),
      Q => \^gc0.count_reg[3]_0\(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__3\(3),
      Q => \^gc0.count_reg[3]_0\(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699999966669699"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => \^q\(1),
      I2 => E(0),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\(0),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I5 => \^q\(0),
      O => \gcc0.gc0.count_reg[3]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1_n_0\,
      I3 => \^q\(1),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      O => \gcc0.gc0.count_reg[3]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB2BB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_0\,
      I4 => E(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1_n_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\,
      O => \gcc0.gc0.count_reg[3]\(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B22BB2B2B22"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\(0),
      I5 => E(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\
    );
\ram_empty_fb_i_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \ram_empty_fb_i_i_3__2_0\(2),
      I1 => \^q\(2),
      I2 => \ram_empty_fb_i_i_3__2_0\(0),
      I3 => \^q\(0),
      I4 => \ram_empty_fb_i_i_5__1_n_0\,
      O => \gcc0.gc0.count_d1_reg[2]\
    );
\ram_empty_fb_i_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ram_empty_fb_i_i_3__2_0\(1),
      I2 => \^q\(3),
      I3 => \ram_empty_fb_i_i_3__2_0\(3),
      O => \ram_empty_fb_i_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_180 is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid_i : in STD_LOGIC;
    ram_full_i_reg_2 : in STD_LOGIC;
    ram_full_i_reg_3 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_180 : entity is "rd_bin_cntr";
end vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_180;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_180 is
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair3";
begin
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
  \gc0.count_reg[3]_0\(3 downto 0) <= \^gc0.count_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_reg[3]_0\(0),
      O => \plusOp__9\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_reg[3]_0\(0),
      I1 => \^gc0.count_reg[3]_0\(1),
      O => \plusOp__9\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_reg[3]_0\(2),
      I1 => \^gc0.count_reg[3]_0\(1),
      I2 => \^gc0.count_reg[3]_0\(0),
      O => \plusOp__9\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gc0.count_reg[3]_0\(3),
      I1 => \^gc0.count_reg[3]_0\(0),
      I2 => \^gc0.count_reg[3]_0\(1),
      I3 => \^gc0.count_reg[3]_0\(2),
      O => \plusOp__9\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[3]_0\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[3]_0\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[3]_0\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[3]_0\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__9\(0),
      Q => \^gc0.count_reg[3]_0\(0),
      S => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__9\(1),
      Q => \^gc0.count_reg[3]_0\(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__9\(2),
      Q => \^gc0.count_reg[3]_0\(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__9\(3),
      Q => \^gc0.count_reg[3]_0\(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699999966669699"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => E(0),
      I3 => p_19_out,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I5 => \^gc0.count_d1_reg[3]_0\(0),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\,
      I3 => \^gc0.count_d1_reg[3]_0\(1),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB2BB"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I2 => ram_full_i_reg_1,
      I3 => m_axi_awvalid_i,
      I4 => E(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3),
      I1 => \^gc0.count_d1_reg[3]_0\(3),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0\,
      O => D(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B22BB2B2B22"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => \^gc0.count_d1_reg[3]_0\(0),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I4 => p_19_out,
      I5 => E(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFAA"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => ram_empty_fb_i_i_3_n_0,
      I2 => p_19_out,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \out\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => ram_empty_fb_i_i_3_0(2),
      I1 => \^gc0.count_d1_reg[3]_0\(2),
      I2 => ram_empty_fb_i_i_3_0(0),
      I3 => \^gc0.count_d1_reg[3]_0\(0),
      I4 => ram_empty_fb_i_i_6_n_0,
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^gc0.count_d1_reg[3]_0\(3),
      I3 => ram_empty_fb_i_i_3_0(3),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFBBBFBBBFBB"
    )
        port map (
      I0 => ram_full_fb_i_i_2_n_0,
      I1 => ram_full_i_reg,
      I2 => ram_full_i_reg_0,
      I3 => ram_full_i_reg_1,
      I4 => E(0),
      I5 => ram_empty_fb_i_i_3_n_0,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => ram_full_i_reg_2,
      I1 => ram_full_i_reg_3,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I3 => \^gc0.count_d1_reg[3]_0\(1),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I5 => \^gc0.count_d1_reg[3]_0\(0),
      O => ram_full_fb_i_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_190 is
  port (
    \gc0.count_reg[2]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC;
    \gc0.count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_out : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_190 : entity is "rd_bin_cntr";
end vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_190;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_190 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__4\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_reg[0]_0\(0) <= \^gc0.count_reg[0]_0\(0);
\gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_reg[0]_0\(0),
      O => \plusOp__13\(0)
    );
\gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_reg[0]_0\(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__13\(1)
    );
\gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(1),
      I2 => \^gc0.count_reg[0]_0\(0),
      O => \plusOp__13\(2)
    );
\gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \^gc0.count_reg[0]_0\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(2),
      O => \plusOp__13\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[0]_0\(0),
      Q => \^q\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__13\(0),
      Q => \^gc0.count_reg[0]_0\(0),
      S => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__13\(1),
      Q => rd_pntr_plus1(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__13\(2),
      Q => rd_pntr_plus1(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__13\(3),
      Q => rd_pntr_plus1(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699999966669699"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => \^q\(1),
      I2 => E(0),
      I3 => p_19_out,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I5 => \^q\(0),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\,
      I3 => \^q\(1),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB2BB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\,
      I3 => m_axi_arvalid_i,
      I4 => E(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\,
      O => D(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B22BB2B2B22"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I4 => p_19_out,
      I5 => E(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_pntr_plus1(2),
      I2 => ram_empty_fb_i_reg_0(2),
      I3 => \ram_empty_fb_i_i_3__1_n_0\,
      O => \gc0.count_reg[2]_0\
    );
\ram_empty_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => E(0),
      I1 => ram_empty_fb_i_reg_1,
      I2 => rd_pntr_plus1(3),
      I3 => ram_empty_fb_i_reg_0(3),
      I4 => ram_empty_fb_i_reg_0(1),
      I5 => rd_pntr_plus1(1),
      O => \ram_empty_fb_i_i_3__1_n_0\
    );
\ram_empty_fb_i_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0(2),
      I1 => \^q\(2),
      I2 => ram_empty_fb_i_reg_0(0),
      I3 => \^q\(0),
      I4 => \ram_empty_fb_i_i_6__0_n_0\,
      O => \gcc0.gc0.count_d1_reg[2]\
    );
\ram_empty_fb_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_reg_0(1),
      I2 => \^q\(3),
      I3 => ram_empty_fb_i_reg_0(3),
      O => \ram_empty_fb_i_i_6__0_n_0\
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000010"
    )
        port map (
      I0 => \ram_full_fb_i_i_2__0_n_0\,
      I1 => E(0),
      I2 => p_19_out,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I4 => \^q\(0),
      I5 => ram_full_i_reg,
      O => \gcc0.gc0.count_reg[0]\
    );
\ram_full_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I2 => \^q\(3),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3),
      I4 => \^q\(1),
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      O => \ram_full_fb_i_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ is
  port (
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]_1\ : out STD_LOGIC;
    \gc0.count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gc0.count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__11\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair76";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_reg[7]_0\(7 downto 0) <= \^gc0.count_reg[7]_0\(7 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(0),
      O => \plusOp__11\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(0),
      I1 => \^gc0.count_reg[7]_0\(1),
      O => \plusOp__11\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(2),
      I1 => \^gc0.count_reg[7]_0\(1),
      I2 => \^gc0.count_reg[7]_0\(0),
      O => \plusOp__11\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(3),
      I1 => \^gc0.count_reg[7]_0\(0),
      I2 => \^gc0.count_reg[7]_0\(1),
      I3 => \^gc0.count_reg[7]_0\(2),
      O => \plusOp__11\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(4),
      I1 => \^gc0.count_reg[7]_0\(2),
      I2 => \^gc0.count_reg[7]_0\(1),
      I3 => \^gc0.count_reg[7]_0\(0),
      I4 => \^gc0.count_reg[7]_0\(3),
      O => \plusOp__11\(4)
    );
\gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(5),
      I1 => \^gc0.count_reg[7]_0\(3),
      I2 => \^gc0.count_reg[7]_0\(0),
      I3 => \^gc0.count_reg[7]_0\(1),
      I4 => \^gc0.count_reg[7]_0\(2),
      I5 => \^gc0.count_reg[7]_0\(4),
      O => \plusOp__11\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(6),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      O => \plusOp__11\(6)
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(7),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^gc0.count_reg[7]_0\(6),
      O => \plusOp__11\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \^gc0.count_reg[7]_0\(6),
      I2 => \gc0.count[8]_i_2__0_n_0\,
      I3 => \^gc0.count_reg[7]_0\(7),
      O => \plusOp__11\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gc0.count_reg[7]_0\(5),
      I1 => \^gc0.count_reg[7]_0\(3),
      I2 => \^gc0.count_reg[7]_0\(0),
      I3 => \^gc0.count_reg[7]_0\(1),
      I4 => \^gc0.count_reg[7]_0\(2),
      I5 => \^gc0.count_reg[7]_0\(4),
      O => \gc0.count[8]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[7]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[7]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[7]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[7]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[7]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[7]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[7]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[7]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(0),
      Q => \^gc0.count_reg[7]_0\(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(1),
      Q => \^gc0.count_reg[7]_0\(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(2),
      Q => \^gc0.count_reg[7]_0\(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(3),
      Q => \^gc0.count_reg[7]_0\(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(4),
      Q => \^gc0.count_reg[7]_0\(4),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(5),
      Q => \^gc0.count_reg[7]_0\(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(6),
      Q => \^gc0.count_reg[7]_0\(6),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(7),
      Q => \^gc0.count_reg[7]_0\(7),
      R => SR(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__11\(8),
      Q => rd_pntr_plus1(8),
      R => SR(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gc0.count_d1_reg[8]_0\
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gc0.count_reg[8]_0\
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gc0.count_d1_reg[8]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_1\ : out STD_LOGIC;
    \gc0.count_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]_2\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ : entity is "rd_bin_cntr";
end \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair58";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gc0.count_d1_reg[8]_0\(8 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__5\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__5\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__5\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__5\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \plusOp__5\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__5\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      O => \plusOp__5\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__5\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \^q\(6),
      I2 => \gc0.count[8]_i_2_n_0\,
      I3 => \^q\(7),
      O => \plusOp__5\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[8]_0\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[8]_0\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[8]_0\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[8]_0\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gc0.count_d1_reg[8]_0\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gc0.count_d1_reg[8]_0\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gc0.count_d1_reg[8]_0\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gc0.count_d1_reg[8]_0\(7),
      R => SR(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^gc0.count_d1_reg[8]_0\(8),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(8),
      Q => rd_pntr_plus1(8),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gc0.count_d1_reg[8]_1\
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gc0.count_reg[8]_0\
    );
\gmux.gm[4].gms.ms_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gc0.count_d1_reg[8]_2\
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(7),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(7),
      O => S(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(6),
      O => S(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(5),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(5),
      O => S(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(4),
      O => S(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(3),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3),
      O => \gc0.count_d1_reg[3]_0\(3)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2),
      O => \gc0.count_d1_reg[3]_0\(2)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(1),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1),
      O => \gc0.count_d1_reg[3]_0\(1)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0),
      O => \gc0.count_d1_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : out STD_LOGIC;
    \gc0.count_d1_reg[5]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[5]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ is
  signal \^gc0.count_d1_reg[5]_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[5]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gc0.count_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \plusOp__7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_empty_fb_i_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_6__1_n_0\ : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair70";
begin
  \gc0.count_d1_reg[5]_0\ <= \^gc0.count_d1_reg[5]_0\;
  \gc0.count_d1_reg[5]_1\(5 downto 0) <= \^gc0.count_d1_reg[5]_1\(5 downto 0);
  \gc0.count_reg[2]_0\(0) <= \^gc0.count_reg[2]_0\(0);
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__7\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__7\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_reg[2]_0\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      O => \plusOp__7\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^gc0.count_reg[2]_0\(0),
      O => \plusOp__7\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \^gc0.count_reg[2]_0\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(3),
      O => \plusOp__7\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => \^gc0.count_reg[2]_0\(0),
      I5 => rd_pntr_plus1(4),
      O => \plusOp__7\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[5]_1\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[5]_1\(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_reg[2]_0\(0),
      Q => \^gc0.count_d1_reg[5]_1\(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gc0.count_d1_reg[5]_1\(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gc0.count_d1_reg[5]_1\(4),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gc0.count_d1_reg[5]_1\(5),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__7\(0),
      Q => rd_pntr_plus1(0),
      S => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__7\(1),
      Q => rd_pntr_plus1(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__7\(2),
      Q => \^gc0.count_reg[2]_0\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__7\(3),
      Q => rd_pntr_plus1(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__7\(4),
      Q => rd_pntr_plus1(4),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__7\(5),
      Q => rd_pntr_plus1(5),
      R => \gc0.count_d1_reg[0]_0\
    );
\ram_empty_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFF2FFFFFFF2"
    )
        port map (
      I0 => \ram_empty_fb_i_i_2__4_n_0\,
      I1 => p_19_out,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \out\,
      I5 => \^gc0.count_d1_reg[5]_0\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\ram_empty_fb_i_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => rd_pntr_plus1(4),
      I2 => ram_empty_fb_i_reg(4),
      I3 => \ram_empty_fb_i_i_5__2_n_0\,
      I4 => ram_empty_fb_i_reg(0),
      I5 => rd_pntr_plus1(0),
      O => \ram_empty_fb_i_i_2__4_n_0\
    );
\ram_empty_fb_i_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \ram_empty_fb_i_i_6__1_n_0\,
      I1 => ram_empty_fb_i_i_7_n_0,
      I2 => \^gc0.count_d1_reg[5]_1\(5),
      I3 => ram_empty_fb_i_reg(5),
      O => \^gc0.count_d1_reg[5]_0\
    );
\ram_empty_fb_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => ram_empty_fb_i_reg(5),
      I2 => ram_empty_fb_i_reg(1),
      I3 => rd_pntr_plus1(1),
      I4 => ram_empty_fb_i_reg(3),
      I5 => rd_pntr_plus1(3),
      O => \ram_empty_fb_i_i_5__2_n_0\
    );
\ram_empty_fb_i_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[5]_1\(3),
      I1 => ram_empty_fb_i_reg(3),
      I2 => \^gc0.count_d1_reg[5]_1\(4),
      I3 => ram_empty_fb_i_reg(4),
      O => \ram_empty_fb_i_i_6__1_n_0\
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[5]_1\(2),
      I1 => ram_empty_fb_i_reg(2),
      I2 => ram_empty_fb_i_reg(1),
      I3 => \^gc0.count_d1_reg[5]_1\(1),
      I4 => ram_empty_fb_i_reg(0),
      I5 => \^gc0.count_d1_reg[5]_1\(0),
      O => ram_empty_fb_i_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_fwft is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aempty_fwft_i_reg_0 : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_fwft : entity is "rd_fwft";
end vfifo_axi_vfifo_ctrl_0_0_rd_fwft;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_2_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5FF55F755D755"
    )
        port map (
      I0 => aempty_fwft_i_reg_0,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => aempty_fwft_fb_i,
      I4 => m_axi_wready,
      I5 => \out\,
      O => \aempty_fwft_fb_i_i_1__0_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__0_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__0_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFFEFFFC"
    )
        port map (
      I0 => m_axi_wready,
      I1 => empty_fwft_i_reg_0(1),
      I2 => empty_fwft_i_reg_0(0),
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__0_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_wready,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => SR(0)
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000202"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => empty_fwft_i_reg_0(1),
      I2 => empty_fwft_i_reg_0(0),
      I3 => m_axi_wready,
      I4 => curr_fwft_state(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => m_axi_wready,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      O => \gpregsm1.curr_fwft_state[1]_i_2_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_2_n_0\,
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => E(0)
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_wvalid
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400004000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      I1 => m_axi_wvalid_i,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => m_axi_wready,
      I5 => \out\,
      O => p_3_out
    );
\ram_empty_fb_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_wready,
      O => \gpregsm1.curr_fwft_state_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_fwft_10 is
  port (
    empty_fwft_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_I : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_1\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_10 : entity is "rd_fwft";
end vfifo_axi_vfifo_ctrl_0_0_rd_fwft_10;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_10 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__3_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__3_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty_fwft_i_reg_0 <= empty_fwft_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBAAAAAAAA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \out\,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => empty_fwft_i_reg_1,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      O => ENB_I
    );
\aempty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FDD5F5D5D5F5F5"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      I1 => \out\,
      I2 => aempty_fwft_fb_i,
      I3 => empty_fwft_i_reg_1,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__3_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__3_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__3_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFFDFFFC"
    )
        port map (
      I0 => empty_fwft_i_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__3_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__3_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F310"
    )
        port map (
      I0 => empty_fwft_i_reg_1,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => SR(0)
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__3_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\goreg_bm.dout_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070000"
    )
        port map (
      I0 => empty_fwft_i_reg_1,
      I1 => curr_fwft_state(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => curr_fwft_state(1),
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => empty_fwft_i_reg_1,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i_reg_1,
      I3 => \out\,
      O => \gpregsm1.curr_fwft_state[1]_i_2__0_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_2__0_n_0\,
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
\greg.ram_rd_en_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => empty_fwft_i_reg_1,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => E(0)
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404040404040"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      I1 => mcpf_to_argen_tvalid,
      I2 => \out\,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_i_reg_1,
      O => p_3_out
    );
\ram_empty_fb_i_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      O => \gpregsm1.curr_fwft_state_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_fwft_172 is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    curr_state_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pkt_cnt_reg_reg[2]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_state : out STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pkt_cnt_reg_reg[5]_0\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg_0 : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\ : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_172 : entity is "rd_fwft";
end vfifo_axi_vfifo_ctrl_0_0_rd_fwft_172;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_172 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__2_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal \^curr_state_reg\ : STD_LOGIC;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__2_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gc0.count_d1[3]_i_4_n_0\ : STD_LOGIC;
  signal \gc0.count_d1[3]_i_5_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pkt_cnt_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
  curr_state_reg <= \^curr_state_reg\;
  \out\ <= empty_fwft_i;
\aempty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8D0F090"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => aempty_fwft_fb_i,
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I4 => \^curr_state_reg\,
      I5 => \gpregsm1.user_valid_reg_0\,
      O => \aempty_fwft_fb_i_i_1__2_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__2_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__2_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\curr_state_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550001"
    )
        port map (
      I0 => \gc0.count_d1[3]_i_4_n_0\,
      I1 => prog_full_i_0,
      I2 => empty_fwft_i,
      I3 => curr_state_reg_0,
      I4 => curr_state,
      O => next_state
    );
\empty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFC0EC"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => empty_fwft_fb_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => empty_fwft_i_reg_1(1),
      I5 => empty_fwft_i_reg_1(0),
      O => \empty_fwft_fb_i_i_1__2_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__2_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \gpregsm1.user_valid_reg_0\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__2_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I1 => \gc0.count_d1_reg[3]\,
      I2 => \gc0.count_d1[3]_i_4_n_0\,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => \^e\(0)
    );
\gc0.count_d1[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => prog_full_i_0,
      I1 => \pkt_cnt_reg_reg[5]\(0),
      I2 => \pkt_cnt_reg_reg[5]\(3),
      I3 => \pkt_cnt_reg_reg[5]\(2),
      I4 => \gc0.count_d1[3]_i_5_n_0\,
      O => \gc0.count_d1[3]_i_4_n_0\
    );
\gc0.count_d1[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(1),
      I1 => curr_state,
      I2 => \pkt_cnt_reg_reg[5]\(4),
      I3 => \pkt_cnt_reg_reg[5]\(5),
      O => \gc0.count_d1[3]_i_5_n_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0404FB"
    )
        port map (
      I0 => \^e\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\(0),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_2\(0),
      O => \gnstage1.q_dly_reg[1][0]\(0)
    );
\gfwd_mode.m_valid_i_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => curr_state,
      I2 => prog_full_i_0,
      O => empty_fwft_i_reg_0
    );
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => curr_state,
      I1 => prog_full_i_0,
      I2 => empty_fwft_i,
      I3 => curr_state_reg_0,
      I4 => \gc0.count_d1[3]_i_4_n_0\,
      O => \^curr_state_reg\
    );
\goreg_dm.dout_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \^curr_state_reg\,
      I2 => curr_fwft_state(1),
      I3 => empty_fwft_i_reg_1(1),
      I4 => empty_fwft_i_reg_1(0),
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => \^curr_state_reg\,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      O => \gpregsm1.curr_fwft_state[1]_i_1__3_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \gpregsm1.user_valid_reg_0\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__3_n_0\,
      Q => curr_fwft_state(1),
      R => \gpregsm1.user_valid_reg_0\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \gpregsm1.user_valid_reg_0\
    );
\pkt_cnt_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(2),
      I1 => \pkt_cnt_reg_reg[5]\(1),
      I2 => curr_state,
      I3 => empty_fwft_i,
      I4 => \pkt_cnt_reg_reg[5]\(0),
      I5 => prog_full_i_0,
      O => \pkt_cnt_reg_reg[2]\
    );
\pkt_cnt_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(4),
      I1 => \pkt_cnt_reg[5]_i_2_n_0\,
      I2 => curr_state,
      I3 => Q(0),
      O => D(0)
    );
\pkt_cnt_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(5),
      I1 => \pkt_cnt_reg_reg[5]\(4),
      I2 => \pkt_cnt_reg[5]_i_2_n_0\,
      I3 => curr_state,
      I4 => Q(1),
      O => D(1)
    );
\pkt_cnt_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001101"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(3),
      I1 => \pkt_cnt_reg_reg[5]_0\,
      I2 => empty_fwft_i,
      I3 => curr_state,
      I4 => \pkt_cnt_reg_reg[5]\(1),
      I5 => \pkt_cnt_reg_reg[5]\(2),
      O => \pkt_cnt_reg[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_fwft_178 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \gpr1.dout_i_reg[40]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aempty_fwft_i_reg_0 : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_178 : entity is "rd_fwft";
end vfifo_axi_vfifo_ctrl_0_0_rd_fwft_178;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_178 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5FF55F755D755"
    )
        port map (
      I0 => aempty_fwft_i_reg_0,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => aempty_fwft_fb_i,
      I4 => m_axi_awready,
      I5 => \gpr1.dout_i_reg[40]\,
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFFEFFFC"
    )
        port map (
      I0 => m_axi_awready,
      I1 => Q(1),
      I2 => Q(0),
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_awready,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \gpregsm1.user_valid_reg_0\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpr1.dout_i_reg[40]\,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \^e\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0404FB"
    )
        port map (
      I0 => \^e\(0),
      I1 => m_axi_awvalid_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\(0),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\(0),
      O => D(0)
    );
\gpr1.dout_i[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      I3 => \gpr1.dout_i_reg[40]\,
      I4 => Q(0),
      I5 => Q(1),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => m_axi_awready,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpr1.dout_i_reg[40]\,
      O => \gpregsm1.curr_fwft_state[1]_i_1__1_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \gpregsm1.user_valid_reg_0\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__1_n_0\,
      Q => curr_fwft_state(1),
      R => \gpregsm1.user_valid_reg_0\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \gpregsm1.user_valid_reg_0\
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6666F666"
    )
        port map (
      I0 => ram_empty_fb_i_i_2(0),
      I1 => ram_empty_fb_i_i_2_0(0),
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => m_axi_awready,
      I5 => \gpr1.dout_i_reg[40]\,
      O => \gcc0.gc0.count_d1_reg[2]\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400004000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      I1 => m_axi_awvalid_i,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => m_axi_awready,
      I5 => \gpr1.dout_i_reg[40]\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_fwft_188 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \gpr1.dout_i_reg[40]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aempty_fwft_i_reg_0 : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_188 : entity is "rd_fwft";
end vfifo_axi_vfifo_ctrl_0_0_rd_fwft_188;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_188 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__1_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__1_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5FF55F755D755"
    )
        port map (
      I0 => aempty_fwft_i_reg_0,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => aempty_fwft_fb_i,
      I4 => m_axi_arready,
      I5 => \gpr1.dout_i_reg[40]\,
      O => \aempty_fwft_fb_i_i_1__1_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__1_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__1_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFFEFFFC"
    )
        port map (
      I0 => m_axi_arready,
      I1 => Q(1),
      I2 => Q(0),
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__1_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__1_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_arready,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \gpregsm1.user_valid_reg_0\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__1_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpr1.dout_i_reg[40]\,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \^e\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0404FB"
    )
        port map (
      I0 => \^e\(0),
      I1 => m_axi_arvalid_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\(0),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\(0),
      O => D(0)
    );
\gpr1.dout_i[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      I3 => \gpr1.dout_i_reg[40]\,
      I4 => Q(0),
      I5 => Q(1),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => m_axi_arready,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpr1.dout_i_reg[40]\,
      O => \gpregsm1.curr_fwft_state[1]_i_1__2_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \gpregsm1.user_valid_reg_0\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__2_n_0\,
      Q => curr_fwft_state(1),
      R => \gpregsm1.user_valid_reg_0\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \gpregsm1.user_valid_reg_0\
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_fwft_4 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg_0 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : out STD_LOGIC;
    m_axi_bvalid_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    aempty_fwft_i_reg_0 : in STD_LOGIC;
    \ram_empty_fb_i_i_2__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_empty_fb_i_i_2__4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_4 : entity is "rd_fwft";
end vfifo_axi_vfifo_ctrl_0_0_rd_fwft_4;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_fwft_4 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__4_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__4_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty_fwft_i_reg_0 <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\Q_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => empty_fwft_i,
      I2 => Q_reg,
      I3 => Q_reg_0,
      I4 => Q_reg_1,
      O => m_axi_bvalid_0
    );
\aempty_fwft_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5FF55F755D755"
    )
        port map (
      I0 => aempty_fwft_i_reg_0,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => aempty_fwft_fb_i,
      I4 => m_axi_bvalid,
      I5 => \gpr1.dout_i_reg[0]\,
      O => \aempty_fwft_fb_i_i_1__4_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__4_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__4_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFFEFFFC"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => Q(1),
      I2 => Q(0),
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__4_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__4_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \gpregsm1.user_valid_reg_0\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__4_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpr1.dout_i_reg[0]\,
      I1 => m_axi_bvalid,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => E(0)
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_bvalid,
      I3 => \gpr1.dout_i_reg[0]\,
      I4 => Q(0),
      I5 => Q(1),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
\gpregsm1.curr_fwft_state[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_bvalid,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpr1.dout_i_reg[0]\,
      O => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \gpregsm1.user_valid_reg_0\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\,
      Q => curr_fwft_state(1),
      R => \gpregsm1.user_valid_reg_0\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \gpregsm1.user_valid_reg_0\
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_bready
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0080"
    )
        port map (
      I0 => p_19_out,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => m_axi_bvalid,
      I4 => \gpr1.dout_i_reg[0]\,
      O => p_3_out
    );
\ram_empty_fb_i_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F70000000000F7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_bvalid,
      I3 => \gpr1.dout_i_reg[0]\,
      I4 => \ram_empty_fb_i_i_2__4\(0),
      I5 => \ram_empty_fb_i_i_2__4_0\(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_1\
    );
\ram_reg_0_1_0_5_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_bvalid,
      I2 => mem_init_done,
      O => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_179 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_179 : entity is "rd_status_flags_ss";
end vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_179;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_179 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_189 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_fb_i_reg_2 : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    ram_empty_fb_i_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_189 : entity is "rd_status_flags_ss";
end vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_189;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_189 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFEFEFEFEFEFE"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ram_empty_fb_i_reg_2,
      I4 => m_axi_arvalid_i,
      I5 => ram_empty_fb_i_reg_3,
      O => ram_empty_fb_i_reg_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_1,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_1,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg_out.QSPO_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0\ : entity is "rom";
end \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0\ is
begin
\greg_out.QSPO_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \greg_out.QSPO_reg[16]_0\(0)
    );
\greg_out.QSPO_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \greg_out.QSPO_reg[16]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0_126\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg_out.QSPO_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0_126\ : entity is "rom";
end \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0_126\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0_126\ is
begin
\greg_out.QSPO_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \greg_out.QSPO_reg[16]_0\(0)
    );
\greg_out.QSPO_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \greg_out.QSPO_reg[16]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \greg_out.QSPO_reg[11]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2\ : entity is "rom";
end \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2\ is
begin
\greg_out.QSPO_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg[11]_0\,
      Q => D(1),
      R => Q(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => storage_data1(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg_out.QSPO_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \greg_out.QSPO_reg[11]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ : entity is "rom";
end \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2_30\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ is
begin
\greg_out.QSPO_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg[11]_0\,
      Q => D(1),
      R => Q(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg[6]_0\(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized3\ is
  port (
    \greg_out.QSPO_reg[4]_0\ : out STD_LOGIC;
    \greg_out.QSPO_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized3\ : entity is "rom";
end \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized3\ is
begin
\greg_out.QSPO_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \greg_out.QSPO_reg[4]_0\,
      R => \greg_out.QSPO_reg[4]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg_out.QSPO_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \greg_out.QSPO_reg[11]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5\ : entity is "rom";
end \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5\ is
begin
\greg_out.QSPO_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg[11]_1\,
      Q => D(1),
      R => \greg_out.QSPO_reg[11]_0\(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => D(0),
      R => \greg_out.QSPO_reg[11]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5_80\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg_out.QSPO_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg_out.QSPO_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \greg_out.QSPO_reg[11]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5_80\ : entity is "rom";
end \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5_80\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5_80\ is
begin
\greg_out.QSPO_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg[11]_1\,
      Q => D(1),
      R => \greg_out.QSPO_reg[11]_0\(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg[6]_0\(0),
      Q => D(0),
      R => \greg_out.QSPO_reg[11]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_sdpram is
  port (
    wr_data_gcnt : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ram_reg_0_1_0_3_i_5_0 : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_1_0_3_0 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_sdpram : entity is "sdpram";
end vfifo_axi_vfifo_ctrl_0_0_sdpram;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_sdpram is
  signal ram_reg_0_1_0_3_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_3 : STD_LOGIC;
  signal \^wr_data_gcnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_3 : label is 8;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_3 : label is "inst_vfifo/gvfifo_top/garb/sdpram_gcnt/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_3 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_3 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_3 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_3 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_3 : label is 3;
begin
  wr_data_gcnt(3 downto 0) <= \^wr_data_gcnt\(3 downto 0);
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRC(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRC(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRC(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data_gcnt\(1 downto 0),
      DIB(1 downto 0) => \^wr_data_gcnt\(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_3_n_0,
      DOA(0) => ram_reg_0_1_0_3_n_1,
      DOB(1) => ram_reg_0_1_0_3_n_2,
      DOB(0) => ram_reg_0_1_0_3_n_3,
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => ram_reg_0_1_0_3_i_5_0
    );
ram_reg_0_1_0_3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => ram_reg_0_1_0_3_0,
      I1 => ram_reg_0_1_0_3_n_1,
      I2 => argen_to_mctf_tvalid,
      I3 => ram_reg_0_1_0_3_n_0,
      O => \^wr_data_gcnt\(1)
    );
ram_reg_0_1_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_reg_0_1_0_3_0,
      I1 => argen_to_mctf_tvalid,
      I2 => ram_reg_0_1_0_3_n_1,
      O => \^wr_data_gcnt\(0)
    );
ram_reg_0_1_0_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => ram_reg_0_1_0_3_n_3,
      I1 => ram_reg_0_1_0_3_n_1,
      I2 => argen_to_mctf_tvalid,
      I3 => ram_reg_0_1_0_3_n_0,
      I4 => ram_reg_0_1_0_3_0,
      I5 => ram_reg_0_1_0_3_n_2,
      O => \^wr_data_gcnt\(3)
    );
ram_reg_0_1_0_3_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => ram_reg_0_1_0_3_0,
      I1 => ram_reg_0_1_0_3_n_0,
      I2 => argen_to_mctf_tvalid,
      I3 => ram_reg_0_1_0_3_n_1,
      I4 => ram_reg_0_1_0_3_n_3,
      O => \^wr_data_gcnt\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_sdpram_153 is
  port (
    mem_init_done_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_i_5_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    rd_data_mm2s_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_i_2__0_0\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    reset_addr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_sdpram_153 : entity is "sdpram";
end vfifo_axi_vfifo_ctrl_0_0_sdpram_153;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_sdpram_153 is
  signal Q_i_4_n_0 : STD_LOGIC;
  signal Q_i_5_n_0 : STD_LOGIC;
  signal Q_i_6_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_3_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_3_i_6__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_3 : STD_LOGIC;
  signal wr_data_mm2s_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_3 : label is 8;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_3 : label is "inst_vfifo/gvfifo_top/garb/sdpram_mm2s_cnt/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_3 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_3 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_3 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_3 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_3 : label is 3;
begin
\Q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEFFEEFFEFEFE"
    )
        port map (
      I0 => Q_i_4_n_0,
      I1 => Q_i_5_n_0,
      I2 => rd_data_mm2s_gcnt(1),
      I3 => Q_reg,
      I4 => ram_reg_0_1_0_3_n_1,
      I5 => ram_reg_0_1_0_3_n_0,
      O => mem_init_done_reg
    );
Q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2FFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q_reg,
      I1 => ram_reg_0_1_0_3_n_1,
      I2 => rd_data_mm2s_gcnt(0),
      I3 => \Q_i_2__0_0\,
      I4 => m_axis_tready,
      I5 => Q(1),
      O => Q_i_4_n_0
    );
Q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6FFF9CFCFC6C"
    )
        port map (
      I0 => ram_reg_0_1_0_3_n_2,
      I1 => rd_data_mm2s_gcnt(3),
      I2 => Q_reg,
      I3 => ram_reg_0_1_0_3_n_3,
      I4 => Q_i_6_n_0,
      I5 => rd_data_mm2s_gcnt(2),
      O => Q_i_5_n_0
    );
Q_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_3_n_1,
      I1 => ram_reg_0_1_0_3_n_0,
      O => Q_i_6_n_0
    );
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_3_i_6__0_n_0\,
      DIA(1) => \ram_reg_0_1_0_3_i_2__0_n_0\,
      DIA(0) => wr_data_mm2s_cnt(0),
      DIB(1 downto 0) => wr_data_mm2s_cnt(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_3_n_0,
      DOA(0) => ram_reg_0_1_0_3_n_1,
      DOB(1) => ram_reg_0_1_0_3_n_2,
      DOB(0) => ram_reg_0_1_0_3_n_3,
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => Q_i_5_0
    );
\ram_reg_0_1_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => ram_reg_0_1_0_3_n_0,
      I1 => ram_reg_0_1_0_3_n_1,
      I2 => Q_reg,
      O => \ram_reg_0_1_0_3_i_2__0_n_0\
    );
\ram_reg_0_1_0_3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q_reg,
      I1 => ram_reg_0_1_0_3_n_1,
      O => wr_data_mm2s_cnt(0)
    );
\ram_reg_0_1_0_3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => Q_reg,
      I1 => ram_reg_0_1_0_3_n_2,
      I2 => ram_reg_0_1_0_3_n_1,
      I3 => ram_reg_0_1_0_3_n_0,
      I4 => ram_reg_0_1_0_3_n_3,
      O => wr_data_mm2s_cnt(3)
    );
\ram_reg_0_1_0_3_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => Q_reg,
      I1 => ram_reg_0_1_0_3_n_3,
      I2 => ram_reg_0_1_0_3_n_0,
      I3 => ram_reg_0_1_0_3_n_1,
      O => wr_data_mm2s_cnt(2)
    );
\ram_reg_0_1_0_3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => Q_reg,
      I2 => reset_addr,
      O => \ram_reg_0_1_0_3_i_6__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_sdpram_154 is
  port (
    rd_data_mm2s_gcnt : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    Q_i_5 : in STD_LOGIC;
    wr_data_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_sdpram_154 : entity is "sdpram";
end vfifo_axi_vfifo_ctrl_0_0_sdpram_154;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_sdpram_154 is
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_3 : label is 8;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_3 : label is "inst_vfifo/gvfifo_top/garb/sdpram_mm2s_gcnt/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_3 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_3 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_3 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_3 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_3 : label is 3;
begin
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => wr_data_gcnt(1 downto 0),
      DIB(1 downto 0) => wr_data_gcnt(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_mm2s_gcnt(1 downto 0),
      DOB(1 downto 0) => rd_data_mm2s_gcnt(3 downto 2),
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => Q_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ is
  port (
    sdpo_int : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 29 downto 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    aclk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[64]\ : in STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[10]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \gfwd_mode.storage_data1[65]_i_2_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_4 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_5 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_6 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_7 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_4 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_5 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_6 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_7 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_4 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_5 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_6 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_7 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_4 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_5 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_6 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_7 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_4 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_5 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_6 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_7 : STD_LOGIC;
  signal ram_reg_0_1_30_31_i_3_n_7 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_4 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_5 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_6 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_7 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_3 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_4 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_5 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_6 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_7 : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_12_17 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_12_17 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_12_17 : label is 1;
  attribute ram_offset of ram_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_1_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_18_23 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_18_23 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_18_23 : label is 1;
  attribute ram_offset of ram_reg_0_1_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_1_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_24_29 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_24_29 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_24_29 : label is 1;
  attribute ram_offset of ram_reg_0_1_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_1_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_30_31 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_30_31 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_30_31 : label is 1;
  attribute ram_offset of ram_reg_0_1_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_1_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
  WR_DATA(29 downto 0) <= \^wr_data\(29 downto 0);
  sdpo_int(31 downto 0) <= \^sdpo_int\(31 downto 0);
\gfwd_mode.storage_data1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(9),
      I2 => \^sdpo_int\(5),
      I3 => \^sdpo_int\(2),
      I4 => \gfwd_mode.storage_data1[65]_i_2_n_0\,
      O => aclk_0(0)
    );
\gfwd_mode.storage_data1[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(4),
      I2 => \^sdpo_int\(7),
      I3 => \^sdpo_int\(8),
      I4 => \^sdpo_int\(11),
      I5 => \^sdpo_int\(10),
      O => \gfwd_mode.storage_data1[65]_i_2_n_0\
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_12_17_i_7_n_7,
      O => D_0(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_18_23_i_8_n_5,
      O => D_0(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_18_23_i_8_n_4,
      O => D_0(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_24_29_i_7_n_7,
      O => D_0(12)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_12_17_i_7_n_6,
      O => D_0(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_12_17_i_7_n_5,
      O => D_0(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_12_17_i_7_n_4,
      O => D_0(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_18_23_i_7_n_7,
      O => D_0(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_18_23_i_7_n_6,
      O => D_0(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0E2E2"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => CO(0),
      I2 => ADDRD(0),
      I3 => ram_reg_0_1_18_23_i_7_n_5,
      I4 => s_axis_tvalid_wr_in_i,
      O => D_0(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_18_23_i_7_n_4,
      O => D_0(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_18_23_i_8_n_7,
      O => D_0(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_18_23_i_8_n_6,
      O => D_0(9)
    );
\pntr_rchd_end_addr0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => \gin_reg.rd_pntr_pf_dly_reg[10]\,
      I2 => \gfwd_mode.storage_data1_reg[64]\,
      I3 => D(0),
      I4 => \^sdpo_int\(16),
      O => \init_addr_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => D(0),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => \gin_reg.rd_pntr_pf_dly_reg[10]\,
      I3 => \^sdpo_int\(16),
      I4 => \^sdpo_int\(17),
      O => \gfwd_mode.storage_data1_reg[0]\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => \^sdpo_int\(14),
      O => \gfwd_mode.storage_data1_reg[0]\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => \^sdpo_int\(12),
      O => \gfwd_mode.storage_data1_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => \^sdpo_int\(10),
      O => \gfwd_mode.storage_data1_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \^sdpo_int\(25),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \^sdpo_int\(23),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA202A"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => D(0),
      I2 => \gfwd_mode.storage_data1_reg[64]\,
      I3 => \gin_reg.rd_pntr_pf_dly_reg[10]\,
      I4 => \^sdpo_int\(20),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => \gin_reg.rd_pntr_pf_dly_reg[10]\,
      I2 => \gfwd_mode.storage_data1_reg[64]\,
      I3 => D(0),
      I4 => \^sdpo_int\(18),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => \^sdpo_int\(24),
      O => S(3)
    );
\pntr_rchd_end_addr0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => \^sdpo_int\(22),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44422242"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      I2 => \gin_reg.rd_pntr_pf_dly_reg[10]\,
      I3 => \gfwd_mode.storage_data1_reg[64]\,
      I4 => D(0),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => D(0),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => \gin_reg.rd_pntr_pf_dly_reg[10]\,
      I3 => \^sdpo_int\(18),
      I4 => \^sdpo_int\(19),
      O => S(0)
    );
\pntr_rchd_end_addr0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(31),
      I1 => \^sdpo_int\(30),
      O => aclk_3(2)
    );
\pntr_rchd_end_addr0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => aclk_3(1)
    );
\pntr_rchd_end_addr0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => aclk_3(0)
    );
\pntr_rchd_end_addr0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(31),
      I1 => \^sdpo_int\(30),
      O => aclk_4(2)
    );
\pntr_rchd_end_addr0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(29),
      I1 => \^sdpo_int\(28),
      O => aclk_4(1)
    );
\pntr_rchd_end_addr0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => \^sdpo_int\(26),
      O => aclk_4(0)
    );
pntr_rchd_end_addr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => aclk_1(0)
    );
pntr_rchd_end_addr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => \^sdpo_int\(8),
      O => aclk_2(3)
    );
pntr_rchd_end_addr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => \^sdpo_int\(6),
      O => aclk_2(2)
    );
pntr_rchd_end_addr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => \^sdpo_int\(4),
      O => aclk_2(1)
    );
pntr_rchd_end_addr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => aclk_2(0)
    );
ram_reg_0_1_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data1(0),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => \gin_reg.rd_pntr_pf_dly_reg[10]\,
      O => rom_rd_addr_int_1
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => \^wr_data\(1 downto 0),
      DIC(1 downto 0) => \^wr_data\(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_0_5_i_7_n_7,
      O => \^wr_data\(1)
    );
ram_reg_0_1_0_5_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      O => \^wr_data\(0)
    );
ram_reg_0_1_0_5_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_0_5_i_7_n_5,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_0_5_i_7_n_6,
      O => \^wr_data\(2)
    );
ram_reg_0_1_0_5_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_5_i_7_n_0,
      CO(2) => ram_reg_0_1_0_5_i_7_n_1,
      CO(1) => ram_reg_0_1_0_5_i_7_n_2,
      CO(0) => ram_reg_0_1_0_5_i_7_n_3,
      CYINIT => \^sdpo_int\(2),
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_0_5_i_7_n_4,
      O(2) => ram_reg_0_1_0_5_i_7_n_5,
      O(1) => ram_reg_0_1_0_5_i_7_n_6,
      O(0) => ram_reg_0_1_0_5_i_7_n_7,
      S(3 downto 0) => \^sdpo_int\(6 downto 3)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(11 downto 10),
      DIB(1 downto 0) => \^wr_data\(13 downto 12),
      DIC(1 downto 0) => \^wr_data\(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => \^sdpo_int\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_6_11_i_8_n_5,
      O => \^wr_data\(11)
    );
ram_reg_0_1_12_17_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_6_11_i_8_n_6,
      O => \^wr_data\(10)
    );
ram_reg_0_1_12_17_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_12_17_i_7_n_7,
      O => \^wr_data\(13)
    );
ram_reg_0_1_12_17_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_6_11_i_8_n_4,
      O => \^wr_data\(12)
    );
ram_reg_0_1_12_17_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_12_17_i_7_n_5,
      O => \^wr_data\(15)
    );
ram_reg_0_1_12_17_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_12_17_i_7_n_6,
      O => \^wr_data\(14)
    );
ram_reg_0_1_12_17_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_6_11_i_8_n_0,
      CO(3) => ram_reg_0_1_12_17_i_7_n_0,
      CO(2) => ram_reg_0_1_12_17_i_7_n_1,
      CO(1) => ram_reg_0_1_12_17_i_7_n_2,
      CO(0) => ram_reg_0_1_12_17_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_12_17_i_7_n_4,
      O(2) => ram_reg_0_1_12_17_i_7_n_5,
      O(1) => ram_reg_0_1_12_17_i_7_n_6,
      O(0) => ram_reg_0_1_12_17_i_7_n_7,
      S(3 downto 0) => \^sdpo_int\(18 downto 15)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(17 downto 16),
      DIB(1 downto 0) => \^wr_data\(19 downto 18),
      DIC(1 downto 0) => \^wr_data\(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(19 downto 18),
      DOB(1 downto 0) => \^sdpo_int\(21 downto 20),
      DOC(1 downto 0) => \^sdpo_int\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_18_23_i_7_n_7,
      O => \^wr_data\(17)
    );
ram_reg_0_1_18_23_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_12_17_i_7_n_4,
      O => \^wr_data\(16)
    );
ram_reg_0_1_18_23_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEFFFF32020000"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_18_23_i_7_n_5,
      I4 => \gfwd_mode.storage_data1_reg[64]\,
      I5 => ADDRD(0),
      O => \^wr_data\(19)
    );
ram_reg_0_1_18_23_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_18_23_i_7_n_6,
      O => \^wr_data\(18)
    );
ram_reg_0_1_18_23_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_18_23_i_8_n_7,
      O => \^wr_data\(21)
    );
ram_reg_0_1_18_23_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_18_23_i_7_n_4,
      O => \^wr_data\(20)
    );
ram_reg_0_1_18_23_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_12_17_i_7_n_0,
      CO(3) => ram_reg_0_1_18_23_i_7_n_0,
      CO(2) => ram_reg_0_1_18_23_i_7_n_1,
      CO(1) => ram_reg_0_1_18_23_i_7_n_2,
      CO(0) => ram_reg_0_1_18_23_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_18_23_i_7_n_4,
      O(2) => ram_reg_0_1_18_23_i_7_n_5,
      O(1) => ram_reg_0_1_18_23_i_7_n_6,
      O(0) => ram_reg_0_1_18_23_i_7_n_7,
      S(3 downto 0) => \^sdpo_int\(22 downto 19)
    );
ram_reg_0_1_18_23_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_18_23_i_7_n_0,
      CO(3) => ram_reg_0_1_18_23_i_8_n_0,
      CO(2) => ram_reg_0_1_18_23_i_8_n_1,
      CO(1) => ram_reg_0_1_18_23_i_8_n_2,
      CO(0) => ram_reg_0_1_18_23_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_18_23_i_8_n_4,
      O(2) => ram_reg_0_1_18_23_i_8_n_5,
      O(1) => ram_reg_0_1_18_23_i_8_n_6,
      O(0) => ram_reg_0_1_18_23_i_8_n_7,
      S(3 downto 0) => \^sdpo_int\(26 downto 23)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(23 downto 22),
      DIB(1 downto 0) => \^wr_data\(25 downto 24),
      DIC(1 downto 0) => \^wr_data\(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(25 downto 24),
      DOB(1 downto 0) => \^sdpo_int\(27 downto 26),
      DOC(1 downto 0) => \^sdpo_int\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_18_23_i_8_n_5,
      O => \^wr_data\(23)
    );
ram_reg_0_1_24_29_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_18_23_i_8_n_6,
      O => \^wr_data\(22)
    );
ram_reg_0_1_24_29_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_24_29_i_7_n_7,
      O => \^wr_data\(25)
    );
ram_reg_0_1_24_29_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_18_23_i_8_n_4,
      O => \^wr_data\(24)
    );
ram_reg_0_1_24_29_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(29),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_24_29_i_7_n_5,
      O => \^wr_data\(27)
    );
ram_reg_0_1_24_29_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_24_29_i_7_n_6,
      O => \^wr_data\(26)
    );
ram_reg_0_1_24_29_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_18_23_i_8_n_0,
      CO(3) => ram_reg_0_1_24_29_i_7_n_0,
      CO(2) => ram_reg_0_1_24_29_i_7_n_1,
      CO(1) => ram_reg_0_1_24_29_i_7_n_2,
      CO(0) => ram_reg_0_1_24_29_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_24_29_i_7_n_4,
      O(2) => ram_reg_0_1_24_29_i_7_n_5,
      O(1) => ram_reg_0_1_24_29_i_7_n_6,
      O(0) => ram_reg_0_1_24_29_i_7_n_7,
      S(3 downto 0) => \^sdpo_int\(30 downto 27)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_30_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCFAF"
    )
        port map (
      I0 => \^sdpo_int\(31),
      I1 => ram_reg_0_1_30_31_i_3_n_7,
      I2 => \gfwd_mode.storage_data1_reg[64]\,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => CO(0),
      O => \^wr_data\(29)
    );
ram_reg_0_1_30_31_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(30),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_24_29_i_7_n_4,
      O => \^wr_data\(28)
    );
ram_reg_0_1_30_31_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_24_29_i_7_n_0,
      CO(3 downto 0) => NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED(3 downto 1),
      O(0) => ram_reg_0_1_30_31_i_3_n_7,
      S(3 downto 1) => B"000",
      S(0) => \^sdpo_int\(31)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(5 downto 4),
      DIB(1 downto 0) => \^wr_data\(7 downto 6),
      DIC(1 downto 0) => \^wr_data\(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_6_11_i_7_n_7,
      O => \^wr_data\(5)
    );
ram_reg_0_1_6_11_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_0_5_i_7_n_4,
      O => \^wr_data\(4)
    );
ram_reg_0_1_6_11_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_6_11_i_7_n_5,
      O => \^wr_data\(7)
    );
ram_reg_0_1_6_11_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_6_11_i_7_n_6,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_6_11_i_8_n_7,
      O => \^wr_data\(9)
    );
ram_reg_0_1_6_11_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80008"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \gfwd_mode.storage_data1_reg[64]\,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => CO(0),
      I4 => ram_reg_0_1_6_11_i_7_n_4,
      O => \^wr_data\(8)
    );
ram_reg_0_1_6_11_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_7_n_0,
      CO(3) => ram_reg_0_1_6_11_i_7_n_0,
      CO(2) => ram_reg_0_1_6_11_i_7_n_1,
      CO(1) => ram_reg_0_1_6_11_i_7_n_2,
      CO(0) => ram_reg_0_1_6_11_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_6_11_i_7_n_4,
      O(2) => ram_reg_0_1_6_11_i_7_n_5,
      O(1) => ram_reg_0_1_6_11_i_7_n_6,
      O(0) => ram_reg_0_1_6_11_i_7_n_7,
      S(3 downto 0) => \^sdpo_int\(10 downto 7)
    );
ram_reg_0_1_6_11_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_6_11_i_7_n_0,
      CO(3) => ram_reg_0_1_6_11_i_8_n_0,
      CO(2) => ram_reg_0_1_6_11_i_8_n_1,
      CO(1) => ram_reg_0_1_6_11_i_8_n_2,
      CO(0) => ram_reg_0_1_6_11_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_6_11_i_8_n_4,
      O(2) => ram_reg_0_1_6_11_i_8_n_5,
      O(1) => ram_reg_0_1_6_11_i_8_n_6,
      O(0) => ram_reg_0_1_6_11_i_8_n_7,
      S(3 downto 0) => \^sdpo_int\(14 downto 11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_109\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]\ : in STD_LOGIC;
    \gstage1.q_dly_reg[31]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 29 downto 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_109\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_109\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_109\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_12_17 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_12_17 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_12_17 : label is 1;
  attribute ram_offset of ram_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_1_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_18_23 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_18_23 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_18_23 : label is 1;
  attribute ram_offset of ram_reg_0_1_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_1_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_24_29 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_24_29 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_24_29 : label is 1;
  attribute ram_offset of ram_reg_0_1_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_1_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_30_31 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_30_31 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_30_31 : label is 1;
  attribute ram_offset of ram_reg_0_1_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_1_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
  ADDRD(0) <= \^addrd\(0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => WR_DATA(1 downto 0),
      DIC(1 downto 0) => WR_DATA(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(1 downto 0),
      DOB(1 downto 0) => aclk_0(3 downto 2),
      DOC(1 downto 0) => aclk_0(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \gstage1.q_dly_reg[31]\,
      I2 => \gstage1.q_dly_reg[31]_0\,
      O => \^addrd\(0)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(11 downto 10),
      DIB(1 downto 0) => WR_DATA(13 downto 12),
      DIC(1 downto 0) => WR_DATA(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(13 downto 12),
      DOB(1 downto 0) => aclk_0(15 downto 14),
      DOC(1 downto 0) => aclk_0(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(17 downto 16),
      DIB(1 downto 0) => WR_DATA(19 downto 18),
      DIC(1 downto 0) => WR_DATA(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(19 downto 18),
      DOB(1 downto 0) => aclk_0(21 downto 20),
      DOC(1 downto 0) => aclk_0(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(23 downto 22),
      DIB(1 downto 0) => WR_DATA(25 downto 24),
      DIC(1 downto 0) => WR_DATA(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(25 downto 24),
      DOB(1 downto 0) => aclk_0(27 downto 26),
      DOC(1 downto 0) => aclk_0(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(5 downto 4),
      DIB(1 downto 0) => WR_DATA(7 downto 6),
      DIC(1 downto 0) => WR_DATA(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(7 downto 6),
      DOB(1 downto 0) => aclk_0(9 downto 8),
      DOC(1 downto 0) => aclk_0(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_132\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_4\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_5\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_6\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_7\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_8\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_9\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_10\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_11\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_12\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : in STD_LOGIC;
    \pntr_rchd_end_addr0_carry__1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_132\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_132\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_132\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \ram_reg_0_1_0_5_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_4__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_5_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_5_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_5_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_5_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_5_n_4 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_5_n_6 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_5_n_7 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_4 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__0_n_7\ : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_2 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_3 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_4 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_5 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__0_n_7\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_n_4 : STD_LOGIC;
  signal ram_reg_0_1_18_23_n_5 : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__0_n_7\ : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_0 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_1 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_2 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_3 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_4 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_5 : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_2__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_30_31_n_1 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_5__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_7\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_n_3 : STD_LOGIC;
  signal ram_reg_0_1_6_11_n_4 : STD_LOGIC;
  signal ram_reg_0_1_6_11_n_5 : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_0_1_30_31_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_30_31_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gstage1.q_dly[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gstage1.q_dly[30]_i_1\ : label is "soft_lutpair43";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_12_17 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_12_17 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_12_17 : label is 1;
  attribute ram_offset of ram_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_1_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_18_23 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_18_23 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_18_23 : label is 1;
  attribute ram_offset of ram_reg_0_1_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_1_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_24_29 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_24_29 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_24_29 : label is 1;
  attribute ram_offset of ram_reg_0_1_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_1_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_30_31 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_30_31 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_30_31 : label is 1;
  attribute ram_offset of ram_reg_0_1_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_1_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
  WR_DATA(17 downto 0) <= \^wr_data\(17 downto 0);
  sdpo_int(0) <= \^sdpo_int\(0);
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_5,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__0_n_4\,
      O => \gfwd_mode.m_valid_i_reg_0\(8)
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_4,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_8__0_n_7\,
      O => \gfwd_mode.m_valid_i_reg_0\(9)
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_1,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_8__0_n_6\,
      O => \gfwd_mode.m_valid_i_reg_0\(10)
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_0,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_8__0_n_5\,
      O => \gfwd_mode.m_valid_i_reg_0\(11)
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_3,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_8__0_n_4\,
      O => \gfwd_mode.m_valid_i_reg_0\(12)
    );
\gstage1.q_dly[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_2,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_12_17_i_7__0_n_7\,
      O => \gfwd_mode.m_valid_i_reg_1\
    );
\gstage1.q_dly[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_5,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_12_17_i_7__0_n_6\,
      O => \gfwd_mode.m_valid_i_reg_2\
    );
\gstage1.q_dly[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_4,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_12_17_i_7__0_n_5\,
      O => \gfwd_mode.m_valid_i_reg_3\
    );
\gstage1.q_dly[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_1,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_12_17_i_7__0_n_4\,
      O => \gfwd_mode.m_valid_i_reg_4\
    );
\gstage1.q_dly[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_0,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_18_23_i_7__0_n_7\,
      O => \gfwd_mode.m_valid_i_reg_5\
    );
\gstage1.q_dly[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_3,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_18_23_i_7__0_n_6\,
      O => \gfwd_mode.m_valid_i_reg_6\
    );
\gstage1.q_dly[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0E2E2"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_2,
      I1 => CO(0),
      I2 => rom_rd_addr_int,
      I3 => \ram_reg_0_1_18_23_i_7__0_n_5\,
      I4 => s_axis_tvalid_wr_in_i,
      O => \gfwd_mode.m_valid_i_reg\
    );
\gstage1.q_dly[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_5,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_18_23_i_7__0_n_4\,
      O => \gfwd_mode.m_valid_i_reg_7\
    );
\gstage1.q_dly[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_4,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_18_23_i_8__0_n_7\,
      O => \gfwd_mode.m_valid_i_reg_8\
    );
\gstage1.q_dly[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_1,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_18_23_i_8__0_n_6\,
      O => \gfwd_mode.m_valid_i_reg_9\
    );
\gstage1.q_dly[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_0,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_18_23_i_8__0_n_5\,
      O => \gfwd_mode.m_valid_i_reg_10\
    );
\gstage1.q_dly[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_3,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_18_23_i_8__0_n_4\,
      O => \gfwd_mode.m_valid_i_reg_11\
    );
\gstage1.q_dly[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_2,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_24_29_i_7__0_n_7\,
      O => \gfwd_mode.m_valid_i_reg_12\
    );
\gstage1.q_dly[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_5,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_24_29_i_7__0_n_6\,
      O => \gfwd_mode.m_valid_i_reg_0\(13)
    );
\gstage1.q_dly[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_4,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_24_29_i_7__0_n_5\,
      O => \gfwd_mode.m_valid_i_reg_0\(14)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_3,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      O => \gfwd_mode.m_valid_i_reg_0\(0)
    );
\gstage1.q_dly[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_30_31_n_1,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_24_29_i_7__0_n_4\,
      O => \gfwd_mode.m_valid_i_reg_0\(15)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_2,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_0_5_i_5_n_7,
      O => \gfwd_mode.m_valid_i_reg_0\(1)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_5,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_0_5_i_5_n_6,
      O => \gfwd_mode.m_valid_i_reg_0\(2)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_4,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_0_5_i_5_n_5,
      O => \gfwd_mode.m_valid_i_reg_0\(3)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_1,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_0_5_i_5_n_4,
      O => \gfwd_mode.m_valid_i_reg_0\(4)
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_0,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__0_n_7\,
      O => \gfwd_mode.m_valid_i_reg_0\(5)
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_3,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__0_n_6\,
      O => \gfwd_mode.m_valid_i_reg_0\(6)
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_2,
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__0_n_5\,
      O => \gfwd_mode.m_valid_i_reg_0\(7)
    );
\pntr_rchd_end_addr0_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_4,
      I1 => \pntr_rchd_end_addr0_carry__1\,
      I2 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I3 => D(0),
      I4 => ram_reg_0_1_12_17_n_5,
      O => \init_addr_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => D(0),
      I1 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I2 => \pntr_rchd_end_addr0_carry__1\,
      I3 => ram_reg_0_1_12_17_n_5,
      I4 => ram_reg_0_1_12_17_n_4,
      O => \gfwd_mode.storage_data1_reg[0]\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_2,
      I1 => ram_reg_0_1_12_17_n_3,
      O => \gfwd_mode.storage_data1_reg[0]\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_0,
      I1 => ram_reg_0_1_12_17_n_1,
      O => \gfwd_mode.storage_data1_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_4,
      I1 => ram_reg_0_1_6_11_n_5,
      O => \gfwd_mode.storage_data1_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_1,
      I1 => ram_reg_0_1_24_29_n_0,
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_5,
      I1 => ram_reg_0_1_18_23_n_4,
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA202A"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_2,
      I1 => D(0),
      I2 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I3 => \pntr_rchd_end_addr0_carry__1\,
      I4 => ram_reg_0_1_18_23_n_3,
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_0,
      I1 => \pntr_rchd_end_addr0_carry__1\,
      I2 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I3 => D(0),
      I4 => ram_reg_0_1_18_23_n_1,
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_0,
      I1 => ram_reg_0_1_24_29_n_1,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_4,
      I1 => ram_reg_0_1_18_23_n_5,
      O => S(2)
    );
\pntr_rchd_end_addr0_carry__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44422242"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_3,
      I1 => ram_reg_0_1_18_23_n_2,
      I2 => \pntr_rchd_end_addr0_carry__1\,
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => D(0),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry__1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => D(0),
      I1 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I2 => \pntr_rchd_end_addr0_carry__1\,
      I3 => ram_reg_0_1_18_23_n_1,
      I4 => ram_reg_0_1_18_23_n_0,
      O => S(0)
    );
\pntr_rchd_end_addr0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => ram_reg_0_1_30_31_n_1,
      O => aclk_2(2)
    );
\pntr_rchd_end_addr0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_5,
      I1 => ram_reg_0_1_24_29_n_4,
      O => aclk_2(1)
    );
\pntr_rchd_end_addr0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_3,
      I1 => ram_reg_0_1_24_29_n_2,
      O => aclk_2(0)
    );
\pntr_rchd_end_addr0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => ram_reg_0_1_30_31_n_1,
      O => aclk_3(2)
    );
\pntr_rchd_end_addr0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_4,
      I1 => ram_reg_0_1_24_29_n_5,
      O => aclk_3(1)
    );
\pntr_rchd_end_addr0_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_2,
      I1 => ram_reg_0_1_24_29_n_3,
      O => aclk_3(0)
    );
\pntr_rchd_end_addr0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_2,
      I1 => ram_reg_0_1_0_5_n_3,
      O => aclk_0(0)
    );
\pntr_rchd_end_addr0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_2,
      I1 => ram_reg_0_1_6_11_n_3,
      O => aclk_1(3)
    );
\pntr_rchd_end_addr0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_0,
      I1 => ram_reg_0_1_6_11_n_1,
      O => aclk_1(2)
    );
\pntr_rchd_end_addr0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_4,
      I1 => ram_reg_0_1_0_5_n_5,
      O => aclk_1(1)
    );
\pntr_rchd_end_addr0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_2,
      I1 => ram_reg_0_1_0_5_n_3,
      O => aclk_1(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => B"00",
      DIB(1) => \ram_reg_0_1_0_5_i_1__1_n_0\,
      DIB(0) => \ram_reg_0_1_0_5_i_2__0_n_0\,
      DIC(1) => \ram_reg_0_1_0_5_i_3__0_n_0\,
      DIC(0) => \ram_reg_0_1_0_5_i_4__0_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_5_n_0,
      DOA(0) => ram_reg_0_1_0_5_n_1,
      DOB(1) => ram_reg_0_1_0_5_n_2,
      DOB(0) => ram_reg_0_1_0_5_n_3,
      DOC(1) => ram_reg_0_1_0_5_n_4,
      DOC(0) => ram_reg_0_1_0_5_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_2,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => ram_reg_0_1_0_5_i_5_n_7,
      O => \ram_reg_0_1_0_5_i_1__1_n_0\
    );
\ram_reg_0_1_0_5_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => CO(0),
      I1 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I2 => ram_reg_0_1_0_5_n_3,
      I3 => s_axis_tvalid_wr_in_i,
      O => \ram_reg_0_1_0_5_i_2__0_n_0\
    );
\ram_reg_0_1_0_5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_4,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => ram_reg_0_1_0_5_i_5_n_5,
      O => \ram_reg_0_1_0_5_i_3__0_n_0\
    );
\ram_reg_0_1_0_5_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_0_5_n_5,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => ram_reg_0_1_0_5_i_5_n_6,
      O => \ram_reg_0_1_0_5_i_4__0_n_0\
    );
ram_reg_0_1_0_5_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_5_i_5_n_0,
      CO(2) => ram_reg_0_1_0_5_i_5_n_1,
      CO(1) => ram_reg_0_1_0_5_i_5_n_2,
      CO(0) => ram_reg_0_1_0_5_i_5_n_3,
      CYINIT => ram_reg_0_1_0_5_n_3,
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_0_5_i_5_n_4,
      O(2) => ram_reg_0_1_0_5_i_5_n_5,
      O(1) => ram_reg_0_1_0_5_i_5_n_6,
      O(0) => ram_reg_0_1_0_5_i_5_n_7,
      S(3) => ram_reg_0_1_6_11_n_1,
      S(2) => ram_reg_0_1_0_5_n_4,
      S(1) => ram_reg_0_1_0_5_n_5,
      S(0) => ram_reg_0_1_0_5_n_2
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_12_17_n_0,
      DOA(0) => ram_reg_0_1_12_17_n_1,
      DOB(1) => ram_reg_0_1_12_17_n_2,
      DOB(0) => ram_reg_0_1_12_17_n_3,
      DOC(1) => ram_reg_0_1_12_17_n_4,
      DOC(0) => ram_reg_0_1_12_17_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_17_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_0,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_6_11_i_8__0_n_5\,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_12_17_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_1,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_6_11_i_8__0_n_6\,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_12_17_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_2,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_12_17_i_7__0_n_7\,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_12_17_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_3,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_6_11_i_8__0_n_4\,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_12_17_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_4,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_12_17_i_7__0_n_5\,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_12_17_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_12_17_n_5,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_12_17_i_7__0_n_6\,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_12_17_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_8__0_n_0\,
      CO(3) => \ram_reg_0_1_12_17_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_12_17_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_12_17_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_12_17_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_12_17_i_7__0_n_4\,
      O(2) => \ram_reg_0_1_12_17_i_7__0_n_5\,
      O(1) => \ram_reg_0_1_12_17_i_7__0_n_6\,
      O(0) => \ram_reg_0_1_12_17_i_7__0_n_7\,
      S(3) => ram_reg_0_1_18_23_n_1,
      S(2) => ram_reg_0_1_12_17_n_4,
      S(1) => ram_reg_0_1_12_17_n_5,
      S(0) => ram_reg_0_1_12_17_n_2
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_18_23_n_0,
      DOA(0) => ram_reg_0_1_18_23_n_1,
      DOB(1) => ram_reg_0_1_18_23_n_2,
      DOB(0) => ram_reg_0_1_18_23_n_3,
      DOC(1) => ram_reg_0_1_18_23_n_4,
      DOC(0) => ram_reg_0_1_18_23_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_18_23_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_0,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_18_23_i_7__0_n_7\,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_18_23_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_1,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_12_17_i_7__0_n_4\,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_18_23_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFCF00A000C0"
    )
        port map (
      I0 => \ram_reg_0_1_18_23_i_7__0_n_5\,
      I1 => ram_reg_0_1_18_23_n_2,
      I2 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I3 => CO(0),
      I4 => s_axis_tvalid_wr_in_i,
      I5 => rom_rd_addr_int,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_18_23_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_3,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_18_23_i_7__0_n_6\,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_18_23_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_4,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_18_23_i_8__0_n_7\,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_18_23_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_18_23_n_5,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_18_23_i_7__0_n_4\,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_18_23_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_12_17_i_7__0_n_0\,
      CO(3) => \ram_reg_0_1_18_23_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_18_23_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_18_23_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_18_23_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_18_23_i_7__0_n_4\,
      O(2) => \ram_reg_0_1_18_23_i_7__0_n_5\,
      O(1) => \ram_reg_0_1_18_23_i_7__0_n_6\,
      O(0) => \ram_reg_0_1_18_23_i_7__0_n_7\,
      S(3) => ram_reg_0_1_18_23_n_5,
      S(2) => ram_reg_0_1_18_23_n_2,
      S(1) => ram_reg_0_1_18_23_n_3,
      S(0) => ram_reg_0_1_18_23_n_0
    );
\ram_reg_0_1_18_23_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_18_23_i_7__0_n_0\,
      CO(3) => \ram_reg_0_1_18_23_i_8__0_n_0\,
      CO(2) => \ram_reg_0_1_18_23_i_8__0_n_1\,
      CO(1) => \ram_reg_0_1_18_23_i_8__0_n_2\,
      CO(0) => \ram_reg_0_1_18_23_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_18_23_i_8__0_n_4\,
      O(2) => \ram_reg_0_1_18_23_i_8__0_n_5\,
      O(1) => \ram_reg_0_1_18_23_i_8__0_n_6\,
      O(0) => \ram_reg_0_1_18_23_i_8__0_n_7\,
      S(3) => ram_reg_0_1_24_29_n_3,
      S(2) => ram_reg_0_1_24_29_n_0,
      S(1) => ram_reg_0_1_24_29_n_1,
      S(0) => ram_reg_0_1_18_23_n_4
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1 downto 0) => \^wr_data\(15 downto 14),
      DIC(1 downto 0) => \^wr_data\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_24_29_n_0,
      DOA(0) => ram_reg_0_1_24_29_n_1,
      DOB(1) => ram_reg_0_1_24_29_n_2,
      DOB(0) => ram_reg_0_1_24_29_n_3,
      DOC(1) => ram_reg_0_1_24_29_n_4,
      DOC(0) => ram_reg_0_1_24_29_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_24_29_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_0,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_18_23_i_8__0_n_5\,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_24_29_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_1,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_18_23_i_8__0_n_6\,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_24_29_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_2,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_24_29_i_7__0_n_7\,
      O => \^wr_data\(15)
    );
\ram_reg_0_1_24_29_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_3,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_18_23_i_8__0_n_4\,
      O => \^wr_data\(14)
    );
\ram_reg_0_1_24_29_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_4,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_24_29_i_7__0_n_5\,
      O => \^wr_data\(17)
    );
\ram_reg_0_1_24_29_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_24_29_n_5,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_24_29_i_7__0_n_6\,
      O => \^wr_data\(16)
    );
\ram_reg_0_1_24_29_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_18_23_i_8__0_n_0\,
      CO(3) => \ram_reg_0_1_24_29_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_24_29_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_24_29_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_24_29_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_24_29_i_7__0_n_4\,
      O(2) => \ram_reg_0_1_24_29_i_7__0_n_5\,
      O(1) => \ram_reg_0_1_24_29_i_7__0_n_6\,
      O(0) => \ram_reg_0_1_24_29_i_7__0_n_7\,
      S(3) => ram_reg_0_1_30_31_n_1,
      S(2) => ram_reg_0_1_24_29_n_4,
      S(1) => ram_reg_0_1_24_29_n_5,
      S(0) => ram_reg_0_1_24_29_n_2
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \gstage1.q_dly_reg[31]\(0),
      DIA(0) => \ram_reg_0_1_30_31_i_2__0_n_0\,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \^sdpo_int\(0),
      DOA(0) => ram_reg_0_1_30_31_n_1,
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_30_31_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_30_31_n_1,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_24_29_i_7__0_n_4\,
      O => \ram_reg_0_1_30_31_i_2__0_n_0\
    );
\ram_reg_0_1_30_31_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_24_29_i_7__0_n_0\,
      CO(3 downto 0) => \NLW_ram_reg_0_1_30_31_i_3__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ram_reg_0_1_30_31_i_3__0_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 1) => B"000",
      S(0) => \^sdpo_int\(0)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \ram_reg_0_1_6_11_i_1__0_n_0\,
      DIA(0) => \ram_reg_0_1_6_11_i_2__0_n_0\,
      DIB(1) => \ram_reg_0_1_6_11_i_3__0_n_0\,
      DIB(0) => \ram_reg_0_1_6_11_i_4__0_n_0\,
      DIC(1) => \ram_reg_0_1_6_11_i_5__4_n_0\,
      DIC(0) => \ram_reg_0_1_6_11_i_6__0_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_6_11_n_0,
      DOA(0) => ram_reg_0_1_6_11_n_1,
      DOB(1) => ram_reg_0_1_6_11_n_2,
      DOB(0) => ram_reg_0_1_6_11_n_3,
      DOC(1) => ram_reg_0_1_6_11_n_4,
      DOC(0) => ram_reg_0_1_6_11_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_0,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_6_11_i_7__0_n_7\,
      O => \ram_reg_0_1_6_11_i_1__0_n_0\
    );
\ram_reg_0_1_6_11_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_1,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => ram_reg_0_1_0_5_i_5_n_4,
      O => \ram_reg_0_1_6_11_i_2__0_n_0\
    );
\ram_reg_0_1_6_11_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_2,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_6_11_i_7__0_n_5\,
      O => \ram_reg_0_1_6_11_i_3__0_n_0\
    );
\ram_reg_0_1_6_11_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_3,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_6_11_i_7__0_n_6\,
      O => \ram_reg_0_1_6_11_i_4__0_n_0\
    );
\ram_reg_0_1_6_11_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_4,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_6_11_i_8__0_n_7\,
      O => \ram_reg_0_1_6_11_i_5__4_n_0\
    );
\ram_reg_0_1_6_11_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => ram_reg_0_1_6_11_n_5,
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      I4 => \ram_reg_0_1_6_11_i_7__0_n_4\,
      O => \ram_reg_0_1_6_11_i_6__0_n_0\
    );
\ram_reg_0_1_6_11_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_5_n_0,
      CO(3) => \ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_6_11_i_7__0_n_4\,
      O(2) => \ram_reg_0_1_6_11_i_7__0_n_5\,
      O(1) => \ram_reg_0_1_6_11_i_7__0_n_6\,
      O(0) => \ram_reg_0_1_6_11_i_7__0_n_7\,
      S(3) => ram_reg_0_1_6_11_n_5,
      S(2) => ram_reg_0_1_6_11_n_2,
      S(1) => ram_reg_0_1_6_11_n_3,
      S(0) => ram_reg_0_1_6_11_n_0
    );
\ram_reg_0_1_6_11_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_8__0_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_8__0_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_8__0_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_6_11_i_8__0_n_4\,
      O(2) => \ram_reg_0_1_6_11_i_8__0_n_5\,
      O(1) => \ram_reg_0_1_6_11_i_8__0_n_6\,
      O(0) => \ram_reg_0_1_6_11_i_8__0_n_7\,
      S(3) => ram_reg_0_1_12_17_n_3,
      S(2) => ram_reg_0_1_12_17_n_0,
      S(1) => ram_reg_0_1_12_17_n_1,
      S(0) => ram_reg_0_1_6_11_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_133\ is
  port (
    aclk_0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_133\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_133\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_133\ is
  signal ram_reg_0_1_12_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_3 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_4 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_5 : STD_LOGIC;
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_12_17 : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_12_17 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_12_17 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_18_23 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_18_23 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_18_23 : label is 1;
  attribute ram_offset of ram_reg_0_1_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_1_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_24_29 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_24_29 : label is "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_24_29 : label is 1;
  attribute ram_offset of ram_reg_0_1_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_1_24_29 : label is 29;
begin
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_12_17_n_0,
      DOA(0) => ram_reg_0_1_12_17_n_1,
      DOB(1) => aclk_0(0),
      DOB(0) => ram_reg_0_1_12_17_n_3,
      DOC(1 downto 0) => aclk_0(2 downto 1),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(4 downto 3),
      DOB(1 downto 0) => aclk_0(6 downto 5),
      DOC(1 downto 0) => aclk_0(8 downto 7),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => WR_DATA(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(10 downto 9),
      DOB(1 downto 0) => aclk_0(12 downto 11),
      DOC(1) => ram_reg_0_1_24_29_n_4,
      DOC(0) => ram_reg_0_1_24_29_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_166\ is
  port (
    aclk_0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I135 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg_0_1_6_11_i_2__7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_1_0_5_0 : in STD_LOGIC;
    ram_reg_0_1_18_23_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_addr : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_166\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_166\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_166\ is
  signal \^i135\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ar_address_inc : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \ram_reg_0_1_0_5_i_6__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_8__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_3__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__1_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_0_1_30_31_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_1_30_31_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_12_17 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_12_17 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram";
  attribute ram_addr_begin of ram_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_12_17 : label is 1;
  attribute ram_offset of ram_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_1_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_12_17_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_18_23 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_18_23 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram";
  attribute ram_addr_begin of ram_reg_0_1_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_18_23 : label is 1;
  attribute ram_offset of ram_reg_0_1_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_1_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_18_23_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_18_23_i_8__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_24_29 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_24_29 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram";
  attribute ram_addr_begin of ram_reg_0_1_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_24_29 : label is 1;
  attribute ram_offset of ram_reg_0_1_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_1_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_24_29_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_30_31 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_30_31 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram";
  attribute ram_addr_begin of ram_reg_0_1_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_30_31 : label is 1;
  attribute ram_offset of ram_reg_0_1_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_1_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_30_31_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 64;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_8__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  I135(31 downto 0) <= \^i135\(31 downto 0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_5_i_6__6_n_0\,
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => WR_DATA(1 downto 0),
      DIC(1 downto 0) => WR_DATA(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i135\(1 downto 0),
      DOB(1 downto 0) => \^i135\(3 downto 2),
      DOC(1 downto 0) => \^i135\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_0_5_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => PAYLOAD_FROM_MTF(0),
      I1 => ram_reg_0_1_0_5_0,
      I2 => reset_addr,
      O => \ram_reg_0_1_0_5_i_6__6_n_0\
    );
\ram_reg_0_1_0_5_i_7__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__4_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__4_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__4_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^i135\(5 downto 2),
      O(3 downto 0) => aclk_0(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_5_i_6__6_n_0\,
      DIA(1 downto 0) => WR_DATA(11 downto 10),
      DIB(1 downto 0) => WR_DATA(13 downto 12),
      DIC(1 downto 0) => WR_DATA(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i135\(13 downto 12),
      DOB(1 downto 0) => \^i135\(15 downto 14),
      DOC(1 downto 0) => \^i135\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_12_17_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_8__1_n_0\,
      CO(3) => \ram_reg_0_1_12_17_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_12_17_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_12_17_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_12_17_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => aclk_0(15 downto 12),
      S(3 downto 0) => \^i135\(17 downto 14)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_5_i_6__6_n_0\,
      DIA(1 downto 0) => WR_DATA(17 downto 16),
      DIB(1) => \ram_reg_0_1_18_23_i_3__1_n_0\,
      DIB(0) => WR_DATA(18),
      DIC(1 downto 0) => WR_DATA(20 downto 19),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i135\(19 downto 18),
      DOB(1 downto 0) => \^i135\(21 downto 20),
      DOC(1 downto 0) => \^i135\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_18_23_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB3BC808"
    )
        port map (
      I0 => ar_address_inc(19),
      I1 => ram_reg_0_1_0_5_0,
      I2 => ram_reg_0_1_18_23_0(0),
      I3 => PAYLOAD_FROM_MTF(0),
      I4 => reset_addr,
      O => \ram_reg_0_1_18_23_i_3__1_n_0\
    );
\ram_reg_0_1_18_23_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_12_17_i_7__1_n_0\,
      CO(3) => \ram_reg_0_1_18_23_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_18_23_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_18_23_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_18_23_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ar_address_inc(19),
      O(2 downto 0) => aclk_0(18 downto 16),
      S(3 downto 0) => \^i135\(21 downto 18)
    );
\ram_reg_0_1_18_23_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_18_23_i_7__1_n_0\,
      CO(3) => \ram_reg_0_1_18_23_i_8__1_n_0\,
      CO(2) => \ram_reg_0_1_18_23_i_8__1_n_1\,
      CO(1) => \ram_reg_0_1_18_23_i_8__1_n_2\,
      CO(0) => \ram_reg_0_1_18_23_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => aclk_0(22 downto 19),
      S(3 downto 0) => \^i135\(25 downto 22)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_5_i_6__6_n_0\,
      DIA(1 downto 0) => WR_DATA(22 downto 21),
      DIB(1 downto 0) => WR_DATA(24 downto 23),
      DIC(1 downto 0) => WR_DATA(26 downto 25),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i135\(25 downto 24),
      DOB(1 downto 0) => \^i135\(27 downto 26),
      DOC(1 downto 0) => \^i135\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_24_29_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_18_23_i_8__1_n_0\,
      CO(3) => \ram_reg_0_1_24_29_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_24_29_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_24_29_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_24_29_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => aclk_0(26 downto 23),
      S(3 downto 0) => \^i135\(29 downto 26)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_5_i_6__6_n_0\,
      DIA(1 downto 0) => WR_DATA(28 downto 27),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i135\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_30_31_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_24_29_i_7__1_n_0\,
      CO(3 downto 1) => \NLW_ram_reg_0_1_30_31_i_3__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_1_30_31_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ram_reg_0_1_30_31_i_3__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => aclk_0(28 downto 27),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^i135\(31 downto 30)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_5_i_6__6_n_0\,
      DIA(1 downto 0) => WR_DATA(5 downto 4),
      DIB(1 downto 0) => WR_DATA(7 downto 6),
      DIC(1 downto 0) => WR_DATA(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i135\(7 downto 6),
      DOB(1 downto 0) => \^i135\(9 downto 8),
      DOC(1 downto 0) => \^i135\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_6_11_i_7__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__4_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__5_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__5_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__5_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^i135\(9 downto 6),
      O(3 downto 0) => aclk_0(7 downto 4),
      S(3 downto 0) => \ram_reg_0_1_6_11_i_2__7\(3 downto 0)
    );
\ram_reg_0_1_6_11_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__5_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_8__1_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_8__1_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_8__1_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => aclk_0(11 downto 8),
      S(3 downto 0) => \^i135\(13 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    ram_init_done_i_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^ram_init_done_i_reg\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  ram_init_done_i_reg <= \^ram_init_done_i_reg\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^ram_init_done_i_reg\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^pntr_roll_over_reg\,
      I1 => CO(0),
      I2 => ram_init_done_i,
      O => \^ram_init_done_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_107\ is
  port (
    ram_init_done_i_reg : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_107\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_107\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_107\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^ram_init_done_i_reg\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
  ram_init_done_i_reg <= \^ram_init_done_i_reg\;
\gin_reg.wr_pntr_roll_over_dly_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^ram_init_done_i_reg\,
      DPO => pntr_roll_over_reg,
      DPRA0 => D(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => pntr_roll_over_reg,
      I1 => CO(0),
      I2 => \gin_reg.rd_pntr_roll_over_dly_reg\,
      O => \^ram_init_done_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_108\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_108\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_108\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_108\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPO => aclk_0,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_130\ is
  port (
    ram_init_done_i_reg : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_130\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_130\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_130\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^ram_init_done_i_reg\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
  ram_init_done_i_reg <= \^ram_init_done_i_reg\;
\gin_reg.wr_pntr_roll_over_dly_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^ram_init_done_i_reg\,
      DPO => pntr_roll_over_reg,
      DPRA0 => D(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => pntr_roll_over_reg,
      I1 => CO(0),
      I2 => \gin_reg.rd_pntr_roll_over_dly_reg\,
      O => \^ram_init_done_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_131\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_131\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_131\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_131\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPO => aclk_0,
      DPRA0 => \gin_reg.rd_pntr_roll_over_dly_reg_0\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPO => aclk_0,
      DPRA0 => \gin_reg.rd_pntr_roll_over_dly_reg_0\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ is
  port (
    ram_init_done_i_reg : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^ram_init_done_i_reg\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
  ram_init_done_i_reg <= \^ram_init_done_i_reg\;
\gin_reg.wr_pntr_roll_over_dly_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^ram_init_done_i_reg\,
      DPO => pntr_roll_over_reg,
      DPRA0 => \gin_reg.wr_pntr_roll_over_dly_reg\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => pntr_roll_over_reg,
      I1 => CO(0),
      I2 => ram_init_done_i,
      O => \^ram_init_done_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPO => aclk_0,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_58\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    ram_init_done_i_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_58\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_58\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_58\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^ram_init_done_i_reg\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  ram_init_done_i_reg <= \^ram_init_done_i_reg\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gin_reg.wr_pntr_roll_over_dly_reg\(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^ram_init_done_i_reg\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^pntr_roll_over_reg\,
      I1 => CO(0),
      I2 => ram_init_done_i,
      O => \^ram_init_done_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gin_reg.rd_pntr_roll_over_dly_reg_0\(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPO => aclk_0,
      DPRA0 => \gin_reg.rd_pntr_roll_over_dly_reg_1\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_85\ is
  port (
    ram_init_done_i_reg : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_85\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_85\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_85\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^ram_init_done_i_reg\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
  ram_init_done_i_reg <= \^ram_init_done_i_reg\;
\gin_reg.wr_pntr_roll_over_dly_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^ram_init_done_i_reg\,
      DPO => pntr_roll_over_reg,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => pntr_roll_over_reg,
      I1 => CO(0),
      I2 => ram_init_done_i,
      O => \^ram_init_done_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_86\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_86\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_86\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_86\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_0 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_0 : label is 0;
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPO => aclk_0,
      DPRA0 => Q(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_13_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_14_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_16_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_17_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_7\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_4 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_5 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_6 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_7 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_7\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_0_1_6_11_i_7__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_1_6_11_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[0]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[10]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[9]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_roll_over_dly_i_1__1\ : label is "soft_lutpair53";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5_i_8 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(0) <= \^o\(0);
  WR_DATA(9 downto 0) <= \^wr_data\(9 downto 0);
  sdpo_int(11 downto 0) <= \^sdpo_int\(11 downto 0);
\gin_reg.wr_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      O => \gfwd_mode.m_valid_i_reg\(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__1_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^sdpo_int\(11),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \^o\(0),
      O => \gfwd_mode.m_valid_i_reg\(11)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__0_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__0_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__0_n_5\,
      O => \gfwd_mode.m_valid_i_reg\(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__0_n_4\,
      O => \gfwd_mode.m_valid_i_reg\(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_0_5_i_8_n_7,
      O => \gfwd_mode.m_valid_i_reg\(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_0_5_i_8_n_6,
      O => \gfwd_mode.m_valid_i_reg\(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_0_5_i_8_n_5,
      O => \gfwd_mode.m_valid_i_reg\(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_reg_0_1_0_5_i_8_n_4,
      O => \gfwd_mode.m_valid_i_reg\(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__1_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(9)
    );
\gin_reg.wr_pntr_roll_over_dly_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\pntr_rchd_end_addr0_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(8),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540202A"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(11),
      O => S(0)
    );
\pntr_rchd_end_addr0_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(6),
      O => \init_addr_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \init_addr_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => \^sdpo_int\(4),
      O => aclk_0(2)
    );
\pntr_rchd_end_addr0_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => aclk_0(1)
    );
pntr_rchd_end_addr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => aclk_0(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1) => \^wr_data\(0),
      DIA(0) => \gfwd_mode.storage_data1_reg[22]\(0),
      DIB(1 downto 0) => \^wr_data\(2 downto 1),
      DIC(1 downto 0) => \^wr_data\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_11_n_0
    );
ram_reg_0_1_0_5_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_12_n_0
    );
ram_reg_0_1_0_5_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_13_n_0
    );
ram_reg_0_1_0_5_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_14_n_0
    );
ram_reg_0_1_0_5_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_15_n_0
    );
ram_reg_0_1_0_5_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_16_n_0
    );
ram_reg_0_1_0_5_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_17_n_0
    );
\ram_reg_0_1_0_5_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(1),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__0_n_7\,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(3),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__0_n_5\,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(2),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__0_n_6\,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(5),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => ram_reg_0_1_0_5_i_8_n_7,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(4),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__0_n_4\,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__0_n_3\,
      CYINIT => ram_reg_0_1_0_5_i_9_n_0,
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_0_5_i_7__0_n_4\,
      O(2) => \ram_reg_0_1_0_5_i_7__0_n_5\,
      O(1) => \ram_reg_0_1_0_5_i_7__0_n_6\,
      O(0) => \ram_reg_0_1_0_5_i_7__0_n_7\,
      S(3) => ram_reg_0_1_0_5_i_10_n_0,
      S(2) => ram_reg_0_1_0_5_i_11_n_0,
      S(1) => ram_reg_0_1_0_5_i_12_n_0,
      S(0) => ram_reg_0_1_0_5_i_13_n_0
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__0_n_0\,
      CO(3) => ram_reg_0_1_0_5_i_8_n_0,
      CO(2) => ram_reg_0_1_0_5_i_8_n_1,
      CO(1) => ram_reg_0_1_0_5_i_8_n_2,
      CO(0) => ram_reg_0_1_0_5_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_1_0_5_i_8_n_4,
      O(2) => ram_reg_0_1_0_5_i_8_n_5,
      O(1) => ram_reg_0_1_0_5_i_8_n_6,
      O(0) => ram_reg_0_1_0_5_i_8_n_7,
      S(3) => ram_reg_0_1_0_5_i_14_n_0,
      S(2) => ram_reg_0_1_0_5_i_15_n_0,
      S(1) => ram_reg_0_1_0_5_i_16_n_0,
      S(0) => ram_reg_0_1_0_5_i_17_n_0
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_9_n_0
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(6 downto 5),
      DIB(1 downto 0) => \^wr_data\(8 downto 7),
      DIC(1) => \gfwd_mode.storage_data1_reg[22]\(1),
      DIC(0) => \^wr_data\(9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_10_n_0
    );
\ram_reg_0_1_6_11_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(7),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => ram_reg_0_1_0_5_i_8_n_5,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(6),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => ram_reg_0_1_0_5_i_8_n_6,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(9),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_6_11_i_7__1_n_7\,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(8),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => ram_reg_0_1_0_5_i_8_n_4,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(10),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_6_11_i_7__1_n_6\,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_8_n_0,
      CO(3 downto 2) => \NLW_ram_reg_0_1_6_11_i_7__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_0_1_6_11_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ram_reg_0_1_6_11_i_7__1_O_UNCONNECTED\(3),
      O(2) => \^o\(0),
      O(1) => \ram_reg_0_1_6_11_i_7__1_n_6\,
      O(0) => \ram_reg_0_1_6_11_i_7__1_n_7\,
      S(3) => '0',
      S(2) => \gin_reg.wr_pntr_pf_dly_reg[11]\(0),
      S(1) => ram_reg_0_1_6_11_i_9_n_0,
      S(0) => ram_reg_0_1_6_11_i_10_n_0
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_167\ is
  port (
    mem_init_done_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_1_6_11_0 : in STD_LOGIC;
    plusOp : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tid_arb_i : in STD_LOGIC;
    reset_addr : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_arcnt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_167\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_167\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_167\ is
  signal \^aclk_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ram_reg_0_1_0_5_i_8__4_n_0\ : STD_LOGIC;
  signal wr_data_arcnt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_arcnt/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_arcnt/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
  aclk_0(11 downto 0) <= \^aclk_0\(11 downto 0);
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09900303"
    )
        port map (
      I0 => plusOp(0),
      I1 => sdpo_int(1),
      I2 => sdpo_int(0),
      I3 => \^aclk_0\(0),
      I4 => ram_reg_0_1_6_11_0,
      O => mem_init_done_reg(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_5_i_8__4_n_0\,
      DIA(1 downto 0) => wr_data_arcnt(1 downto 0),
      DIB(1 downto 0) => wr_data_arcnt(3 downto 2),
      DIC(1 downto 0) => wr_data_arcnt(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^aclk_0\(1 downto 0),
      DOB(1 downto 0) => \^aclk_0\(3 downto 2),
      DOC(1 downto 0) => \^aclk_0\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
\ram_reg_0_1_0_5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(0),
      O => wr_data_arcnt(1)
    );
\ram_reg_0_1_0_5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => \^aclk_0\(0),
      O => wr_data_arcnt(0)
    );
\ram_reg_0_1_0_5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(2),
      O => wr_data_arcnt(3)
    );
\ram_reg_0_1_0_5_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(1),
      O => wr_data_arcnt(2)
    );
\ram_reg_0_1_0_5_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(4),
      O => wr_data_arcnt(5)
    );
\ram_reg_0_1_0_5_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(3),
      O => wr_data_arcnt(4)
    );
\ram_reg_0_1_0_5_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tid_arb_i,
      I1 => ram_reg_0_1_6_11_0,
      I2 => reset_addr,
      O => \ram_reg_0_1_0_5_i_8__4_n_0\
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \ram_reg_0_1_0_5_i_8__4_n_0\,
      DIA(1 downto 0) => wr_data_arcnt(7 downto 6),
      DIB(1 downto 0) => wr_data_arcnt(9 downto 8),
      DIC(1 downto 0) => wr_data_arcnt(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^aclk_0\(7 downto 6),
      DOB(1 downto 0) => \^aclk_0\(9 downto 8),
      DOC(1 downto 0) => \^aclk_0\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
\ram_reg_0_1_6_11_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(6),
      O => wr_data_arcnt(7)
    );
\ram_reg_0_1_6_11_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(5),
      O => wr_data_arcnt(6)
    );
\ram_reg_0_1_6_11_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(8),
      O => wr_data_arcnt(9)
    );
\ram_reg_0_1_6_11_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(7),
      O => wr_data_arcnt(8)
    );
\ram_reg_0_1_6_11_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(10),
      O => wr_data_arcnt(11)
    );
\ram_reg_0_1_6_11_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_6_11_0,
      I1 => plusOp(9),
      O => wr_data_arcnt(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_168\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_1_0_5_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    \plusOp_inferred__0/i__carry__1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_ADDR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_168\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_168\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_168\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_bcnt1/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_bcnt1/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
  WR_DATA(0) <= \^wr_data\(0);
  sdpo_int(11 downto 0) <= \^sdpo_int\(11 downto 0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => WR_ADDR(0),
      DIA(1) => \plusOp_inferred__0/i__carry__1\(0),
      DIA(0) => \^wr_data\(0),
      DIB(1 downto 0) => \plusOp_inferred__0/i__carry__1\(2 downto 1),
      DIC(1 downto 0) => \plusOp_inferred__0/i__carry__1\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_0_5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => \^sdpo_int\(0),
      O => \^wr_data\(0)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => WR_ADDR(0),
      DIA(1 downto 0) => \plusOp_inferred__0/i__carry__1\(6 downto 5),
      DIB(1 downto 0) => \plusOp_inferred__0/i__carry__1\(8 downto 7),
      DIC(1 downto 0) => \plusOp_inferred__0/i__carry__1\(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ is
  port (
    mem_init_done_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 9 downto 0 );
    WR_ADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 10 downto 0 );
    plusOp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_1_0_5_0 : in STD_LOGIC;
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_addr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_1_6_11_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_1_0_5_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    \gmux.gm[2].gms.ms_i_1__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid_arb_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ is
  signal \^wr_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_data_bcnt_arb : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_bcnt2/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_bcnt2/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
  WR_ADDR(0) <= \^wr_addr\(0);
  WR_DATA(10 downto 0) <= \^wr_data\(10 downto 0);
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82114111"
    )
        port map (
      I0 => rd_data_bcnt_arb(7),
      I1 => rd_data_bcnt_arb(6),
      I2 => plusOp(0),
      I3 => ram_reg_0_1_0_5_0,
      I4 => plusOp(1),
      O => mem_init_done_reg(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr\(0),
      DIA(1) => \^wr_data\(0),
      DIA(0) => \gmux.gm[2].gms.ms_i_1__4\(0),
      DIB(1 downto 0) => \^wr_data\(2 downto 1),
      DIC(1 downto 0) => \^wr_data\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(1 downto 0),
      DOB(1 downto 0) => sdpo_int(3 downto 2),
      DOC(1 downto 0) => sdpo_int(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_0_5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => ram_reg_0_1_0_5_1(0),
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => ram_reg_0_1_0_5_1(2),
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => ram_reg_0_1_0_5_1(1),
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => ram_reg_0_1_6_11_0(0),
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => ram_reg_0_1_0_5_1(3),
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tid_fifo_dout(0),
      I1 => ram_reg_0_1_0_5_0,
      I2 => reset_addr,
      O => \^wr_addr\(0)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr\(0),
      DIA(1 downto 0) => \^wr_data\(6 downto 5),
      DIB(1 downto 0) => \^wr_data\(8 downto 7),
      DIC(1 downto 0) => \^wr_data\(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_bcnt_arb(7 downto 6),
      DOB(1 downto 0) => sdpo_int(7 downto 6),
      DOC(1 downto 0) => sdpo_int(9 downto 8),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_6_11_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => ram_reg_0_1_6_11_0(2),
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => ram_reg_0_1_6_11_0(1),
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => O(0),
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => ram_reg_0_1_6_11_0(3),
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => O(2),
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_1_0_5_0,
      I1 => O(1),
      O => \^wr_data\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ is
  port (
    aclk_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(1 downto 0),
      DOB(1 downto 0) => aclk_0(3 downto 2),
      DOC(1 downto 0) => aclk_0(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(7 downto 6),
      DOB(1 downto 0) => aclk_0(9 downto 8),
      DOC(1 downto 0) => aclk_0(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \init_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__0_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_0_1_6_11_i_7__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_1_6_11_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[10]_i_1\ : label is "soft_lutpair51";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(0) <= \^o\(0);
  WR_DATA(10 downto 0) <= \^wr_data\(10 downto 0);
  sdpo_int(11 downto 0) <= \^sdpo_int\(11 downto 0);
\gin_reg.rd_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      O => \gfwd_mode.m_valid_i_reg\(0)
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__2_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(10)
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__1_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(1)
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__1_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(2)
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__1_n_5\,
      O => \gfwd_mode.m_valid_i_reg\(3)
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__1_n_4\,
      O => \gfwd_mode.m_valid_i_reg\(4)
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__0_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(5)
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__0_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(6)
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__0_n_5\,
      O => \gfwd_mode.m_valid_i_reg\(7)
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__0_n_4\,
      O => \gfwd_mode.m_valid_i_reg\(8)
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__2_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(9)
    );
\pntr_rchd_end_addr0_carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA02A2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => \gfwd_mode.storage_data1_reg[8]\(0),
      I4 => \^sdpo_int\(10),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => \gfwd_mode.storage_data1_reg[8]\(0),
      I4 => \^sdpo_int\(8),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E21D00"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => ram_init_done_i,
      I2 => \gfwd_mode.storage_data1_reg[8]\(0),
      I3 => \^sdpo_int\(10),
      I4 => \^sdpo_int\(11),
      O => \init_addr_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[8]\(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => \^sdpo_int\(8),
      I4 => \^sdpo_int\(9),
      O => \init_addr_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => \gfwd_mode.storage_data1_reg[8]\(0),
      I4 => \^sdpo_int\(6),
      O => \init_addr_reg[0]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \init_addr_reg[0]_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[8]\(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => \^sdpo_int\(6),
      I4 => \^sdpo_int\(7),
      O => \gfwd_mode.storage_data1_reg[0]\(3)
    );
\pntr_rchd_end_addr0_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => \^sdpo_int\(4),
      O => \gfwd_mode.storage_data1_reg[0]\(2)
    );
\pntr_rchd_end_addr0_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => \gfwd_mode.storage_data1_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \gfwd_mode.storage_data1_reg[0]\(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \^wr_data\(0),
      DIA(0) => \gfwd_mode.storage_data1_reg[2]\(0),
      DIB(1 downto 0) => \^wr_data\(2 downto 1),
      DIC(1 downto 0) => \^wr_data\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__0_n_0\
    );
\ram_reg_0_1_0_5_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__0_n_0\
    );
\ram_reg_0_1_0_5_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__0_n_0\
    );
\ram_reg_0_1_0_5_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__0_n_0\
    );
\ram_reg_0_1_0_5_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__0_n_0\
    );
\ram_reg_0_1_0_5_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__0_n_0\
    );
\ram_reg_0_1_0_5_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
\ram_reg_0_1_0_5_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(1),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__1_n_7\,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(3),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__1_n_5\,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(2),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__1_n_6\,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(5),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__0_n_7\,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(4),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__1_n_4\,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__1_n_3\,
      CYINIT => \ram_reg_0_1_0_5_i_9__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_0_5_i_7__1_n_4\,
      O(2) => \ram_reg_0_1_0_5_i_7__1_n_5\,
      O(1) => \ram_reg_0_1_0_5_i_7__1_n_6\,
      O(0) => \ram_reg_0_1_0_5_i_7__1_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_10__0_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__1_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__0_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__0_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__0_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_0_5_i_8__0_n_4\,
      O(2) => \ram_reg_0_1_0_5_i_8__0_n_5\,
      O(1) => \ram_reg_0_1_0_5_i_8__0_n_6\,
      O(0) => \ram_reg_0_1_0_5_i_8__0_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_14__0_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
\ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_9__0_n_0\
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(6 downto 5),
      DIB(1 downto 0) => \^wr_data\(8 downto 7),
      DIC(1 downto 0) => \^wr_data\(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__0_n_0\
    );
\ram_reg_0_1_6_11_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(7),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__0_n_5\,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(6),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__0_n_6\,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(9),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_6_11_i_7__2_n_7\,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(8),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__0_n_4\,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCF0AAAAAAAA"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => \^o\(0),
      I2 => \^sdpo_int\(11),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => CO(0),
      I5 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(10),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_6_11_i_7__2_n_6\,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__0_n_0\,
      CO(3 downto 2) => \NLW_ram_reg_0_1_6_11_i_7__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_0_1_6_11_i_7__2_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ram_reg_0_1_6_11_i_7__2_O_UNCONNECTED\(3),
      O(2) => \^o\(0),
      O(1) => \ram_reg_0_1_6_11_i_7__2_n_6\,
      O(0) => \ram_reg_0_1_6_11_i_7__2_n_7\,
      S(3) => '0',
      S(2) => S(0),
      S(1) => \ram_reg_0_1_6_11_i_9__0_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_10__0_n_0\
    );
\ram_reg_0_1_6_11_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ is
  port (
    aclk_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(1 downto 0),
      DOB(1 downto 0) => aclk_0(3 downto 2),
      DOC(1 downto 0) => aclk_0(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(7 downto 6),
      DOB(1 downto 0) => aclk_0(9 downto 8),
      DOC(1 downto 0) => aclk_0(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_60\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \init_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_60\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_60\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_60\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__1_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_0_1_6_11_i_7__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_1_6_11_i_7__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[0]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[10]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[9]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_roll_over_dly_i_1__3\ : label is "soft_lutpair49";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(0) <= \^o\(0);
  WR_DATA(10 downto 0) <= \^wr_data\(10 downto 0);
  sdpo_int(11 downto 0) <= \^sdpo_int\(11 downto 0);
\gin_reg.wr_pntr_pf_dly[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      O => \gfwd_mode.m_valid_i_reg\(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__3_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(10)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__2_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__2_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__2_n_5\,
      O => \gfwd_mode.m_valid_i_reg\(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__2_n_4\,
      O => \gfwd_mode.m_valid_i_reg\(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__1_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__1_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__1_n_5\,
      O => \gfwd_mode.m_valid_i_reg\(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__1_n_4\,
      O => \gfwd_mode.m_valid_i_reg\(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__3_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(9)
    );
\gin_reg.wr_pntr_roll_over_dly_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\pntr_rchd_end_addr0_carry__0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA02A2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(10),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(8),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E21D00"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => ram_init_done_i,
      I2 => storage_data1(0),
      I3 => \^sdpo_int\(10),
      I4 => \^sdpo_int\(11),
      O => \init_addr_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => storage_data1(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => \^sdpo_int\(8),
      I4 => \^sdpo_int\(9),
      O => \init_addr_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(6),
      O => \init_addr_reg[0]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \init_addr_reg[0]_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => storage_data1(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => \^sdpo_int\(6),
      I4 => \^sdpo_int\(7),
      O => \gfwd_mode.storage_data1_reg[0]\(3)
    );
\pntr_rchd_end_addr0_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => \^sdpo_int\(4),
      O => \gfwd_mode.storage_data1_reg[0]\(2)
    );
\pntr_rchd_end_addr0_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => \gfwd_mode.storage_data1_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \gfwd_mode.storage_data1_reg[0]\(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[21]\(0),
      DIA(1) => \^wr_data\(0),
      DIA(0) => \gfwd_mode.storage_data1_reg[15]\(0),
      DIB(1 downto 0) => \^wr_data\(2 downto 1),
      DIC(1 downto 0) => \^wr_data\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__1_n_0\
    );
\ram_reg_0_1_0_5_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__1_n_0\
    );
\ram_reg_0_1_0_5_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__1_n_0\
    );
\ram_reg_0_1_0_5_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__1_n_0\
    );
\ram_reg_0_1_0_5_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__1_n_0\
    );
\ram_reg_0_1_0_5_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__1_n_0\
    );
\ram_reg_0_1_0_5_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
\ram_reg_0_1_0_5_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(1),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__2_n_7\,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(3),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__2_n_5\,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(2),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__2_n_6\,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(5),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__1_n_7\,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(4),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__2_n_4\,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__2_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__2_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__2_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__2_n_3\,
      CYINIT => \ram_reg_0_1_0_5_i_9__1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_0_5_i_7__2_n_4\,
      O(2) => \ram_reg_0_1_0_5_i_7__2_n_5\,
      O(1) => \ram_reg_0_1_0_5_i_7__2_n_6\,
      O(0) => \ram_reg_0_1_0_5_i_7__2_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_10__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__2_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__1_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__1_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__1_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_0_5_i_8__1_n_4\,
      O(2) => \ram_reg_0_1_0_5_i_8__1_n_5\,
      O(1) => \ram_reg_0_1_0_5_i_8__1_n_6\,
      O(0) => \ram_reg_0_1_0_5_i_8__1_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_14__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
\ram_reg_0_1_0_5_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_9__1_n_0\
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[21]\(0),
      DIA(1 downto 0) => \^wr_data\(6 downto 5),
      DIB(1 downto 0) => \^wr_data\(8 downto 7),
      DIC(1 downto 0) => \^wr_data\(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__1_n_0\
    );
\ram_reg_0_1_6_11_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(7),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__1_n_5\,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(6),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__1_n_6\,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(9),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_6_11_i_7__3_n_7\,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(8),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__1_n_4\,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCF0AAAAAAAA"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[21]\(0),
      I1 => \^o\(0),
      I2 => \^sdpo_int\(11),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => CO(0),
      I5 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(10),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_6_11_i_7__3_n_6\,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__1_n_0\,
      CO(3 downto 2) => \NLW_ram_reg_0_1_6_11_i_7__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_0_1_6_11_i_7__3_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ram_reg_0_1_6_11_i_7__3_O_UNCONNECTED\(3),
      O(2) => \^o\(0),
      O(1) => \ram_reg_0_1_6_11_i_7__3_n_6\,
      O(0) => \ram_reg_0_1_6_11_i_7__3_n_7\,
      S(3) => '0',
      S(2) => S(0),
      S(1) => \ram_reg_0_1_6_11_i_9__1_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_10__1_n_0\
    );
\ram_reg_0_1_6_11_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ is
  port (
    aclk_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gin_reg.wr_pntr_pf_dly_reg[7]_0\(0),
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(1 downto 0),
      DOB(1 downto 0) => aclk_0(3 downto 2),
      DOC(1 downto 0) => aclk_0(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gin_reg.wr_pntr_pf_dly_reg[7]_0\(0),
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(7 downto 6),
      DOB(1 downto 0) => aclk_0(9 downto 8),
      DOC(1 downto 0) => aclk_0(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_87\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_87\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_87\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_87\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__2_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_0_1_6_11_i_7__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_1_6_11_i_7__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[0]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[10]_i_1__0\ : label is "soft_lutpair47";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__4\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(0) <= \^o\(0);
  WR_DATA(9 downto 0) <= \^wr_data\(9 downto 0);
  sdpo_int(11 downto 0) <= \^sdpo_int\(11 downto 0);
\gin_reg.rd_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      O => \gfwd_mode.m_valid_i_reg\(0)
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__4_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(10)
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => \^sdpo_int\(11),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \^o\(0),
      O => \gfwd_mode.m_valid_i_reg\(11)
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__3_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(1)
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__3_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(2)
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__3_n_5\,
      O => \gfwd_mode.m_valid_i_reg\(3)
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_7__3_n_4\,
      O => \gfwd_mode.m_valid_i_reg\(4)
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__2_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(5)
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__2_n_6\,
      O => \gfwd_mode.m_valid_i_reg\(6)
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__2_n_5\,
      O => \gfwd_mode.m_valid_i_reg\(7)
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_0_5_i_8__2_n_4\,
      O => \gfwd_mode.m_valid_i_reg\(8)
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \ram_reg_0_1_6_11_i_7__4_n_7\,
      O => \gfwd_mode.m_valid_i_reg\(9)
    );
\pntr_rchd_end_addr0_carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001D00"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => ram_init_done_i,
      I2 => storage_data1(0),
      I3 => \^sdpo_int\(11),
      I4 => \^sdpo_int\(10),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(8),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540202A"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(11),
      O => \gfwd_mode.storage_data1_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => storage_data1(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => \^sdpo_int\(8),
      I4 => \^sdpo_int\(9),
      O => \gfwd_mode.storage_data1_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(6),
      O => \init_addr_reg[0]\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \init_addr_reg[0]\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => storage_data1(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => \^sdpo_int\(6),
      I4 => \^sdpo_int\(7),
      O => \gfwd_mode.storage_data1_reg[0]_0\(3)
    );
\pntr_rchd_end_addr0_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => \^sdpo_int\(4),
      O => \gfwd_mode.storage_data1_reg[0]_0\(2)
    );
\pntr_rchd_end_addr0_carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => \gfwd_mode.storage_data1_reg[0]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \gfwd_mode.storage_data1_reg[0]_0\(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \^wr_data\(0),
      DIA(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      DIB(1 downto 0) => \^wr_data\(2 downto 1),
      DIC(1 downto 0) => \^wr_data\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__2_n_0\
    );
\ram_reg_0_1_0_5_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__2_n_0\
    );
\ram_reg_0_1_0_5_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__2_n_0\
    );
\ram_reg_0_1_0_5_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__2_n_0\
    );
\ram_reg_0_1_0_5_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__2_n_0\
    );
\ram_reg_0_1_0_5_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__2_n_0\
    );
\ram_reg_0_1_0_5_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
\ram_reg_0_1_0_5_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(1),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__3_n_7\,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(3),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__3_n_5\,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(2),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__3_n_6\,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(5),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__2_n_7\,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(4),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_7__3_n_4\,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__3_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__3_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__3_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__3_n_3\,
      CYINIT => \ram_reg_0_1_0_5_i_9__2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_0_5_i_7__3_n_4\,
      O(2) => \ram_reg_0_1_0_5_i_7__3_n_5\,
      O(1) => \ram_reg_0_1_0_5_i_7__3_n_6\,
      O(0) => \ram_reg_0_1_0_5_i_7__3_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_10__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__3_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__2_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__2_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__2_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_reg_0_1_0_5_i_8__2_n_4\,
      O(2) => \ram_reg_0_1_0_5_i_8__2_n_5\,
      O(1) => \ram_reg_0_1_0_5_i_8__2_n_6\,
      O(0) => \ram_reg_0_1_0_5_i_8__2_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_14__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
\ram_reg_0_1_0_5_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_9__2_n_0\
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(6 downto 5),
      DIB(1 downto 0) => \^wr_data\(8 downto 7),
      DIC(1) => \gfwd_mode.storage_data1_reg[8]\(1),
      DIC(0) => \^wr_data\(9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__2_n_0\
    );
\ram_reg_0_1_6_11_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(7),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__2_n_5\,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(6),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__2_n_6\,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(9),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_6_11_i_7__4_n_7\,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(8),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_0_5_i_8__2_n_4\,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^sdpo_int\(10),
      I2 => CO(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \ram_reg_0_1_6_11_i_7__4_n_6\,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_7__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__2_n_0\,
      CO(3 downto 2) => \NLW_ram_reg_0_1_6_11_i_7__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_0_1_6_11_i_7__4_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ram_reg_0_1_6_11_i_7__4_O_UNCONNECTED\(3),
      O(2) => \^o\(0),
      O(1) => \ram_reg_0_1_6_11_i_7__4_n_6\,
      O(0) => \ram_reg_0_1_6_11_i_7__4_n_7\,
      S(3) => '0',
      S(2) => S(0),
      S(1) => \ram_reg_0_1_6_11_i_9__2_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_10__2_n_0\
    );
\ram_reg_0_1_6_11_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_88\ is
  port (
    aclk_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_88\ : entity is "sdpram";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_88\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_88\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_1_0_5 : label is 24;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_1_0_5 : label is "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1_6_11 : label is 24;
  attribute RTL_RAM_NAME of ram_reg_0_1_6_11 : label is "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram";
  attribute ram_addr_begin of ram_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ram_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_1_6_11 : label is 11;
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(1 downto 0),
      DOB(1 downto 0) => aclk_0(3 downto 2),
      DOC(1 downto 0) => aclk_0(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => aclk_0(7 downto 6),
      DOB(1 downto 0) => aclk_0(9 downto 8),
      DOC(1 downto 0) => aclk_0(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff : entity is "set_clr_ff";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => ch_mask_mm2s(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_155 is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[0]\ : out STD_LOGIC;
    reg_slice_payload_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_mask_reg[1]\ : in STD_LOGIC;
    \ch_mask_reg[1]_0\ : in STD_LOGIC;
    \ch_arb_cntr_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_arb_cntr_reg_reg[1]_0\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_155 : entity is "set_clr_ff";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_155;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_155 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_slice_payload_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0 <= \^q_reg_0\;
  ch_mask_mm2s(0) <= \^ch_mask_mm2s\(0);
  reg_slice_payload_in(0) <= \^reg_slice_payload_in\(0);
\FSM_onehot_gfwd_rev.state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => \^reg_slice_payload_in\(0),
      I1 => \ch_arb_cntr_reg_reg[1]\(0),
      I2 => \ch_arb_cntr_reg_reg[1]_0\,
      I3 => \gfwd_rev.storage_data1_reg[0]\(0),
      I4 => \ch_mask_reg[1]\,
      O => \^q_reg_0\
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_1,
      Q => \^ch_mask_mm2s\(0),
      R => '0'
    );
\ch_arb_cntr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB040000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => s_axis_tready_arb_rs_in,
      I2 => Q(0),
      I3 => Q(1),
      I4 => curr_state,
      O => D(0)
    );
\ch_mask[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020202AA"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \gfwd_rev.storage_data1_reg[0]\(0),
      I2 => \ch_mask_reg[1]\,
      I3 => \gfwd_rev.storage_data1_reg[0]\(1),
      I4 => \ch_mask_reg[1]_0\,
      O => \vfifo_mm2s_channel_full_reg_reg[0]\
    );
\gfwd_rev.storage_data1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \ch_mask_reg[1]_0\,
      I1 => \gfwd_rev.storage_data1_reg[0]\(1),
      I2 => p_2_in,
      I3 => \^ch_mask_mm2s\(0),
      O => \^reg_slice_payload_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_158 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_158 : entity is "set_clr_ff";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_158;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_158 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mctf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_159 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_159 : entity is "set_clr_ff";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_159;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_159 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mctf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_160 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_160 : entity is "set_clr_ff";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_160;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_160 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcpf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_161 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_161 : entity is "set_clr_ff";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_161;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_161 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcpf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_162 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_162 : entity is "set_clr_ff";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_162;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_162 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcdf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_163 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_163 : entity is "set_clr_ff";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_163;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_163 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcdf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ : entity is "set_clr_ff";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_170\ is
  port (
    Q_reg_0 : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_reg_0_1_6_11 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid_arb_i : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_170\ : entity is "set_clr_ff";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_170\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_170\ is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^argen_to_mctf_tvalid\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
  argen_to_mctf_tvalid <= \^argen_to_mctf_tvalid\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_1,
      Q => \^q_reg_0\,
      S => Q(0)
    );
\gfwd_mode.m_valid_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => prog_full_i,
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.m_valid_i_reg_0\(0),
      I3 => \^q_reg_0\,
      I4 => s_axis_tid_arb_i,
      I5 => \gfwd_mode.m_valid_i_reg_1\,
      O => \^argen_to_mctf_tvalid\
    );
\ram_reg_0_1_0_5_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^argen_to_mctf_tvalid\,
      I1 => ram_reg_0_1_6_11,
      O => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_171\ is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_171\ : entity is "set_clr_ff";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_171\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_171\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_1,
      Q => Q_reg_0,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ : entity is "set_clr_ff";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_vfifo_reset_blk is
  port (
    ram_rstram_b : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_rstram_b_0 : out STD_LOGIC;
    ram_rstram_b_1 : out STD_LOGIC;
    ram_rstram_b_2 : out STD_LOGIC;
    ram_rstram_b_3 : out STD_LOGIC;
    ram_rstram_b_4 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    POR_B_5 : in STD_LOGIC;
    POR_B_6 : in STD_LOGIC;
    POR_B_7 : in STD_LOGIC;
    POR_B_8 : in STD_LOGIC;
    POR_B_9 : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_vfifo_reset_blk : entity is "vfifo_reset_blk";
end vfifo_axi_vfifo_ctrl_0_0_vfifo_reset_blk;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_vfifo_reset_blk is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inverted_reset : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of wr_rst_asreg : signal is "true";
  attribute msgon : string;
  attribute msgon of wr_rst_asreg : signal is "false";
  signal wr_rst_asreg_d1 : STD_LOGIC;
  attribute async_reg of wr_rst_asreg_d1 : signal is "true";
  attribute msgon of wr_rst_asreg_d1 : signal is "false";
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute async_reg of wr_rst_asreg_d2 : signal is "true";
  attribute msgon of wr_rst_asreg_d2 : signal is "false";
  signal wr_rst_comb : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of wr_rst_asreg_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of wr_rst_asreg_d1_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d1_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_d2_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_d2_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d2_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_reg : label is "yes";
  attribute msgon of wr_rst_asreg_reg : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[9]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_B,
      O => ram_rstram_b
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_B_5,
      O => ram_rstram_b_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_B_6,
      O => ram_rstram_b_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_B_7,
      O => ram_rstram_b_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_B_8,
      O => ram_rstram_b_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_B_9,
      O => ram_rstram_b_4
    );
wr_rst_asreg_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
wr_rst_asreg_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
wr_rst_asreg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => inverted_reset
    );
wr_rst_asreg_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => wr_rst_asreg_d1,
      D => '0',
      Q => wr_rst_asreg,
      S => inverted_reset
    );
\wr_rst_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => wr_rst_comb
    );
\wr_rst_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      Q => wr_rst_i(0),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(9),
      Q => wr_rst_i(10),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(10),
      Q => wr_rst_i(11),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(11),
      Q => wr_rst_i(12),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(12),
      Q => wr_rst_i(13),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(13),
      Q => wr_rst_i(14),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(14),
      Q => \^q\(1),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(0),
      Q => \^q\(0),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(0),
      Q => wr_rst_i(2),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(2),
      Q => wr_rst_i(3),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(3),
      Q => wr_rst_i(4),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(4),
      Q => wr_rst_i(5),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(5),
      Q => wr_rst_i(6),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(6),
      Q => wr_rst_i(7),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(7),
      Q => wr_rst_i(8),
      S => wr_rst_comb
    );
\wr_rst_reg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(8),
      Q => wr_rst_i(9),
      S => wr_rst_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_1\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC;
    \ram_empty_fb_i_i_2__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr : entity is "wr_bin_cntr";
end vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_3__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ram_full_fb_i_i_3__0\ : label is "soft_lutpair7";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]_0\(3 downto 0);
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__4\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__4\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__4\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__4\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      Q => \^q\(0),
      S => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(1),
      Q => \^q\(1),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(2),
      Q => \^q\(2),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(3),
      Q => \^q\(3),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\ram_empty_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEAEEE"
    )
        port map (
      I0 => \ram_empty_fb_i_i_2__2_n_0\,
      I1 => ram_empty_i_reg,
      I2 => ram_empty_i_reg_0,
      I3 => ram_empty_i_reg_1,
      I4 => \out\,
      I5 => \gcc0.gc0.count_d1_reg[3]_1\,
      O => ram_empty_fb_i_reg
    );
\ram_empty_fb_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000020022002"
    )
        port map (
      I0 => ram_empty_i_reg_2,
      I1 => \ram_empty_fb_i_i_4__1_n_0\,
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I3 => \ram_empty_fb_i_i_2__2_0\(0),
      I4 => \out\,
      I5 => ram_empty_i_reg_1,
      O => \ram_empty_fb_i_i_2__2_n_0\
    );
\ram_empty_fb_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      I1 => \ram_empty_fb_i_i_2__2_0\(2),
      I2 => \ram_empty_fb_i_i_2__2_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I4 => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      I5 => \ram_empty_fb_i_i_2__2_0\(3),
      O => \ram_empty_fb_i_i_4__1_n_0\
    );
\ram_full_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00820000"
    )
        port map (
      I0 => \ram_full_fb_i_i_2__1_n_0\,
      I1 => ram_full_fb_i_reg(3),
      I2 => \^q\(3),
      I3 => \ram_full_fb_i_i_3__0_n_0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => ram_full_fb_i_reg_1,
      O => \gc0.count_d1_reg[3]\
    );
\ram_full_fb_i_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_full_fb_i_reg(2),
      O => \ram_full_fb_i_i_2__1_n_0\
    );
\ram_full_fb_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_full_fb_i_reg(1),
      I2 => \^q\(0),
      I3 => ram_full_fb_i_reg(0),
      O => \ram_full_fb_i_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_177 is
  port (
    \gc0.count_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_177 : entity is "wr_bin_cntr";
end vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_177;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_177 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__2\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gcc0.gc0.count_reg[3]_1\(3 downto 0) <= \^gcc0.gc0.count_reg[3]_1\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[3]_1\(0),
      O => \plusOp__10\(0)
    );
\gcc0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[3]_1\(0),
      I1 => \^gcc0.gc0.count_reg[3]_1\(1),
      O => \plusOp__10\(1)
    );
\gcc0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[3]_1\(2),
      I1 => \^gcc0.gc0.count_reg[3]_1\(1),
      I2 => \^gcc0.gc0.count_reg[3]_1\(0),
      O => \plusOp__10\(2)
    );
\gcc0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[3]_1\(3),
      I1 => \^gcc0.gc0.count_reg[3]_1\(0),
      I2 => \^gcc0.gc0.count_reg[3]_1\(1),
      I3 => \^gcc0.gc0.count_reg[3]_1\(2),
      O => \plusOp__10\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_reg[3]_1\(0),
      Q => \^q\(0),
      R => \gcc0.gc0.count_d1_reg[3]_0\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_reg[3]_1\(1),
      Q => \^q\(1),
      R => \gcc0.gc0.count_d1_reg[3]_0\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_reg[3]_1\(2),
      Q => \^q\(2),
      R => \gcc0.gc0.count_d1_reg[3]_0\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_reg[3]_1\(3),
      Q => \^q\(3),
      R => \gcc0.gc0.count_d1_reg[3]_0\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__10\(0),
      Q => \^gcc0.gc0.count_reg[3]_1\(0),
      S => \gcc0.gc0.count_d1_reg[3]_0\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__10\(1),
      Q => \^gcc0.gc0.count_reg[3]_1\(1),
      R => \gcc0.gc0.count_d1_reg[3]_0\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__10\(2),
      Q => \^gcc0.gc0.count_reg[3]_1\(2),
      R => \gcc0.gc0.count_d1_reg[3]_0\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__10\(3),
      Q => \^gcc0.gc0.count_reg[3]_1\(3),
      R => \gcc0.gc0.count_d1_reg[3]_0\
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => ram_empty_fb_i_reg_0(1),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => ram_empty_fb_i_reg_0(0),
      I5 => ram_empty_fb_i_reg_1,
      O => \gc0.count_reg[3]\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[3]_1\(3),
      I1 => ram_full_fb_i_i_2(1),
      I2 => ram_full_fb_i_i_2(0),
      I3 => \^gcc0.gc0.count_reg[3]_1\(2),
      O => \gcc0.gc0.count_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_187 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]_1\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_187 : entity is "wr_bin_cntr";
end vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_187;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_187 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__4\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__14\(0)
    );
\gcc0.gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__14\(1)
    );
\gcc0.gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__14\(2)
    );
\gcc0.gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__14\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(0),
      Q => \gcc0.gc0.count_d1_reg[3]_0\(0),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(1),
      Q => \gcc0.gc0.count_d1_reg[3]_0\(1),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(2),
      Q => \gcc0.gc0.count_d1_reg[3]_0\(2),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(3),
      Q => \gcc0.gc0.count_d1_reg[3]_0\(3),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__14\(0),
      Q => \^q\(0),
      S => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__14\(1),
      Q => \^q\(1),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__14\(2),
      Q => \^q\(2),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__14\(3),
      Q => \^q\(3),
      R => \gcc0.gc0.count_d1_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ is
  port (
    \gcc0.gc0.count_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__12\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__0\ : label is "soft_lutpair79";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gcc0.gc0.count_d1_reg[8]_0\(8 downto 0);
\gcc0.gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__12\(0)
    );
\gcc0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__12\(1)
    );
\gcc0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__12\(2)
    );
\gcc0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__12\(3)
    );
\gcc0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \plusOp__12\(4)
    );
\gcc0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__12\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      O => \plusOp__12\(6)
    );
\gcc0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      O => \plusOp__12\(7)
    );
\gcc0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_13_out(8),
      I1 => \^q\(6),
      I2 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I3 => \^q\(7),
      O => \plusOp__12\(8)
    );
\gcc0.gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2__0_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => p_13_out(8),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__12\(8),
      Q => p_13_out(8),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1),
      O => \gcc0.gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(2),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(2),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(3),
      O => \gcc0.gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(4),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(4),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(5),
      O => \gcc0.gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(6),
      I2 => \^q\(7),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(6),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(6),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(7),
      O => \gcc0.gc0.count_d1_reg[6]_0\
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_out(8),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8),
      O => \gcc0.gc0.count_reg[8]_0\
    );
\plusOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(7),
      O => \gcc0.gc0.count_reg[7]_0\(3)
    );
\plusOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(6),
      O => \gcc0.gc0.count_reg[7]_0\(2)
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(5),
      O => \gcc0.gc0.count_reg[7]_0\(1)
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(4),
      O => \gcc0.gc0.count_reg[7]_0\(0)
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_out(8),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8),
      O => \gcc0.gc0.count_reg[8]_1\(0)
    );
\plusOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(3),
      O => S(3)
    );
\plusOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(2),
      O => S(2)
    );
\plusOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1),
      O => S(1)
    );
\plusOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ is
  port (
    \gcc0.gc0.count_reg[8]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ : entity is "wr_bin_cntr";
end \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair61";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gcc0.gc0.count_d1_reg[8]_0\(8 downto 0);
\gcc0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__6\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__6\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__6\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__6\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \plusOp__6\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__6\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      O => \plusOp__6\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__6\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_13_out(8),
      I1 => \^q\(6),
      I2 => \gcc0.gc0.count[8]_i_2_n_0\,
      I3 => \^q\(7),
      O => \plusOp__6\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \^q\(0),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \^q\(1),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \^q\(2),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \^q\(3),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \^q\(4),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \^q\(5),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \^q\(6),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \^q\(7),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => p_13_out(8),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gcc0.gc0.count_d1_reg[8]_1\(0),
      D => \plusOp__6\(8),
      Q => p_13_out(8),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1),
      O => \gcc0.gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(2),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(2),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(3),
      O => \gcc0.gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(4),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(4),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(5),
      O => \gcc0.gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(6),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(6),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(7),
      O => \gcc0.gc0.count_d1_reg[6]_0\
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_out(8),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8),
      O => \gcc0.gc0.count_reg[8]_0\
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_out(8),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8),
      O => \gcc0.gc0.count_reg[8]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ is
  port (
    \gcc0.gc0.count_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_19_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \plusOp__8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_full_fb_i_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_5__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair72";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__8\(0)
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__8\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__8\(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__8\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \plusOp__8\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_13_out(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__8\(5)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(0),
      Q => \gcc0.gc0.count_d1_reg[5]_0\(0),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(1),
      Q => \gcc0.gc0.count_d1_reg[5]_0\(1),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(2),
      Q => \gcc0.gc0.count_d1_reg[5]_0\(2),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(3),
      Q => \gcc0.gc0.count_d1_reg[5]_0\(3),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^q\(4),
      Q => \gcc0.gc0.count_d1_reg[5]_0\(4),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => p_13_out(5),
      Q => \gcc0.gc0.count_d1_reg[5]_0\(5),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__8\(0),
      Q => \^q\(0),
      S => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__8\(1),
      Q => \^q\(1),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__8\(2),
      Q => \^q\(2),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__8\(3),
      Q => \^q\(3),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__8\(4),
      Q => \^q\(4),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__8\(5),
      Q => p_13_out(5),
      R => \gcc0.gc0.count_d1_reg[5]_1\
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_out(5),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(5),
      O => \gcc0.gc0.count_reg[5]_0\(1)
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(4),
      O => \gcc0.gc0.count_reg[5]_0\(0)
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(3),
      O => S(3)
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(2),
      O => S(2)
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(1),
      O => S(1)
    );
\plusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0),
      O => S(0)
    );
\ram_full_fb_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \ram_full_fb_i_i_2__3_n_0\,
      I1 => p_19_out,
      I2 => E(0),
      I3 => ram_full_fb_i_reg,
      O => \gcc0.gc0.count_reg[3]_0\
    );
\ram_full_fb_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \ram_full_fb_i_i_4__2_n_0\,
      I1 => \ram_full_fb_i_i_5__1_n_0\,
      I2 => \^q\(3),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(3),
      I4 => \^q\(1),
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(1),
      O => \ram_full_fb_i_i_2__3_n_0\
    );
\ram_full_fb_i_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(4),
      I2 => \^q\(0),
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0),
      I4 => \^q\(2),
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(2),
      O => \ram_full_fb_i_i_4__2_n_0\
    );
\ram_full_fb_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => p_13_out(5),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(5),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0),
      I3 => \^q\(0),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(4),
      I5 => \^q\(4),
      O => \ram_full_fb_i_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\ram_full_fb_i_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_fb_i_reg_2,
      I2 => ram_full_fb_i_reg_3,
      O => ram_full_fb_i_reg_0
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_1,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_1,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_176 is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_176 : entity is "wr_status_flags_ss";
end vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_176;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_176 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => m_axi_awvalid_i,
      I2 => Q(0),
      I3 => ram_empty_fb_i_i_2(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_186 is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_empty_fb_i_i_3__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_186 : entity is "wr_status_flags_ss";
end vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_186;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_186 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\ram_empty_fb_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => m_axi_arvalid_i,
      I2 => Q(0),
      I3 => \ram_empty_fb_i_i_3__1\(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
mDIOS8PXcK1kR53SwDDegCaYI252Xt/PIM9qOoHzBCBlvrVEgTfwXdYnFtcyEPAXpOFIMhuhuTg3
sjA9gZ9Vcw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kT/jNmiLcCvOm4mpYCI4eygVhjFrnC5AMm4j4uszeOK71Xgl/qVCrYxLPF4aDiq6Aw38Zd3EDkhF
WeY/0jcivGAjCONQZaHxaNOSv4VD4dsaZEspChn3rUxSKY8CAeCj57qCGOUg/jx/iZXNPzgXXAiw
EdFDmWu3pYcOmd5hOhA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rJH2B3YYUuS8PnW6+HTozZ7g9Msv4UCDaK7jjFTdMhbEVUe1n1O3cYT0d94U8bJ/e8qgYiXca3GL
5BzZ5xAcnGzGdiRH4RCfIrrnkEJ+vyo6aJftc0LlV130qCl2WsHqeh7pvyy8tMhy+P4KhhI35zY8
2GgrLu4ViZiS7U8ifybQfI0WVFp23O+tFqZXf0UcisnL6f3G+Q0/XadW3Wj7a+D5yf+J6OuU8E0Y
OInAHRgJFR4mFZ0tkQY0NveQsYlIUEubV+zKv/35VjXOhTmNX3afzW/Z8Tf40vOkCE5MLNezo+37
xsC6cWHbe5pE8L3QQQwddl5SR3NSw39JJXdcNg==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XKLsO8R2L+p21gFpfS6RqZ/S+qwQZEYn7ET4lzv7ALj22WZjLj+T6sPGqeSo7jeqNmxGnae6P4CR
cLwbIbr1tyZRiz4SHfoXOoOR1aty4sliBFq0Gx+Xs8idPzzJrG79VClbilR4zmW0btnB2k8nMnjX
TxuoS6NKvxzNVz3oyQzntXhobenf0t+ximg9LIAfhbtgf1IR/EUVHUcl0i0TtXRVTdAQAMJO0N6h
NSu8KAMg0q0yIPD61otHRMUsDIQIoBmQkoOxWa4pKUy41SO2RAKYDHEC7t3OAoSvi8kGJtEyxxRq
41HPKlN1NcTyh3+ghtXW+46UZSbOauWYV9/FUw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YBSdxLYu8i7Kfsn7jaZ0PXbcgVeMZ11qZ/BxILsQQ2rKc9jSxY2S4+7MC9GY/Bn20R9RXBpqQ5zS
NQQHA8UaJJbD8e5Se1k8ajJSHJORcrESnmeVvX+vRd0R02OV4TLOlQkqgg+wbQnFucszdCeYXGrw
MRZ/9fFI4bW8r19V/32eFIsxHm9J7+asY9fb3gk3V5y7zbKR7OiczF5ObPdO67evw8RRO8bxy1PK
SfRhfq2Lzchy3J8BTMeJ41PGhA/CqGO8aJ5PPQjACln6YEAcEvaKGfisSc1hSwHmMLuz7SUCQo8H
DqXqF1Orp2OqPummRTbSja6a84gVBxFIrjLbhg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Iv6aKH1p+Zl+lBu2Jm9rauXPIgtYGRzAItQkUm4ImgGxvI96zhFJ1u+Fs2Qd5a7bWLqXL7gpjEmh
ecEPwGXx8SCe/5HvJ1JuD7W4LNSw6SKxzYVFIjaMajuVZkfi/QXZEHwyL1Vu2I6eReWlK4tzpWWw
9Vom1a2LQuS3niLiEMM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KUKtpJlLjwg/TkSq/EVPQ3IHPY7bbmJUxOefnagc1ktTJZybwntUvupr9vmVg7KIwX41BupXsbLo
xT7CeSLx14bXAptml5AoDeAW3bXY1Vf7YMUyTtck9Pq769VUDFRLs+VsewBxZQm+a2LHlB0UPrVn
puZbhOqa3/KisEAv4IaljomjCrOr0N793QaLWKnL6b+pvYemk9SW4fYAFNDmEH4ZctSsVu3CgYyt
OArlPhNFvvaIi0mSCV2s73hHff9eONeqUxR1OKvFZPtbsj5TaKbHKqaDSVwnHffj5qUrmNVBT9MK
PA7eNEddw1lMA9StJu2sDqVdD07cietzt90Jqw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TowpsY65OJMqkC5jYgFeweoQbuYiZ0wLnYYTbij/dCcy0PJ2kQfhboxD04Qe0wyuuH7+1uT8IXTB
pLwmxMWc2c6z4bsbE82mGHGErKnIIQm6zsqyvu8nYdiEGJ9KIIMc64iB/ZuykrCQFv0PG1PLCdHg
PwaEk4Vqn5LceCwuOgI2ho7quFXSZMuCFzIJvjxbd8Is80kz3XsRFVmN7R//qXzEQ7G6OfN9quHQ
E0gCyBaiCqX+7H8UzLPfsJnjGA32VQmlgleW5axWlelVKLOq73bogs9E7df3Ls993rtG19xFPwkE
mZbfew0PI0inupW4Qse9PlUELsIxjbupgPgNEQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
yyjqd8qviBpLmMTsDCUIzK4kXqX8R3Vi6D77L27PB1taMrrwPainn7yztKuEblXc5znXIYb5/rTP
JtmaWGO7V/jIN4ZANCcbLvktIsyY8nwa2NR8ezGT6W9hdLS5jp1Yy/35zZ7V5oXN8vOswur1ePiA
5p2HFUUJhu4elIwzd2OXkmJMfijR2kG4m3kRCCLQkU3FfBamQN2HwwlIViW9X0v48LtYLl+uDnkE
OABVCEjfl/PqEtmZIQwODy0Kwzg9vYF1Y4SB4bZdUNkokgU3+4SP8gpXG0Q4BUyWSPhKJ8mv9m0r
SNKEfiQahYRAu/y19pROjeOCRWPFX91ZVma8/Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 274160)
`protect data_block
+g5pvRGKyIn0oMCRt45bJ8FMKgCE11qeDAg63qcJi2lywOHIKjwREt6Ju5NwQwikdOQDNTkaa9rI
JWV8YJahk5Xc5Zmn0H4xqFFye6LN/fUEBQN33tqVF9tL73zDybEvdNE/4FNNB3YCTwjph4clElh4
MctjI9nLYlgPwoROlrelu2RUtx7VN6Q2iVBBxUj9wuwIG6zJ5BZmTVNxlLFDvcF4XmrudBFwNNDj
5AOnQkrSt5kKyI4Tv5IQlBLyZb8vdMK65GngRVRKfcm37hcmuAboEd2i6F0nPeJrc9aQK9WSjLpN
oz0iZWP3uEMZOkV2Uzs4O5rrDBCAs1q6P5/EeFJHtVkPqvJzq/ZMTRcvMY5Z2pUjysUEZ811vK8g
dktLx3uVh1nqZIePwcGj2+piouAKk+7QaPXRivf7oxn9Imso8p/X9uZtKelkXSNHQtaCWOAfmvQc
V8n/2CYWXfwK40jSGixTvQXEkaaEKBQ2fat5tLnlhLhfewthFAw9XH8ksXvTtvwFGlc2orpvGGNt
bT3cnASe4epjUYbJVSW2+FQEEd9OF5cWkew4wZxDd9OvX91l7dkHi9gPBUVafogDxjLjrkL92Oab
qyB5k1vXPr188cePtk/Hdy0grwDc8pyjYzcibG4z/tjPAyUVZBHbPQryN1voAnj2XHP4UX/dG0UY
tBPfE34L5js5YL8PG7xn7h7n71JH2jpD4bvvHicPwfXG01UQ2k5pc6sCdxcz8l5742k4wtA943zF
KWuHNa40rMOa+WxgaMG3JTB1x3QQk2Vfh7clKaEWj1bYQjRV/PPi+CB4aDsAjKggJykIPAWIf6pI
UZnhAJ8ML1i7LZnyPrC+f5V1/T+0oinK/eIuSY/lTg5wsw+68nn+qTxvS96lqGmBHwZWfwll4LFe
LPITdMdyPJOgeMT/ZCZmeei2AOEbPhXO1ds43qXNbMdLYaduFZl3e77RT3QBWnzhi2SdKKVr/3zb
TwE8KIEFSzG3dKEquB/PXYhjgnn+ZZTvMtujZfZ7rnFOSI2OjrmqXZpjH+NQOEG+dLx9k2McMKu/
vcc0uhyR6bvvrckje0GiUSjOWs2tdYMQe+JFO6bI9SP1HucqECFMK5zFxeFVJYExSH6XRYmYoLhA
lv1wxF+CMNNnUpffjoxVSDkkRiWp3VSFw5kIQEVABBEFKU135pDkXzXYJ5mpL7GnpIXUaCR6Cpdc
XcZOK9O+4Pxst3UX6pj5tjcMtF4k2TrGew4VbHKxPeywOtK/NooejrwUT4oARGDEVpS76+HiLOS3
JDrh0ALYcxXXr2bk3JLy9q62c66hP+NmJqTrKhxrO7sVAVqYya1uvczNYx5v4ZLQgEZaCLMdm3b7
9CnIDl7vMfjhZqUOtOA6mhquCf23VWbC5U6s1BILgYreDT5n4VHRm+BblXm8DUBugzy1cv6OYTwm
xlG6RD+3NMAZ32cuwrtv0c7fCASL369oiarRYpQBFvf0UJ49rk9Y0Sqmz/gmE/h/xOsQ+doLWcoc
4l+O9lDWuBFlQvwCyBnB8jLLS6rGEoVkHSe6Us/KNJIA5gVxLxHskOYPTHoR3JHZ204hjwecKhSQ
lYeRYLSSHkUBqi4j26oT3OgibmRPFi+tO4ZPsOL8PNy3rQnDiV4g5HK4P+JbCs9ggFSKn0XAOBGG
ECbUQ842V95wHtCP+UDZoB24n9+nB1oqBtzpYFASEaurVa5WpGCua4QP1QuBSpk/7Sr/7vcGm6Fw
xfM0AaLbYeEf2LlCVhCAfQYPzTcd60O4rYu3qU+0k9iJcX8FHo8O4Cj53ul56IHY9Rb0sEGskK4o
d9KiTcnTsV0l2KvgZEaWDN7pcgRc/3KwQwmIaZxeSeA0i7M9B5vfvB4oD0yp/l7CDo/p8T3mSqxW
rLncphHT7CaJV+KLqZt4bmwwHq15CNd8prw6SHVWjd/62rSIgdDWAU+o2T5xqpSiTM+eJZKK7gGQ
e+YXVivZlu0ZQj/iFbNaRDt26bcitXQWVpr3kaQtUxAPlHhpZpm5l7HubC8h0QopY7HhCY2uebp2
z/hKpzeswzX3it76Z+wcoDWEmw459pmSfiM7FricnBRTbMAEogEGFeubfETMCYeUk5/nvMtIMbtL
dUZjvipU1NwBxYHKUzsoK6dZiyKTN2ZJdXhpxA1qxtHGJQP81E0LmwoZcgmcL/cmDO9wF9RljwRY
yUBXpZn6WnVxVUirtX1Y2ywFkTVwqa8ba7pYQhg1fv60srI23dDgV6HTK713+4R5IVaPRhXCWIFG
vC6Rfg0ScSLfG06yMzuiQrTFRLqtR6PBPlC+M4uliPrjCuGDnhWS/sD2k+zrM2LCSlVuI6xMI2lp
hNI8Y2jvY13/S/fJSPrNV+AJfYqQ/EV6fA810EUvMXust96DsLb9ctuei6AzTsmZAo06dy3AQfG/
XI4aTO6nOMm7OnSTryPxt66d71I2IP49vWFsVtYvWhjdaKBzhSBexahGWR9Ez4A+Z/t0vj/K+kHk
CmlUVRM53VR3eCxU61dzKB7MKnVkRjK9JBZASdhuTCDUwOnjoYYEs4bA0GrazGZ3RfR98dLmLc/Y
NG8IVUcaIcRiTkayIjVcDJmaKcekDKO07k2KyYHDmdYgFF93GpW7rnuNZ1B6/XJnN1xij8hoalyE
NlLgf7glxKeLlqamvCXJvuuY6IFOT9JdatWp77aMw5xgOenfVZ1TmUBqkIdWd0spyUmE1M7iNHOZ
p1JYxcWhnS2x7swQbWvHoHZAvzAikNnr4JxO12aYTRir/+dTZDM8PWprZ43mO77zK6PSqd9DX1mu
2XwpciBpeiM9dYa3UqHRNE+H5yYvH0nAKhnH2hg0slow0eTLo62Tz2QT1ek/FJvuheeYFJGkyIQt
qx4AiJN/7AEdDcSlWl+4Z1pnYuCoi7yIsn8d02M1NwmDNQtjNOLets3s5zwA4E+XQSVx8I1PqEbO
AimkHBCBXmuHiRUhCIMZT17fhBdzf+vnCJqJrUYKckjhKsOCOkqCQXo5qsFAUT8Rq7S+CYLPoFWs
r8qX2mvybDaPvbvjz1kdvMVwZps6sIQzR00n7lKurw4r9GGyl+eAe8ITSXeFddoWvQuaCdr+tSU/
LOKIbwe5hRwtWQK3qHG+B2N85ylWYsK+D9CzvrfCuqGdwmKVn1MR14OBM3SxMnKEyUlv0MPZ5ajw
vuBwXQSYqi9kdPAvndAPfotGrzfxTd1zRXOSo0OppurQbw74BoHpDODyQjwIKhX8UmbMLf6IgMWz
jhhyAcbGPbvHbvhxYTn+8u1yqcn+w49pVS9ogjI63s+MIXzu7yHUH4V+rpoE4Eqbcw0rKQa+TbFJ
qjXSo/h89qkCcT3eQXKPl/JBEikNEWxJntC8Yq9x5rwkhK/FkBVorFESYCBB/xx5HJhTXbb58hKY
jQY9uRk04AaBghfT2yVYhFTRl6un3fsin+AGYxdAPNcLxvU5IEvHPhU3XDZ2yZEQeo3rXrJ24BNu
EgM/PgOQxaXpwUs/RFP9LednoZfqn45Jv4ee8H4/CYQGuHSIGOlgoeHAaUnulJZ+iuriuc+fydn3
IKvoxPhyVmyLJSVkAzFV6z9jXDCkYGR+en76wQNSc2ms6xn+0Bvpv75ptsU4cU0iMCRRwalMRYn+
hDUe2GATPfKNW3lE5AM0ESe2WzCWw5qIKrA9MsInjFSeTF6ZI+prdDIVN2glkKxNhMfmXgZiihR/
OQO1D2VozdQDgYfa/sXeSBvLMLQ2nI1VH1B0C6wzUUuXkxHhRJ1R8dNsO8NB+bMcgwggd1q2UEae
D/O4j1XMcLG47rCzP5T8Qsp2u8r8mtxp1xbtBNX11sT2s5oy+TuZpcm+o6bX0rMtaEyLmMvk1ye6
+bD//aYo5tQz8hPcSPqT+dURf/AJT9gEjQEI2pmSfpHhQjeSFSQbMeCcxp73/Z7lRGyThrIO6b/b
JT5ZxsF2ktKvGFUM5KtZZx680MbImsZl8qbxcOhmDhPf4BKPPTiLEm1QshfLcjo8/gFnjKsfEbJ6
1Uz+uxhtyjnGa/tWXPHCxTnrbq7doeCb3YpEKBdUCtyW/8vh/0UOntJFsH+Nkz61hByJHRuUg0ds
9M7W/oOYrlYHjJFZBhKzhPP4j5ha5eztCDxfVkS3q8NEY6O8WpUk7Ys5iP7vmxYVYmtVrbjVvGv3
CQHkzRrfZv5IWtezdVGPRogjoEK3Jl09zy2iPquJKzVTBZIQeQI3g68WR8buCFV3yhcsqwd/GXpe
W0+WhRmyPbLWP02MWV82OBa1sxOVmFKbspPHWAxGGGdztwI0hc9cVz4gLp+4pBln1INvaHXiaevq
hayc/j1ForHha4V29KUKaaUaDVOfKgYdgZVAUf5+9P7lQw3nMLs14x0+sExoUtFwNnV8PQLP/tZ5
MfhvrpZiVKW5Soj7iMYDAnrICdOC7MmwXv0VnOY1yRBqfky/gLwaqjy+pb2DsYUSAiVDxQZBsEs6
09DpsqpRehi82twTiU+BLi1kiEwFqfWx8YvGXb7N1thpMKDDPQh5u6tETFaNokTbz4ShHPGDdUUq
FkmYG0gJDgbZc7HepuD8ZEtQnd3Og8mcbiV3f4Lhx1NQqtL3j06temwAWq7pOQwUoAa2mz/yUe/6
WpLBRmNH4uYUwZNe8K7H8z2B8Ta+8UFK4irzz+re1s5mKRDzhNss0GYFvFX74AY+bDmlMM+21La4
OtipMDFyWZj6dKp23nae3oGksEe5usbnmxlmTpDStR7vHOVwS2FZhXg0902E8l5kcroSuxR2tU8I
keIsFSTc8jm0p0pE5jYlgzySmK9NXcFt1flTkSAW5d+tUCOwUrxui0LNlQRMz/oPYTfm4Qd3spt5
PoW51A94V4PSI9WpDZqR7/1z/GanQ5p51s0DrXdQ7VII/ofVIS/j9uRt/8NA6iO/xbUK/d6BxiMq
TmvQczIsLYY/84iw4w/vc88g5DH88UuTPnOYBaWo8jMadlt6vNSJTzQ9S7TiXeyA9u9VpPys9AZJ
03Bx4VazRtFbrb3LcNJN3HVKDVR0Qo7eIM6GmZhFbBw5lmNPgOfQh5n6J9ruBebLYrBmPggDR7qo
F1j9fktFuTmDTJGq8zo1xQIkm9ofZlNBYDgJSgFwoOwi7nYE4PVl2bFrq0Dd+8HrnVq9hKTkP9+2
7Nbbep/Fy+Bk+q0pq9W3SrmH00VuF1OwFL6cYqJg2P2HWCNb5joROzrqX/DlA86G76Lovp5u961p
Y3XtAY0enB9cK4LipmjzB120LXHTSY+HAR2nDaP0XfZMejedr3BS3+jVmu/rerZxat5hnQ5U+SMF
WdM70s6Ubp4IamiNhWfRCE+A+SotW2muX97I7xJMw/84596aoVPrAC7MqOkZMhXi7MqPCNRJNUet
0bULRptG8ovzud2ZZj2VFXWEyjU2Ff5fzyUBaz6htJeHc8avAPW6IxhzsQsyFrheXVf9Kkt/D6ev
ljpzfNIul8siCO03PlPnJt4Egt2iOqCOvQzsXapMtD21KGTMiL1ULjWn69gZwyhroYNv6kQyahxN
XjgPFsJonwS2wG4zu6o4Sg4efz/NVW72+dnjyluwilGGYymtLMDVnN2mHqwZ3/NmGpRazfyKuLdG
AruLLdphbq4XCanl+XDghnDGFVEMNEn6xMzQ7LTB8YcsNos+bmUiAc+oWFOjE3e8l4py5atKj/67
LmOh1/7mUA10TJ+ti1oSfJNqe+r+KqRRrJ0RFr6m59e39nO9eIZJC3cD0ShPbumWvkUSvqaZjquO
4Y/kSywGBpeb0aAUO36iaKRnb2mXmrcJ28zHkYAeSG9chhLa8ISaFVLbQPv/JZdLkcVBcP7JzSS4
EoHNqA5aGz5J6kv7Ukyw5inO9EyoCJLkrL8O3pDRufzvJORMgftNjiSpJVsk0DGwT2WiWLGdBXBW
5ocKYYSByvEi0PAiYz494389Zi2ExRkVM85MhpLCnalL1AkxRXXsdKvzu5sZGFK70h/8J71dFf+b
PDRO70h08vDP9pcnzg7/dqwp9WJsRt+4lBIaBATDXDkKCPaQoxr0WXXv7V9BW9rdRqUePqdKJ1P3
eK3nn07xbSvuweF4dMi0OmKOcEn9k1YMbKpk44vvKMw2xno0LJ6tc9r7s5tX7QlX73rDpDMDYhzH
13SFYHczAZGiZBgCDsGUvN2EkXWnJk40EDO+5zTVt+x1ux1/kN6vu2/Gy+6oVCqxkaFZFocVu1L1
SCuummzTYnQQxTDMf+7m2QGGMD8tqudNf/SN2MewFhlsNkGZBV76MjH+nyFGddkIde74cJ5NY7dx
Qu8XId9VFdxDnC52906izMF5v4+FGBoGvNg1EmR2I/vA/FaQ2taP6Seww7RRgs5eAA+7rb0tueG+
V51dyJgEHQ9nHDb6+5yi2hICG5yORDjaqhmwVoq6yA7FUUHEmmOb1XizCXzuZy1pQKtAchKNTWQH
fzZ9jjORt1cBzE29iHVCRvAJlsPY2Wb9mSCk0tiHr9IPDGOJ+t7eCqMdfxE3I9MDgTdi2CKza3OF
TR3HD98UzLFROc2zFBxFEkulEDTgDcCA8BA5IvLVRW8EN+magpxT9fs4w6Lb9KCXqjhcxYM7LHsl
5duZQXjHNYcIdlKAsFwOxqMGTrjeq2gEkPEpty0veU9ARcbyWEpad4xT56BThHG8HX/bW8KVGX4v
wCTf9yp7dMSOPPcGxCCTV3A53A2QvteP7UdwnfeiRao0vayVw+NV2rs385fJMSybtOLYkvGw21cE
N+T5LyFqOouu4NXRgC2t+WFCf5iGAGUpHDZPChym9Ym+SMD26Mv6XddNUOhYQIJ591lDIpk7IOUd
Fz8fK6TJtQsm4DMg3zkU2ZX0cEEjWUqq4mYhYVaCle8bsWKGmzx+W86r81zYrQtRGQE8g14YMep6
iV/3LL3B/YSWQNQIMCLYfNnEIXkWzIT4B7Um9JT/3gCefryHDx1SDsh0axRDoPqfATNJzQM2KJ6w
XQwXLBDO2C2AJARZSkVkTERulPP9m7NxVlS+f+dyxzFp3Bj6lYm8FvmSlyDax6uEyb2NadVvTxaI
u0NyYLgvzZVfSiOE+uMmmGxtO3mTfG2kAwOraoTfnynTtKZemarw6b0xGmDw2Uecu7lwq32JhTNN
7428sjo/4GZYpxjWX7X6WDiGzbd8vhBQWGHl77JeQbCR6PIkbFVmJxUMf8szGQjq73y3iUGbgL/8
z6fqrEr4n3/3yzQDB18IXed0DaLC9n6+NqhBO9XaLhEJiJNqRrtlWq9wyM1XMjZ7lrqVmHxzT6V5
xTMWdge+SCO8CCVen8PTR0X5u77FXkBJU9MuHeVksYPJsfb7CCbyivd6XClrvGJqwlFBGm48Z/S6
MfuFblEKnyG9a2/8rS2G1T+b2w1y+tfVBfZIamwnzHxaF7HBAM6JHw8g1MFkoNAuTSSw7DgwN+VD
CfNoA0pSk6+ip3AaOGkEb5IiFE/ZbDa6l02SXdlsO/C80VgSFs7TfzocHuzJmrmlrL6GnuEhh6Ip
MIMWordr5HqSno1jZx0VI4QZjlvEjOHGH7c2BawfYbyXkt0H0Gx7y3J/i3VaNRyqq67XGCbiAOFu
nG2zwgGfremJWpCb4WUyUHLcJFWmpkGVxV1BgB2ASRKV7oSlkp2MsA8N/BjqDE9MYFrb5AXOqGo4
IWD12DCv05ogDT5ByPoxJ/jPsMENlAQiPk7ThKNmP79H2fpKSfGbgSOEUAlPRWWlR/J1hEu2S5rH
9AJCp86Tn6OKxgmrbXNpDIFKyHLdPzwE8o8yxC/htU4moUujURbvTOH5ELM9rGDi4g5wKZklkuTP
vuiG7olsh3jot07eXgyjD8LVHCeBBmpssrrjJWbjFLWxKE4lKZG9ePb00UOkGhdQPMOP+U9rPvNQ
XBLWz+mPiguWIgEcoZJbE6dPD5JzYIIP4hfZnoPl8XB+iMr9uJIk48/PQ0OY8ogksXO19CYSmVgF
MLJ/ARREIJ49LrK7MHxGcWpQv0wY+zil5EJU+28EY10SEkEm5MVierneu+Muv6jVSd2rZXcqUnJM
OAt59tFzpsqt0u5wdUbo8MKpaxyKHPTxmVHL51dB0WuzJHa7qPPzkD4VU63yCMLxtuIRmuEfLZlj
MS2NNAfXLh+ySg5fLjxMDcLzLTe/z6xDcVrR9G6i6xgjkxYn10mta/APfRGtK1K4MwLtqelLOylc
l25MM4LgQJxZ658KSTKyjVzv3bpFJgcuIZI3wYk08iV4++VlyTmxSujtwvoT63P3270dcUGeqSvK
ZGkSyQvlJ9RMH/IfnzyDtcaf3mr5aKgq6TJqudB5ULDRtDhmonwRfd1qI7ZtJHLCEIaimfRwa2by
QiWiAklmmuaussSIeei+/jgK0rJlBkw/vpEbfqqWbxTkwnrtX06MhOMZfUr2sBZGS0m3gWOW8vc/
DORJWZ6qYE60FGm97KdtwmJ+z29I1BwvMZVdmo3BO2eHJu8FmQGdV9fCVyjUSg8Dm73TNF9WqBlW
qEe8urDi+8D7znY5bLvO0TG/X751DvS4ISb+P/o4VG902Gv1VcMEeA6GKLwrj4yaoUxH8Z0aZ52I
x0mqctMhR+T5h0NyqfCJq/S/sPAO+S3Om5kYy8SZgapvIxFLh2w7ShxY6E2GcrCg7AEYgfYJKmHo
ADWyPHnTtEaH8LR43I/5+7dTZre6q600CmWjs9XLwaErq1cplDJBs6OIaERh+yj51RRHs4qMv7fp
aK0HKPZbx3hkd1P7iJuqgooWrPFwmjPTQvoLu3GZLyI1/gCRjcOHhCFtuVI2s2vgqaPtHZCSKlWw
ug6yBMyF019KnKE1rXzU+NCkr/VgIBQV7hOBTsDhbyrrNVW3P+szDwO36z7qy07re/sYAFPAPrFy
WjuUI3WA72uc+mi5kV1Hwj5N3JXVVVhkR+5QiJJ8SR0Dv1kxzNIdwLyQ3JUbNrVeIwvVH5Sfq6SU
qS1wn7vObOEA05GeggiU2skThZd/vJJyTOMdxyJVma60SOtfXb7gOBDayydRLyr78RXEfpxx8326
MZ2GBIqEq0iTMZyUI9yhpMXOk++ac3Ov2zaYqjJiNL9w7jaR7pl1Q2nfkPIKHBJw3tIf7THioMs5
vFlkUkHxnqy1kFIC5yyPMe8PdcSOaAFDfS2eJisIzsKkhHppei+KvtXSq+V8pqhfY2kuuPjnKbR9
ITwGgCYyZ91MG+vHvXrcGm9hUUKom3vy+nWsRnCmmYfqToxM6di8hgYOw2Jt0FjMiCNA4D9JtCgz
TK2cw3dT382pXcF6Jdk69C2DLdpt1+gBhmH4gUffoteq4zctShGHdOZ4W2xOVfXvgCGEwb1X6xxz
EkOjHADT4nrdmz083DAs29BTTExnx9fecqXmqpHQQgav8sxmXXt+gHcsDmrc7y8E6k8c212dCZvl
9ecaTkgUuazXJEVUidhOKzvatce9lUKWts1chxPW+iQyXpRaqgMhPFCgHAvc4wQUIHy3rGIxvoan
8U1jyce2pLqBEaObpkpga71VzCAfqFoamVs+FE4WT1KRpR/p0TvBPg4xu+J1E/3hEXRnF53HAigg
SYrqGTXmMf/EbKIG6Lk1pHixzf77i+1hQfozjw8sTvQl2I+0Pac37WsgVCYZdvP1PkjLhqpUnU5y
FKSfRD37i5Q7xGaRpZvUggcNiUo5OYpIlQz7aPgTJTi+J+FX3thvhvDheR+vaSnEzpffnHWNM4of
aqsZFi50nhQAl43FEnvDdbw7hIYjjxbUMfUi9aScxfIKIq07VrLbIgmwE06etZlZnb/6Wt1EQSTw
kTNkGZr5WRh9gUu5Z1CHbUjG9ZZKSH6AMOjj83+QFCTErL0OznSMNA7E3A/ayZrZWQ9ODsVyCopd
4Hjc02/wfJ4ZfLW5ZOhpy5CAtcvsuXOhzmbt4OWn9g54MQui8eJQGQZAQuV65TmYcDFt2KRFiP09
xQ5uoS8JNrTE01uyplnMMSofFzr9ZZQUOjAJPMZd7XBM5tNhN7Sx5vjmOm4YtQoLuYPZzRwUS38/
g6QLlOeAkb0I/jEWSlhbX97qVcMgAvsTIFciZpvDM6JGPKAJE2CwTUYXkkXoUMCT4DQtfFTxhp5l
40i6Zp7a6IVBHUiSM2unZNmdEUZJSm1zcf5+Fw2HicMbl/FIitv0KqETs8XMa3cGbaeyq/4t1gkh
U2Uzvf9Gysj03xJ3EYhYOrCM176gzoOIrpLlWxUy9JsSfVySg7WA2yPi9tTQtcQCU4h8xxpbBwk+
UkfhQLtI9OWg7KTOVbepbjHI1pw6NKYU5dKQPH9YtrDhtKWtb1V4Co3QTKPUdIBF2bbpo7vk9YN5
79QyRLuWt2MNPvqMGMZvhA2J+8Hu5XGSYTBm1RXPNV/hP/7hb58vF3gJwCqPG8mxNQ8MuouQF9n/
FlPPyycCglxZi65sdZHA3j8Yiqv2iqgaGxQqFmZq3aqe9SB9wWAQu1loVstwsWWTR1gI2yp00rD3
NQX9FFjRMO3GGa5trpK0oRmPzNvhoYeHP2VtkVAd5cldlhRaat/B3VD0CQWOxfnY3gfonr4KV5Qn
51S2+bZ3bi8ERYPLt3E8yu6l2PiXObcFp+Tgt7xdP1GZ2Y6zl6G4i8ua4HhegEQne+EqOroE7tr1
kmyMm65WT38jBwEOM8f3h07If1LBKXDFIQABZXuuE/GR4mq6movxGLUt6E1S6SeyBP/2cEEnQlVD
psO1Y/fgrV5SUy0+8zlYzUtAGFcWun+Diy7fObp/F/4osScJ2wZ+j3wZqbSXBgWofeu5YfxY5zAD
WXhRFBMyjNsyySMuLqoH0NXddKHT556UuaL9uaxboAO02TjJfSiqD9lRFUoV9Xgs5OgcFt9uMJ8m
HiDHtpOKnS6w3X6f3rNMnIqFC82kM+9+GHRzrHwSBp9ifP9UE0Y3R0GkMTDbz41PjhHIvp1bug09
xZILn00nLW8xhKX2S2WqRrAyrubrX+GaGb4jDV4ehwS2sVV8wj4fGvWKMmlOQHMrJ4uH2aKsGHL0
uKVXPSN956MdG16DjB5oqPJ8hR3g35LBYQvN0cRk/i8cGBbjNo4qvb7Il7SWc7OMBhCeBJ3VxNNS
2RQlW7MgpEHjPGWN2DXThpnXVTM+72kAEQLqKbTkTE3HHiflgQ9oi3G1Uqkb0J3s4O0KATRXIdY3
8PKoT7oO9ltispsEy7zndOFFgH6VHLpuegc8P7H+7mw1mR5z2AMw/YHthR9RCsDy165hU94Ksjci
x8s9iz9XeGVQIU1yc+kepe66del1EplSORL+4JXX+6F4i+v22jAIdVyM5vMMDWjzzFDR6pxHX539
KUjVC1Pldmbu17EDDo8R5rGt6Zw/CvEoUEolZwY3Iqlh5P35ZaF7SQEmDu8/M4BFBISL+wvkOmyR
+CbEO5PRxOeP2lM+TFNsi4eOL95eblzyzLHm3LVhxsgcDXCHNSgNrSj2jie/m81nZ3atbyw4+iZ6
iGf1FRs0ELarwWTcYqEnASYBHgPdyWxM3cHtVHBuScQT+llWbMiqvQ+RWCnBDG0utpf2wWaH/rRW
ayeH3o4458glLRnRqQedaBzxWNHcrH1oBnuFPN7cUv5+IB9zspZTlRREE6vLKjSWTBRERlD6F+MF
KqTf+eJFk88vRkoe6mrnXtpyRg35E2PT5oX1TiYMtGrDZg6HrxZomGdR4l155L3IDXnpZjiTi8N2
+yp2xmQZKSgv0vH7fbRBK/jIeDzRlsRT2DQ7Ukteu33GbG8hYzHGqR9geC4y05ywlbHbAJt7TVnU
8VMl2iXK9crBu1BgazUeaWE0gZX4AnZrVzlror1/UkPckQZYUPp6BtT4+oOlEk+27qhO2+tDBCZQ
5j7fOj3uhBVofLkSQA+u2cFU76lgP22R6gnlFjl+Zdv/EN53Iid45bst5Lf/oFn4ZT1n7Jkifntc
J3ppuVwbycTPT/zcHV5RNwmtf4V/QFrRULKR5KI1zxJCNMbu8KQfmD6h9QyKffq0/tSluDHhPiOH
+S0HcmuYEfRIhji5x4QpfYCkCXlXMeF9CPCh5oPkxssVl9RF/0M3/fB1Jtc0hokCddsOctypK8GE
NbPI8DtTLZHmYDc4b1QfdCoSF0hHjZrxUjn0Qhjcc5gzbpfWrF5mvf8qMsBTbcJZ2RXiTA2nXLKH
5bIjeVGMtlDYjJYc+duYtPnTDL7omnEvXo2zj6Fuhi/LemruA+SsAO9rZaIfeg8if/ENTCL9ZT1N
vVKNeAIliwlf8MEzKpaCVV4EjsdpYrevGEoBScwvG3hexZ11SziM2NjXzBoWiym2DomWubGMyGVa
bj6oZRJHXPQQe2U0Fq0vXROxw7TImVvgtP6y6OLdzO1ckmffrXnHQ8X4E9kkxXaCteloMnq2uLkO
/GDwDdaJeyTYjajS2FojnU0VATJDMupiZws1BB/TwcjIhBpKW4pSJZSyn/4QP4oDLTakhDeLoqna
H9URkwWUalubWd+dZ9UD4/Ta3mOTV/hyudw7ng0KJ5IOanIFgR9m0aE8PKT9AONiyoFuZ6O2qt3b
lyjsXvdLuc7dBYihG7PKGoQ0BA3ZrHEQbxToL4BC94wiPUgeMdJ7+m4yhyW6RQA3auRcp3h2DsKK
4aYcyv/tQC89SB9ewE1bD3rLzF+WTW7dpeSGxkf0IakyLwgA5vGTDzI5HcKVDMX7Q+aWn15wu8J4
XlZy10WQxZClG/47UhryJ49Iv3CfbZm21k+z6Kpy/DxR9p58sVGVwcAPTY6fAXNTx/aiYWxfOYkq
p79VCMeddONQqjVG6h+FjIVaDEbkCsz3hsR+PBe0cJPVgDgI5zXsKtZEsLH7GyqtnoeIvLMCIy2N
nHFDKDz8vRASRV8vd9pHSVhymEBqDCLotdwLJ6bz2P2vFFLvJpWTK4koZVEmONysNwfVxJ0mkvFA
QjgRfwJpUCGetYyRh6RMFMTmH9uA9RCaGIO2nr/tFHCQ5PTu7YtYOvMTWI7q7QZ1DJtRrUFwaLOu
2kcUHgKDFwUL8ildCisJNbRdBwI098pH3hSz5PoiH17O1QZImd8zAwcbwKzZiWLQl/zVVk2KVsCC
GyMUtKo3/VEpYoRJDHb8IKEMHWvIza65Nv7RFa0PIzt7XGWvpFikEJxec6zWHNxUyK+mot8EsF4F
YsdWD2VLtqMuPcvx9qpqObqdNvw9Fre8AXBZE8rkvJrl2LNh97YvrHCfWwMZ7ct0R8xRyGmMaDDV
p7NofhUitpsLrAzvLU/0OFi/zRoVHgb/zecMNdBGlaPJjxABHlDwqtZri9pwPNRlq6K2Ni1iofFT
fQmFtkaMLjlXJHxLr9lcgfuIrlYun2/7M5wikXKPTkAsi3BPTXDXObM0AdWDR9jA+62xSs8RP24U
FMpQk6SByxHQjwKh+JQXl9fK+gIqifvEbrk23U2b050nGpS6nGElGvqPJzBLCr/Myw3jzdk6J5Aj
pKikGv8XMQI1ajGBImQ/jyALsUHfF2f1OP+eGdYf5InzvKW49+q8H+/Uj1Y2Elv4KEtLzGr766it
VB3hLTfi+mMHEpKbzlQYROgmD7+PDpidJPVa15r/WfpdfKjwgpuGXZg7N2ivkr7xE20PRKhcfFd6
gDtCn08WtQFPhB0QKAvJ27mbKzWKIQAcn5iXtCZj+BXVHdiWs9ktBomAzX582NeDuYxi0ziJwwoB
Ma0OfvkYivcq5rCrEvsZQOrtbHx7O/xZonyBHmcbj+ZlMmRJEG/feys//NfjtC2Uqla5R7iEV3Wa
V5TkeEBmgsvVQmYsB0+8QTKNbuFitlqebYmWGr9j5vjUq0cr46+x8Y+Es7yWtEfsm1K3f86j5uho
drJxU7l90n67d/96JRnzXR6x/X9Xsl0pdsRvk37JIzXKu/WeZGx6IdHOZZUMOsUOoqSh2Zsh2Wai
+YsLuasP9tf7UYVrUwZB0MxG6eaVnMyvDrOeIDXSW60bMZkDqTk3x9ZGo+BDe7LWUOPo7rm4NTnS
Vew3okfCsFsm4RmqDEB1QQfml0K1ud5OTFp2ZOIGWt8pbcpGjsMJG5d/y1mOLjV1TnE1zReFb43V
yt88T3vxpciHzmB4M8sr9xWVHIx4x/926odi8I83X0gnqZ7mzuTZxcgbEbG94arbFrhRw1uXIZsb
DroYbJqPeTW1OeQRr6FCRdvH5MtCw8RBiRNYhqXgNlXHPwGzKOXTRdZeo3fFG2E6OyTNwvhSQi3e
QWqPzrO72D9TBU+dtJBmVsjj/myendWVmJz0GVakbiT4Q3+F2yD8GRJnsKKuC4w4TUWFcb3GInnT
DABZOwMI7oBMggL9Ce7UUJYBMRZxwHqJbFVW1VyIRQDCCICzlH9kyL6nlzgzZoqQXxER79uBIYuM
K5eoHfD62m+5VgfSVr+9/WF7lOyj9F1Ib+KQLEiBtbtYRx7O6wMhrESnOHBbpzJSwWOjpyUXIAKg
UQXP6iIuNanM7CaKntut88XIYagGYCuthjEMwaxVWWJtQoiUNu+wgJ1oeIm2v82F0VqwLYM/ta0Q
MMyR1DCznVu2Q4IFnV93CYBhDvct4nMya7zaNCAY+FBb6a2eyvm0zowIx+4DokrdugkavAl+QWIj
PNTxQ4nMwqoT8rTP8nvrA9kOytZu8jQrcAodu0+L/nkqk3ENIXVMxC2lJAt0v+kaptrT+09hownF
5remiTxRTjgSTng+To2Xf3BmjTG9Ye4HGkjqabe+17NmTgyXyJa7EkX7+zsg7/NlurLJ8cQ34dZr
apkUF7V79/EVfeTNy1znZgjRYk/1KmVJj5TaHq/XmCQFr1vJnCwF3gjn4U9UuadX63tiFE2n6pVE
YU9oBqnVmTVyuMKyV7Ky86IvQ48BxZrNsBj9NEfZ6DF9ttDWANmcrq+7TwWU9PNIFYTKqoTMc5GE
k7wppc07wdWy7Vp9uMWsM9lobzFrUIE4ry9DWogKukiK9SU/gbgu4EBulOwUoju37skrFDkeLEd/
Xj4H8ErCe+tAADHcOqb9XgvP+/ZSwF0scbvjS1GbgtdZLLjtDN6X9VWSh6KAb7jZ7OqEFZr8Y2No
uOEOl/Xj2WLs+wROFsxVITNtvpoAPT+q7zzmQtDMAfk0tjuCcbAZoe7DHiKIz1bAoKLVxMNRqUrs
t8pNvDjn+nw/JbZneHozpTwd2ZvHxebWclDuGjQbIyZOeh4c58vgcFlI9702XRDJC2h0ero9Sm6B
6tcy5RLIGeNK10uf5HC4Hl8WjhD3JWgM8pwdLpGUcHGpcKNW5Rmdd6CDJJvZ2ieD6D/TFEGu1ZlH
7HbthBwvGijaUldkTT/SqXDFGAmWiHu5DwJTktzmPGy+jViXiQQftShQ2ghupmaX/7Nsskog81hx
38SGYSv1CwnsOc5b3QQUSxnFoPyZ35cDclZdZfONSMNsa2FBYD6CcCsUTY1wltxoXk2tDGYs0Ilj
uxTSDe+Ax7g6D6cxD+7kPZS4oghPQPGaTSQTRV9pUmQXDh4UEp1JUrY64x1AdvDGru7U8wN57wEU
BJnaRrYA+n6owYrhgV1V74E76GHHFTmQnq7enE6zg7un4PNNlPvUMCfSz5mh8mAB3T7aD0WgND11
E1DpKpIk6MQmhpvvSQMO6mcsrBBV705WrcFhQIN9rQTlwlindt1VzEq8Mg4dlB3waXH+3soEboV2
JAXFtoeZ4jybp4NozKPKfZO0TNtjcJrTVG9YyJYhxPITICFcl4fOCPen0wg48WpjUy8hVOYJRR+A
MJEhHPoUuAJcYH1w1IYhvURLmnUzx95oTsqFyfvvBrGKcmKE6KkGJnCl2pZBBXCDgv4sm8tJC985
GNOL6bh7O/uSeSS6dFua86YxW+SL7OZzN4P/ttSJEqC+VPXidbaovikWdA9yESVzB2Xn/74aWblh
/W4h8S16Ft/3sReuoaxNRifYZ/+VIiSRBYM9CnnP9VzWmJuPUE5MiSMUuLQu1KgTkDKk0ocgCynS
jGe96fm0sdgcft4XUAsB18aiqNyMorfdcwvoku1qH+SUgyDIS00Hy2r4hY++g/W6JOOZZaMJbJ97
4QN2xoDTat4tHdVO5vPpTfCo/rRE55xYX/Ai+pkUHynUhcyEjEVEbN8w4TU8J72seBxaQneeoeBE
FDnCwdsWpUcVTDEZlb4pNPMAVp+nuqOM0pM60bUr8a7NiPqkuJBEU/DKR7Y31dLZ7st64ex7IqQf
mvfu3VzMmeI3C3BAtRJ74aa8//fMiPNjKgi1pJChmOXeSFgurWZGA9vd+IOM0B4yfzuZIGNFChTV
2mQceFQFnJK5IoyeyIIuD+9vgif//Pz6tlDgKkZpiCBL4XgAfsDnIfkg3C+1DT9AIp7Nmphj1NKx
JbAqz1d/yRFmwSfUi24RYxmal3J1MZYLlQ18lD7HLyjWuy2pLz6SkFMorR1Eeaj1cOZg3Hr541QQ
08nSlHJN7jNoveSkekACmDdSBo6TR3kOepgUDowcPo4yxOroRy8nMwJ4xdT6ZTHiMaGNkWnyaWQJ
iPGM71qmWOEr/C2YIzZXDyECN/a+wWzyx67D1GRWwRxc+6pA97OCZUMrCOBbZ2m2ofaYTcNcZRyl
g/OsxtoibNCsLiI5MM9AbWE3+oryHjWcBzsdUYph0H/7RnpxVf+RP3v2WsBbOEaCjb39HPrDmSor
IgEgbUX89sattWeCK5TmAiqQTZbsDav8WisDf7wORUgWOzW/hxwPasYIiwOgUD0y0CSFixtyou7g
DT0lwdMbcZ9kHgKS+JseFaRT2z7XuuUfGB1CnQ1WvzWt7E5XngElvKq1ThiIjQWiC7QzSgw7H1Tk
HhqaOdrKrKjJG7rb3G8awlx3q3Ox23LkgF/XzraV+IVZmgwB0qFqut4BQVw5UYt5zN48XVgQPiu+
8vMLDOffLO8E+03YIA+s1jA8847AHjLolhEzn9XIir2B+zhB1V77R8aDdwQ9T+Z7lDROiGwVlprC
hQk3LppAfdrmcIsvFFjgbwxi5xQK3MwqOxwQdyWjMzcteOyYCnhzMoAI7wN36tpKe5WVveARJMic
cQQpaKEnkyQ5kKyrQ3mohJlDLqtG7tleEVXzifII5KbyCMlWD44/JpIa9PF53IncN4uO6P3SKAIx
KdaeG/nZlJeWVz5/kABCbf+X5Oa58BXC7l5Dbi0XaIjMVl+ExTeKh1AQkfi1k+4IYte1LySFnQAp
HzRDZz6OBp0Nge7dQMe2ddcKXB5dTsuE5JPgeeM2ePFLFVzmpsCgYed9rE1Zg64fuU5RQRVCwcbU
AIFB92LppLuWLyhi6NSuB+zL3ZMKBZyJ8J4kD92hU5lwpxPsHwjXGnTH7FLfm7pNdfQOuI4hYWSZ
gxNdnmoBiUz+bkxIrE12rwxjpk154aDJ+z48V/KDsx2m5dpVP+2hafDf4XE+pPlrdlXACVcrFhc3
9Oi/49toFgDWP02mUOX20ei3/17P7d43KdMUkw1nm8HVOK7tyAvj2RRGBwXiDXyqXq8JiLlxa8al
caJlpSY3QqGyxIHPOl+SMMJHdlYrHKStuFnIHXZNZJFihevll49FFW0J/Sk/s3fjLwfMESnTCnwo
cQ4j/A4p4M8UtqybYXJR2RMWsHXj8/pMVXO8PffLVwbt59v2Ls/NSYJHK0dTf4YpL0yJEmGT7Uqd
XzSDjGkZ8nWIrc68kJpIda5exiIoXBGEQhQjyDYgmqIMpr7MR+38SXCuTR+GPxF6vyvQ7Mq/UIfH
BOo4ygoMsgsesTLdGXqdsHFxvRunDMvTupcQ9AbuD7eCtw3KHSCHsDyO9a+pPwEUwY9yy/i6FzyX
n93i0V9guhoiYot90S+bDfBEloeu6Yu+6q2VZIcNsGskw0j2weZkF7Y1POZ7+v2RQ5uEbnLmq9L8
62AjWYEBH6njxwCCu2CVNPjw1yPXdGesBSpvtEbomcEyrYX9QLkt5qkv0fblT1zsifSPSZSdmkz1
SrBblq8jsZiTX0Ar2R/9Aq4AKbc6x0oVgfC9nAZcX3piuEyNEJgYFIcQk7KRDubuob1S2g7Tgac4
Dpg1at8SbVitcYjleYZ25a2KwkTY9Fzs4mHY88nSpFD8Wdvon2geiaXl/RpUo9msim8V57kyUQ4/
bUZ4GMaLtw6LOZdamK060e+8sB2mDWGFtVSIU+04JeWx0JCKjokGIut1Vr+zdv04cULo3sVeyYxM
j768eBdSrsiiWwVBRC30Vh/LQAMKOFijIP6ySOET7TezNyoi2V1hu06g/8Nu/EZP0iKLs+J6Sd7D
roGkSyeqPQs7e0MkPvEnkk0j27o+20QqmWzRYPBSvc6w3lTo52K32JnnblSAD/dL4IRHL4pOLWrb
RodbiJGF2u7TpXRzxngZjtldkij6/bk3xURnTVXHCA6vOO+LbI49tKUC8NWdYwVZoACVyLO2p8km
OqYeezo7sPMNXSNpCg55nXvZTOtpxonGoSnjxmrn5GoXIbTH2NB5sxNniCcUBlon19jPXRaAjEbn
/hwHzjpDrMyB2S/kEz+Rsyui7xgaKdmSPuYv13d9FFmWrXcBracuJk58ZPC/f6Saj0l1CK1a9QVD
VFyMLPED1CqK+uxla2BHJ4kMPG0jdgXppxfzo+To3ar6yLMWNn+Lj+WeTo95MtvR3jgk0k4OlW60
TEKjCerlO9jlUg69KoEy+oXVLot1xORYJrnelOERuVwyfjFGHm/pTwoVihWlYbyP1kgUSilMTQ9e
i+MEpjhsIEG9ALfAhvOGgKIj8KZ6pbPhZLHdgzQPXKvh38qSH3D9pYqU0O7M9J6OHBflKHHzSdKD
tKTUBW6g/+o7mJCtycxx8oRYfezAdlnVDJ7AUDJLPbGuxoQo17puQu2yD4GvlCv9oHTsEVuOvkjN
olYEPmTaw35JvcKMpxtivxBYOTR7RNfrtW2qhEVH+9xV4Q7lYZleFfPaft4WpsaW8X9fS2lwabHq
t97Rnx5/HZ8eM9iOIcj7g6B6snOkaulecFL020XKB61ajXL4FMxBBAQQSmd0pF2v4KuHTiaXqkmz
awQEp+65onPYvoXDb4TavpS4nK5V770u83sLQxe4wSoIiZ4N5LYCUDq/a1f8hKAukqTWWg+MwCk3
d5jSVU7SpA0MYYVRrWbWEb5+dsHhSnclLY/mzFrGoWVCO53tmoOQyzu9w2L4WPm8jTSzqz+8Pr8U
CeBSGYIMHwjAOgp7XL6oImK1ztYe4wj6kd7p1xffY+VP1JwpR4ijcvXXwHCHCVouO7LowR0y++vp
TVd1X3P71K7bLvGF9NzmwOj+xOkdfZ1nZpA4IlRTfQEdFIB3morrpFXSbVYB3dJCGu/ctejh7nuR
JRsgFoJgruOCiMRD4FuwDSO5MvUC2Dvj4si64OVugaZ/O1fMLVDfcRkqKMkhLrdRaUiBiK/W19MK
Uce9cdUlXok4VoSl2XRRshDmhxaEUOZT/gv6QJnhHgC2eGyaPe9NdbSOuCwpHO4jsMBVft4bz5qt
+yl0W+Azw6RuGh9/sfUXo9jmN92Unhvjkc7zIDs/YAf9S7GDFCVf0vtYVzxsE/HAf5jNe8QNdvXn
mfg8hy1tO70ocntnqpp4iEzFA/zFnjZe6RNwtfSx66i6YueOYt0TCxIC7cVRHHHn9hhFMCpcGay1
N55hsp+Zu8CpZ9t/gncvRHs9XI8dB8WH1bjDRHrW602NZKU44Z5FeVzPFoYY3sAWB+AweZ2ir/5L
DhYwykM+bRze/35UtGyewewyWU76kLrWroFnJIpwSAucBH4kRcJ+ZATmr2iNidSWrHQSehrETNNg
8E8D9AmvjuZixOThNL9bZWHwEx9U3ejICMJ4EMaXASqKSA48gHVMFGTgu90lIPo1S7RM74S4Qrjk
arGhH3+dCA9ZU7+0V3UY0yU1m+c5jvDpnPba+kmUnOzqWKDEJuljP4J5AmP0RiDDjNX9jJyEuSWk
cnF8TBddXAPlafYrr85YwaqGIXJPPGP/B+w6q6mV+o5NuZXlNGm830hfeZF1cKuVuTMnpUCPgQKy
BkcrFDI4qhRviKvZ4b02RQ7jPN0wx6W1WW8dDjE2nBg99PI+JYUWBtKFmJZYgmvutnya7pxkKvro
CdL6NAVqtgdp4ZixkF6sIsqZegzI65L3XIcuGQ98xWgsX1TbnxsRkEyTxGDedmzRHQ5i6esjMa9a
3K5p+EKQRKomZDyXZ7tFUG5Yz8yyg4ZfuA/j8pNM/X8simgH7ICge0t7cWUbASeF84uZTUkyZqJq
GqDccj5qh/YgvYJbkyO3TW8Z+4eLbt7uUzVwOSkE1qNu+cc53TWyjwXcJgREctTGq1FWLPP/LbuV
3aM11z+gcMuKn/3tbqpqu7x0f1t1gdYGILA4BMZmQTneXqCQzBo1rSnVcllMlAhlfrdBro0W3UDL
Q/qFX/os81zBtM/AYCFI30BDmTlkMwViSfb7K7end27fHrJnieMZSsGSTilozbNZ9qTnWrBTqyaJ
QW8cFNvR3JFB6YJ9uGJaVnKiGUto6x+lAsaTBw6ytp5PEkCKuBNvxbTLRcqp7Mu4C16IY2oy1NAp
CEduKtTtUqb22bg8x+EHBDLZ5rHceH16K9vbAYAhH5tu1NYXCBMOk4c2UXi//cGEXxPxv6DdSffI
Jqvebs2ozOKMsiKx15NWzo8RsKXhfh7hYp9twU9qiVPCqf9/OU0MQr5EqI0RxxCi4HHYWPZ3UVsT
oZfCPKhWLMgcb2mHLNcG4ovg2dPSm52VMr7nND2ygT01LAZ9bpqk5iDaNjLi9soDaUTJSvtNl2Ju
QnvDQ8Mx8/H2Y5F2Oi+zUFv3MRohi88t8ARrvTHC4FmLtWd6nTf4JLqdfnzEq3l+VTiAZGXTzwsr
wE33L9WxWeyftE16BI+srtRV53kUhGUsOu00U6TnfqplGdB2RIz2qhjt8gMl4Uw+AtqufY8LsFEV
yp9XV8wdBDy5SkBXx3jhIazhNNXsBpQlyA9C+D/s/+PhmAeiFK50BnXcbSZicR/t4xqSHLrHqXmD
+KO8pRlZYvvW33y80pRRudbEOIoQrcg74auuKJmAGhuFApOVlzD7iWAoQXXcAp8qOFyc963P1CUk
K/r2cX359qDITnCumaj3gfNcTBKHvd2DukocQpZD8HKDXuigZAvmw2EDHuWbQHchvYGKV4jHswtj
6kJ/o9oIrkBxSpHZE1lVY3SSmDaHUJiRqW2V5YIC8VkkrwbyasJnIEJazdxhmjvSE63ZS9xiKUiQ
2NlLjBhsQnFVBMQkhx/fB5+L8C/bxqijbnqjYCMmssd6Vz6bg1z97BjkYI0Cza/58HGaxSNvxGb3
bbuYGzRRwPNh53oRng9uRhATK19s+Z/YyQLTjw2i02MYAgSbjh1mVlGnw/eXDfI9Jl0M2siGBrHs
oRgeyzs+Yp6I7z68ChEmmjlLv6N6Tx09uvrxMJXKdgtkNZVRT7okq+V24AlVuJ1zeo861F6gLY1q
8/8Iy2xAAgTlVBzHnr7Oo500HXUeYSMN331QQ5ymCR1VaH1guiltWUQVdh75+JU89zmBD2mMLRkV
gmyutUFV1ktFxBWTRyHlIJ/okLrp2gycKzgWY+CdtutVKAFpKaidKN8J++z7edyJmAzATB47C/7y
GEQCfM9cPtY9XoiMgwB86Qj6md/ef3kLMNV3qyMliUDb0qxdbyxMoXWvpFRlcE4hIELZDYYudtnj
CTHuJKb9cqowiL3kPBcnsd6vAzIdHE9Kej/2jbvHuj/y5dReGrDw518fOXxZnhpA6MMXBNi+623Y
5v97ViDVQf14ijewu7uQWxoPuplI1FpxQYOQlY3F6IogAhgG7iFJNUBCTjDEVx/1lUZBlpbZWQjG
qZh14mXk1SZD1Q4uCaNWoJ2U8EXefuyjHcYaiZ+DKeutnSmLX2r4vfagPqLez3j3cmF8gHoJZqBw
C+4HrEATA9PdFE8YoBn9OguMic+937zrsb9qstRN5Nutq6eh2YpUgi05dNDXUoUy22Mx6VXHv7wx
d57KHA/QGOLiDIDExMPi7kdlz2xAupKFniM6G+I+w7Rf2lWgXi2XfF3Ug9WJ1r86L6LffHBWPNxi
JYsb86w6E3TD4ww5VDtnDhKH2ZTdU04cYM9afriXDMAiAoZozQyR1SIQduw9FiV3GGbdPbys/95L
VNqubQQ25btRzaGH1iUwW15luAX3R7oeltwexqy7FbWpgkh1Ew7CelWTAiF/+FYGv68CNyCmFCUg
AFuvHB/Gtt4TusMOfEVc7V26xSaX6wM945fw7RSdt+9ewM81pcwHQbFHWFOQCuirM3jPhF2HpoGV
sex8hyrzLUZu0cEPo1n1b6HLujMLDFvI/zNNYStZaN9YrPSyUPWzWyJumqKEvzorDul0gDpJ+vhn
UrsjSsF5/Dl7LJmj13n1p7sSsAl02Vcylu3FRai1Ih7DANVwrMK2fxhfdiFJb4Yr+BuV4dsQOaCD
OEccGT3kSv5OxJnVBhLzejEgoCfee2WVcKMdPsFb0LcmAolA3LjNDxdV3vguB82jYjFeIMmRxioA
M6rTqUNwfKN6gUjbr4g6vPf6YQlvg+8A97PSSS/wlh4GlCCvcCUHO4aUNKNkU/KmjXbF1dPjbQ/M
s4BtdawtpEWF15Sf6/9V8DzufyryxhlkWuSJbYcLXXHA8JD2kZBqEt607i0uNj45g8E2k+Adq6BZ
1mWz6UbcQwIQ+GMGrUDL5GMtmL2hB455/ke3W3iSfapQc48vbjh00KUbcbyYMAbJ11wEzEYzpXDS
+Gd/Vtj2PllKW4YIojKoCT2uU2pzH7KUIZkXCOq5i0ywo62ZK+//H6d7FeVwij2Y8GNHzv2Unjly
W4rgTCaImdnk+OeWlBH96xheg9n4MGN9IZ1b+6wuy4/jPblgLTm9dxwd2SqXhWeXQOAiPiLMKpsp
BcFg0Plh0WOEV29HIs5c5DDxAU/nZHoeHb+QeXrRM+LutZxiPCXe8tsn1JxBtQnS+tO0wgxJgTHf
lQkIKxb3vMmW0M95T8J7HCr+Cm/X4TYBzsgj/82II+apXfHk7GYdPIyzHsoegyIKu+1/tuBee686
xFNiYVTUeg6gSR0fFw7I5cOJCriE4rLu1Kyv25QD8HoC0AyHM09r23ToS06RTnRoBTXLKRvT5P26
AHEVkVAahsDms99WWHnqf1KMEu9AX+c5BFW20Csu8TVSFk+OCLl+++ZV1PNd8/oyHczMpejxrg8y
6nUfeussGe+7oZ0yRHsWgckmxUAxYZcAqbChjl2dplgup+4zyDA61pKSMGFGOXoG9BkVgc/tLjXB
0SXGriRUpcQP4xRyndAr0Yi2gkH/sbUiAALWJlBx1h+wVtTgpKtmuLXCj2wwVMLtiJ7jsFIv+jnv
He8cTwj8WCWvdG2vT4ZO3WyhLq/INN30JTffp5oxdyThOl/J5End0qaNA3V0nFTTIohyJ8gEaxuK
VVsq/rRPy2MG7hSpu8ddT6/2HDkIWQoAcSgws9Ax41Py3S+vT5S7Uxq14yO7oBmfizbC0k8LMVXN
tugZrvMrxZSnyCp0r30XrJRj5CIwGT4axOtI5NMGouFGN0XMuviH06av9UWbwt6hsoY43mLqZVz1
550RwA++nG94H8r/Sl1ed9eoXWm7E5+3R/yUco8elqgJ8FYxkM/iptQOWBtXouH0CGSn8BL0Embp
WKUJhNSvSxg7pKr2wpF8gcCafd7e3vj0FnZrugAalTBLFNoR9RlHnMzPbH1z/Z2j44kyiw0DBAIG
LXnT7mzX0OuQGv3JRyD7kuCeAbYvxTbVZ6zMyEe0kCTk0YlY2zxHHSlzrtogd+HN72r4GXlzTeLP
6gGfcZeVzTi/nK1MgTdLQzNz/QqU/27cTWKSn4dbVS8fzVN2hkyIGGONWId8+L3wtrG8qRkdkCIj
P2xTwOUjsLWFhACS3Kf+8itlpLaY22/Cvj4/pzHAiE4fWEO/MlZfANtBStKcV7FfRB0l5PyPpxss
0dq4maVemoTmQN5IWohcUIbCs3uy+qmd2sljmOJUeHqvtFg+NNSlKa0dQBAKCm+IUAyzOpJK+dix
Rj25w0p/dvW/dLVl+qEdjpdUyD2BTb3BZ3ae8X3FxgiA5zQ5iLUNNEwhXCAzc3XLXKb7mrUd271U
YnI1pm1AesqiE/J3BRpWZ2Kf5BbawSnovJotc5+Fgx0DSF7bBumMOwYeBEnHD65ffCfFpEYjJRfC
I+/Hwljr24e/Q+89O8nwyevl5BjkZCkDhKYg6n0kM4TJp4zwWoRXX9b2E2PrYLypQ9nxKYW79Z/3
lyPAZ96TAPBnZcp485gkWGOZ4DYkM3rZ1nHd2HQ9uO7l5lRttwR6ad51bMvJeWFItwkOz8bmuc8t
kxcf1TXTis8uZQNMj2T9zVFdbJD1GUwocZ9qkfTBGj0myTfkGbAGP1WoXcFUDC4lcCNxUHjwcrKv
bqy9OkxsJlEbpOTSyfcD6CE4VBF/axSesciuAslWOwGMykHkwHzmzt8sYuicZZ6jofcgIYo1WVDD
5BxSqQk29aihs3o+2/TzjPuquhBTVDq2Z0VgQVRjEdWUvQ+qG/jDyFZ/6oBeeYqB3ex8WiYhvuuX
eMvbOODj1FCWckYrIwmEXrZ/EXlRYOgMA+6a+vR9ve7qsXEJgrkAKDkA74AytzTBZZhe1wg+1i49
ojGavqanEcDBw5uthsjtjpZTZlxcaZsSzLDlC3YuFt3w8L5qXjZVIzxFrAeqDpCbJq/yVxMhNNv5
8lQ2tg8C8zux1t57EWKpkqsxFvhIV668NVOFXjFNPU291RCzyLD9Eyn1pz1n1lrz/jv95oTYB737
3UOdoa89/IRFc5p1uF45LZirbhLtapU07bWrRL+Ra8LgnbRzBc0/LkHhBNI4q89rxEsAOMyjtwjE
yNvNkHVJkCYWi+gR+YXtVTQlcjSSvrGIMza/vwRD+rASzGqEH4vD/USvW9XnNaCgYaVWr7DkbXZc
hKfMvo4C2QBV1YFbazw8lTLPiYbKEa3RYqGRDcdvE8cOeMYD6xZ/rFyEXv8CG+6j+JGWnfs2OUkm
9VNQrJnUJQwKaymu+AYHarr1wVF8VpFvESTOHE32YydjxdzlomTMOJRMwkPu+HXGPAGGUS8c9UXM
MGYC0S2jCLKmoGYu3b4g53ob5ThZBXJvjl+wKxUaTN1ohsz6tXUmi0Me5JIzi2rA2w6Wh1jHBWys
Hj8+h6e9VASdxnO1Z9nWd0Tif+LIRJas78W4x7d620CAyY8PEhNTbfK/iuUXEG0GpzckqK1+ZGgP
ldWdSiR6S5CK46QOd6CwFVQO4G2a5PfDeGZqDtrMV/RSsaYU2RKnX1zPWMDrdMHDskY9vwULeAKr
4tZvhqMZxnc5jHswbRku5FfAwr6wp9LtCV/E2GlDOKUCMa7x+JdvOGrC02oQaRd5AGlEVK3pEiCf
U9RvyCwJnqXC6wztaIvkae8jxMzvcw8bayqM8ukAjxBiwm7gMs2pDftBAoR+VPlbMQwpM3h5hC8q
oJjt0k6DtwZpuFrnjy6Oa3OqNotJTUg2WH1tz7yZArMmcjOJdJe0MtkpCrozqJ/3+AGqOxX7XBCd
7Ts2+YZwnzj/8vYpc8GPoPWDlW88wGYTwfQMrEjgDfLWdtOtlS/ZDWyDKGtN2m79U/fUIr9dWJ4L
p98WIvkcWZ88dV/4Iz4Su2H5yqrR3+3KzgifB7Ti3UemrfIKWQuxnoypB30mQ0adPTn7UJn5Mtro
KNi3vVtCw1IOYUNxWh+nGO3dtYmOqqVq8HajLvNSeTANTL2ez6RSALvhTIRVH+y+H9wgP9Q7OgVH
t0V1zeHjg3uT+Qy76PQGbHxBeQZG5OIgs9fYauUGas9aEjz+6SVZ2ZS49FcafBWeVF1QmVqSwhoS
k2hc1KD1Rg890VkS26dqxpziHdfNGG1hOVqk0vdpq8m9FznNzM+WsgorKV1yWhzxHkuWOdUADudI
m0UrZIOJvg+hkx8Oqrz4InowgUdBTUOu4iBfXuQTzQ0WTAIWMzSsgPFkap7r/hczr0hn1oBZwDw8
ggWHbO2awR5u57BnD7BOb8ZqdsKQ1V0K92FXPKurY8Oi6dF4EiGbXe04ULlAYO+L682MqS0htBsK
3pPZobY58Y7v6+BkWsRPP2rehJllqkLZVZYqqpS8yA60Jah/h3t7WR+FdEecP0jlB11OvlqBPyFC
UQJ4Q+LsSLv9qLdFPdv6Ygk3wcMVGXQlCQPcgeh3Nn647tneKIqzzrNYX06w+OTpcRjqEtBxmQmV
fRhS7v1qLqWoNLmQ7pm4ejPTs3dHm1rKUJHmAhDiZzZ6VyHbvxiUe1E/Ys9BR9jpNw+ByY06YAwS
L0SXJM0oJRTka3WtMu+Y+SmuKNnAMFGzDF7VRMxwvQ+BSI2hCq+YMAHPi3JIAg2iKRfFsH5psJyq
ppctz2JIivDOuLBRVYKq7z4J7RhHGGOOxOKX2EOEXd7v2lhkbcqPNKlqVBW9jCZ2sTCnahG1rP01
jBcaVcBsEvV7iiNxc0HPbJpMBhIppHZaHNPAAs90T/88NJC3XGC+AI4S60GiCSmvw6MF5+DpIN10
SnTIjur5Hg0qcSKsVfLkKpJe0f6Wgt/Gsm/jXTEsUS4522qOn6hFld93cBRPFqCbY6fFRSom5r+P
1Pyoz8muvwt0lgAZTY5gBGz5H6zhStcCqbbupbi1Dqmz5CUM2HDIASlX5KPG3Xpyi7vahAjwyHiQ
BmzAlmF4l6hYUkuhhSINP3vzfv0aY5cVcjWHdjurDlE5x50/9KQMqVgmWtjuq3R+MMPiDoESU/j0
wOblY3pnAR16U6wGcZ55onFh/W5aPeZEDxLq2ZaiX5FqoGrPzQSn+xaqyjWGrVD1MmJDyUwJgypq
4VkYJ3gZ0eGKQWk8S/9YLS6CfP40OKw0Z5lb9ee1hI19lD4d84QKOOVbEfZI1opRSiMCYMWJkWfA
mcyah8JWJDkRDP8TIsrXAfY445Bzf9uSJv4q5a/4TJFHxHq7hpaZ9dfqJN+v+1OkTZe00+xOXfow
aJxmagddAH+a/jVkLm5qstW32liOD0QnAWmo9TBKke9haxMyFNe6n7V79ntX7sPYSOx9QJD7LvE9
uoZUC3qDYWPml1CZ6yPTlmBVQXL4yrjm2P/WycZ36JROvqKtMyQCLq9X+lck/DI2C8c05BTivZqp
ME8HNKv029/k4qErQih1Qjvic/hImE1yK8yypBRDNkSaHGX22c83u8vflb9HqjRoTZeYOUwmrFMU
Pe/Fph4vtXNlrU6c2r2HDkS37vjmh/dQE4Tic2piTBYie1Ir0Zznp2+5pufR00QF5HpQCjdLkm2l
rU1MFWh2Sy5hUFLSK83OPX5IN5gH5tla7C8rV7JIy5TzCCEIaODCdgtN/ZJJyVBzsl3lUPWYBI+E
TjprAD8NV7kYcrhKoEu4pB1fb6pih6X6zIi+aZx7egL7yNladUT8Zyw227vutWgMGoP0NV49p8f8
v0kx9Ey7Qv5ifa3Xbfw1yBK10c20PYtJAoOEbxL3e5EbvHiCyXyO3ikAoWRL5wnxA2teMZtgPtXF
gy2CUTyz1pxtfi7uylH3v4QDA0LLoQrKIZk15oiedjncmFgALJEYDoT20eduw28Zc9Cm24EF0dv3
EHimXM1OTy08UdZFzgFz2NXlCIFKO1kKh3GpDeGpRgeY6L9Yp0cskVlsh//aUxZ3ji4hukAUdDe7
BKM3oZD1BarCzSV60GByPMmeAct0VZQcW8ofA60GY3l0//qgE7HX1jD78Y/LnVnla/a/jfj3Gdog
ZTjly+FDxAuCTF5H2Z7YKpSrMeN6N4SECDVdDYOBGowbFP2dJ5SEVrN9HOBWC5mNGSd/vSrunZGQ
jdowDgf77GsGbY7bbblXxZL/AlR9nvtU1PU6a2JzeXeAS/z8XTcxU7vJHFyldmgPz2rn0cuBGyW1
eRicb42Zzcb88i11gqgQFwrML/XYD1pdugKlXzARn3gVROlxWg9X70LkBhnf3atmmA5xx5zslQkt
q1oKDz7Bkzy+ymbZketn/IQdsgOhOI271CqUr3f9eJmDxg+ztaQzuFbtf891xTz97pGZautjNCDQ
lwVW6OVRT0EwREr69k4I0rFS79/M3eVpTkR0ruN0UslbTkntUW8zUQfBLs54YFkMPe5+IJ5zdCiE
SRBPFjbWNKWhHWKB8F+3DdQ13dozQ9nUWz61j7aCFfWoOuA8NVIXqem2ERlQm0xmsFJUAVQFBLRd
4dZVm5bAXuO2HqLv+DmnYnNLmHuzB1abiSqv+Xj0thcmysVtqPg+W6KPkPYjeZgSna7eMRiFrKtM
uOf+cGaoqBfSzb9sSr0rWRoHtS2MSSpxT+TNUwVC3IV53Pb/3noGppXNGYqlUrJVxrSErt6liC4t
mMc4KSYVgbxqRYvSJO87Sx7RImZjgzsWUj+4IZIQODoKtgXIjbyg2TOUfRcNps1VPiJwkHuN85Vd
luYPNUY+tYR4dwtEZkvk6XHXuyj/9ziOmHit5eMUQDn0HnfzfRZxEcIRFH3E8K3brgXZ0zo0TT4a
d8YFORuB3Yh5P5/lK4PUlDTEWVqnfpQ7kos3U+Z25zWAA44wld5wyldUkipO/SxOzVNjfzQhwr4L
U5JTEFI+hzCrGrBLI34EUBfwbInsc6PqoTiRdHME8Rsju+b18oIB9/GtqACsxDFpDLPvKtqt2oTR
G+h3EVeK+RP2oXl0goj5xlONcEJkX/VuvQi2bxXC61P8XYdjGWJ8BNZbNewrtffm3TV6MwcUWKub
d4mYQEtpcMo/QoB0+v47sjcSurhrxC0AMB6RfFjsIMp9GwHBeqOezTSMMEAiH7MOjMkNh3MJvn29
Ov/Gkz32I4GVScMSTgJbgZhce75UOaM6Meo8S1HWc+q+W/R6JMzeU+KKlhlJRppl3DNqNroPwBIT
x86gHe/AzBWJii4RLBHJ5S5OYRCh7TKXJAPqn4EEF3ydTgjdbSNOnGtGdGlk3vyg7qH0ZFBgmreV
TaX4GQqaknOeJXoiaAD2OzyzHB3qrdSuYj73WrP0b8T7cay2hZv3IPSuL2LP2J0eAgCc3PAsxvB3
19rkrCpEcBAAP5oo0TgMFXAdxujI9PqZhHeoItBXwk3LDTPqLhPxLI+JqfKIJF/k8DiHLvoJLmjq
DURcqYP0eirlR3mkknenVDXaeA2Br3V6Mb7KHgqUBWfutI/+SwsojQ4wMFNs6n5gDLaMoIn3Bol9
qweKPpYnJ5HySNwbYgF2g56N6ARrSX34qYZ0TDY5y+C2Vu1Y6yY4Nbj3yMsf8xgTnBZOSNPMMgOb
CA6lYIQw2DdZ9QiQ85rPqB6zTbEf4mISyLRZNiHM8CYIIRqmnnHsPTErDNSyx9uM349JV9ycoWvn
/sBkZ8Gljin+Q2SonjDjmKJaLy2Y76Y67bYtKZXCidclj9B1P0+XwtDaozm56enRY/SBVZy1Vw13
z93sH9sFoYPyFmKzsepo+uLrR1/Hfum6QNHhdwdeuMsudKpNgyVdYT7+RImWVq3+hRgV6wuIbcsV
bwyNso14HFFAt9fau1gspy0r9LIoj2ld7+4c7QhzBOyI9cQsUI2kci1nan9enaDrABkpFY28SX8l
wUp8uNUXS0TVhm0GpGlGzBH/lx7TzuRv62v5mDv1KH1aXMdpFdEWJoP4VFryAkVnoMtJgi9VUf6u
bdmhymQjQ9urs7aLzJ51Le1ZMAi0+9RXOR/YzQl53TZ+CrsGMphc531bQNJrMEY32U1EAtZQ7YQ8
xlG655JEQdQp5XhZwSh/BBvPiYntq9tiFZBCEVP6noUCFRX+HBO1SRsoL76tOM75QOIgdDI9Q0y4
ENsWUWyGBUmsoIVyvUtzUt/hseTKgXtMVisgVgSykbMgnUvNeri82b4ONbbZ734bjOzQBqX+thAr
F4wseTMMjsIF/asMWNVIyNItUmRVp6rqst8u0AKueFBP1+ihgjmU/chcjXh1ShPNz91fLCImnS3I
dM3riM+TvHhGv3ascsUofh5UIoUc+V4vvSU3GvqC3OB8wfaMtGy1jEnikMM+gtgNpqEmHO6A0W7v
AJM1MFUaHZT5U0OTTP8P6jPiA6X1uIDQLtBylJxLYM91acfUuOY/KwYIkmFjYNQQtC6XYPF9hQML
xvIE0Fq+QRmkmH7DhBPGJpbZ4LINlGqNZUUX1enE3qSuWNOoi0MCtb46v7w170SfjDLM6t0F9pS2
LbakeRXwhgl27iAw21srLtRrUels2pXmY5Ncpg2RjBnRLfk2XbPXr5p/5F8mNlw1lHwr8paebeW3
4hW/y3YUZlcJFBcrSPOZtjJeI47E5/CZPZjIduNjiCuoyBfry1Fl5o3q4N0Irc4B3+xP+b4EDgoT
j5fLS7N8h2s7Fl7uBSZo4Der8V1JCJ2q9mow6pAR5vBzMdUoY2nJ1uX3s/uXVp4AZ/KOFmZn1B0L
dh4w0fCAW+EwWpLZHzNMmfxz45GGv3gLqhvnUykBxYJTiHCGIE/Z+Sw6GCEzfSMjZFAB0nyfSAJD
Mu5ql8TXLNO4NbqmDeWkybU58jybI4rxUrAn9jZ3QGGAXJDh7KaD78lP+JHbZ99W4DNNPBDAgwtP
P4v75WlFkfQLJV49p4ebnCczry4LwE4ZnZPKRg6k1d8YUffJeREL20x7cwqh1M2DFcaCsrXaRFpP
SboSgKwrbxXigXM8d8A2/ciPA/KAgIJIxCR2HiyB6jocdEnEsdMCxB6i1qlLrDgrmGyPmnFlYzoX
WPvHv+lAImabObg7DZA8cBcgacMvB03Cpj2+7RwGEk0Ugv20CrRB3a2mKcAazJeXrCvXZadmj5mg
5zIYtN7175ySLipHEeaM/5+IJSXr6dkPz6igbJ+Rd5g8NCIbaYMzr7HRJWnC9y7sOERCuO3hzz6A
6RTr9hqkT1htjUtRtrj2n0PjFny6HuFRfKA4V+dgA9GDX38KeuCIq6dq9IrRJfabbjw33Ka54lyU
WMF/sN3/Uj6wf1G3Kh+Yt14RXb7wl/FcoE0rYPnYjo4/k6TwkfMdRdj9oepPPXg+f3UKnydSR2CK
dW2AVC5/0HKS8x7S1JT6OWlaPx+Q820kXdZuO2iArwBNkHiAJ/JtMU8J0xNv0Eb6/8IPV5kNU3Td
N4nbmez1d3ZsbsU6/mhUwlgPQCkxeAuCyt0TSz8efK0MmgIhkrnV6+vm5NV7Oc2aq5qKcLxu71G1
js5yncD2dyCBVTzXoVOe49glEuXlhoLqnuLMcw5Mq56sisgHWZ1QjVi+4WkYh+w39X2maLgNJT91
BkqvUCnZptb8GRQsj9aYZC3jRADFKsJrJ3DHcdBSIqb2ESIYHswWpjn8AroLDfPpw8FEYHtYfm79
idV9JylgvFnFLBUGwWoffFJb7xvhjoLUV6ap/R6RQyVDXlRsZibK45RFwjqYipunO+vfS3bzMIy7
WrH5vXWdYkZCRcyIhffQkq9AIvjP3ODvHe1/TApnnbDt6lzIqwGK/cs7W6j3dz2ineIEVKsAJmpU
Y5ZfkrkSBtPTwZSDair9SpRF8JA3Zv1+LPwBijOOKK1mMO7Paq6MGj8FOilVrOv7tillleeJh7uv
jnm7qYcc2Ijw4rsKkrZI6xRsG9OF7gf5ocsIOa4ms35pEG3IDMP/0D7J+391oGsTD+04esQ8wZtS
sEp+3us1C1AK22u37pCflrJ9vPiRpjFPOW2VEsr9y7xLHNRScm2hmDYzzF5KljoNAM0n+IlNM9/v
Q5Hg5A/YyxHpstfXBqUxsCIF1obKWrmy7n3PhDRjRqSkrnCnSvjVdfSG79H3inNLFT3QgE4qcd8P
Ae+0QCAu5BuyYq9cau7rhj0zuogHitqNQTooTihl41Cd3bmz+aP5MC4Qjtt/9jwUyocYYA1G+K8n
WMpVx06ZXl6KhZ0QEEMGiOAyJtONJxNrcONWKpWtL+HfiYvmbyGZf5B/dgyZicDqhdWettFup3eM
cpVJVD/5Fmg1Do/5NjyTz2bfQr4Zn2UB+5s6VSc1R0kIg/Kza9ht8L1M6RiNPJOU0dIHacAkbrKG
DfJVxl9NXmutxDKbgJD6pRaXEnilkYZ9hEd1BFCo2oSbYPpcTktJOs8tJV6IMZ3bMbG5zqnQYWYA
FiB6TH2qh2DoQQthbFO2PunILQLymyiis3nMTyDfgDdvJoz5bIqvG1Jb7UmUEbmRgTW0aXquk2Ux
DfZD4KxaogX8Tx1IgmnELg+oHROb29K3Rr6RPAPYvGfPAXZlG8lKlZO6IyrcX79LTrQdIVQc0KP2
fjCCe/+/Opo4rzNKpDkRIMuzzC8CCMwqty0XvKOQ9VR+qdVH/Mr260YFQit/goBlQ2MNKZYTzshd
f12W2y+jiDKH1V20399Z6OqxD8oRr5QmTEwcsInMyJu8u1FUtptAl6wKU+SS76kHTo0M/1ADiSxQ
A9+eFZ50IHQg5TX+E6+VavVIlD6RpmjwksEEuiEVo/zIgtqyeBg4V02j/k9aMUWs2/CXoEU3/5K6
89A4LTyVrqUQSuJ5PS4oLhLuzp37MyA5PaCeJAL8IaW+JgARDVKMszplNJ+0M5gaRCWL0YRbg7E7
8VPXK7xZoHzaKjbD+GZyYi8x3JqyOhohPflhf+TJjPYs5yxwPvRLan3NVITJIf75H9FDR8GWfOZv
7HWiQP3EdCaXdDDU4GKkNweTgFScxHOagfuIZWd9xqHOREiUZO0f+lW9gobabliXzKhGZ9miF6/1
iXN1gEjZvOH/+yMoeNTGX5oOm8A7rcnbJQd1VQEI7Hd6NzpO09Zqq73ZfgIPI5xoCnFy6/kPfdNV
BpaDx4Q8JRpnJhx2s2eLRX6vEXRqGaZzTRV4/EXWE0c/m2sg+WUk64oalsXob+3m9c26j2ulClCe
s+FxmZU3flQTM7P/BGiDkKQ8Q428JCFIbltKoKRCtWWQHRBwoiEDbCHi1B1asF/mcpHks0wNa3QU
QTS8liall6f5bmBGOK3Vxu4fXJDfDuKRmOqnSy3OGudD5+b9UPxfdEGEhPAVL3ReU01iOt0B+vpL
GM21OvbeiHmS+xVRFENvXy7nXPkNXrRcfGSscuIQvKPJEPwQctQtYqo741+GLMk0TVcjPP6v3/wi
A3rF1LfWbLVMXjoNKPtJWfKUnLZflaL3uapeb1MPFTZyrebE4DBZmuPElINpbenQ9ytGAh35/wdS
8gFmGASFRiCWC/iKOJ8f6XQSLzJAXZ19CkmQT83s0pgtEpJSz1UIWNZT4QZn3zRRtoIBcresVSIm
M5U1i6glS4jkkUdZgoJq6uuagZJsKr/cmG7DgDs3nQdNSMMsAB42nQehchae4GpGEa7DxKdl9FiE
FvHt9ck2I2nfWQM+0kpOCZ+H/d2Ia9aQRWJKjhlQiM1OHfRg0neUs6UPZAyJqzyHFHZGnXJ1HPzw
kBrc3Z+fpu5fH7qD0OiHMvdwjkSN4+RuELQBhk8C+0WNXNxdPorEJC0lhrLCo9M0QHR4K6HBAR52
EiRRJlMLJmSHeNwYq4ly+vpHVlKjqN6tpXnq968AFAjNEMX3+ROeO49qGg7PBsaiDyr/N4nY5LI+
TGzMEx32uhMyS+CdonCJaMfk3C3vwuQna0V7I+bsLjrp8WqEZbFzsnnA3U9H9H4O8+HbjB5NgYCe
EEDEm6gtMG/5WMDaeZxx06/4W3GQS9rTZxEUuflPwjXBKgzMbkCL7U+UHQrR7mRrxEI8NJyYiads
ZCr+2a3hJnyO8orkrl52NfzNOLPwN5apvwnoNWK9b88cEcuCWdsmMgRt/5wjeUGL+nDDWrbIyboL
FH9qwPra7iPZ70UXGxOXGh0rhBlsfK1YqU9DfAKyFLPqCQQ/byzxejPbp21XWyHO3cTQFg5se5Dr
Gj/lYCrXhz/INswOGG0EWb3zd8b16FF1RgmtSDzzPFG8y79ZEgf1EVgpLlwCF37WkND4i3hXAOgz
cvyoB4rqNZ00U0H20O7JeYoWnjgtsIlbPjM9UlGXKNhisVe/2XBebmO/GHl4XUMSWm53x8uLGldB
Qwr0yyYhs0YHlwXkJn7s/f2j9mkxf081mxeWReDvtrzv4J+yY56bnkDH+VeeJrd3I9TWyf/CStBR
89qOwEbofYu8Gcdp6vNUfls+eximUa6DcTq/HrRmyfo9e7gg+mtae3NZ1qebIlrdHVwuAIY+lg3U
oIYYaFp94wb15IzRdfhVPjFXGEdfPXrENf4lf72ofXgF5IzMlYJqYAOTjbGlKBlu0/P3d1RsQFza
iFme7zupKyAGfBN4/4K7FOAS1Ay4wOjTYByGhll/H8HUa1ZTDBYUxVQ3zSxtScm5vLj79zJiTH5N
CLvajFoPtimN7HCmlWS10MLnoJchS9oF4jNcQsLXFuW720295rKje1kWBrBUiSrfdf9eG/ztjn5b
gMlur8433EvS2iXS8Xv1pk/0VsjLOdpX7bKrrhsaYIb/umXU53XyswMWffqtYtC6yRtivwRJpKUJ
tZXGvGLHI1qKk9rIj3MGxiIpgdoCFX1Lf9dfk2YHVI+wsdjwFqtCan9RtPCJYEBb1Ss11JrEI2LL
SVFo2o3bKaLcP1gYJ/hLvNT9FHtJTWm6lGHrb+AoBACubN7bzN6II57O4GnNCAf9JWZjplXw8ck0
D+vXPFVYlIJjy8ZGN1Ri33IsZKIhq/56KVRHI+DDbHLk2dUiMv6WfYWgyfAvgPC9EaMK3H08z81r
Vxf+XKH+QfbNXRpENUNKyy5It6XORg5mreZJA0tNOFQb12yehEmjn1UZWg9RKHuj/NQsaRnVskPH
KPxmb0Me/4xF51vWS4zLlT5egcIFU6PqalyI7AyPhgdDtKvx5ZJjCF2YbHh7YCzBOSi+9xErZwdc
WJgkAw4xLBYlzqTCsLTp0IZdlZw8LWndk8I3OmnJErhUYWZ34jPBGbuAa6Tdow4a3i0jaGAAGx5t
fISs60SWHzEyZ6J+RXcQed+1mz/NpJV+1Ff7ANO8KigiNXu/z2gDgQSbmoE4dNBde9drTfZoeXBD
dDKAgvoznqOYD08Szc8yZWbMOrKe4XQ/6vMLG0Xo3YeNPOJqaJBLr+pRFVyLO0iHtaCK09tnlZoe
Zfx8QbBiB8rYXFYaIKqurMQ2YHN61CHsg335rVorrQ56NvQBtdBjZXwgw5QWwfz9HbypLVMrK0bt
DVXZSFydPj+915KdflYONElCSkn2GIvJaib+l279KZUhv+qCUmOAi9l/vcf1IBCFG4b/0ZilaaYO
5yUn5WF3xGXNF3d0BDRdGbezuoCCQONieQLzRf3QtHKWBsQgfbqpGyzfRmM4Tyf5wEqn445QAmwp
cLNLHyi//Twxh7quTvvIjS1wtQuEnP72RPk2dYVZZZ/HCoCbGDih4osTv7gfDdM232dHFjXIzOR6
vSIchuLUdlF8ceIDiQ4CVhcVw+m9G2LftiinAmCRvvBO7hyhDhc6KAvTdZFyUYKDTSlbgzjovhZF
Srk1oEJEYlPXHy1YMHUWO440vHK1cgl+ter6893fCqA5RnYc+dixtAGzEvJ3qgNNtNU5W11IbYNV
ISi3VyWGVjShBXN0miuBiwtHu1YiVTwDMiFjmLSbc+r4s8UH6uizwA7+zUNXxki7rFaqR0MmOL+3
wkxDhNDhSJLR18A2/ZODtBcKosvt640Yrs1r59Voey1SkpTjGFqnSGoUY8/RTxn9V77JPJUA6Nfp
Xf4W3iKf1ohQKk6IPyE/tYKq/8QBfgDiXltHIzq2ce4Y9MB9zM61ALKcYLBvhkX2SCja9+thTR6O
ss1Xi2EASmTv7NwM95zgdgWE+LOd+7b/dzrBjbDPtF4jplX4/VYMMafFISEBrZPGYbCihGxLClq/
ZmAyfXgfT7FCZ1fh/O821bmy+wrKx/Sk014ChzrquS3IfjCJxRgbAcCOA8PzQpZObMq+EKcyfL7s
n50GX7N2tlJIHx1R6OHEKJbK+sA7baX8wceSzBcXWoHXCxCNJOqA5C9YrZgsDm0+kdzwvP/xkz0j
DIbpZXJ7aeuxdP3BcTrB6yiLTioiqcYY3T9R7W1q1m6MzYi3OtqxOSogQMo2rmqdCxu2i3sKHhx5
s2/9UdqrB6+s4WYlHrVte8UcJs1rweX43+CBH64tsNggrQncMqzGBit4P592LvkyPp4TVdTE/Itw
tSxWoVDK4JMga56Jx+SNiwfAWiyBlStHCLZFZLLLyq3rsX7gr5/L3BEo3pC9AtjsQqMo1LbscKmZ
RMqD+wE99fcj6oHnj/iqizLcrZ29HS264BoN2wK73iI1ho0r/0aBqO/aBpnClcbCxb4WzR3bT2I2
XQzX1/FUUAjJk0Y3SA9TRFqGPLLcopLzv2MPO43pZ3gXtEH3lnoYdxk7Zgjtabiha8cAtyOQYi2J
4DZI1s2t+HPrC139u9I00rOSeeNYI5c4/6nab/FYx2Gv3AxPVNhDqiFEI6iXOn6LbfUmKV083smv
zivwGN+v4UwzYNhGCUAzryx2oxOh6jXUF0G04M9h0lcJq9AtPSVtS2zh2508n2mJ9xal+8Sd8D93
mUMU2pIJZAiQLFBNCjXGbiQBq2GS7/umFL2NL8ffBUka/sG6wTCOdgtD3k1wonB44ecEnZfjvoxS
u1ebh1JBh7oNFJ14mPGYr205N1kA8Pa/BGN5aKXJvu4jsT0P9NteR1snA7xArMWTEhds2A1y058C
70zDh/ynf03Ldp6nvnHgcn5aADjgZ1+lv1AxoHQBPk8abvFZDhtH2dVWQyWYbbHoIKsdj9YFWnAy
7XDJlYX6fF5tRpeEw4bKaBelvyVyj5r8knhDtACzvX+kzhX/hkc29a7SWOVV86zS2O8yJR4omHnA
kFTr3wLbYPQZscLJPpc/lki9iLjdcAmPHCUcKP6SlbkBUvZcMSGTJzSfOPVTAAKQFc0hpyM7zepO
0MQugfJiagFQ/7boxDtY27L4c6Aqe3elAKs4I4QMboSaSACYW9wOtzrRK++h1H0zP+iE6kwJO9AN
4/9DdANOWdZtTryPoLmJNV6LPRqutk08FShH7RY+UN6QOFT//+uo7Je8nIqzjTKSMKxTikHgvyt6
OBqDMIN3hAOP3cijy/EE8iPhkPpTLDwZnrNJV4hnVCm/4vY8UzTW9O3HOslLQVdMiU5twukqemrd
c6F41dNz1EYJKBnt6HnAq9+6xdIeSZ4+PdVx9ntaGP75fqiARV9LGstSLn3gw7dwYOPXvh9+QJxi
gjQ2H1u9TBMcEhG17+/eNvNnFun3SsOhQOTV4yOxpgB6l+1tpEO487EW67U/YFDK6T6y0YKDl7Uk
CW435HheW8rOWVnbEHPDY3SQROOCyXZDYojujs8w8lHWH9xTYi1rGYry8s+/J2yI0ESxErN81Uhn
7fwK4uuxmbSeCzD506RN0XzqfIay8tDOYkHNBYYPJI8+TJMyDMZkSccLewFcKlR2Ka4G3FV2yuUk
Rq9lRY6xFENCowFqw7Sxb3rSHxghFwUzf9RR0Ukeyinqe7/RNeOMWQOusqmoEWYAz9iWViSkoAYA
e2H+cnAEwvP7vNx7cWphz9nhz+TnV0P4ggVCLFOGPr74JjfydutE3oLLn5VHFFzKOZIq+3a197kE
noJrtK4Cri3eWUzIBQsVL4yHVAGyJr2oF6BEqQT+R3GM0RYnO/iveeu5EthIx5y4+GSCB0sycKav
K7e8E4CZ3GW+tPbuQqvwU7ZnGNHr2slF0pXcCnk2CRQTJEIBTRmG/7V54XVVvzsAtAWtHabh1CbW
ywIO1ux/PYMYFjp2WOC3XhL1Z93EcfZkYzXnG7mhEs+Rym+N++bx3tKlcwzojiofAvYq5aviOdrO
Mm7wZr+5hgz3vbJqEIlyoDseT3GXMG++GlN5zjp9rA8bqmWzI0Yu0x80tgai/TZHmVNYQ2l/6eAi
TUmovTM3V/Ikk8o0/NSHHcJIa6dB2eohVAzLn4pqyzKpDEfLraMhpEk4FuFlHP17l3ugafORGkas
iwXR2xxJw0UKsiOepKoy/nkMu0AnpBZ8tKS5utPpotlLBqcmK/mjt7oQXnbWPNhpi+fNdNc+wHoR
oyXkN79ipFhrqAdOWAU9jMigeP3W8ZtUq2w+iZIaDf+Xf0UQXAo9rKvxu8g9BCkbhxryh9ID51Z0
RB6+8eNepF08Xs/QwHQz2oJLXu9YtbQJcOhckhxndbSOoEIRNQX9qEAuJde8q7t+w2/FYPboFlVK
qhL2dI+9V0AJE8S/ROBlTs2MHEsnfO2Dl2fxWdP155pYcBndQ0gJ4Lw1pIl1rn/SudwfzTgW5gWU
rQjYcx8GHtRCtky8J4MAIyHIN18WuwXIztxFbDUS3pwOOt7umcDdFkWvdLPt3fmrVbZxtc3alPPo
efF++pEfazEEj1Luz/PYfYSh3ud5sPYLws7/U1QGigpTi2CgMqSMOOx0cKHjMLcrqIeSIN9ztpkO
fK07Np5N1KmHhrRIlINrztr++n3IytYlkSpidtzrDjenUjX5HHLQn8yM8A9l/eeCcuKpv5dvzZtS
vRAgSU+PwjY4z03JWvH4BXIkyagWMynHVZ+XAqHK73fFwXUf4R+sbUR79k8q9ZqNj7+MYR/2b6oT
1jC+OGUrTDfTVfC4yGpA3Ve74gBsXQMkgmpiKekyzrkB/mLI5ZAqfl5MGVFJImxx+VpTdTuXKfML
8Jvt2bCqT1rOUXi/VyXcivpFvQB/Uwc+5da5AptRKchYDdCCTeS2jua4TUGg5b+8iu8X05jqjOmN
j98er3naA+1k8F5vj/xZ6NDh73WcGAvzy8aRg5kTLeNGIBD7vxDZeIPDZTCkq6VCoTmokb56KnHF
ZgpBk6Ejs2KjcSzhMQZKrjOEcc69nQNIS/AcO/CYQr2L4okEwEt2g031Q1HKkCixNikqND90WgCo
uNP82t3nO74WI6kjxb/b9F1BdCiUTEIWeGHWm4UYVaKrGDLDXOmD0RA85NHQglijrfUKmbyZp1NA
iFJkZT+ITN2UXY9Zbprk3TN5O4OprWwG7U2cyrZ/JdhmNks4eJU30eIjtavPNqyoAe11oUbkUNNC
ElqQQzfAy2prnECr7TlKN9OQUIkix3GNrJideE6b6t8GdOSO6ZkepRvcRkPfsJous72uqD1IGTyQ
4SbxYzxMNdZY8XtSf3tH0OXr8dPsCaKhSm6puYT09DuzA87Z5hhLWZt50gnKgiXJO1hZEth4cG3F
bCPTULa32QHd04+A3LajijXTuy6I+NPaQRAJm/ghHlJ7me/wiUPxDRAv1pPr/VDRHR2L1LcWVir3
Dp5Zmg43YGQfPPzld4c6A0twcnvd5/ANz88xvyoOdoESRe9h8YgB4GNPyKOTp5/1TIwCEv0LdSXa
lJ3vsR+CH5gzhjLDa8rJht4NRXtPVk4t0CVvLo64fAVI1NAcO+H8vyyLPZUCmck7V5bOfyx3zBqP
+8MV9sYMg8f32LLppZRD6mWz8MpB/m4dXXFNnjoIiSKAqfsJALlj+yw8/oU0Ei5pSeqSaxgFlGIV
dtgcjquS3u7OoEqTJh2KfEXr/vY0bWfR7xdke4uwlrJkmdftoHRlkoRuPpXsn/k5OaH1onocaQDx
rsd33vXBoK9ly567BVe9yjL3xTi0i+RqYddpewWsWGx/Uf5thHyOmWpmQmij5oNGipz2y7MDlLu8
+FXOOrs392J5RVSGvOYy6Lg2Hq9eiBSz9ti38MxJU/fPf1otjFq+3PyIIhIvlfqGDNoXD6Fn+E3h
NmvgufjgbDTOhb3uDxHl+hRMQRovizXtExtwMgR34+Wa2vytm8ms17A/z3rulCZeR3Q11SREu0CC
oCECwA2JS1ciwnuitaPN34311r3RXyy/lNkhUGR5j3ElVM7lcaI4E60fywE7aFpMK413gONru5Dg
FKuslO8hpqoY7nz1k5U+VEk7FVli3lk2Ksc3GKAb1+m20zuVL+90VM649HmX3eR/NDcTveYKZjmN
QlRkqeiE/mtkt1IfyomD4G7oNMYwsxe0ZrvdkaOSxF5Xe7D+J9ZClVMy7FlIC1HUyWt5wVgJO+2K
6wxzUMt9/Om2GtX42kLPsR5Znr1Ag0xeWjoogP7th96rmbNJ2HBypXWb6eeftqXP2q143FxjWj8x
6A5ynJ1zkXVhZSUUvNnH4UdB+bVoDGdUu33tuQ7Fj1a0d62i1cuNBH9TncSH1rSZsrZCZZPqmwJ2
Xy/qKL4OuVu0MF6yQI22as4bz73ShgYvadAv9X/43xsaUkcHtbzTQMNlRG4lyJ9MkgW0Q+YXhC4T
WTyryj68FUlFvzc2FaQ5gyizbNciHdq+tuOeM5rBQb1v3c7e19IxJprsz1AQGlJ8eEzsLjLmFn+S
YfERqI8dsMlQCtrtu90uv5N8t0tWaou9zHJuTgnyuuwDvnALN5KvwX9S2dJps9dzUr/DsWDAVztj
J+EmZVpQ5Big28oC2AYuh4/HsCw+1MJO7gLb8U5kyrnaVfR06dq7aWp0AwUOXR8vOl6DCz3xK1gz
yAGq3tdGnXSxa6qTi7WQPa6TCUxuUPRh2acClXwb2Voxz6YfoMvRC5ysxZOjklcIkneMU3Xb/sv0
XkzrOyHZHz0Nrt0G4tV8rVfge6lk6vi4GyAeC6d2YLG80FakpveMi4gkS7ZbKe6u8QA6RXKzICAz
AtNFJFwrjUobl9o+XLQgATZcS/Rsr/LedGFBFnIWg5cxiPzbTZ/KWVdIydUlMyyzOHbRZLODQOdb
fjhMMo/8Oyo8Qw7EBerQbyH8QSM8XZSX3ZU/l1YGLxUxap2057luf4GUBoCI9Pk6SY0VAYuUpmm0
HbGZKO+rSPUrBFiOJEarDJEHG9JTWYW4HyZJ/v8oLbD0SGTkHFJKChSD0g5+VHGRTPBuO4o5uxxa
NlSXtrjfB7xeSPA8ZbKuEPDE6R3IPPoCuimtdYqJ2fFFUhi2hCQw4lshwfNv/BviE1MM3EY6CHuS
oC7JzoYKnlgyc92/haeOzYvMsvU7kEB8u8+RqBKYrTn8EZ4uxF5KNmvowceDG3UvBHzxnoIkxcao
VhwtIYVOSkkv6D6iEdiSdSDlNTp3+NASCrxh04xINxQqP1/Qvmjjl0N2+TBhr5SMdf/gK867lOhM
5qppZrYtZmmdS58xEVOZCGgIzygZY3TGHK5tckXBrMufJ/cozphnsqcCNIjOHndJypkOmfKMwSbC
e578/E4uW1eozpeW/Gj1MGrjCJNRbEDnUGMHKVpdMQhRtFWZsB/pA2dm0UNS2Crv8Q0wuHVb8jl0
FHWMBa8XXioq3097ecirHfFlUllijRC4EQqrEfx42CXmtrEUHuUntCKHm12o/ZNScmkJucRJUmYJ
jg2zygWZSOlHTJ2O72uu+k5vRyhW6SXjAYi/c5Gadd+zIRBnfTP9AllcV9Ui8aFC/+PoQYzqn7QM
ICrpxMcYPmryfK3812JGw5cPQ8PuYdaC7kjpp8QN61QeOWLo3YEcIABXv64T1mP3VEkJ81CaOC8A
+yNF/NnCWwZsue+6FkPGVfSArhABQPKJEuKwQ7n9coAYBWx0b8uayYCZO1s2vCtZ8ahCbr1OFnbN
QYWUHc2b0/wn7MJZoCr86vOO8HZpjt7D8sahtJ/YVfMl+lYTJd7HWdXYvhMc9SJ9lR62tmVzC8Lz
tHzDdxz5mrDJ/ORFJaudUOcfcnfmzSi+YfJESHsNBk0gk3byEGv+iay6JHjRG4mHrPOg3pi3i3tC
UEeGW5LrSkBaL5EhY3nP6TfGhXPP3K577jBqsYuF3y7AxlbCbF6HLhvSW6VFG7PHZlFCt8/goxi3
Esj7A62pNK9oKtc+IWsyEceLQgGLFWEb5Kl1HXsOTAnSgzZOKRjEOSA9TOY7hTLElA1BFks7IKA/
0OOCTpHO8rv5jYTJAf7+lrwgWz0XUF3M/CXKu2VEDN28KP1p2WeST1TtjmexkAYrtM7kDx07hLsQ
tAQaSkivMtk8ltxMiZbMczKmoSvyOt/ZDlMEQpTr7G0VUf18Nex/BqCGufHPNCM46td0AC7kWgr1
wTjueqWPyGMgKQK/LErzKK7fj2vIu8gHXIUDHkqNjh1WPHdYg+pL3TgKHqbpZGKywidUUN6XApsj
jb7Ai6qYnEDrwT7Tzxo9rYGOqS7/IJQUynRDcRm8HgtoMU8V6Nw9ovpekjk+KKdGLYRsxWIg+ZlU
SC6J0vdHQpY3ud8d39XFv05uli5uVQU+3seZe72X3lCyKotGFOED6xcg2OoCmTfE7phlQSZRWp9D
/K7VEqUK/SeJgus7tERQi12RmHIyNhi3cOXjnoefMNL2bG3AhphWiP1LHJ16+2m+IU9V0ysru/7I
zm0D4TRCib3NytiIXwp4ApvjdpzhZIY51GbGhKKoLY4HfAyrNXxr9MQ2TsXtyeBFmbp9qEynQm4P
ey2xqmh8HRRXmQnDwqslfmhrIFSS/nuqHndvfcmtnvWeRbCMBTmfUFh/2iGPrnvFbV4rcdGaHvcw
QPTY8iYvuoILV7r3FNAPJTJrxtKIA3nhzdo+G8OP0qhNEm4dZSoaGA9OwNL843gqy/KuwhA/Q8ew
2oOotrlBQUu4T0RCvA5msm9SKTm7iaw3/9e0GnFm1zliqw5/HpbmGqsBWknf/5UA4fukc77TYgjD
+TqBmBTFaVVgMwR/a/0V8bTlrUwa8n2CzFcM0VXxyA15kTL3aaepjj9l3wSzabEReBdcz3aqDCv2
GxuewnmyM5vL2meMlrG6otVcy1QAl73Rllnqn2VvTYa11+uFjRh9rimO/bkhE5BpL1sPG2sGme02
V7YrFNZU6V6JNvCmHIk0i+QTwEp2st2ScZwBt4xfR5aiAzncvCg2/BnpidgzSK+lS9xajNcmGj75
dHzo/xwKql3SFJITNjj50FfZmAbNdf8ABTqz8CfI10tIA8saVUYCXdoSUq0AbQunDD6ghqloflWc
MpmS/t8Xc2Oc1HDA8A6CWKfEgZOJ4RSE5jspR0847S/haR5ohAR52RBXG1wGRV8yy7h5okXfaMs3
SqgsE5dsl8+Zv8rSLe0/1oaMdA0g6M0KqFBXL/ZmjVzT+4DXgsHbkuGJQiowrN11mc9u9x+3kpHK
n8a6DDMmTrKivn/TeszXJ1xz3GtGFoOArrAkJddg4dtBXwSisMw6s5CpWA1SiVNuQp5qaa4AJV1c
LSdT45EL2n2JFkhLEFmK+OO+cSgTQnZ30dXCmODMYrkKHUuAcIw6f6w05DTKb2ECAst8/eaWV5+T
zaWeJPID5flYD+3AGhMKZ09NsjSXjKHp0VuC+QTIGT3x4vxzD0jaLnz7I0DJmpHphpfrTVgREnkG
fHm5YErFna+wWd8YxCOOn+4Xfwc65lNPandWd50cbiYlzGT6atPQdiN4SqyQdezrGbd2SwyqG60u
Ke/ybqz1H1i/BR1gOICxE35uFGaEDVa6Adp2tKJPqYXmkfmCT4RJmCXb9pqmR8Z3bvWgk7BMJ/3J
h4OREqKYMQ/Xiyn8i7hyiW5Awjra0Dw/CVW4vhWXItTBkmq6Y3GeVJ7INit8o9N3aWS6IHDjGO11
WG3+qgQKf7NprhWg6LmZ40m/TuYqgg37AZh1zAIrjLbLa3bLtiTGZjL33OqNTnCz07Htwj6yIkPm
T+EeL4u9IkNNbhPO4FR7jNUPfzxEN3U8RMTFwsjBavDg15GXiZYejaqjHmC4S0WhDRtll1roTl3b
yrg8drDXqv2LlYTkqbtPSEpjdDHYUawyDE+pja13InAM/SAed9QVnoTE985Bs3kaTchXuU3nTiKV
DNiIDoucC/dxSepN0EvDvfpnxRVCoBlnquAclB/PEJLR+bTYiHvDYiTiApLNzGxlQef+LemiaA1T
sata2pYiTAt1hcdnI8hCYRMZ/5LrRNs3g8IBKjpwLsCi412iTMVei3Qcj9jrgfMLatQO+4DzWLXj
mWrgJ7tpTL0Dq0ZAOc6b2w6tGGPdh7D4oC2iX69fdsWx2Diu0brIhkdExaPQUWG0vikhSfvZ/B0w
rqPk0PwSrdT8JgQseMKkM3V7Nd9jn7bsWh3om/TEei/gjz+r/s01WJLA/U68cRmeiErUecFFVhvX
yVmDSg3xeTFEiYvV4qbyOk9fmJdf5MpXtuN+rBkS6irhbYhrwDMHKFrtW8h/1J8MvtygQPG+szqu
bOTBGQWM0kjtQi9mhvju/STBduVNEl7IP87oBjOg7hOncuChJjjg4BTDVeKdIROcXFPFZkd7fosZ
BI5hhUi580llSxsqwlFAVbCrDxRiW9J5CxljDUlFvYWfjs7Qu27y36oL9zi+DYGgYLkNWbNzOz5l
EN2Kbn8XrcnG289av25qNLUMqcMQDuKEyF1lbVFx40iZqD3BNuZMzHUeFaKyYXxRrs5GlHxS6r0W
adT33JFtzH0x06Im5cJUIXNweiKt9uTijVg/DL3e/RveL5kGFExfVsXi0BgrCY6/WofkVIjbz6iF
/aijXQqC3lOY8Zj8S+L6DL7Q8pTfE8/ytMawBveucb2Zui5lMOVzSgqim45kui8ccz3ih7wrKccp
OJjP7VRS+XcQOP+mj14C6a334yRqW5hTupAWWjkB9YL4YpQsKgCwzyk8oQhNgw3WS5OIp3YBDuAr
zZNO8s87agA/cNnHnH9n8ZZB2f1ccpksgk/OXeWJ9Zkif9cMmYSjdWHWSMvZI2Ae1D1BOx4L5TWw
Zm9W9YfLu2B7M1x14m+NmlBF4XGUbSxd18QaRsvEq/aQVnQUxhN97Xc7Qxb7BbDWozKsqExf3uJG
MMP1qMh9SyJ1lMAek7fUGighU0yLHq+hl8Xy0qSC9xL4ulz7s2+PWbkacnpnKENzY62IwrwZ2G59
QdQifNRfjy/Nrt1XRCn2u82+NRQoiNJVa0rxWWHYFlOgMwh/BY2qhZ7w6PCXG9MWk2vmsYAD9pmu
vdue+t+NMsn61HJ4/2qWidGh+6HSb96lYkR4tVxx8PbWmMSGHZyLH4RlzOM8Cq7Xpmxm77z/4yry
pGb7iSVsklkPE1zhI/8szfBFSfFBg1IqosI64TeVfyLdvpkVkCqHMa+2yPgYTjmgYp3GtSSiZm/d
nOEr0i0hORiOOw2V+7nNKsgA01Ahy1nwG6/e68Wx1HJ9zg1AXS0j8iKBQWy9f2koynAyx5zrmnHk
P4uEULELrjn40l1JpqYPxarDJaKH+BNKnk/QBD5gMbFWmq5sxsTUz6xilcjauItZu1p/OfOB0Y4+
lEfm561QeK/dGAVTb0LAai22CrS6WRNZSB4Xg6c+xMCh2DtCKZR6mleBxgU9bgwhWW1B9ZWkkVvK
sF3Dzv1XwzQJFyxS8D6rMs2cls9BKX+CRll1x522axRmqviqUn5zOqc7FeKSrO4pIESrnVkRGaSD
e+Apc8xqsN9S+VbFN6wwo5pcXKbc4EnNu3TqnRfUYBmChucxw3uSZIQ4ycds/UaFEiXzqPUNdlA1
01KiQ6GIYKJGxLBZ7rCYbS56byKo9Vc/Fp2N0B8xbFJXQ0VeJA1MEl0UHojeAIj6t/euyFx5j9Lm
lwumXqjFKgOnLdrcmmaMrhVHwirY8tkpMgx1NH4MO3+3+tPWfU3ms6kxsPjwoqdLl3owkJm75nsI
gtUDcaKBfytPBrz4guV0EfzPt142mrjhfL+0/Dbv8p1die+3RQhowcZuV9lYbwiq7Hksdp9i5Fye
btvW0dH9eZcXC355Kr7GEGJ6AX+xQPcSAWju94bGl0jZDFF23gF9WixtYef6rvJ/cuhUHTCrN0yt
yGz84ChIcsaLE4iLo8wUQXra3dyk7Kj2dfv5Jcnr1u/a7yVo7wj2jZ22wDDyz2jPkN2ryHLyucEE
dwGlfcBJgaZaWjgMI8ZvPOiTsYo4ozkzqmj+hu93RhmqKlm7jbieSb1d3mNxm6ianfEvd+Nuddq1
0OxEF9ZEQoxQ/2jiBxvjpnEAXqmX0n8uogY0xGKTrQNyr0dJiPbNnI1Kkxb5AGXYPGMhl18orYNn
ukhZD9HpwwnZdaQE/xxM6hhlaiuHkVMfP8DCQD6VxncbltFFQ8iG4zlrhdZTMb+Q1551BFJK12/6
5qhFfxd+lszK+mOHqDvVMIKWCa2QEvHZZ3WMNx+H6rEQY7kM4dT2oTU9KmULDnbd6W/SBY2hWfES
NKV4EvKxjQhrS9icxC9kQWJyxcKbqllTQ1KnJ6AdEp8S0LPeDKBHZ2srA5HG8I7Gf3uB9dRBh0vs
eg8ZH1YtIMluFpfAexjxl7J3d7vkfcShd5suYBFQ+eHyd3mVmvOhPmwWIbcqcdvbA/I3+FWv2vup
fffzyYIxxgQekZ6hQQTVn1wvLVvelgSRHP40aKBjwlObsMFFusfCq98JAD5MiXcRtg+/QmlAq2IB
mgw+fuvrbDvreH1hW5SDhYe7C31i9gclXqCvIXPQo2oETU6sfi26EOMlnv0JEVuqrO8k6WVuC65d
mEvC71njZpRP9v4iB8cBvHEMAOcDF2skG3UbVUoBSUE0wwBvJstUD7UBCzHnUz6VIzUH/+A+1Z0h
jbYLR7/iURr1Z1sEuLVY9gVYQjiT6FllqbomAWalsLtIaXIkkByddQPCtBu74phfUwXz4p0sQifj
KDJZOGiHbIRaXNT4KyPGboq9XJt32IZIlNoBOaRwucItpHPvZipO+jCdGx5FSncBB0FP6/D72a2X
wrvwUTIyJqxVYbgBTi//fJW83ZXm6JWE3yih1jRRk0eEOtE1G6+9YOF9fLZthfkfsqv1f5kMosgA
uQuKP/7pOC0Mq6dhZozxH98yyroOIDnbyv5AFZyQ/kyjCrWmbabLOWhQ1U6IaE4YE0ytWgQNfxgZ
ZBKj7OEObG06ksCHpL2631aKyYmmkYIcO9ba6/dmN014E4zoAWfwVfoXcxDYJJqF8xhc7cTZS9vF
ID/uGQmNN4GFGn3d5K+5LYc/CK4TKv1/luUODi//3yLVsP8i8R0+7ZQVTdOtqrTXirMrlPcJUzMP
PK6HuA7WyIBf4HIMM8AnFr/5NivdXjyefv025lupE2o01KNgflQzGsUCat5Jy1CaRVgERSLz0Uy0
JXjee8SDHhxqMmuX4QzG8udrqVDNo/SOAt4Ut7SRJ903pJSgL8dtBfYIIAzR6oirw8OsKowvv8IX
bmwGysb0fzbrCNWKJuOulDX8x+5xOkov3vaCI43oxbtw6rcX+q703tOY22nxdYSgMSmd3572qmpI
aDAfL2tGouzk2dKa6vZcbOnns839nDN9vSuxExMLk7cXvU28S2t1RNjCPWtxVl+sMO2MfBeVqRpA
1sLanlOIrAauVC+Nxe69FVWg2Eb4PVwYp+bMshWIveCtMBuO/DG+FwiY3nlf9nmmZ+wqEpaM/1AZ
Zoz1W0vG1vEoGCO6YfN+hZsx6q0Je0D8C5mWg+pIwR3vqQnlHtPotPWPEMbTRK/XuRA6mTQGIpTf
3SzU3vJHEIc3cPNkHp/tsaFZ04PKkK16kGMsTs2Zcsh2BhiyDk2ltU4S/g/tLYtzSd3qbCnsRWYZ
+2F+lHlXMrrl7u79PDmxPdNzOlyPTavaZ4NkINx9F9C+W941YH+V30lO228r0hUU8tc4zBe2XcB8
VtKM6j8o22wh8eFCuKt9utvEpDyhKExv+vgsotA1vdGUpqhgz/UPoUk1CO3oeXfZq/ADmdmHCktd
X4CwAaQmqS0NZWw0rFc113kL30bqM8pfxafpXPiJblYZipA1B9IOFeAMmG30Y5dBzd78uS8b+e0H
ufKeR2InlHxND3PsNZqIAT51eGoqZwQQJHeR8VI7Uec2JEnXGoRst1L5I9i7+s1IuJoBbbDu0PWQ
Iy+GlzsaIKu9UqiUYv+7+QSJz4ADvoX+pwR15AjV9zdEnkmpwsjmCAIVXbhu6lsTVyJ439a1I060
tTDciCtWcWLVw5dl0Lne31Lrejm2TudZJVuBLf5jxpJR0fW3jItShUNeuT2JsnWsXgXvGanK+gV2
cY9wXzSPTpvoAosCF3EbMNHyQuKS8wbERDUd8aoyweZ2siirmDXXOUrhkfclIY7w4z/KwSjCGTM/
qF6K6uwi+ZJkYZWDbSVkW8Vc++QONkylI3OcJfH+oXyTRBR6sx+JBjWb37m51MwQwBLgB5Os9v2K
LAZrh0HtvuEt/eN1u0ZIEbXfV699uZf5d0Yy24OEQnbPrGXCnEbebTEGQRqZsKXTm2iVWIpJc6wP
ntgsd8M04chf9oJ6XJKvcDD/vyrYJZFio7SDy0CtCwyTRDLysdMj5xU03WKgGt/i8RPm40wGVWt4
qaikjW/P8S3nCRr/5PmYt+lvnUqU8aE5Vg8sQB481VZvIPk/yMajV9uAmaQTk57Av35RTj8ZjyEf
8dXeyoPdPVTK9cEpGxkjTQdUmqKMjHASFisyuUb5TUWHfMvFKESaG//YJVYT7PJpFESwq0GbG3lP
tN+tJNByr0bVV3p0eZ5m1fWPKHJ/ZU+XxaDVhJJ40Y4OwghFFgGyuI5cNMX6sC38rfdzhBEYfrF8
1ISz9Sg7wgAFz3VifgrPdgje59ZYegEQgpFDW7qiGJE6Tra6jshqTPI2AcMTGqV9d7TgzU1ftivV
Y+exhDT1MmujMmOsGeBFAJARf0rYWMTGuiy1M/nJDqG8q4/b+F52/3oXY0s5t3in+4fIF3O6n1Fb
Bm6/B6Voof9y4a5lsY2Y8fDghY0hE7jvb2KmVFNy5hGFAsaLCR/bNlCimAqEbbCM3ZHdC9HE8YH7
yyN2W69C0yyYzssydS+fMMa/l0IhaxJzx8s5ynnidh/7m0TGn3fDI/w8mwiQHtpNvyMbnJLBhEpf
6Z7gRdytvXCwO+m4K0Ckwb0u2MWmufezjZaB6//IsQ27LiXicnlZNkoE4e1g5RyHJjY1wUXf9tQR
DNqnqunqD3An7/+ir78w/QibAuUT29gKnlX2O2rNweTWlyeFLRML3XjdKiJgHyvratjQ7r0EHhmz
Ae0IqwN1pE2MUDPmwmsPOc6VSSRlzxBlEslKdpVGXDLjNgduTq8/opOeiJ8QeY59J9+cRnrvWmI+
XIit08Hy8CIUcQBxoCJMmPNokAoQs00j77j0tzacBCQtT0COUYT06aXMHdfSZz19fUGWUrYFLfuj
4sJH3iGZyWGEW6I4HueTK0AmvM5GLh7xjCTZbSS6A4+ALhRdFlUByBaXounHHlBrVL3IJWS4TDIc
cFpFvCk7hU1X/57okdFvJakJWBqfG2XUL3K7x8qatULtKqDI9ZsA3srqIXS7VitC8Wi/c/QVmycT
NGKHF+vP/oQ/3j3UQYE16kCnJbNcAId84cf9lGwQ3gR2HAma21bzwwj/P+8Yj1G8WaXwdmYXnECC
5S6yQ1gAXCAXM/RRVDKh80wTO9xfZGll/FQvqmHuqlQy7Fae1DJOj5VTtUbkd68Dzdla2N88cmsV
tg1q/HZJvEhO9+ANfnXa9eJ8Vxk4KHEmLOssj75+l7rprSeC8H7OK1dhTlfdstFedPpdsLtsBen/
r8BBJ7jw+8drjg9QlnpYeF2gSU/fyDjAcxroPesfwV2UiHSvP1EyPacGvfvHfBrW2xP0Ncxc3Qqh
Mxy8RANajf9fmm8kU/4LQVN2DsZBKDxYiiTVEqvEHrtJ7FkvvUimj/mfJFUkSu/90GzY27JRtO1N
aPpvta33Win3N7ezdzmaKAlgEmHUakhF061tx3pOnq9RxLvuRTbKvfjjBFUV3Nr5+oGjAt9uMIuJ
mjefPnlw2dZz5pE8BgqQXyRNzC+i15Bxq1N490cxYvq7Yw5KnVkTL7v+ysD0dTMmeE3tJMj13tUZ
I0KEFjSkscobt1u5GFOi0ickQFkOgQeK4buMxVSVhbb9SJ8IVJtwYQMFqRxJrVUO9BcmKoxrCoYB
ZBg1kZCR25iLnE93DfxJrrmtcpkIP2xkZ3ZI37ZdO6zsVP0UhZub/2fy1i+Tnyx+33P2XN2wH7qE
CjUChMeHDDEOa2oghe+/Vuz18rIsIYo8EYR5Wj8QZ7jROHqs8ZeV9UDXUJZjAijSnSe8HeFzXhRR
FUOKBVUPuAam8tB2LZEbm87YwMNHxE1kF6ryVbed7GGu9cTmDxhrCv239Z72ZgjYcFI2wQLFYpL1
Eza0U8d4rlyxMLVq5vEdhQl/M5wYK7utqlttU0uSw55QmDmS9jAZvB3gGVbeqUDrsdnrOX6p25cX
BN/z520Wcak6vjGEoBdUcIm/v7cmYHLWwUrSIscUDxdngQNkcLJb0e6N/11gyP7AXjvzmqlhN7L0
w7OAsJnMx4n4kvCTB6dSxPPh8F9V13/0PXD2p31BAHUM3EZzr+JqRlmPOsNFma+oTkylwGYHe7EB
YfI7dhovitN7QWdpLE+pFYnjv6Q+EPwli5uP75Gp6F6SsAggMj4/Ciqc3xRK7VCaaXaIG47F/fLW
lHid+tAgPjvDs5sKnY+NMLke6ZPeIEHxaiwoEtGitpY6II3Cdt3VuwpyHqEOIECrc8rzVIn1lC1U
HPMaoPwe7KwfjHvnPxshJz1CsuELANgJXYIz0Qqb6apvM91qElFKqp/6H62mKTIISqPHqlJW73xX
4ET1WvAszyKNaFTe+BAbaiotaMaD1lcCqTfoOVyD7RfWpQIFBK3SS1jRVdB0w7WPNRrWgMfIUIi6
SdvjMkSKSyBh3X7Zcktl1EK+LLnAHuAJ0BgL66cJRVrLtTBNHYeR0QuZQdG4GhXlAE8FImfQa2qb
GK4AgesbxC9lhhIG/3ds/NUm26E1vxdKdgByTaDoZy2DD/09BoJ8rPDJ/p/tMGOeIbKz4tLV2ZFm
Aew8EZbmwvosvbleBpmVm0s9Ym2wj5gp66Je+1DaJSWwQkoNHbxwhhJVtQSUKz+4fbZQnZFJY5xs
TjfVnfSPvuZuRVbNU+KrE7DiyclFu+Q8W4chEtD9ilmK5cPElVPDzVlcy0sRCWPhEDs1K3Vrfkvc
2VMqv0MTpgchHl5QwUHCax1FG7yvG4sYAHU8FrIwyEFaUKbyWdktxkrj7EHu0TPx5Sr6rF1B1CSf
Bn+JKBAakVb3+J8otXWYpYWkgasUsAuQeIhbGGmy4GnTMt4nY5WHync2p89BS6KkNQ8ajamHyFC2
x/Bn9kd5/w1vdBbVjvicERX2OH6p2ie5XcORqE2z7s99KRsf/oOITVdC1g50+EHU+WsNm/mExJDp
tljAt/9Q4DQhzr0JKP8Thr9rnAlgbeV3d6FjXXAUU3fuwghaX+OezPVyTV2u2/HS+gnrzJUSkHcV
KEJ8DgnghjwzSDYskyz/NiiTkiaTNNrvraLkemYk63Z+oTCcH9iTydEfvuxJnxn7cC9noZnsYe1+
mAt8CboL92FAHYsTDyVeXiYc9WCzKKyxMT9MfWirq6vpuk/8GpkbNdXzKuK7OAVanLqLILhjB1Bk
vOp/UnAikpO+chuUtE5ogdS8DPd6+g915nle4Uaw23G2IlfB7uMm0m2N6BSxrqSz+CstaqZ/VWkD
uVFijfLF+Zznu/wvoC0pVkW3NEUVqPexVy06uT3ee0q/IgVJLoBnJI6/N6S0VNzy3yqOUc45fmHr
TzlKWMNIq9TIT2g7wnP8AgbNpZmXmgzQHpywZt00IG1ZfQWL42iTVSV7lXFCRi3iNtBKFdDTgARX
uLCPEayvsIbB3Vlzi47+nPJvpa76cN48MkWvWNMHK2WYMlAcQYs16MjS/h/dOqnZmasj19+V9Wi2
DiChjL+UjdJ9CdkdiI+dGJAdCwbDDbO7boQG1YC0a+Jfd4jGsDv8LbmFBK7uH2oRnvzDCEn+B0C7
Cj/o79KAKVMstg29ydVQI4JRmw5yQdo+1FPWoNhWvz6kBctpCCzKTGaFBmMSEwEP2XV0IzFiOCTj
wTeEwv4Tjt5GpxIxyOcKXb20VJ0BYmUuxBKPGzBcY4wVVkGr6mKwcFDeONGbi1mo/BVpQE7M1mbk
d/5DEa6hJHm0+KbBs7Yc+ZZuhDODLekDeB35F2TMDMUdRS2Q7O9XKI8CJA2zp31yrJ4hXeNbP9bo
lvymcVzUDbLUy5W394lpMrtFeUCgzB6UyOjKjCYTguD5nWnIKro4TSMLXAc9U0ZgfrcxM9I0sqfF
kJZAGHCxeOTTUXEzvuaTDstNtxyVUucBfcCU596Zd4e3mDUJ+NEpEZ4K6y/HqYBOKpuv1ZhJ47rR
dbWM4uD+PngUARR37qA3K8amoClpGgoq+/QmD8FODMmqC7ws7gREKcUQ0yf3aIweNNkdV8nrRr6N
7Mxsy7hITQaw4trhMYKGVjXxfkom+tG38PWikcMVXCVwSGtMDdH4xzldfyjLbYvZXmFw3RqRxgBD
aFWKDj06/ftvhHnPAYbDfO5Y7Cha9AAV5yubGLmnZqcHof2MfmvVkW6uLy4swEWgw74CaKhoUzHR
8GVfYaTrgZGcLmxW1dVqqDtvpdXgzjXoCs57TBhVEMqPYaBteNaCgJjasZUp5D/5OFY/mwPssu1g
jktCBj+VU9waH2XUtYI8dTmL9UB7Iz76KYGBjg85qGxaN1VuPldJ3toaHZKRMP6TqdzKmb/0J7Ev
NUTgOQCwMAO7NSS3w0pxGMMGu4LhDl364Jr5OFfmkHy6KWR+89jWshNL4ofqrLSw6nQ/XwyQL40T
EBWLr3CPt82PHOF8M5iLZxG8IZxHZmXgM9OgXZYYk/eKFmXHF5CagblV+6WiOOYXw9fmvYHxiSQk
JuLjVRSTygXu+a4h/0sHxsQPirfWMDMZnEFY9Kf0FM5QhOLoPynDwc1qAxLCXWMzfdDn0hIjR+T1
wHDYo8TGcxTzaoDiZvKT/pzLw+9CZdIfMdIWEYtoyALRq9WxMKdfLNp1R7gFjkIFpVhiaZKrbt1Y
qAWEplwf7+Wv1M0suA5DYhlgLObj3FoVqestpQzZ3h/+CSCh8QbTNlZ4+yTtpJYcBePnL6meuC6J
0csTS+LlVPIngkygRnGab5fPqV+5flQXC1uHupMPFfawEQNULBIwMnfiorQ96jtvhRWI2zkjC6jK
efk23mPD9v5azmH/YgURKCiZOgfL8XRRoGGwot2VZ7jgp6SFnt5j3RSn+3gkX0fUL91yg/eRcpJB
ZzXUXEfEWahrQ/U+UvsMbu13YXpACtrAM4SQmuk27idqo5Z591Zku3cfc/ng4p7tXleWd1iT66ro
dCzLgjkm4DyBNO4BKsAUDRfIopfW9jCDnrhpXryprx96Rlnz51V2hx5Foo1RRtJlWPFWbbJM9j68
vOP0ncZfHo3ihMHsLBwavT6hYyfKCPlXHMOlb2SO6qG9GWmhLwB81PnswxHpTsFRNt5q3DI/QXay
oGcy1eSBgwd/lZVp140xkB08GTIiZtoJ3tro7cdyCQ+V5YONaF7kglzd7rprZ5DvourBPCKshLl0
NaARI0qGc9WBZwXmYtZcY1DWo6MkE/K9Yt+d/JhJlTIbI0G24zf+kmuTAEZQGyBS4aRa4HoLyls0
YQg5wZBk2xyUeXD3YUh5UZbVbt2aAI+Xlop0OCzinlM3dA0wYDBFRl9GKnK96C9UOFTZbgaGbzR3
lZ9MorDoPwarooBtfuZAgDoOW5Rp9BRHdMV3yRxoqIL6i/6cdOwG93/RWjIhogGXfCoFfe2EhTq7
++ZRauXWIFhdqedqn2IJFiQOntepkpYGVyQ2gps2773Rntdu//rkpWvUPnDMvpnhl7GS6xGOK1tJ
XUZryVVJBdDZlyxo9SkrRKMe1Q/VnfKjUkKseGuwKuIgZ+X5yKXaBqEvW5lA1Ew8JpAkUqsBs965
+FMWPW+WNGPM3agHDiYZ/TGdlLN1n3oP/qipCq8OaTxqNVdc2J8kkM4wuMNJEx5kZKgYEOl+B5uW
x7eDEP+4Qm6oQVOr3C8aokfwzV5GKpVFcAz1Vz6SixscAVbqX3WMcyq+G/lG3QpmRZINr1gU9Phr
kEFNb3Ld80D6M1mVIo6XQJNQSvo/nQH31AhATMX4IJ8l2QlDMYwf/a591qzJ86/3Oobzu2FTwTPg
MPyQWs3/EwUdh+tjDHkPmCCF0WnxLb6YUbOm01DFxcmLXyGubf8SoDyiIFeuasVSIOD/eG9IRjd3
bvy//vnxC6o/yYdlEJgbhujPoi5r2G6ERzmxHSIqxwLxhJWFu5xJOICNh1jqd6J+LAAR2g+J0yh/
X6Ce+5XDiB/HMg5W5wRlDCB1f/qqqeS8iWuXZZlEMVihSkoDA4s4BjfA95hTWbLOe157IXxQx46C
6Z4/YJHzxBrmwto3tjIaYStFGwVZV8APHbXNzmB/pa/jbKBz47t78xhPNthkfiwyozG5VUND1muP
qY9LO9WcVzbyhiIA5iIdKpuBR9dTB3jJuQttdhjDWuebW5929QdZ+6eKGEVKXkEsALqVxp89iClK
fRvaYUjtsieoXigZjsuLGEf1CSU4eVr9bk2rVfyeVmOwF9GZ4cz19pLzmizTjx3uRrxsYMqaIboP
dua5WO7hwxp9viK+FCsHwB20qc+Puda/PphnBxcAZk8NdS65xFDyjC+U1klczPqnOMfmR949ifZG
98ZcVu9WroJoi0qkt0L3hBwBWYg7pz4aKxNca2v/ZDjDJkzvB1HRC758u0B3BocRqg319pAN13Gf
6i41PqMFbkKjL+FLp0fmtlO5ptIggxI32ivToM2n3zDiuAah1Uq+qNGNmYLttBhMVjbnWh7eJS66
6rKUkXG94uqfAqYHXkQADXolGktmU5J3a1kzEed4sgcFBEfZIbRBP7IEBtHCOhZjr0ozhlfxI98+
HugWn1ULt3eE3wiq+oER8djoodSucpIVCa0EJ0R7Xxlr2XXX9fd88mdGiJGzDPPDPIoz4TVUpdHN
u0NLB6AOBEhkPAo8WUht6a772gVyz7RcinrVJNpv9wPiDAr5EGrhquSmcbXqq79gzcNq/6U4bvO/
oLHICSsLgq87OkcN6WszzovE0CiWVaMoYeWmBlM/EWlH5mYBJxoFNfMFAvGYQ49IXP+sfuJu9KQv
XMlObpHC33UaPb/elDpLrU9WVh+qs0CeUyG7ypDCHNtjBFLB7PecVgrOjkxsB0FjhrWCt95YdIgr
kM4Sx9UUu5wwZsMrgGEtyXxS6gCbsJ+gl4pqqE7u6Hk7DiEk6UH4hV3y7/pjTAOwohvtRm0vcjKa
NRAFId3oki9mD6xrIFZ2FB/Wfecb69Cpf5uaJzVSxvIhZgtmm50XNMicUXmkyZ2ulFCQYv0rTjg7
QcRFMxXBqf6bun8Zc5SolFF6Zd5LRadcs/pfWGmiWQk2Xp2X5XbO2Eku28LTZbs2jpIHxGNG+lgp
/Vblp0kSRrVfUIzy0ugKLs0fs9j4wbxVpVPBRL44EX3ql4nWr1RyJDBRTj2Q8E+dAGx8FvIsAn2F
ogV34W9OxArCc4r/vhQq56+XLPa7yQSvgs4CRx3ACvvn07vbsqdc3IwozjNjs78hX2mkFkXErumn
cX4Tv+gq1U6OTwtzNPMKPau9ZipZoOneIzc7I72bk3AijMI9e0DLGOeblZbmL7KGgb8ZXujkGq29
Bj6gh1bh68Zit4TbSp5DkQyED8hZL9RXlpt3AxHozUszuB1j0UlpIJBJtjm8UNT0B3T89vTEscvH
pHcCfAns+2XHXV2VO7Druz+kByAJOqw5yCTlGsGOaM9VpQfleGdqOee5/tanql1HwPPwbEiCwSbz
p1mSQmCyxNp142hyWYYFSVRv0phHLlPEHeLXUFeTaYE97AuYQ9VNt1NDjxNQHyIaRIANEe0EYPeM
QfqPLysDdtrOADv1hyVX486JowSb4OOJ85qgscFe3MxXIQ3DFLTOMokbvE9W1FuSh/pdspOZyjim
ZIKA3SYZEOz5hGiTBIaNd0TXxh1Wc57lYM2V8CrL6RlvpEdxokHr0hAPAVl/DwI1TYUHuIWhcc5a
FIeIMIb7sQSddGyuI/j4ZbLFgfknTEw740HZCtHTC0DynAAMcPMuuBLA5D+YFFjLiStBF3wAIvJk
csm6301EpKlfoz1aajJ5C63pEoYSvATiWQ9N3bLvwchMN+e3LpGZkJtxM8zKyASftpffXHgGM9My
cVS+y3hEBacjMEdt0OuS4C/LzfIZc2a5m6FZZzPYiUJ02ZC9mFWg5PDracTtR8o5eUOfydngnRg1
2Zns2SaqkCDPdwriZ3/H5Kk8ucg6SQKw53fZua128NeMG/uXDrmLsgh5DDKPBqO7VA4JDC0OQ5ji
z2+as6kPt3+dR+8qb6FYI8h/H8BVugQtOLxDUW9jw0EINIFipoMraWJCw+IlZ5z2S3Lurry6ghvG
AjYL9AY9sJQFxPOg5Xn2atDfon0Aguqc8lJbe0ODd0iUU06SoCn4cKnvubH8rYJvYr3EP4mglBsp
oXYg2Kkpt4YtQPWliH/e+CUndRTr1qTaSn2TlK8ck2ZRFzilfh/r7ts7Vhp1iGZShUnFBTHM0SKR
N4o+vlbA0K59lo3fWNLEOLM0yabkEkYvHiiUzy4p53NDDvE58EcAlxh1lIFDLr6Oki64A/8W5p8z
3nj2yHtR5EpItFYp1/6RISqMRWAlQjuJGDw9vFFhyKVr/tboT384bHompGEEz3y3yxwDvERbj7In
jbApE0QlKJI7kTpZLL0XlDA+BW0Np9IPcyYPYdwQTpSyS9MH2Zxyd99Nnp1xRlWlHdkjysaPmkm7
L14CRSuhTTzk2QGnZRtsKJtWZHy9W1KX3z8yUvqIYnEO7mrs1+OMvFp+k8ZrgSX0HPwFV+6b9eJ+
iWKESXPB2ko0hfLDBqt36JRqW/AAv/1weGSNvK84sbhcLubj1s/KGFouqMU0uafDXZHv6c65yKuU
nz8vPgBccUu51pWVq5guNXdnDQ0je6DvsQZ6d6i5cLq0btCEjIXEJZnQbYixvhWgvbJukp8Xd1wF
lohzsWC1VPy/Zf8quvUqj7xPg3Xm+rbZw1gD/cLYL54LHlTXveIHgl/O8NcaPG++lGEQ5k5qrRjI
inKEJZgCDSF0kTVFvAYT5aqsMaukzawQs+c7PPevWEUIzXA5FwOIUZtU15TscROF1g3vQzR6O3ip
tbgeHRmynIJ8npRjoUv+w+AdLTDgjQcQOfwfuhxnaUgoRNZgf3AgiF/MUo0kKh9v7BLIRDKk3gps
KtfpOS2qx//YuP98l/0lfW2JWfOWzjrr2zU94exb1EugqNOsxW5M9jYiNg2ajXT0lA8YcEbGF+bX
RH3GHi3cRWS3H3/+y5oKL+jMbMPc88WJKKKerKbyiwEORaZCzia7eEABwQKJ62B/eYuMQiYPev1+
VclJF8GXO9d1WQG+z3LkAmRzogA/PVl5oIOa9xLfzdOQ0OM29UT5JO6dnqQp4D+qYeZd2reXOt2Y
kwpByUk4TV71JUlML75drUMPnM/DalbnlVik7Zoa1OEbQ8XXD0Fzi8V85XmqvvnyapMiLHKfyPJ1
9QxMaLxoyu6F3Rl0i+yEz+a71VeMTkHlGNPRNSUp1RmK9wgfrj7gXY6M296j72Z2jPudJpROBMK1
cdyvgWautH/yhoXyuT0oTu0n7nT0CkTUlpxEMyBZohIBGoFBIDyN9ntOjlRQy5OVHxhpbd196e6c
c/yauWJkEMKGWnXNsAKcjR3YOrIalteLDudOM8Pt9cOhy2ivU7PhVFzgplrYZCzhd8daVFp6i9z1
Ou+z3L9ywjcedCS4m6wd8ubkrV1sc00uNZgQwVJPZ3J+wVUSZD7V4Br039DUYJ/tDOV8bZeQvcGl
EmwC8Yyc+CxYvowe6fWOexveQyOgUPyPID+ouywG89UHdO2gQHLo4k5+qyKZDdaUfAQ4FmWwaxjO
Gp9+vtY0DUSOvWB5m0pW4nIVLrdJLh+vBFpXNLv1R1Z+W/9uuncqa1ZRfi+p8VKfLoUwh4j458Zg
CHhC9en+k4QPC1uKfIk0ZULnWspt1F0oACNHuzliJQr+U0jGhXgUZ7mjoZPjyfzZ8Ju5Y0zYVnyR
PVnnnkXmQxYWRJSwtp1fJYK/r4Tlfbn0lVDTWnzvzUczHijAEW+U6qyHWrI3bf9y5+0GGEOFPULY
yghmekvBca00nw4PZ11jpkUrQQSitiX8+tHzflRfEttXhlqBii0Y4TjN5V/0cnF3U1lOyLjA1RSY
4t3jp/0R5uqHskMlaHs24RVShuU5JhH0mxHrePBr0ShD43BJwBcuPIJwxG9hhoYb7LO5zjLWx9Gx
KtPSvgwma9Mt4401alNsHkdiNm+IVoV0EAabkRwbsGOasz+x5mUJbmdtSyPLfjUVWgDU/x7cLmVV
GOmzX3A5dlqwT4tT7AjhP377uohh7Arj+ME8CkpTczqkmT4HBuMVyWdJP8l0h8qEHw5OQ27h2NOf
gJoNBl8b7dQ52k88q7q3T0a0PTX3TR3Gw33NkGzLfE4/C/8eNq82VjLFE+BQuvDcdO/jcas0i+ZY
2wxZxtZ7+fjc5M+nMG7EkNdpT+pV+e+AI4T2fTSYauzegHDV4TutfLe5gpixFl2sXNyeNrbrmPXz
CikZ2YXHzJBq+3Ywx8ml64xSSBJvLIoevGiJXaC6x5MR/Ej5DxoEOrWmLARpiAFoVsoIzqu25hMd
vH6bH+8IXWTA5EJdcKpLdY2MRPugVzZganljJF73QkQVOv6uV2BYUo3Mijh+YniP9iCNL/clo3rX
KvyoIFM7OnI3FQjFZSOoGxswRN6LZv9XwC6kW/c2yrE4p8D7RGHiIgZc4zdltHkItCJqnC4HpPIG
PCuWrWUqY+JVpvZanKv+RawC2bRHkxA27ALHTScAfSCuRFY7kmfrWvBGFiZlezWBqoTE8F5eG+9E
Lbo5P3IAO+cCoIpTEIUEL5KR5T2JiJQI7NmuVQS5Qhspk9Fm/jwUsJe5nw0cO/hSHzG6988u2Rdr
GzQc/NOWGOjrOyzqBSEwkkdkqknUNTtRyDR25JoHbvzuTeuJLwdQrCK3eAKTfJQIsQ8/ViIqwF1y
gSZo2PZ+IVdHkkj+lFSOqALnMWhlW4D1D4/IxVvHUQUhKZNZv5f91g51UHTEfKoABy8t2l6brgmW
lbI4TBEslQC2QqrcqQ5cBq1zntaoaj4t1mw1KDldLfqS29XJzaTn/vLXP24mh71m28hklMQxdEaG
+chozDP57i/a92wTW+QSYxWaIXBgps/lYe0ELFdRBdk80PFcwR3C3SD733qtrh/CBNeW/HDeGP/k
6hoPAtL2P3re3/wpKaNtlPKBknw80NDSOEdJpkh6Sya2/psz9Y3QxNBE2DJgl+y/cNV05GcoS31D
H6ELHzyjZAbwIJOMeKzqdg0vl83lre9xYT7dN4zhXy0Gd7A4+6mmgNfR98Gm0xqL+Gd53EP2F04z
UNXJRYEP6ppQjjOtrD/CyOq0NQnLBfbghLqDkoPSrbPHU1n9DbhEh//KrjVqBdZA07aahVZEyGUB
IBEuIfwKVvlvZOkhlb5oXB99IY3qCc2mR/MkRBBQjizLQw+O0RxSuHxcOfRJsaQ/DzwYF16vqj2s
VVLTpTinElmq5DlzCa8WWfm2j9dXVRM0cbukxC9nvNCN5m8h/mm73XqYOHwl/ztrkDgF4dG5FbwB
9QPeC7Kmsladg5AtBbb2aU+iFpprhQa3MrhLW839dS/9RvJAQCLNol1hO3r/WXFlIfyveAz5UaJS
YFqz1gBBe6BGsAvpZ38P8lpM/zO7Opb+KjIKC47aIyhCaaLjp9OXjAWIAET4hbx+COaXhcI61srd
1u7Y4xFGBzEeohh/hschzjw77p0FuXbCfcYKOqoFghc1qMDGOF3FQH8RVtuhK/79nLhtYQOsFo2O
I08J7GYuJibFG7P23QR9eMzpfdaYpsV4MLtDPIS3DbViRtHjd6Wu7mu74AOn1xOvIHKvEA9HUEYT
Xor3D2PbCBbczXGAB4G6ClZ0C0nuDPdS5g4P2MDwlyC0umWCc+jC67toXoqlDmfxv3UqdeDbDGZN
yJk245r1vLJ8KHClo0rY/hookJH5lB21x0EEvtMzdrif+U4ehFLdk+JahPrAW6dgWUnCh7xqcMdy
aX9OTxDSh34yeobxxWMO2mnPLNzxNuJ9HSpCHRxe8ZfCJ3B8iZwxJk1W58onWRSX9tO7T2LxKOTR
2Qf8Me+1LaFDwom1m6BxgUywO88r1McJzdr6cZv9083G60GWD7alIk4VNvBkQNWtM1wVfWlHiRVc
p55+QazkHCiLp7x2y/U0eQ9lTd9dvkgxRswce37qDlwb2x5EzR0CpHEvuYaxMBcChJLd8Rr+otmJ
jTAM/OkN07n58Mm7cQbrHReg0BG8mYops8oykIYVrRt5ZpckrfYu76tLMlOzyyW20yYp0sq2O3Pd
xH3yPeRLlnQaegOvsscmhB768erYI8l51hY215qBdaShIuQLu1NYpQ5l36d1k2Nfyx/E+03QzG58
2u8HSYNXc1aCV7elyD5jocKeCYjzz2ncCpMragwoQSNtWv6qH2j5l+n0eMII9PE2KSuDRjkpk27L
Cztgpk0yxbGb9Vvo0MMphNO3nbU87KRPyjuY3UkOMo16D1YDHB5JmJAPe4KhJubUkve3Oc63GN8q
JVEwCSclFRYSRZlKVUsG6Y7/h38YPPKfA1IZU+r1fNmElwjqYc01EzN7eTgGftNLLkF+Suz+kQyV
4qmCsLqt5Nw0S948fkgxxbVCVACP9YteqHCYKZ3OTZoQORRnHKsyTocazuCPngfaseVuZm0Zt5zZ
g3PIWJpjEG/opnBJ2uAxnLYIW5M4JkCv1+i9nHQuNKgnqvj6IUpLJUc8Xqfb9mHiOWN7ayeQgo57
/hA2Xa+C1QK7J0TgYEERn0MMARUtZxjo6xRMWis+3l8G+SsK7EYF/ZEPFlkoVknHVzOoUObnkwja
y715C0euWyK+UEa5CkqUExNvbFkn9v6XFCSSNr5gWG2ulNLW7rb8Jzw/BsTnDMU+gAQlVueilCgz
SAmFhZRSLa+2ue4m3PN5PMG53vQ+H3H5h3pP8k06JQn89d7McCYo85+HPlU8de+lb7IuGWfbnWlU
VcAXQwVOu+EEZFpFnI2Z2bwERdhBeyc8DNNSz01zylZYuQxK0R5VyMfVr0UWHQcqVTtY08HVGGHn
pX1gYW0Gcj+4ShABf4SXVkzH++kimIfkW+2+UYCFa64B5t4zDGQcSDhfFmgzewdWHtg4NDOykequ
z4FeDR+/PmzQJoM723RBEFBvrBHSRP+sAT676mrrXZnvs0VzoItvINezoR5qHSggvwOHwRp3xDPm
fqdIjqiLdA60fg+HqiZOBlrESbBUo4Y7bxTAAQxesRiP/wSQN3+2BbP9UTW9RoWu3OpNERvbuA+g
IekXancw7qWafxr8lW1febE4B05E1ECh/jCbdZP5II1GN3LGVX3uc2YBiw/2WAMdLFlJIvBm6a6B
QqySFAaBwmLMDrGB1QUU02GS+ytIRJ0S0KR70JxuSpoG6plRnAbi7M9Vnr08XZDsZO//9ls70//Y
psivaBEyblVHGlG8eguY5vb+Cfq59m7dngRCF9iJRiUVO43LUwucp8+ItqCe4u2wXUKxRuJdBeg0
/T8W1iBecknlc7bjZ+vbX9orHVuW5w4xrmvHSEf6/KYStGnTY8OpHN94bf3jq3AFOyLGujW9xp8l
QD8F/6aV09x63lxA4i6ZVkfUaHZVKMZoQuEWlZaJ8ZN5AwEy8MjwuklextkHpzVF4wfKLyTzdEOT
OgYeUWkkY6h6X1oQbjUaDrQui1aW21IsP9WFnLVtYAtYac+FS0rcBe3gAa0QTaZQGv30s4ImtqcY
yafv+wvLk6y8FCdOKK94ogBlqDex48gNeEpGyGyOuZK6pUptP9k6OBc4A52z+4qreL9EAWUUadDC
4MnIoCEUvgprrUHmufTE3aTPAlSZN7sOWak3qDv/Oponqph4YVX82Nqs7As5nSObUJGKvH5eLGl3
yrr60nZYpQA4Hblcpu14zbxl7QsHoxgSRfRoVdjEt5pQrfuXmngaJtnLBiDLTb7t2PB330EBcYKq
kaKEQHY7dT2LkteUDu1iMq+NhGiSZo2Zoy5d9Grb1SrvXIvrwtT08CKKUNEKJI2JbVfvTMsL+bhz
eYykxshXWiUXsrLKPi7mNSI0713nqNXBWV0yTeKAUbHmCfD3GCG6LSQfGipVVcYhvfL3ViUf1Epr
hr6swMH4n02RXHZmI+qFM+dPaCEhfEWfpcDYCePMlk4njI3Im9iptPoaQsT2UQ+UxPOq4cwDn04T
bRNpQjD5zkQudzD86Ku9+CKDQchXAgW0HHF50G3HflQiqsBef+AIZv12eO23ZI8vHopSwCELAdxz
jzUqlOlN6TLv0IM6fRn/ROJkzbNA3ea9jxTQYbXXUkmQ+mvked8MdENUkJi6u1mwZqgFgVTzj3hM
pmNxcgbBv5expxCrm7CwopwOA0GT3FnED6Arkdgree8yCc8kVGOCQvZFjoMPjWlNeNv5xDo3QAUH
AfyHNwY3Hqh5DqJu8Kf62h1JZNd7SWnx07NcatvdKEu/WzdnovDX8fsYQFBJa6MQeRCeXHVvJt6N
azURAQVQbf2lAqyUqPn7glQ+OsjH1TtJQW5q/LoWp1knxjgUGeM4X14uANRn9JyM9Z/YCpv/b/vM
EPwH/YB8Cr3ecPdL7vwtQ2PwZxN99njvF5YUP/s5xF0fyw7dYOxNe5XY/1uxwW/w3FVc56SxR813
CzbKEzBQNn4YdgWDtEfR4xQNBBfRAxbFSMCZF7EnxE0LVkr0oZBiY60TReHskS778GD+1p/0FgVm
7Ib1HnnhTEj3l9dLCVWPooOwhpaIi1fwifaDMPtHnSXX4Rsk08y3T2p9VIw236lBC9pTTtFN4MHX
0yDyYMeYQdzjD+CVdOmWzTR/GArnhe1psXmPtLUQrqyQYvpCZYsI5MLpoJlasEvsV+UIu9SzFWwZ
AxmlHWsDbT52PAv5J3V+RaPB1i92MFGEY8sNHpxb4vDASvOahVQ1HC3fpgo3Nlks+88cQNQByvW3
09BPMg0Bf9PmpjBceIXu85TtQLSPleFwBls6N0t8ipVgQggpUv8goAqs1kARD2p0kF71aEbXbO5S
KV5tcMzW4UGq6E9re4sxQX1GKowu6H1vQykxheKMjshlZMsrejTnLWrlgGbIcpna8QxxsIKDlsIw
yxoDVeldhK3rkGRXau6RrBOSPokpOUoQ/G1Nr1FMw+BQg6qdonsSC1Wf7k6poKH9Um3PJN+3ngXH
rB6YWZOWkHIcTH08RB3p6p22VGNnzUqx+dR5UnMC+3F/vN8V/ROeXLMN6peEs52hOQ8ut3HaFGaI
A5iqFOm2KWBHzXecjsIqmMt9X53p75rCK/iYww0l53HLYHjtgdE6RZlzcxewAdU2k53nf8VpgrnA
vSaacO82Ebz4PaOXQ4w/eu7wXnnmvBddXMXFd9K0n04gTKUeC7wITlInSsxdgbUTfdYAwAzViMFY
lzivCXIN5lDrP/uO5q1Bv17c8gBodJS0b15J0fVbVMR3S0Bh/NTrQaJcduZL95uUU+HKFwn67HB1
ctRrSlSP+QptMebkNRBsORpuqOFXDvOlK1coHyxWBYKiTDF5O+pnUOKfmmjQPRy363tsfceqAhqO
OKCWpxWzt+mUPV4lVIanjszF2P5hgQzBGNPBQcbXoGaqdWuK7hPiJpGa8r7V9qVZ2NZ8F+YUviy5
5r3yo/sqdpCnhwQv0JNkOWPUV8lofSn6gk1XvS6r2iWuLaNynwhzUvWQmTyMncA8dtmC+g5Nv3tW
CTdQCpBdHOIfrht/u43Kk8CImQM/g07vxuqsGDc0T9j4L3t3lrfeLr+9Wv/ZRXPJigSK2k8oZx0I
FkXAaT7kUlpgV/JAof51izfd+/wuQHqANRPcCwH7joFWlCJVcbBiHBKoRV0sG8rwxc1eEpYHU6in
ldtrJ/f9/ZH3kjuTX8limZOXu7gICYnzL6dFiJtwlszyicPe298YYcn1D2JCLEnr91MV2/OWH2Mi
Py0BRpi4hVTkcGObwC9KQxPFS2KyLwEwYIE91Z6MEzZAefLofQnr1uwzkvhiZWkNr9G4nTY5sZXN
iVLB+jOz0z0jORNLeuASy8+Bf1iTUhO6Tz19cX6cFLj+RIwqpLwJRSr63YC559U73ixzH7bEhWQE
MZkXtlDj1ikZNJR38y7GF/Mb6DDRgabs9SgMXk/63k4ZeraDE9S5ZSnNePXcjLSaJpaWA3lyS5Y6
VtaTsdg1cthwIKsJz21xx5aNoumF/nCTx7wS883+CWxZgZA2/xIa+ddBceYWISrSuFLI8o8fUep6
xnFaN4kHGQxovZk3nYj6BIOdzhN1m1vOPEOl4nFiBkkipJqRjZiIoyktCC177FryUESkBbXmG1Fs
JVdRz7736Mzq2gYSjLOs249aDETyr5x2VMxRZ8wVlo9ej52ER3Q8JnuLak6lG5sGl4PSYVIJzUQx
Kx38H3VO6rOZy/1gyHTvWoxkXgThlUDn5nvZp36OepA50SeOzIF/ol4nCU8RQTnvnCqyyKLBBwKt
4bV7NorDqAvZi4UYGOJgOKMJyJiYTTOuZYCDieBLFcPaSmbW2Mb7VKxLgofwYMb9vyX1YlWnxucU
EJo6J7FGdCIgPR39qOzKdIPc71Uv/27OW+50JD+1ptMVfzKtiSsOkNqNKy+7Ce5sq8y4sGqh8Vhw
48uP+CwMDARCgWqS+xj4/wq4mC0oMxTfARrLxRguwYTA7Ecpn78PbATQAZHs2KePS1T7+trF7I/H
WDxTq1GB6QPYnaWyBlSbNIAgt5BLke25kSj1+ea8mIdv9xyPR75yJ9W8S8/A/fkjj2lgQm2f40w2
lwz3HAi2tA3Rx89rHF1DnDl3ArlfSHC/RWTQgnMVLR/DpYKxl88AKO40VLgM0OBEcj0VJe4c10ob
DbZ2lKyv2Al6DLcGhBUtFXrvb1b4QZuZHYlO9TJMIt9MigGXA/R1dlrwQugYpjbrQOAfUFei86XA
yTHNG7XJcv0IiE5L9od+SELXNgjvMv5EJ77C25+rPTUXhJHR+M/w5gDQLzUBizJJoGfxH8M4P9m9
Pj1WoGuv7Sr0BgS6/e40HF2onc7EnP+xITV9TRAlW6gSuSWwV9y9FoXZrv1/Ajqins491Ls6fzRI
rOsXvtCWkbtS/eI69WozrH0lVa/syTikjSAEHes0rmeny40Z8oP6HD9aiN3MhV3CNe7nwM/xveji
t2Vq9HsYAggdsxW+0ebr85/LE8pA+hFv1kxi7zad4zrq4+qzK6cr9hb/w84FYaHDZ+KNTmYpCrM8
lH/eOy6pNPQKX3bP+BpoxS9PwCSvFUiOCuttnU0DGd8PP2ynxC4nxm8YgsfEIIl2SNlVnoFC1pBV
qQ3OQettROJwwDzn8s3lSsedGMszbpVga/Yxn16gglRbhT00Nu6+MheRahkaqu5uYOT2Z6GL3lMy
g5Bw3uqZkQzowZwXg32VDGuJhzYSCXy8LrPQUqWLwMFGXhrCcynP39k3GZtnwqd4KvMllIIMThoN
/LxCK82sloJOhSL5QLQmd+Nmdfqz86ukmN8ekbVjvHy4WgF28PARtYNuLR4DhM6G18i5b1YsfeF5
7EeuCvmUr9C/FldIMhxwcYdeQG6KpiJz2BgjROuJ/eAC5LFC4Ukf4g+r8fEysLltuc2U1Q7z1C5U
ptCobf54DzwyjnlKyv3RWbaBlyqqJZN9uR7DOSjsr5nkwiB08CN7bce69c5NekTPo+zA6EEn5QSh
/XtzSX1+MPwls4BiVzH7EajsyxXW13NYdHkvXTESmmpnGtY0/h9skiFa4igRnBItLTgXpXAdL4zt
U8rIW8UFHlbDH1YM7TGd96YX/EiwSoz62OBal4/3DXcJ/3YwIvyAgsT7TuozJLK8mPVXMhzeLb/Z
GhRzPliX1DDJnvjE8WLI+Iov9Nhqf3gpIwnCTZK4KY83bZlu0hBIUZsaVC0oyeQ0DLWggWuHcHdu
SYbRXrT/QkYdEYN7PK2/u6puAoydUnVAlUiW7bgtidnnQxe4fe5arIOGo7tmOqkVStdEX3K4cwQy
IlKSpEg1YeN7z0oP4s/LXg7MBXOswMDClqOpnKW4h59ua0bKDxLMmKz0y2o3cR0fXXzLdHyM9kKt
q1+iWOBn7F4cqmiIHAfddIcZxbE7z7PLJTymK8XQI82QR+l75ZnRqtumAL0uI4zY4gNeZMAf+I5X
SU9TnHYWPTEt0dRS56+ma7Kuq5RMQp8Y1Q0vjCMdUjaavqYfGnGR+7d2E5XZX73IHbGQIKUBzs38
dhMelDhvNEdnWfF3UDxh78IAmcKU5hezGE3WCp0Ic7PHtHBAU23cTIX+yfcGojeJh3m9XOmeD8/N
FouUOJtRJoT6allGEFOO9fyuXVobiHRpPVatF8PPxmh6bgHK8fbiBDE80A8hntSlcXhYPWcP7CbT
VJ+uaD2WbtRa7uzP01wR9yzEfU4Ra4vWsp76PkBzfX7P9MhDS0iC+o0foyLl+qUBww4ZHB7zkUCq
Szt/gmOCzgk+7HqN/3RXkNJpBHDfUQADjxU0TyRBtiI0KYvM+2jnJnGxew6uyzB90OXEMwySwRhU
i2JAIlJ4EgnxDxXvrB45ul9UCPDFhKj06BPUVJQUrf2z36APx8QiVx+kybriWxt+eb6uSOARyan8
nWPfQyUdfO0nYsvpAVdbvx5sWONGum06JAeUHwwah6WQDZCdTp38AiqBo3jAMZ6IhKzJ+GxV2jRJ
o9N0+ck3DqIeTLbpbLxk5g4RDt7Nvqnpsemb42A2jbd3DDfh7Uolr9zDEoMxjkHCdqaQtqGm5yoA
mZjaFHPjtlQxx/8IfSAvUoAmgP71lXdzBZEVV5DONgDQHH83NI6ZQUoFpk/DFfJpZJe34m9AEnT/
yqXNLnN1xtv+HqZS2hRXSoD12VaG/L9V+A/vXUvxiwiW8PPyCvn4LqqD+eswZpse03na99iVneu5
uaBeRme1XOWeyes9ssd8OJQQnlo05WMgVuI7AadWS5NOz7OMrO0ha8J0tofmblduBnUQQhJfGYoM
cgKpjgsRe59WexNq9njQJJZhbkb2RrTNgrjWnC5gXYolmDmgDzpfwtYz7+Vx++7vcWIPXGfwkcDz
NGaNQG9ag6mUi4AAFFz4thbkUC6s0dEb5yOrahCZ1lljTcE+A3MOvmKU8YQrGuiwj6NYXJJGAtQj
FKJauEdLuxyArVjoD9pHdClpCMvz20uFcCADOGSB1fTXBAVL2bScwB3JOOrCIYgsIt3X+qhto/id
s+XY6aDg2e85s15xkDF6WBR3p0QDPiiFbAThWTUqT7Jr4lg50wDNwz/4h0eGSJRVv8CkL5JQdiqi
dre1l9f87yNXxJ0HIky3V7DRWb7B4KLKl6UJttET1PPG1IkRNap6pfmNWkrGZX+6hf7xZRUWzWgX
j8mT1JPxUU/P4lYszbrDyfG4//Wqj1AbXGoPd/NzmzCzZIi2z95XECi2FjGbzewvexcEUZHshBRC
vhQLmcYZISUayr5/PbOgKbqUodzoGrduvC0eW4/Kajw7Q9GaAby3ClJgfBIM2u2g6fUIB7BiZEUV
Wk0xZti4QF+JClRdnRvfK8T/mNcHR5oYk0HIAB6P3vZIsUOkRJe9D/flcJnyT0lCUXFy7DToHXXH
iLQNDXgDh67RPgWb1z1WKrjY8fCnCPA74RcVoxuCb8ZCWTvieIwFTAkrQP3dB9jtl6rXbVjjmtfv
XPAC1/YCvKmjG4n+bgnSz4vlBC+tQY2+HRHL2xJCEi68ZJVxtskkP5X/2NOrdgfgQ+yuc+Zv01uM
0vZieSZump5o+8CwZ9wo/3WRDD+ucXODa0zDIOe94exi3BiaA54LVXsQr+wrgrUd+ZsU+ciSnYiA
Cs+TrmrJAyxaj+Gbo7L4vZ4uo8uQ5iWGz2Q2WRgGhefp88GUmhDaOHcY0BfGlOB2sSdDGb1l9saA
/HLixpaSI8OTka1WC1M26ROxFMfhW2aNT6Cu86M0rhOVKYEjIGeHXZFaj6uJ9wshl6xrjVH/tno8
b7Ao/QfWhfFcx3S7EKsIXMz/kVRdkSQzKWMHmeV04UDVX3DoyJFizUXaGV7zb8AuiYIJlEtNH22I
Ip3Ew3q6PhCmuKY8te3C88MRynrvhQsTDNYLKbssGCHaIPUe7IUSsrOn0/KGy9IwFL6FI6DgBSQM
ievnv+I3crB+nnKP2hPOF8MYJ0JgQurQgMfHBhaGOBZcf6NliN1Vjq7VegQ8aWxKgA/KBF/ocDea
w7Dl3V/6iJMDFPwlKGe7ReY1B4kXu6wy5CYorf7OMxBq1giBU37+n6sac4um4QfDtKtA8idNUdsz
xqxlDLxuKQw4KAylYyj2RWFx2PAKp3Fja/suzT6pC1tKpPJemQIXNlfjMcDpdVJy/uVnA6G9duyn
uWo1a1DvfnSuSMcp0X0BlUEoS/mD6zcfCSc6+3pkYdkS/A+knXNBx3BoixLr/qp5Q/M5S1Ut3yab
es2fnt+FUrNgLrRvz4QTo/dMOzRzzDM02vvHdjLSXTfjz4i3gDQXzBTjhnoaz8rJqJeJ0qSTgYgq
Lkoj/5C4yXGSdhYt8Usp6PohtiIWlNlK/N+E7pnu6Db+OlFxL6RTpvy0GoD+hKSHtC6LZDj2Bmfm
tOp+ArY8X1gyBXM/trdh9saO3yhZe3Y2Y6La9BR4bu+3P/MvIYFDwS2iFf+myjzMwIp3jsgS9yIE
ZGTtrEgwK7aost//ivxnkKG7CIR63Ea/u82aLR/0yCbtpep9w4bbvkyCCrHkQ8Fu2aJGJXIdcVwK
6MedBZwa16u07BV0lD0pjqvdVPPNikPLlkp8cwgXfHKIXqxL76d6GTznoouxVuYiErauExN6tPI+
h32A2zgPxPQIkHH3GiMt1YKRggn97owT+ewpmmDDoZdZDFho/9n6vup8IsvQPS5GJ3xTBDhiVBix
Z1KH+Lyzl/k9W6xF+dsgbDkpH9mG01I37ylDeikMvRVeiHyHWjege8Msc+TldvCRXFpT+PbRlPVz
rkuj1Nd2WwSaEjCLhkOItbldCigeR9GZBFOqVaT+12VVRbGhy+c4SLJaN6U5A30IlzkDeVyiBhEs
CCdVMIx8/7W338bBtkV6+Ob0pvAV5ftEG2m3XbWYi/NVaCIXZs/PHSVma6Am0c78jbRovpcceBds
YRfNYc3Xg2/zZERxOvpG/yeYgJbnFnX9vnDoxN/YCs1HWTatRfiLunta1Q37N2B7vj2xwJfNYP28
RMqWL6sy/T3QiABezPstIjq4rwFN67bAn3+C6/8qYgSfkxn1x2FD5ikVHFhB2+B1llPcA08dXnGS
3VB2lRiBBQeaWG3GU4HYyd+Hc8FTchDsFadeDSIsHd3Jegq4GLv9rVBtXWC2qxpzDkeRhuLHHBvn
xqCfpdebM6gzz5tNoLEOXqNiO0PG7QQfsz4eD1gTAF9s+f3emOv/nry4LG2cwWs4wPf8kOR7yQBP
2HXTQKJnBvvCvaHTP5Y9jfXKbJf/Q3DGAfT6coaoHqlc3MlKLhqLT24QC37LgU8EzJK35qi23xUT
drfO/30CDiYDWfYi4FJMKJ+5ngw/BsCpmrzdQh55ScOHSxJBbl06dX+y9G0yFfqBN5Lv/cuxH3dU
j1oyY/mmZNVedUQkOUBfZkGBAhktFcagFhWXk0mFUmn0/0rPD3mVVC6dvxmXojHm8scNUTsJV495
YBCKh5s1+a3buyIbaOmLsMIfB8kTaHFxyjqz2frX6JVJ5ov7mUGef+QFpnXmTT2tOXw5DNJLQ2dT
CNri7js5GxP128HEC01Z7SFW45O5BlxaLkpsysVfDMqApoZvqGcMbJbLZmwPAxCulaQhbSW13eTF
ZUGAV7s6LM5js9Vv2fHAZn+uzgF1n5U+DTXPCnPZYgX17g4/UDqzJixVCorBbeKSQOmbSOKfDHqS
cOkcfz0FB9k7oUP5AnAf8cONuD56aBjaaTi4kDSU3sH8rovbnNIIA+yDBFbvxWfVRKOFkE9GlQmD
FI3GTqLKK++1zpPZguaOPZApgALEWWdNYD9+5vK59+wdCxSijRO20PqfkXyICXyRSDS4IQCzfVnx
adhOJZME9a8ZGm/IqTzVNv2QZo1F3WYCMLPaRsK7STVzYyef+l9du2hwyssvhyCvg7L101NM83H/
72ol1PQrlaOBsPFGt/w8EnpRcKyrKGnDEB9nNIxvkdSl3P+A7Jh8F5jr3ofv0QWEKJIOzlQznxbi
UA8Q6uSicFRd+p8HzYvlbrRZ5k+8i/TckZ20SYj+326xnF4NIXnyQIwBKmVOXkx0oqVtZ+k/qMVW
xPfeXGlbDRMFrDu75ZTwwaHnWbxfirOvaDkQbP8ChBXGO601BZHyclpYjUT17lX5HRGUUAeXF/RX
5eT/PPLtvqT5NV5rmOvoz4rJcP6Nm8PynxM/lTZchxOXAAUgga9zTtb5h+Rl9vMke4FJDOnLAQtf
nWf8TMy74hjN1GwscY3S+nnxGMr7d7gh2oaqI9d73i0J3/hMfCg4iYvfO1fbB0orY3+08h5gxFNh
yycmK5WJf43MGnd78c1eVKO3jCyVWUsdqzQLTk1953w/HvI57nGoW4qW/o+nVHxTLwB7THJzSOlv
nQIn/U7fdLnMBQINcQ5lGxVljghrUCBE92ft8t8OerbNf8in7DHvnPu3VVJAs1e4l8xRxmj8W9GT
GKA/2Gx2xdGUi9ehml30MN0qqtTztsZaAA6ITB0HvQzN8hcU0Xgthg7u1EgSMz2NQ/9F1cEFKVUu
G/kwuPcNI+bNXtRcEAfH7zQSmPM+vYbEiyZkWB8eLB6S6SNttdg2NrYmJGU5hyrQXAxrmALbuPkC
Of6LZAAkYY8QnJLp5otg5KfOINv0fMRPGGgmP0dlfso7QC1paaoB8ZK3gtRhBZV0qj15xvAgReza
7B5vVcdIcYl5j/e/xudDE/Sbg8ITnXZNp0NBZ40SBN/0HmrLBA6i1gPPF6874Ax5C13ljOBcokx3
7B3Zhc2V0Q4AQIcXipYeNB/a0s2+XkHB3thdKmfuKKwcr8DV3Wa+UqMSVyAbCGJuQzkG/pomIRIH
SeCNOdr4Mf25g1EP6fFIByKCC4BQt4NsXRVEVeRprYIgrkwcEz6j6gg7tkU3YethZjuVOczB3U6E
Cu2bm5tE1VgxLeb4/C4GOJI0tNDgrB7XYTdqvG+RI4P+BTK+lqjyd3uNoFQe2VBG261ke20A9UH5
93+9DS34T7SYVVSOFeEQNRXo2HdAr98RZJUWxzpEEEg5Ie/5UwKW6l+8RJA83HXo+bEXWYCHY+jR
BJwNmyzgvNgnI0g9sDdXMbrHlW5FEyRIluK5oUcjRzMjNVNqDBRSJlVvvqyrkED61psztzBjMssv
f8VZu4o5mrBLEwwO4wA6Cmc5KxKesRWb33iyLAr3/iFhcwqlK90sQnELZg6i/XjuR03PKXVkXBwk
F7PbeBPYDnpDI86yE8ggWg7ae1UtxHmCNMFek33jnoPdZ96vX8x5WcIqY4xKcuZBweZsPGIvpfkN
M3TmOdq5hiTXDYkPQ8ncyb1VJ2hQkc0u3a6hj1n0A19SgrhmpQ1pAmNW0/KoF/VTFM+SRhY14T+R
FCYRd7m0oQUSotC00FaqdGSuSo+3jh66Rm+oJ/BGgEejbUaeliK7WUdmytCz/JFdvGNcaVATJSCy
0p0C3oiAi9SgwSlumX29Dfc5gt9Xl4P0WAZjp4N1De0EFU92r3w9+5FRiy62OWY/PEOssNusqsL7
oO0bge4QeJQQLOEylXy3hiRJpxxR15AVUQ+Up1J9tqKafNwcc26Jw1+mIjqZMrJX7NNoIasz2Hwx
8UkmQs9uV4+o8XDl+MeYfQBB5wyOEniJ1VVn8IwVJ/YKcmSYCCx3F2vYQ0wD+NowDhYUEsHc7OwP
vpXyy23nm8qpdL6Dshxt3BibkufoQb5vj9s0gWyndgq28uZenKzmGKFu58+T67/kETphgQoSMm7p
7s3JAfDA91DhJTzceqqVkmUw3voVWrvGYAHnCSkxakV6sURVNCBHLiyAv67wQMQawIBd6gM/oTnO
84nYUnR9ov5lL2X7Pv3KymMF7tWuJeAgwCzoN2NurzsrkIqqQIAXW3FwwH09ozUHdD8xzFNFwJS+
ohl3Nhe+fUZdhXEkeeSzEU0xrZ/16eRJXPs2y5F3Ow1+EiKsmZsmxfXogtiCNObD4QjIiJ0IvZvT
MIdx0am7Xc2p6PoaWKuZbRNvKiXOo4OlCKhveNjRpMiHR51WRvXvimUq0UnFJbpEvY8Hc2iZCBum
AsdgXbkKEtBJat3KNcYtfqu+p5a7W79svcYo2VzGSHAo+3ntRLnFmdbJQUQJr5s3f+p7GIbzMYzg
Xo9ES8BStuFyJDU9F2LkT2DLvUsDzKTeVh5MXizm36pcHe6TZc23JOy6UhyUlF+MdHAB+j1G4zbU
H6zXfO7aXlVS11gD8DXdCN+bmvp7i/NX7LEdC/wRAe2lqGIo0Dsr1gtZr3YzHPyHs42j1q/J88ln
YBy876YRfSZ+EAf8nzikjq/OpAK7+4L+5KMr0z+1g4AlVsPAOlUzxI1LrgtLjL9kGUKNj/jff0Na
+nfxCIjLwo6L/aMEIMuFQmb2aDJcCp7TEpeEAK2Y2YW8Hf3KWVAERT7qvn3YPSjq0uotvKvbv93K
CLG1rZJkWWSxJ5ot26E7xVO8b4aD2Thl/8wkyGbR6nNHYLUUAQTXjx84OqdG+tSwu6lpPBDOLtq+
nZc86cJ/ds6x7ZkCkiHvqUEi7ffbXyE/gEvsz1xvFxYCL3WChh1hI51NM76lrJptbykIGHG85IJz
MiOjJr/4hN+1y5vLnFdFOH9wwPN4Kyg9Z+znzk28FEwKxFWUAbLnVElVSWF98aCTQTWDxrl0FpSX
R8L/244YzAD+u4eFfkFdpG/WVg+Y7QZw4iRijiYY7zjvQd+cV7LRK4sKAn2W36ypQ+zHnd0g7Pd1
XDEw+Cq77IO7aQceIkfJvz2D0OJ6k3lyeba2tdycGIvYNJUWPKSubuWvwyOoybUNtkrYxGh8p3k3
BjcIQ/QB+c19SLe+/J0rlbJSH8vSnUFNzpfrRxwUskgZSvVh3mfXDZGDDhP9EKgdjt/Olwp8fGJY
7Pr+vc3d/eB2gfC+5DrB5EaQVg2oN4roMZ5bgmhrgf49o/n9tfDsLuBnUhSf7h996i/+JnVhLuyR
vLPm7CT8iYeob5Bi5eNfWLTOb6la4FGVwxjbqWFBWIS553qfmi9Iw5O78QJoYf1yd7XUeU9QgCgc
YOk/Mk3aJdZ+AF4iIOYyHjbFIj8KW5D14/9m5HkN23FrS4K++teUirQUym3qxWMX/Nt67G6y/Dbp
OPv5ZBkb78jG69U5ly7j3p0p2sFgdJs/CTcPNbZDqtyxK6MnWyPS5Qp+sptz7fZxS3lWgZ3Tgtb9
YTQ7bbvKua4zSOufmDF8Mf+atJlCd0icmgShoczA4bCFLrkUojzL5dDQEAAYuojvmz3LDgLCNqKv
Yg1gOHKOs8KtbLE6TeWLQdPqspWVCgzwFriV7WmNfq1mNy84hQUyVZKNJvoiI07+iVR4OV2bx1xT
Evqyk7F0A2lBebCWfNC844J8mKxmTm7vOAhLKVg0UKh69kb3+MwG7OMJi1R4Da18a21CRuWZ32b2
3eUAZ57UetnNInkOcUZkDs+2uwj87feZuvw3UZ2ergnz0pvs2uF+32KFMfrnyQLmQSjhBxmL7CV+
nI0nyt/u7uTU5xLpYzVCGZUg1FfDjHwRKU99NkfB7AqkoJj0DaU/XXUX+kS9FszoLwmw3ioYBjwa
uqVIWFo1h3FPfndAJ8ClrmikPodHcCP+zXInwC+SXJXiCH4M7xUa4qe8FopQ8+tBT8eyxEjMECOC
1oVb+ahuLLt751m1rYcYK56J/J2Z7QAsqvqo/eHWLcwq13RaZZTfJq4w4XAD+pcvtnFEAcB2klwE
5DSnph5tGMPLlrgtY/PQ0jsnD+No+Q+fj7QIQFORPEji4Aml9LmtHzS6i/SLDoeTojbom+ebCh3A
K2qRSgC1RV8bixc03gux5a9Fw54wnSrotnokrzmZshl1RVQk1SyliK8X40lrOPMyOnKp823dNlUk
0mzYQQni3Go9TVE7PLlJrfmdi74pCCLRQOgxndnsQK+d879FtUtZYJkKwM5Y+kcrfftpLPpi/KJR
M3w8iC+UmvbuyvsAe2HqpVv+S9gNafWUVz5ZT7o8GFS53wSD1sUZFDD3gNi+wjJR7Iju0cc4AxoT
HRT0LU0+ndE65YgHB+94M58Q1jQvyf9oEuIwtI9UsjVd1JAgHifdoVHv5kv6e5hPhz0dQn4x/UwO
dQUzyMWZYIAHe3N6u1mL3lOp0aNz1i8XKcLNzF0bJVSYpHoSQZNvD9B7/C4uUyMXCOACwmNl06tS
6X1MmGuLpvwOSs1p6DapjKI9b7wgE59Sp9vODi/Apqefs6EzC4MSaC6JT4P4Wv5UnCPbRCKwjJas
ZS64JlmLg036QlYJPkvo5R7p3il7REHxtcpTBdXunSQyobqsp9UrzTaUbXRNg+7Ryh6+fZIhBPf3
AmM4JRPVNVOyvoDIBEGel03Xgyz4DU7jjxUU1CQHu2rNFxirQaRz4aNdEq6N0ptx4kEMUgncJe3m
NT75+eWT2PHDIK6DVw3vQ40PmV0DoqVVfq9zinzZQd8hWGE80ySfQhUzFKIkBTr9c67ArLciu2ry
tUzi/nu5zwRPC7O3/YWhi8+Es6qoY5Ja89woWrEOtpR3AYnDl76+odDpQMqDtTguPgc4RY+r+Jiz
SBKrrE7gPdWp3ga0MKdh8bi1L+ZxovUDGgQK1tOJTCQFXiN0mygVJ3yPoqtVetSImns92wsJcwbP
dy4DSM2bCXiDqYTfqTP9EHcXoRmy2j+1jWgctXHK+dEazLvRlbsKMaDvPbuKH3Yrk3P1TBJikjUs
P7JMzNRniyJ39cLX7kfhwMVAO3eXeqd6ru5oZJg92yHkAdADNtwl98jxI502RqCUokjvrY6Ywrue
dzw0qgBwUhnQdezwHk/vI91LqtQ71nQpadEsL8QADW5/9kNvGyFt8y1hWlLB1QRYVwrOv24nnbMc
oYRzZu5IMC57CIjPlj9Un5tl/cmq1qo4nMSbbV68GiFrVARIm7QLJjlcNuhtCjHaB6ALvCFMqf0s
4UIcxaO7F7AgEdytQPQa/IcZzPrGJRvu8ZJCiaxIUL6oOtQG0d8vzgm1O+S3kY2MpUVIeUCRQ7ua
+wW/pdwwQf95aRVm+ucLDJjvCpsfzheuGLEiwWWpYMppRgi9Bw3MMBI71UIsxIr2ItO+h+c+0VtI
r6bFHRBqFCv1YR1ESPGQ2kMi5vxXi6ZlfGKXgXrScA4X9UBBVzfuaGqLfsfoAcBuKwYtZnWA7upm
XtnzhXZpANl/nkEETor+U9k2tB0bTi9ZuPq3bbagqQy3mNYs5bVJacucmOCwDbZPe7GeIhwWSDwb
5eIqf58Ay56bWRaOPWS0WtgnFYhk1QU9qE2WItVq6P1ShY3uw48rlAMZBUUFTntksUIfpbSjQJfj
sduEWY/z1/dZjES6R4lu3wGrGDKIZySPaUtHvCO+lfFMbkIja357PXXzcq3NFEiwAlzYo63yBBIM
4QUXzxZrgA0bcDiAnvEUtS7D79JjRc5q9zzy8HxcVGnB0ZrNK4kcsKJuA5jKSOP11+Vr8XlLvr8t
aV+MVj46oYNUbPp9PuIWQQxbcyopVDk+URtLoaxivF9Gcx8cF+qeSjHEFHN4Z8DvcL9ql5VhK0po
ihMFYf2sjY+ThcvGuV6zVEginQiphdovpxyTwdko7uUqOSPk3kL5fjTEfZSTglu4eqsZ5wrVGnyG
OuISIeXf8FAN3XkM/I2NEV+vqzDnkThpNHiMbdHeVTWM28I6LybExHkMGscTSCdTDanqE/VolOCJ
cWKxmEDyxU7vCBb4yTBGDcQ/ivu7Yd3JU2aoc66b3kjZ2q40THWqrJJ2r99NekRXjODLU9MHtlgU
racpV1CblQPsGUwVtIQHb1mlmwMf3uBAocDRtzhwllWwLOxPInktvlgrlQYm4Rn8k9iL8N98lext
qb43nd7vc1Y2ssUxJFyh/aTCEOgHov0MEUFqmzyhrZKkWmn+cUaUm/QUGYMHUA5wJwrDsEoD+oSK
kqkjOWPZvbmLtPoCEO3BNg7BUyElmnRgFpZp1ER5Sci/AB2++kqKbeXBrwFlrhP1L4eGhqVn4vOS
fsyvgytXzLIUbtZIZyIMb9GFgIK0nrV9LwtcaWvftJs06Z8FSGoasAlZB566Xd9fMBQryXUYxSkd
XaHewQguG4QR7erYyzgHj3ztYBvz+JziTGDhqzzfmlA5nEPfq2htgYunKbT7YAXdEVl6C1isnvn0
PWYE+1py0K4H6rlrswt4DJX5Jeaw3Q9zDcJUidLjMqAl0zogNgHMZbC/0EoSCqnV3IzI/kK11jhY
6fFeQOAY27VxgHlhQvINpUYPVp7B8oK/lg9BrhrXW1GcGGyxI4tz7pQ62pTEQ378yxsQIcakFoJD
D02avLh675lUyPLQ5hJ6jCjUV60311hLcWTkNLF1+8hfTCTArdeKBIqXWdVtmOC+hvVZOpJsMUkh
8AL+ymPa2fM3zdyTkSpqvn16N/uASIp+DbTmcAE0sZ8vG5c1gRXlXX0jdx+Ybc14FoZZEzs5L5Pz
mEyUqf5d/qargULd6eBgR0Gy1pdd//7mCvd2ET83efP6IKNpKJb3oQ6RUgUzCcaCvg865TUxTfHz
E5aUX/PC0MaamTMikIzolnGJNN0SxOIAuhqpXUunzEXrfSdxecro3hCAlzH7D8yuKKwEC2+2mjmu
rfGTbjkNccmfq39aS6HayHmtx2aQi1ZWqV1jrlJSTXEqZy0hnQIHX0tTGBjAd11d0P6maP2E5r5r
o3K0wQQ5+DVtSS7mjaPu7pMb0bsqx3VcbotvrqWTGVKzxnqYdMuioeJLYYSDBY8on7D8nbhkp/MR
eNpxErrLqkat4VzntErat86ZyZUa2cUSxY7mbtwAuAGNVqlkb/YwLPpJnLMAgZs4yyfyujUiJ6fe
5FUb7nMWrmn8ML3q73rr+kQ2WNe7DNJ2D+ACYmnZHCjL56MfD/GAtV8yArv8wqdbB7bfneB/Esxl
gdd0Pzj64kUfzA1qbsTeIPfHHMtIojphwhJ7eaxcMB67kpZeWtiAWEGX6RiY9PgDZO++vu/w/X6L
kQp9CB4PQPN5Gz4YvzRGDSlF1l+okGuWp/XtMXwsMrbbtflcXpKQW5fEtQXa1a1jTUJUm5+06MEW
jbGmYilStCW8ysHcLbMyyiLk9m48DRmxaMRmuYyLBttuejV7qlI12t56pU5SBbl3keviU0FGIKey
E3WDZ/RnpO7SIozGKjsYDKGnshh9Wa0foVnVBgqxDsUlGC6gEwY/b4rIU/rgXXs3H6oibzrHYNjQ
KshVwQk0jq9E4yzW84/XH8dzN1vMszBrKaxSIPga17RTc/JbkBS4R+I8/61gZWc/zJWOd+8Y86lj
VwKvJvn5XZ0K51vn6+NHsBZqf3ybrfeHEOVXvPxGX+X/UBVZt6/DyFH35N0AFYe5NzVj8m/Pnw6k
521z45V0KbrMbLicC0JcTxFVdkTGDJyKXC4rEMJFg+XlNtZ9UPFoL//Ff2XNaOLKAPCsNEIFG+ng
L3g73h1BSsTIwWCJdg2nZD3cnxQbv8+/FTjb3kyZlenjwtEqCBn7FgsGYw3EUKaTbP0QIGWqO1vz
gPfX8+Sin4lhoRRd8Yr9F9a424YxbuAPUE88W26yEUP08SfZJ37CVjo823PnZzrkDfTpJWSvTeVh
CTLZgP36cKBCPxCYDggC+lD5gvuWxzeewaA5bvUy210D7/xfmemIAIUCJE59nUAO/4/YaQcKzJAc
33zdCyqfBxLZfEUBdHTttoVYbpNBFASw9ti5S9OlF+/MdGCbYi1QREYQ/6aDkuWFlNcfkhkN7XDA
wtk+qHHWPHajY3PrQIt/8nyee/o+dyThes0vjE34aHh9cGiVqSDv18u2iz08QuGUg9tsq/RAg4OS
y+hd8XWcnGwxTX7Ln0AtCQjFTBMAagkVBcLPLputMXv6ORRSrjEfIrDpKk3gToYcYITXsxF6QfP9
5K8DRBj+tIDL8FEjd+S/n5syUlEUR1bSdxTj9e0sHWzAjEwf5Qth4kADBKAgGe5yDHnKVR4tNBd8
cAR9dsEsQLr5VTISfup4j4LEkuDjYu0MMnULrJWxIVRtHk3keRgabE3r3k6UgFoSnnrAaNGF0B0c
mhkIvKCPnH0ZYyH7FNa2Nsfu2H5wFHgYx+/VqR0o84P2tYHIdk7L+cGmUnh/bkwVF0XF47P8ZsC1
sTAm4ppBf5BK0xRVO3BtIjjdMG61mwS3hsRw60mbUA4s2Z/LvFltJZ3k3NxV4jgaoRu/atajaaak
SVXrM/eDsCDS884U7EpoE//raCVb5hQBc5y4ieJ3N1vYir/I09ti3EIGM8Ea7jKF3hABNkaWDwjw
M1Ixj/iiTrX7C++YQo124GSRsM0y8SAhCzBxvE9ne3X8jIvlq2X+39jca1ngVGT4n75xhq/x0Y5t
Q7eWp+mDk7A+zQMEJOEZhSOpEMD7cNt2c+aD2/Pp1I1wN/t9J0Xr62RZVchq5Letpjthj559qCD+
ZqbS4hq4+ajw+SvBK08UoqSDIuxBuDw2qqAONNphxX8Mzd+XCu+3EC4/9gcPwZ2cTyNck6SHYimI
1ELbJt14muhgiorFwJwrz0F/sbrG+HnGQODR2dR2BBckmoEB+wEZm7X47ScnSe6GJqEGSoO+CNyq
JQG/dXPzzsNmdo1dhOJkV6XXP6XPU7qwAYoWsNouM9h7CuzUp7tsRAgXZr/soD52v/kq7ZelcBYd
Q3Y90bV577iQeB4U3aHkoxq1Qf3q96dyc9We+4X3l4QFmBCw4x+iILvOi5/w5wyChQNYCMYT1Y0M
CP6WXJIVaY41LNDxWPZjUe+i2/zl2xm9HBL3wjly1YRSxZUcnaVxoARXWGSktAFOF67F+oA2QDTA
6rEiOJWkhaREqpVEIMkoWqdwQfLL9dNS4v4LZ2yS4pOkhPaXGlC5F1Ovl5+njIeGRuixY9nTXT3U
5wA2MRCajAM8GLdFwXESm62v6DdWNBU49Ac9NogTMdgJ/ZioQqTdDlyKUjDEA9iaDUnm+NLENIBp
vWPCgBRithpRNkkmiYwHypBoZFks2BdujlFIXAf4eJuh9t9Kz6GUYuQg1/c+TyKOvpq/RsDAuFmy
kgylcbuwFQ1glQNEva4Hnlkbb/2fnS49jkPX3yi0hvcxflS7p4Tcl0E6asn4iY94zKZmelGl3MMa
Jtiw7JotGOLV3obf5of/g9S0PxxsuxoqfM1myppvR4Or7C+mFbG/KDOFesByNdAG3BBRKBxaliXi
GM6kbpMXIQ+dqeq76Wz6w9OTHYJ252inScusvWXkLugzxRYtnN63BG3w8cy+21kHff0dVimJUkQx
9bCpuOc94JWy/4BpKI3er3XbKPoc9cHK2gf2ZuJT/SZ6fsP5YvDptVX/pjGWOwPIN/LLbSCi8zTc
fwk6GfHk/2kK3CFfoETgW7G1UPaFpYGQg51Tx4S5/e/O+Ln8pwVN0yDsMHPGd4v4teRiKyXiDRjn
skkdal7ljNd2AHOY08WBBl8l6LFHJyUExy/IAENJ7AnyfZe0JYy+2rLQTitAZrE2vD2hPiLSGYT2
IHXYfITRTqJs7xdQqv3voKhkNmhnHUJ8+9tt6sVNi833LKqFWCNTWttWE8GXMVz3Nn5KyfvQTNYd
c6rrGjgnJzsPdCYqsaFyfLIg4q7tr/Cz90qj38Vgo4L/lTU7g8ZogOgvc8IS9FR/DoiXTLBRKgDu
w3f+OazXIHXt93rqcU3uCCucc3P1OhnsuuIgNPnRE3o5g6QEBrn5B0m9rdjx8VtImHqn7sTFFfKm
ye7dALJ+dvmd9pcwxCyQ2pGKNM/ZSd2bDa08LSJayO81VADkExl/JRjhZIaw1nHe8a6kHPlh6ag/
aivN7HZ5NDrMeeO/y/kxs2tvaJLRAxQLdzAlAwb0RnO8tOVQqC6Ms8KA2X8si/X0vpaxZQ0Wd72o
z3Wn/RO+pbmbkVK3hYbxRkZHvTghCYY/NywyNLQPkTQ1AZhVhgpGB1/42Zi3YolTYSzGhi/fBsW8
EiTPKZEoF9izpb5s/Ug7McM50/9bgXXUXUgUSyxfoRZXhfeMEVySFcUPyDeH82lkN8KVa0DpWUig
ewApona9r2srg67YNJqTge/PynsYt1Kzfo/Ea2q6JL0PZ/XreHXa8OEFsWzaZya1PqmkC3wWtLvG
BFBSnD2JK3s2RFhGbH+fHs+Uh7n0W7WFRQP5xCbLtKalVpYxpuRUjM7oM13t69QriKR7SyDzdKwC
lEqZ0uSFDK2WMt93RS3+fU30x/Vx53n/bOwApmYoPo9Ry8yih1MZNW8ckXBQG/QdcGljic7mMZeR
5xGMVEhUmujir23fIKAUEmlqZiqhrI/JOXUsuPcfzCOjlhan1Oz8p7tZTRTdlxiqRISOUacCul4W
Jd43/jdeqJ3I9he1VSUuWXZ5e+cjBcRpG6+39puGBCqlle7FnsJkkzICvPombj3N5QubkT/4RZ9U
A4odngnkexZM/Enq1WrjB3pNjzCOX97g79Wa6qKYO807NRIZIAgriqozilTwvsfBHcwe279bJ4eF
T6dLWHgow0/2GGklVKG0kqMODIbO+fcNYPADycv/94siKBzbCMh+GYT0SMBwN9lujA6+SnYpr6cl
Aq8wTfOrZgky1LmENOGih18HbRhY2V0jtnamM/vGnxljlLpUAyqVWkBDIc6iXs4JByo1WeH1VBMl
1LSCqIPi3LJtea9COCAYYuaweb9uxpbN145C2OVdLgFrg2ffP7x9AG84WVn6eNysMthZHeb+vXA8
0nHXR/EWWivor22Z2Tq3aYxOSUEK90dy5KNL2n7KamNi6NzWUp2xuwUtqx8uaAr/B4XQDX4WNlJ3
9GsTCOs2toBtq1719sqX7iIdqg720Vf3u4Ddqhaf4Q1kGyEIZ8vbP1oa5o2M9bPZI27yzI33OuDT
g5I2ioTY/scNBHIdrdiRnh6yE6wbcqp8R41k9pTVySNDOVAlIJ+gKJCc5LVmJ/LY31kfOCiHWWiV
B0Qz5Mt40N6yisgJVdrBkYAFjpCFW+bJsEwEkfzARck0PPbPUYuEHDtQDwmMIvSUMAfLirc1sRp0
h8g7Y7vX0DhK9uksJErXzKyprubfpBFHKjRF3PKcMkQflDflgmeDwJx/9I0ch+bDFIygph868tsb
PXLNnrkbrlV37aNks+NR42vKQen5gVYTHsdOPN4J0wyg1kKFWTgxEMApgqc03RuKWZtPGFOrTGiP
gyAQEeIar5hsdkGjnJ8f/fkVz2O6G4S8NVxZuN2NPWvtl48mB/6xddhxS9bBAHLLdXokRlL4jYah
Xekpp1h+6iJS2Y0NbE0748K4g84HwgTI8SusMAw6fizGtBwG9fdV50So0cp289gojcY5BzTzBRSk
kpSTw+pWgzY2bJVTll0EJlPCtHAgrksaoD7gAx9Vhvm0TQmls1y1sT3oLbDeHk0PV1LW9o1DICVw
a3jmxN7+8eIIyqbBsbudDzvntbsivY2VHvlvznwMSSQUvLjJPx9zxjjU7BybTtuZ9YLtrVlaDVPm
M/ZYLEJR73Y5ypqQBIeDYmoVuVk6L6UH3iyUNAwGNZvUCOWVyoMHNZCm7aeQoPVbzIzTZMcBBJ+F
aIC+RSDyhiaJwIaeIhzZzlLSYYfAOusT6upZ73YUuVaFZvRHOPS92XvfzvGi6NtkmG3/pi2BJskb
PqU70PrHKD/+JlJD+9v5jvrN0UC5ai9l8CMM6JCzaS7m98TBCF+b1jPNrXink2G6fJnNBRaGy6WC
XRjuFRUNa6VWRJwJ05qXiBgs2I/JteqaUZRXry11ilsiP2ghb54gnFQF8Nq947ZALi626xJDb4MW
kN2W5Ict7Leg1f4SkuifRY3QIfjgmuY1tftrHf5JUeDx8KRW8R5IiII1kbWno9xSs8jczD4eeoxb
gRNxsfuO7GugVU6z+KvBSVGV5QTaAq2hmLGk+SF00H3VgzeBdPcD6mzJz/Ec8GqtTTZBtw/qtW12
1tc5eFXb+ak/iY8NGA57HgZMBTOMQnvift1+XLosBGWChCAqgQkG3OwHLCZ8PGxnAB44SxIEjy4h
UfG4GpKmrmxVtsaeuPwmdqhwoQjWGZuWNRzGTrdgzubJqYhaTWpWTds/KjyGkOYf46rrOhWoREQT
uTQn5YLsun4MrDZjaipSclvUE0J1B2DFnkg1u+7csHw85bne4PzH+FLIhC1c/9EYds1p4EYGq/tH
3HvZ1uycUz9mF4diqwRQbkzolLffWnXnFKs/GG58k0Vc2tHOZT2RuAzrDtpGVnKKkTsmTSey1boP
p0QF2cGpEfaDqNZw1ykq7DTzhugJU0rNC29DEtNr9lSneF9Yq8K0OP4DF7NROcKJHf4jvzKFO21e
qG1cAwbU80eUuKhXpP3yYYa9jbOq7rBFUugEaB2+6rkAiIZq/MzlAdOYGeDkiGVDBpfu80Wh3lWa
7Uk4M5sc8MfsO1ZmgXzLod6lOvX7a+WiAJkHgpB0CMRiIpe/FgwDb2xOT8qjpzjV+BQ1GkNR1mcF
bGqweEukAd37Km+OdDzKpTBJ7CbDvDDux2NHfKCEJV0+wI6csqJ34kmAgb4T6afdJU5W7jsl4RHC
zhuxtyvs08Urp53vaCvjz+BY+R7Bnmm4QR4/6MsMK7IOFFWM4nmTsexweQ3OVnLlocfBUSystooR
qzrox0hlkLY3sxmZ4eAJqzM9/oa/7JQmihbiqUhMidLPL2eWifCwNFj/0ehqngVMfo7f36xnLvMH
IgtFUjh8F5e+xEtmmbSgR0OrztH6JBNfqTmErxe9Zy14uXP+u4gEne+pSzrEMFFtbcWQoD+zcsGw
sZddKyKmdPyLQDr1oAsWI2qDgbOCKvrmo32WbC7nuDlHvCnrUq5hN0IxwZgvYQNg6RiXGGnsNdIu
bpYzPJ15/jeIiK8N4r/MtqN1YHhmfBiBjgI43U/MuSuVajB/JlWta59BVk2YM8bi0mvYdZvBeMV+
T5mcesKeldviLLcnWYgrsnhdwpmNKqjNPjZ1RYyoC6C09i/FZLFKUkwPOMh1j1tSJhmLyxM8zHax
5KX/oaZR5s8hddQirLzWXaapR8t0e9LbyL9oksBl/DmF7aNn+PKc/LkpFDCakk/YarmyL+pthC0I
bxN0TNQM5jWBZ2ptdj9MZO86kpPnpZ+t+o5SFCqRfSARtgZkDDg0MB4hLEsHWvggSxKvi99eBlyM
el2S5PVYrL3sLXmIqz5PKwnrZCsfohIFBwmmWx9JstDugdq+U/QJfus8E/1tzNGvTW5T5pVprKqL
QevPSzpc5FJxcmGOOFgOB65+4DSXgxhKdexjhaBEaVZxLbihWvZZNIsRn/wS7fYSVJ2Wnsqf9kL7
EDC8adxVPkH+AdmMBPD7jXGJQPREgcp+/yX8smH7TULynNnFxd+8yST3of4GSLWzsLnsMZBtfOAA
RgFpWS3CMP0q0poro7dRDmkyjF7OibI0/BSdPYv4srbHn/r0jB5SaH+fjGZXAKGk/Hu2QaZpxx7n
eEmu14N+imV/cF4Wyqoq+VZ0EAaMN6Ef2f0qnBciTY1cg638vtLtTESfpxXHn6Bf/eaCrj5IxvPH
17tpXOAa+fOhQznBIzK3KQUlfwmAxqIw4O+DOTqMrEiqiKg5cqva0DxTs28XVt/4oR1WHTfGWOvR
1dCcfbPqPG8rOCovMmCb4F7PQ4hHTqV514RJlREn+YWITDOh4rGea9u7Ygn/j0QBCcMh/7RreA7n
uuCeCP+mQMkrjkitCRhuf8iCpBvXUdennxyr3X2/5qsjfYKNej8xbDv81G9KBw4IiNLaPPhwsGCH
LYsdwN4ocPCwwtFyw2SuAm+ON09C80i4Wky3dpuT77wtOZGdRW6e6k3uawldo6ngKTLLh3LkfVwv
1vkD66ZLnfF1jnKm5xay6bmu7QjbUb1in2n+yo3npLw1HmiUR9l1bVTwo7Uv+g+J8TosPJNiMNa5
Tmn1LDakVrMP+m36kmgBiqnbWFrvmUPxTHpAYhfDOp0BiQExXGgrw60LhhWUamNUt2Q8WhV+eMgz
i3/o2FIdNFDqFXujTpEjTyLolfWfPvZQtfKg/Tk6c9JjrqojD8HhvUJ5OlJwnmOTzya8PESwmXOu
09Qmksmvf8gPaOgAVFg6zgc+rbGHnMzD4m6k3fh3k8W379scw4Atp8PuuXMdD4318eFrKCrq51e9
x2xdY0r/ZnEXCvEhesaIBHxuIejxpMCGkAaavCj+TgfmPUbta/oEAWpgtpsLxA3ZDhRwcKC9EVwV
pu+/4mmM8LfrQLQt5ufQ9pS1rYo6JuGmkfT8Yhy42at4l1VC2WF0uT43M79qYSN7c4IU2F/SnfPA
GVY6p6iKCp/7S0mFuTKBMXosAnnxyCy64DVviQ4c91g6k0HH006yp/eXAab9Vf+9CvZMLsgiUagN
uRUfKeqlwlk83shGYM6PNwnBLA1UqPJvhXclNZyZKGbCMqyos639i16usxExxpyu0wS1RSWk5U3S
0fm9hOcgFyyjrDWHb39HKI4fYAkO+cAWxoEgA4vwF4l3GMPAiTGZYfT/LC+gcJRjWwBPm5UJtSCO
gDcN08whRUDNWJT2H0GAEgkjFDcSxNpBw9zbP35BJnPYdR0bE1JE4EbaG6Y+FLJmLMZJdU61j3DQ
ifTz/5noYVNMleply8FvtmtYiIZo05XNCBUGVO/u7Acj3QKOgklvc5eOmygLWnaqNsQ5WsCaxShs
U5jQdFliA+S2FtYjBENoXlnebSJPE6/ChXJ97xpSgvHBR4jgKfEGDRwgNlGuN1K1jpm/ngpmSiu6
DeHLnlW9NG/iLMq2E2jW4KSiY3wZ4wrHlITss/bLo13VnB841UXURQwssRTuE9wSCA8jqI/ezdJE
mIjYgqhE9JFPRDM3yAJISwh6J25ywN/Q8HFbTW7EUI0paXfCCVL4poUCXm8hFPhgC8lfa+fjCb8R
LIF1cjztG1R0AJDzW/1RZuQcGnpmYGs+vzr5F3q/5ArZzXiUkKKsqutUgQS0QmYLYuAN4OJFtw9P
xT2FtcD+cuk7DfOSeECVXFlpoD7rPcK0oASjESF3C84+iPFLq9Wy3ZPbIEsCHSZrj0bwtiw7RWFE
wQG1jY2e3j9FaG7JJOe9zajAcM/jXLYa7C2HMucMbYIuD2Ef5o9iJ9GOY/yid6P/5CbOaddjPdDB
qI4LINfdB32glpWFIVw+p1K8B3IVDQdJFuHeDKBGZfWUL2VWYM3prteRhT859iR1CwRENFngVNOp
DjrpuxIJc1QrvDrmYPVeLYfGcjbDNvJtLfS35brr/Cf0TFRVpc3ZXpyOlXuJgOv/sGz+ssLB/6BK
0klr+YOyq6h+4goF0cNhQT/ozusFMwn4dVPluRT6HNxqrolt5L1Mxt/F6qDx2pClCmMmCTkfaODH
7Ed28W5gDUcImMG14nGca3dQrToM5EQoBMoG99nEowVh754b7ZWyyM9fzP0srChLhVDFl8rcQnoE
ffP3CvN1qjoDwnKpmrBKKaCz065d9X8qlI+AneJBnBwXaUgInMy50mCYboNqiH/pPvhcVuXaWFhs
7OMtqOaTfk1e2Rj16ue3RtsxRG0NeGUPHqcIg106Jy6igOMH74UOV3i0FQqRlffuLV27Vmm6L925
EFxeVWDmuTZTlugGXewZzZGQeFMq5Ii3YFs6F32vkTG9vTC+3Tp4kMqT0u3zvVaZasW46jyGDcci
cOOQcef6NjnArsZUVN2vk/93AyxlZSTWtlVvHCz77YP9bJiQ5+gRC9QVljJ3HMOOJtuqjO/eKb3r
AlvauPJYCY3rye+uuWzHHheH1iptD9TT5suelyD6lN07LHtdTiM+gGFRZ/86++8XiszKSN65QZhh
UB/JWT2DjbyaAaXF/ijwSQ1wCOYPgq5zeJFuVEnN5XAcjL+JX3vqHxQesCsdrZ1ysP/grgwTVkTL
STZJCgXewFN4D743kg297tY65uKBDbnHWb6h+ffkBW0hUTKOt9dWRfS7k4QcUCad5MER+Q/75uyv
HMXolVVbiD3XGBVEkvNLnWpUnsQbgP/gFK5e0PFkqDyy8sP9/aNuTfqSs+aCcQqNY9d2Eh6cjYub
9tt9Y9rnH1m2s3Rpet+R6AlsQiqo5Fl+VE6kqF5xGsu3QB/vKVwuJ9v8X5pXKh3fqsy/dgNAMq1J
lWJdKCMnFrCdJMy/04OAecX2DOck5FysXShvzHWjWPexSwgLU28DLb68yCOittMGkTr/px6mHzUr
nrVgGTTlcHCEvPl49kIA7Qg79uDO33OwV07hHGZXh1FiJlYTkZHeEtiMSfDz4YyYufYuYuWMe9M+
EM+N/b8Xx23DQPXm6ZRbXVWXG7ciPT5iORDlC5xUsDrhZLQIt9EmB7eWEYfsFinih7P4or+aXVqP
1RyT2zLQ2wzP/4jIsBYuRB2JGroWCiaMbQd6btMw7ONJ7VMBY2xUWn6KWxUAFLMpTFhos9Pu/xif
JradZfyI2Fr6BDhYMLEhla2ykfKfH3xjXe8iDzVOls6fGbQKrz92jrEX9etNWm6v89HtBPf7dwga
Mp4Ls3PXD+TUFVTxX3WgPofIeNUNCYikU3gELDDwULDsz6wTA9g+vNggwxpOUd9OQecptyTt1vBd
UV3Vb2K0Z4lIpeFRqLkgbH52VRnQ9nE+7l+148BXNVWMUHRzbmryjJIW48y229Im4sYx3+gAvgZ4
1Y2RwBYCCDbvTIyBz0iaEfeEHt6ZRQonggCCSsvxOgdVZbKDXIKhlwCFjKAq4Ob3pK1BcspX4sQ6
mNyCFRSx0YmS3astSE4NVfgLXG8II49y/tUzI8g4tw6AMesph5+pQGVxOjBavpax73TTx8WaILBm
D6jjpZr72ITvWYuODJdfhKYokAA0e1gIMfvObpwWcMvz+bEmILNkrrBJsID3Mnmsm0XNwtahtY32
wrDRNw4kA4I2QdytRbO9Xd2XCVtTnSyYUfZOJ2/G+ij6erqW6YOeULXZtyy+WUWRfh5Wtz0NSj4U
yVqhgcvF032nmeue3qb1oWqm/nY96uvvYmT2+0nFw/M9bRcaEyAEg4v/g+HFhArV+OBJciJfNeYU
cu9BIIyZ+EsVgciZP3ZlqAJmD+wriaVKRaoKbDPSY1j3gDgjS92Gu56zLIeK5bbsyPEpeMX6mthH
aMMBVyqND9lOWZVeu+HAc/bFOVPOsvQgRdzPdq1bnQ7vfyjO4kyai00Y7qr/JcHmTg8PU4PHc324
44Vf8I3ATALciGWd+Dn5LnLske9CJt3uPTnTYAgGwBT5kCVMPidktS96aynippgSkmu7xHOHlpUI
+T22l0vAkZoh/C1Do1+xqaSc2pW45zj+W23bEa9026mjNczt7Ic4ygGNLTNuZC6rm/bxyEWaJYMM
gUOt9JqJ6zGlFVN/y645Ajs6rlTAl10Cd+Kkb9Fxua31jBXmV8+J9N2Rl3U6t65AxMRNjbnfeaVr
fbPEAwbzjGrLaHr3J86MUDsty7Y1qDeuIppmvFWgVZI+Ma0vzUDGXz09d5j6MOe3MpURIS5XbaJQ
pLJwgj6gJ0BR/PudNXMGUkkmfsIVE3stD6MQN+BM0yy87kuOASw8gAmN5xm9u/46RLircs9HUZEG
YjhxNB8NyuhlY+hYAqPJaDXCIK21GT6W9ipiWI0LJvzN1sm8XwqAw5x6BHt6GXlCxpwpwGYLJwC/
WHTCtHXFO3tW6NMGOImPG60EzC5WN9lNcnU1upp/tHdNkuwS9QyaBtrwK8DZBevsWQxQkYysOnKX
OuBgtiC71ZF33hqujSYJJdWfDYahMgdSIRNPlf9BSAe1+tCYxIJnmin1w+5HxItlfZtFOS7EW4Yu
DaC8MjluKi4RMW72bzHTnJZQP+m5U74hA4B2EIDuHoFPwaApjT1cyna7r5iMyIDpMzxDnhkR+0CI
21memHA5l4f+bV2S2fhqor3BbMPCgmcnSajvA580pn8t+VL9wTLzwAYRtp38neHvvLibIJTniTnp
ReRfJnx5XMGGJ3iB8s+H4l0/I/lhFvxzdRG1GhMKgfqUHhnSptDtJ26X5JgnT77BnAWuPgYr98T5
IfPu3duQObkuBKyKWVgOUoFXMMlR1FHfq7lwhNguJ1topvt86r9U7R98oQJJ04x09BimOmfTLuLs
zE75PUYwsywGdCmg8e8HA+qA13mnnhE/T0yiF2H5Ws0HELg9taPeOOpVdjhS/jWJmh0utzi00MWt
et+Ndh+iKRzvaeAcSC+q+bJdF5eI4BZk0DVDR3CjJuM4l3IYSBfY4MPdaA6Bi36RnQg45CypF/nt
PvTkl91fzm4Ka08bYbGdRfsyi2PGjsLLFqu9OKT1fSFaMCrQEFyjfw/ge5XFacAMT8lnOzt8RFMN
4XjUsY+eXvC8Ya00GMTr/DWOM623FZz8Ev8oxnx8RV1dYSxR8Iw/ZH7ApE4u7HwPBn2HsiaFW01s
MZNzRh60zu/nGvgaH2n+N5fQGfnoB1bcObWjVKA/UJE4XdlsOgGek2H6LGyhFGNPX9TQao9n9GFd
P+AF/fqh9wKlWYEnD0uf+yxT1WEuPjoCbPKolXhCa28YS3iiEZFMS80LrUYz0LUklbTLfblA/Nws
/wUS9UMhVQrdtRMiCeLCkjoY7/Eh1NtNKdnDfHdioTAcexuHFODtjIVAkB8IKn62h0kppTtWP6UF
pKrSKAOMTabTJxbeXtEtE4QzT3PyUHNlziOb6R8+sF1CvHANsXzdFtDF5mqp7H5GcMF11WLhRncx
JLwdeV+aLOSqxdjRamCGecXMQkvkWv/BIg1YcO732VbEFoBwx+DOpnH5O1QQqCK7UoP9irUDeQED
IDSC/y51cM1zLZU5W+y9Fg/4TGW14YuR2QbC43VPOtYXG3IC2PgnuzFLPB3W/q8f7aOG60lJe6pT
gSElNkczY1wYa8J4VCVYSpcmNQiIAXI8h7QVJ9M4sjeh+5wv+zrcyrP4wmajPUcYyXymeFyYrqB7
A45pI1aoWs8nFFl3Lih4C7k5Vb/3VXXgVj3rUVhahNqgftgFF1VYREAFKkQMTum0Q/jo+u/JNyc8
m8+9F1fukzRCEtC4/UbvOIgvxckZJF+bdsRAZS5QGeyJKaf2TrFHAJihR/ZfN2Quy6Bwfrp4RxqS
MiA+FxXXT9j0B/Yt9eTDWyB4op5hxId0jDFoL78NibrcMpi7/49Z7pd7OL7pBAzpslxQuvG/oYpS
VxGF6h63fQennwxTlgnB3UXOEtUFEtxrd4e7/xpQriNDAeTZaWIB3JpeqRipgVulwDwdHnOH0IVn
wLYT+UtzvHxghHSP+KrTKyfsYzU+KjYwZBLTKzGjqrFP8LCl2TqPYkt+c1VuiyuGvRZnqlNbKnGs
+pP2gUxfJyJIXr5OCkKbADANE0nxjkW6D671bPZz88/08MpZ4LD8zAyLJ+LD4NqxYvO96xb/Pgpm
VzGAL2HuvRa4E864fuGf9ZKXK48+MAXV2EDiEGVnq05N/yqyzYbfu/S/IWFZDcJX3JvuYgZhZ3xT
x426ZZPlhu1O7m7CMTKklc9ofjmZxbxYOJAy5h12dXFGARKP+tq51/WWTAO0Q84VtPR02ZGXQev+
ytPv6SyVwvDRxoMTr+w0Rw3z2hDaZt2aJXjTIA9AubN1+gZB2IcImy4mMqF1spsYCmWWjUnk3dBr
MANZ2L8k0ltnJ7RiQQXpVzea7nlaYnMIDSvz1Ngol/5dnvnLByhYVhYfKZEydxYWQlm0aviaOX4v
GLotYIq0b9zMaTmGu1pdkTSLdjBdEndgLE09jNJrvgMS4jF+V+Jrx2FulR9jddUVnUb7z1BpY4mi
cwQRdzDDPxo69DKji+9015VDqZzYAG7uEiX5mp0dK1z8EpmNfN20REg46WBxBKzUqh87EHJA7MFH
pNsZwex99KgcaM9JGWvS0e6eCdb2J4WXS4q62Gyc3w+gCj4Q+2zxqKx5eh0eI8EG3ocwIpQrlSHR
a2CxlOyW7dCbQhymwJo1+UgiKR8oeiSduxiJsJHgToYxjTIUus8ZUnfnlz/INxU7KiDJBhxmraX0
4VHDmm+3JrPxIummkkKektODw6KRVJTasSWlCu1o6oJfP5mbrk0iJ8iuExIP1euN+lJ5Zcd3cYiH
yM9Wymisvqb6yVo6Cj974aIr1Hrsk9O21CVCvq2H2Ta7/PITcBBCUh58JLsAw2fuq0WwXXwMu4xt
SvAz491qkuwweDfM0OeJrAaWBqKi3PHNDMIVHx4kKJ3n2C9ZJ9SGCpwpe42n8Qu4LUmQrIcfggqV
aYGyS8MYH3A3fgbUMp5rXQzODMi7SbaTPnvfIYnTDLPADky9ibbRrvQtdsSSUb0L7/rMF83ktNJB
C8omTLjfiNhGk4DdPeOuynn97W9dtUaWpWGwjhU/ZnJLBcgvUQsASdkmGFHSjbTGL9DXUhQ+kQAp
dXGwm3vMINwcUh4b88XCHRT3VcB/uj32VwxBQN7lBvgmNjvQNmUVjgLAMy9q/thYL71k6dL43wxt
9k5jNKO6FgB3luwVK3Uhu9wA4xYaf0WsramMOKFpYHRh/7KPW5/IChkqiG9pB+0YYkhTg6+VFstq
Asowhtjhild7cPefoZpyzWc5M+wVWXHzbSzIenDi4DGOEjrMkL7wSOXIRLtPb8nNbGywfciy5qm3
VyIHYgjTZnmA9T9/B299HWM33Jw2TeB6DSt0EXqv8o7q1PS+DqR9hOIYNR8iAfftk2TvlNQI+IeG
ZaxhuTNeEADCFUrwLaPmMZQGuBqCMd05s7F1CXPCBoJcHj4yFZX1ya7D29GxH9sr5ud9n54lONZd
cKAdnE5alDUDaudQVieBqV/mq/OnSkeKRn/OfbN9/IKLs/PdYYQX4nmlY5TOE1cXaByFBIuTR+p5
eXiuOfx78Vm3sQKnKfrtFRwm9ngvaDsgNFXGCuyImJqFXylEfgoiUNWQvAlwQ4833Qsl+23BYhYb
qfhHmifajZzhu+RjpL2DCyXihdlY9iLxhZ0jl7xQXf/fyKix6xRVAdaLy8izsdnC18IbbhpcrHig
Ya7D5BCabaJJsNQx2+tPAkKu2TvY21/ydVGi6P1nD6VRSOGbcN/At/p1b/X4uInpAP+ZpdugsYbQ
cxhJoGLWV/mZ3UBvdAol6dNJ9ev0JYkHk3stWgz11QoQHxjSZriYfev4J+WIkRLcvUdUHmZBfE6i
K0avjWUybh79Ju6e7IAu3L5JvvVxXKEUWMBBXKMs56vS43WWwp/KjYmOV/9wlvZZjxo7GDRI7goj
sj4gtF4Igiz8CneSUs2BlRv8k7O300QT93+wEoeeHUIeb7s8DB1ddN/YSFQAdKhx1EJoe37v2zjq
ozO1+k7OopwvN7M7eHNa3pvOJKyiHe+SAgtH2QH/LGQ43sSkm3yoLQ7GvUkhEkGOHDIn6uhKJWii
nGfKakZtwOxQD3xJalO04SGhbQSCF66HJWHzx/cyPbRMyqXoRgofRrN7c1ZVJQ6jb2Rvg27e6vEg
s+/Ro+sLeJVbOP0n9+6fBbukHsgKbpwX9IXqtwxSC+yB6nASE5KjHJRDiCnJccqptAeBd09+NKRC
TgG1WAAuFzqHg5th+3l34OX/WGevA62MoNyYpxKUoLpyWxKkCwm2lIi2Y4HxG6VKXAfIYGaqklLY
vOOapldaims6wcqBKd9aN2M8+O6M16vn1IfBUyrJtr3pk5fttbZci1NYDIhvbES4bUnDcq0uRhZ+
9eBlWRyXG4h6HJPl8MJpTY9d+rgdJMop0J8sn0okOVrokKEDSvOkJ7Ccp7IVW1STrT8jNYSAwPP9
Z0DRf64g43aK/ne2IdG+8V1JmRUuJbdDcCZym5G4azrLJKS2lN7pkdheCNkLKSveHUD7s8Ct9aBd
zjAyaFtpSZOG1DeYe8ZdeDAXwZ9n2qWFolXEFSgaBHgK460qiuezDHKRE+AEPdBBZJLnpZw1IfcY
klJTgIDEX41nJ3dztZ/L66aKQIfEc7IbK1lUDih4rBH7iNzoc7/XAkQGUoWUNJJ9of56Ahwif52B
jo23IPBV1J2BSXL7wtQHXxr3lWW/0kin/dabrWgFu/0W0JBOfvxySgbjvFCVUXMx/hQf9+eCVHPg
lD1po2syetsyJzE6A3fBFQWw5rxYbxToszNEp3pIbSFjoK0547YEKHq2p6dS/lX+8JytZZbxt/Av
Kssglh/b89FpJHUX0z+G0evg3XqUkhVgY8vauootQ1VG8pG0Ifi9Z/OCnJYmfiY/hfpHpsKoJhb5
YvFf2SxWdzQsbtx8PBBvcHPRsbWSeM9H0HeoG3sEOWB8YbkulNV7IuE3lpnY8MbCGnur5EFiNU1G
lAlKMpKMGAr9eC5oxhWqJ7cax6uKQjasKQYRCiGsP7G57qOONM+gYRz+oi1ul5MgW+90xzLWxYJy
4j3b9vj4eGvJZlvXPzCM70fyeSj0r1OxJgY//pBMXt9CzCb2rvrDtShg25OW1Bz27SCUZReyK7s+
l+FSuZkSEr50EwxGFrcAJ+Pazu+snxouRfgSCiUrpl0cHYKsyIzBgMFldJ2zu2SMZMqnRVYj6i8U
eOZpF1PE6wgT9J6Y19qj+MFCNBUk3ommwiSm0qt9KlFAO55qZ9Sc5cf/Pt6PKSd3OZhGyu88va2e
GuK7veXFF7dJ2mA9G5ARyWPwTwbPKHEbtMCFLWClQwAU0kZn7tDo1cGLPj5VRGfMdYxvd10SJElA
8Vd/ytES3/QqnATWVWbH1X+q43uY8gAOWCvQOc8Y3Ear2dkodKmWQ7NfepZbFqnyswjDpCFP0r4L
u4qIM1o6k/SRQzSkDIL906wbRnBhcgsp2hSH1H5OVjHytXLBGFG9Bk+uvB/b9Wo3hzo9efFuBg4e
GLvXqV4wtTx0t7siJvTYvCidGQVI1qZnaK1AfryrRk5yUK2HcNEYEShVT+x6POTaKMSaW6bpQy+z
O56JrtvkWUpzLMdj6fwCKo1YsAHtSoV5TWKgWkBZtwLc0/hJcru6ol/KsJnkydq+8CfvqXJ/d3L6
F3s9w9RCHktpXblHoSz4rqmkPISZ9WSkCC9Q4Uk+0J2JtJVTt0w9WR0lVfX30d4k0VxEPJqnaa3p
O24yFK69OwlowyHx9qvbL4Jlq+OC7bXiBsPuOzgZMP3fRQIO4LXur29NzHeL3pZvO7ddUalwyb4U
JG15FevGRcvFROhN0hO9aiOmK9Z1xN3ARMwa+hgVwyYMqMtGYpSeO24dSoqQ2R4nSpT3JDXNHiYo
Rbm/LZol0GVHP7xIA+hKSc8iHGonFITIbFG8kq75n8qThZcptHxe6iJK04cKDzt8EoJR5cjq8MZK
H+xgyq2ois9BLcIJ/lqbU/cCuzbrA4bJoOwkO0di81PvOAl0K/xSuMh+eTrhVgV1YEIWAbIlKLCu
FXeOpFnPsiA+LiTaOt/4LF6H0Bai0HvLwMQM9SVE01oVCwKbUoF9MJWfw+dudphURF53onnThHmu
dT8B8NXS6+sq6hpabcm4OhNgR5V3/knZj19mPsQcePx6kiN5K0f8HX+1aRN04qvgzpGQGmv+YsHo
XC8w+XkoYQCtt7UQvSi3BIGT/4qwXfnriIfnjxNvVE17cJupiK7prMMsoLMfXUMsomREOXHy0pVY
Gy0EWLaXT/n4d9uI8MZxR/kVbim9C+RMlxMwSPkAZ7umbBiJOAJbj7n9pLti8pFNknByHrIN34dl
z8n6B2k8ORZaqY+zet6gc1AbhJTwN3dsRWnj9Gei/YQd/6ULpfVTKJXpqT+XUe1ztzd6xqZLaPfR
mI8s0FO07d4OzaYspTWWnpKAYPxUtFq283Wdz9OHyhxFA38LKOXPTucpuyUgbFMts+08sPSK3cGV
Babcr+LwcK/guin9vcxp0/8efV+3fcBiOM57PHZnyfXEX/+hR3vgBTPFhnu7JdKS9jW1D6PgLZ4p
8GJtysL3rXd0OVDwTka589WZv9/mFY54CbxbeuoaqlvKTaxLYiC8Tt2pPw3sNislb5NkpV+V2MKb
L5UD5G2IkJWCkRaj13cgM0jpsrF5TMNX2OfEUR7gjDJjLO+QyCBlRSo9VRbRpRbDmZZDcLt76nws
NUiTt3uSEQkbttBLH2n5UaC6tuv0ZlYlSsVlVKptSINf1jn3L/ddEP5w41ZjKEpZLVmN84T2/4SE
gY/EQaoRbPqeRiIiqgBp/ylz5k0f9s9gdRChNBKydwYAJw43/jmt67ZJj/rLMqbw7WaZwnqZntCj
NQfeVZlDAsNfX9ZcthF75u+2W1azXVFhvSFgD4F2Vxm+JV8OzUrzyQ/BCqM0TlKi9KjVdbd4baC4
jjYql4XnVSJ+vlcqGzda/eO9TQ9BkWLTY9u3gq+U09wEA8ZcHyhpkIrdrMLbBP/YJjl8oGObMU7I
GbV1VQzgHh8EzFH3vVyxARidtDAofPyfND5blkgD04lAWME9rEwUOopP9oZ8eq8dCW9PPqmNPNb8
VnLQGtmE8KMAloPrsjDs48339Jy39MjMfUorao4rtovpz0kwjRzBQs2GB5UfOcR2OiTd4yG45Vzs
1WMX77uU034T6ups8DH6uk9z8RB/sEudJyDdX5Xh1meE66aMfqgBZfUTFGrzaDG+PkoP2UkG8tUW
UrgYjgm09aynUjfp16GwqMqULU5MiFv8Cr9knxeG4ps+r2lm6ED9lZJnWbQoJRUYFZ6XHcUHsCUV
2v5iUvOtrKpARR3Q0Gb0J3FMh4ecl+zcoAgyEyVqx9amm3rExytumxG+Oh8QaLNhfwnMxtPpjj7X
L3C9l/psp7AwJ2UksgiuUNG78GqOOu5cIUTMXAGAqGv+ITMp3Eg2l9NnoQtngqm1dXFq5wC5otsu
t3JLApSyEHuUbkllDcoPVLUgfXN4zeVJWpILD18SUym3+ix1XCDpIpa3g4giwJCM6EfooK+btlMV
ZtWGnYE15UFucuMYTMMv46rXAZZPQ5ljdtZXQ6hAcMg/7m9S20cOrTR2NBYM5n0XxVBYNQIPnat4
KVzeeFpmg1rbQ1/O9uGu23f8N3J2iNJW7KaVImLi9NlYlD4Vud5bfPhbtwez2tnHgy9RECRaVXk4
e+C6aCSVjul7t5rPVDQpL2AU/exqSOkSeu/pfsrZZ86U3mxuysb1IKCpjrjyhdRxbB97yOCqt1w6
cxiVD17O6k3lkB2JEkJAyzEK8nekR6v3/OZlrJPZNANlQ8KN+yph03FDzFIdcrdgDm3LQ+yIcbj+
ZKsZP04X+2G2Is+keJpg579dmu6tmEy+rTGntIzGgeQQ0ZBvocjAmBoldEWjZFOduNwGUA/I3zjQ
wdYs/2GWBK38p9/8ocmwvFgVc5jBKRTroozeVTaxJA7v7QvRhlcbnqFTk55J6Jr8o1JVsSPk2RZO
vdRUcjSf0Abxx//nbgjzJsOqjhFpmFM+66J8gTReI6UrcHkfoiAo8jUxcuIatTWoiZqZsmXp4x3N
qGxov5Uft1CwYhn8XizVpSqvCantSuG8sgzN469PuYGRtBIzEuh76HMLFmOlqTBiMZ6+z1vDYfih
o6/LFSCwgnI4mKfdoyUTS3KVZXaPO4JpY90hx/P4tCrrM37TvN29cAIipA76omwjsV8Vr/WtDgyy
R8BI5i8j1nQou7npimxGGm1dlLMZVzluW3BYQiUrnT5VEYqKtXBCofg9WLPuApCY0Zh5AHSvXphB
Lv4L9Novd304LTG43ZK8cquGfI7dzKzTauSm1h+VGfecqBXM/ZJhBNrJVCD9T99P2l+p2vlfUt0t
2n8mwL2tg6jd3PIcN6cA2szuAxFPvhMR5YPKgkdsXxIA0gd21PpsNH9bzfIYPnCziThFrGDpDFza
EwUbW+XhTkdgiINw+zRqQkjJukbrLWLFWSjoGqrqb1AOsjvz61a8W1L/EHq8UiR3JnDxGl05swK9
gIjpV/h2MzWU726gVDBlHPlmU5sQd/hnb0lIJHaRXOow+VgwL1mpHeRXBSIPXXqwFsUJTzJVOoTp
vix4xhhy5eejxvvnx2fB83ZaATnOtsjLeKSCx5rcg75CwdCoyCIgVI16xeEU1ZJhhkrnU0NNkRm9
uANBfq9UEoXu6RoC5B4R9vhGL8B1pI8zTSEM0il4T/O2ytY5diV1DLsAAMKeH+uBdN0gY8VuFZU9
QHP/3HXLno5a6HioCjhXx4dqV+vemFFjU7pD1aWQOrvdC+YWl0bkE8+/lykQCG+Xd9JDBnSUlIQK
MyitwKPghT1zd5o0q2xqmUru6WC1INWN9wQsbwC4tGYaFTIxoX7RsUCw9sxi4Th7xR8/PTJIaRII
EpDGfNZIHsyhEb+2rDn2IiLCd2NpxR5y8LvfM3WlFIHYbakgMUb678VUFDa90IVLXLrAX4bj/lXd
rJ4mPaKhg2hWDECDcltf0LFMG6JxEOyC9SrkQ5X9ziO3sRoWQN/S1Ulb4XQHp84WArELmVipjT04
/3VYaJGMVtqyVulpCWvZjyRCiXTpzeYJ7WayXLq7SAmyghAMZvXqYBOaGDH6PtajnjNSkK4mQreA
yQp/iUt1ghJR9Kr0aA4dRIvyyiUIJOfcLY5KoO6Kgl4MUji9n6XUFiY/7ZGj+NJ5pRQflM1HjfTX
B2gbhe43JYXz8wJU6Hi9xLFD83RaWS6Lx4mNMP88PQGaqk82FmJmmXBNgW+9wSvF58WSV0PWTLw9
mFcgvQQ9SBgQwZVzIjjqftwo9yL/DIimnCrkVuwyHRDZTnTKasEDda2fwE4n8Y3VVRKzIRxglDjv
62ksPHEfy7XDF82FyVDSHiE7AiOpRhXMD/LgPkpepCkMJuKJQQZb6pTKiGck0V/7JOuktmGQdywc
xRwKdJS4H83Q8qHZnFjbqaH6AtWSXrKIEbDJLSNeLfqqrtXhvq9Kr/AONf0ciIl3u0JylrLUO3SS
SWqFEerVDse0xiIXnpzvJ3WgEXZuN3W2HxeExskN9WABVSr5fEbXFdGjiI/oZI+BgR+2YZcUm3yt
cwIEYlIUp3ZdHwEvWPRmzrqe40pUpvewWTz4D2VxekphlMoWBT32ORPWb2xUdSIAH4KmHnWsXOHE
oJjsKqSc7RY2C9h5FUVC5n0hXay7uATbIttfjWBfsj4n/UTMRnDsF4SSkycUYl+Va/J2bkg08TQ8
A3hwxA90ozE9n3xnnxOOv3b1JsUzNhPOvX4YNdfZ3BqC3fYobQunAw3ttX+2wxnA7tEjwjAgFQ4y
axZG8s7+Acn4wTDsHnUaE7jQS67qXtk1zfBnL35ykyzSMgesdG+64fDgk1A+XpelkeN3dHFeyxqv
JJkUTd6jCRk34DY+MCiOuuXoB6+VWvX//N9vmsWDdhol9Ix588DGlfCFPhLTV6FzCcyYaD/wer0d
Lbg3rAcCqb15GN3Cxj4Bj67KqF1p1DcMRs6iOu1VRkCiqph55v6LjafEiuNZzZIrwLjAC++vmwaC
0t8fYHhFQtRMH22KtgJwpJaJUL0st4TWoDYLLV1HBX13bsTKM55Moub86831IyB4PnWKPIj8cXpx
ptIexyMQ7omGTZSXVirPcZRS+7eSOTYw/BDbA4DbZFC+EfnP7ZmI4TgtdvJJTiWjn/ar68lhKnnd
S/0+Zh2s1kPzr4vY4/cHMXFsEF3dRn8fLL51eGUvvf4b727RuoU3816mpzag5TJdXfOZKRMB6CYT
YnryOVJnAyCTq8rW7p1vbpTwkwjt/1eTgKFsUJYih0cTk7/9sZG/Shn0QlMK9cVDNvSC2xj/39fi
DAV4vxK3l8reW4vdZR/qrsFh2Z+TvYwYaT//y6lIZIvVaNP4nB5eYCEmIPfeDWNWmPJKARuS0T9c
O4Z7ZQ4FiHdEdIxui8ES/Xda+B2oQz+D9MRQ1vekVBDYB53vo8AaIRqplcUko69nMHl6evcqYMmC
mruEvmRBqr0BpMKWw9kS+rR/fBfGyKlghLNGl6ip3iPa3d37eNjFQ3EEDeRP8ury2LSTRSj+nlnC
4b5THYpuofIi0kmtAo/RYwGchg9lZJU24HA8kaWmU1Md1buyrCHtUE06mZyTg8K5fjUJnkwFTbRC
vlcWqzmoz20h9EHSSAANLAlrNZyrxE9CDUY45KtsrdBonAlNkrjNrU8F3wMBCd5v0oIyQtCiDL3g
URXDvDpnj3xCTS4Tuc5zpp0jUv8TJxtM+ldkxjaqkfuT8t+R5WMaSWxkjrQ1wqe3ABJrHvW3Muyr
KvYayjjsx/aoKTLE6Kr8JA9NhsXJ0ZIrBuLF5uB38SQiB3LdX7aK12kP4AQadXDw6Nmcdg3LkRpy
/9BEBVcHKzN/fDZJfmFNyh0bI/09lyBS+jXoPdvq+uF00FOvsXXx8QnwGNBTho17QI0AMTfWn/wV
a7pxjECzCvkKq7xacibilXHV0v3V0/H77CuZBlEtirCSgBNh6TDHEuaWkNeCds5qiojebdk1c72q
1CeErgVOdRBRawLSVc1/fDlObol2cGY1ysQR6KupzRMX+93CXp7Y7i2SqmhPRfCAbxkyG8t6BMFN
ZQD6uLI15il89Oruo5nC7EwjhnOW2K6P1SgzIYxpBfwXVANuH3pL/8TmxoWSqRyUdyXyKAibOBw7
ZwolntSreC/YLzfcVPj1M04ijUzOwXcOcmM+Zh3L8iP4Fw7gsrB5gDBpjanULtetLGL4XN2Sq6ec
6kbcJGiVoRPZaUbVIa0kt4UE/tvvrFmVh60gGCbUqjA3KE1FWOQsaHvuaOMVhjFeyfPAvDyvi6Pg
b7Y5vgz5RmcgSaqyewVuCTLqnKo0CMVBh1ioZoqWNYK7AkGBy2j0xs5cNUmrDbvULnlv/elbivwX
XoayBk6a29ea1/mSCErVLbZnYamC5IVW/6X1PCkLk0NmxVpx/8PAMLsnIAJ3RrznN9hsZjG2IiBk
hIMZc4InzlJB95KwcyXpIJxqhFdzKhoDGveIYq7oA8yoXX5iUVBe+0MQMbrtQwrUPqf7Z+cT88tV
0Nl6ZsFPnrBbr1Uu2cesOaA/0CXvL5flXJeVyzdTAoYMQrhacwqQlySP9y8hBFXqbX/tz31i5G0Y
3W2GH9M+b1HAReTcz4FHkIDOEpQkkEjwL9RJ5y+Xav8P5p1xL/IZX+y6gmcQjZL0ijuhXNgsOstX
Jpr/y/03nnQqIhECIzelsGf8/eCG8HuXn2SQbyI3BCL4ALdU2ix8Kikxwoi4Eozvv3AR/yMxX4/A
9d32igygxLNvtFM55KkAJUT865CE2TTJxC/qx8NtNLO7YQOlCop4joHOjhUKDOX5VibShEhzsdtX
/wT1OSuleD6evoMqwrn2so4AJrkAidd4WM9yF8Iw/PjCWNLBUFAz7RcZmtVfQufP/QsWnDjEzGgA
Np9kvLOUniNwcC+tJfouy21ltR70VhsV2Uhf4f2IDYYLsnWwJtISHEI3lFnVaEKji1QTED2vprt1
nYMF3pSdggDFoOECXCrGbPEu2jb8Mwk/eBGiX+XyserDT/VbKuTDLJL/KZwksAZUuiUpSKEGnEnm
Cje9ww5WLEVGipeR+br1u2qBvLFaGK7MGEzMFeFZZM9mFnE1XNqGpzftNMISI6ABr4qQA5esZGwu
qZrsspa3jmCAILgDZZG6qIyiZOu2H+xl8RDKgL93myUd2yCBBbyvycpwsIH+8QrhP2Tg5C8BVJ7r
aPbfYlnTD0GffynztUKE7+UkZu+7YYSgUJpQcqVGo4pXdTbRyaAKOgpt3Oiyx6mq5ffLMbsplsqH
CyfcfQ120NYGvxc6rZ6UyiR66nJRmj7EvFsb0Rzc5WQQQpSo59IcssnuF21gMWksDTRRsdx2gJ1R
6OMDq80Eu/xPbrf7q/sLfRlJz26qoiFPV/PoCsXP4cWzgLRIN1LfZZ748Lk3V56Qw6gnjrsuNDNy
fWj11SkIj2bmdMpNZX/kORVjxrQttmOZ6Da//HimlaZQR9MOmplLy2+Une1du4GGnEgg37zlf77D
aw/A/xXOwMl7HBopWTjl43CeJmNEUj2/k32DaeLknQ5qSd0f2pldiQsM3Z6MqxQ96lSNVN5/3WfX
xjO5/bp2cgKxHD4Yop8cXft2t2+oE1jx62sD8OGAycbfPyot3qtJlUHkO8EWlo6X0mms2MFub0wM
M3EIQhXUD8TPr7yV3M6Fs+E104VnOdWN+Ulv7G+w39VoHZGRbaKPyidQjJNd1ctywAy/zB72Rn28
0N7+UiFMNAsqrI241qVujZqQ/teFWpajHW8uUKBnpuYYgqGmLd1D9vYMkxude/adhJRclgnJGxVk
9W0Ve6tJAdSw6xagUMX8hNPXD3ho6vxqjE5XgT6JXRsvy2pWIcqNUePgOlBPQ+YgHar44LBXsbtP
qOAKccAKMjq8o1n3cIsch40eVH8cu6YRcyuFqyyiksXIXgvM9EN/xzwtvWB0puFP8l75fKFP0W/i
GrR59s0B+AwpteU+3EOtuUoP9aAMu0tZ8pw8qirMMyLQtkirs6bT4gYlLfsVuQEMbr6KsiZOvuT2
v8zozSrAEg7JkHobt59EIcSQ9GHcqUYas25VRHmVcr1zo/cVi5gdgozXDpY/xuF4XjF8LbRbEmmC
BnrrneQ0a3MVpzRGFVNITCtlP3/ACOe9rEi7qVgF3XVU79eBH+lelp3e2mARA1epGbUkbh6WpPlm
XIX6FVmM0gpvx8HEPY3Dw+oeOt2sISbY9qERdEDmzAu/FruJ08ama/84RVNCoxdBKmO9g3MeXoE4
8qv2Wsa8rijcQ98+dIgSlFv6VsWpIwoXKNv4MhVTbzMclI/w0OQyHDTYCTBqHLDEhtAzjmS1n8H5
UQGRRIBPQ7wonvk2m470xLNdjlf/Elh9ulc7A/i0BAfaU57taXajr9MQfk/fQPLy4ls2EN76hJD8
pAaNIVIKY1FNdx+fsPlaUlNyoMfWE4ljDwiylBp42C5HbCeZZaM86BDWkG9n4GywlKElQfvF5k2o
2KTTn79niRO1qtpLu5QRyzLf4lv04SWrDydOpCyJ9Kkwpt/EHeEGcDhpkEILjWkkUAdrZHR1523s
LdM8BjeWCkzEccl/eAaJIphhlgdtcWAkXNRj4p0ECvivW3MLhGS7ZX6gukFSzcgZCXsAFBAm9rxf
t1wZ/62lfQEjLqdSpFzMGR5S7nQGOzH0qqfO+7yS6Ll/kS911NQpsp3/9KjIv+jaxUlHo0X3uMfG
evs63zEk02AWsAmUF9LH5tkKAChJmGoAruKPwMPr2UOhKoHsmJYeuNkWwCQ5T/WGNXtizzAXWlNi
NR8k1d1QTYrJPiAi3GZ3bPi15JCYcYYutRuScKXxdB+2kknxb3id8fLZNnFM+KRI5ROiHGTt+W73
KsY6vvkd9hjeAHIxmvCGrPblLSdLbTG9KHFHgeJxYvu0f6SBNp518CvtfkaqAtCsqWypNi1b1ry4
3Qo5jzumoe+lSTFpA7S+egMRg2BvV5bX713OkjO7jErByWtDK6SqLcwqw0VtLy6bJIBATbWMCvAo
pjMpnbEPBNXy04BBDvywkh74GbToRH3LzGxrBD1gAwk6iBo8khbqOCzeSku5/A6FwZrr5kqyWU4N
KuQAeoAftW5fMEbsTkLUChkNv9ZqfWPCjSAYX4x1fDWoreMc7hAlukzIjS5XS5oD1FLNgieP2kzE
+uwAExV+D7+gf5/jkzZTzAQn5jtuYUC1F2Y2+mqNwmlz42NFg8u7o1soLqbGLSkb/9rNvqEfWkmi
ZNIMQomY8a0BLgOl+3gU+vFqdjVLb6SBfILK9WwUG995IUWKwlpGnSfvz2oeS+rGTwaoGxcLPi9e
1j1Kh4hb7wf/aZxMjpyafqP3c0sVMY/J5ZcI90gMgE2JAt96X1yFp3T+3lz8tvnD0dVmz+zO00Zc
hicIxf3KCy9pjBnN3wl/swwEFyR9nKjrVw8zAbV4MvUAez/0CKq8kPRRDde5dQLYkQcDkQ93D2Zr
y1sFib2+allUcdvQBbgf/7ZBhr4J6TkNsnE+iurUyx3DhQa5jgih/2J5BvdJbkR++wQflCyQ1cqY
5tDICXjo1/odSA4t1yzsRETs/XSQzhnu6ckgoOp2e2R2AM6jg9f7msqP04bsCEbRWSdhc3SU+wK8
0RqHzMd90hWjumixerkYq/8KAwQQWK4RBn7Bu581/kxyDFScLmNPl6hyXqQ7lXbO53YqkTWhssbD
o55tX9ZsDFtelWN7m4WPGPfUXIzqavVSUo2fTml2EzAf23/BjTFeoeD3TNG+QDJeSU3o8aAq5yjO
z5yylwb8hpyHyoaMb4aUdCw66RgpNbDcbfkkw28YcD/QCEgeGP7V+4JSNdZiAJzUToE23SxFpMcK
ZDUIx36CEhTMvwOcIi+c8uIbqr9dBD4YIxxRIsJ8CFmzexKV/vd4xpSegJYL4nl8xsl+3tYtDKbF
1vj1HrTB138rJgAKnXb2I9X6/3EGPlKM6orn4Osf2fm9vS/FZuAqQOrjTt6FcoF+Viv8IqZvKwK2
sXzbBxRcmWxdvmWv5xk78V06X8aeD+8ZqU61IByHi53WKoLiCZkD3oIIjnWVLaqihTtYCLxAKome
B6uhpZX3HMqztkTVOCEYvPyBVTwGQHN0E34P+86DbnsEnccLs8dBdEpnmRWQ+iA0qEUj/RrdSauR
5oUcrr84NawLOdxb9sSexdFmHu13GSRoq0DesJulDZOnwTB+dxqtuX4gMDhHfaZmlmG66gTviUk9
N1ML2jBZ1van0cDHyTosqOsyJxXzMYik7uuq4P2D8UR86R4OnTGH2pr72+WduKaTKPwG8obs6HZO
QLrtGOZImQ/+FtJrCaB+taKP3Gq6NY/lX6Q/u3BKzB6pLbcQxYgjpLfzghi1Tr5O7+arrobQRNle
q9CHra4wh9oY/ZBYBYBwLel7h+ndfFA82blXE2H5+9h2VKF1meeUpWxHAek8NIGwSiPUF8O7HCX0
idxDPcpOHYHjSq7qPBnHxiDc3DK1VYQPm4XT504/bzrJDSCcRxIg4HgWccqi0wo9361ghqaSyuiW
VQnZCejP2TmCVnoMcrXQwzLZGNfArdmXKCzAYE5Gfr95An5KHQMdvmyfHSVKRX67/bcSq0ZOmxeS
SlDfPPq0gShtz37RpDnLG1EhR/ZhFDUM7Wq429VCGsko3qPrYHB+5bTSl1IYutjFCiK4zntttjtb
VgeB4TaSSCgS+TyJ6XdXLl+5HGbvXIc4PTwkPh3DNgiK9wCHT6Uk0C41TwL/gvj+iTLL7C0Ss+bV
XSJsKG/hEK/olx6xjy0Nb688nZyFPV2iY+1k5L12IjlPVEbt/NPAylM92lmNVbZhcnMHPlLUFe1J
I6QO1/1HYQSZICNyi+BFvSvfJIKZcTOGlpeqkb0CHJ/04oteraidtTjzHidQzpJOSXvbAiFLYzb+
RRuV2po7VyujQPD9pxMYBVyOh6OBUfnx0Lezph2i5T3ORpBpZb0LpXX4cFyElJusWHzvKqEqivQN
hbQ3080l94g1S2ouqPl3DfS2hjTCkwD52hqTCvaAdmgESbZ2dYFAIbvW8tR5IrPoIsTyBd17SRMg
/Gg77pJL1f3ADFUnO62b2PulYn/Vp3m/3NhjAZbbVgnXG8j7/7gzLTlzuybKSTEhLxQNzjGnP4py
xHW7Sc4JL4Ys0nR5JHKXGdkmWC9GAHzX3Zmis8UoTkSCOPGBT2YOPLuTuzoaWBI/sIytir7kQDZC
KeXxyJGj/s0jl8Gr9nZn/+oIwfkz7OBYWTUxCIe/1CNKOz2FLSnADpg/xF7kqC3VMj9SQFHRG1jj
6IDLuWHP+dtIJ/LwOpTPYqyuJgC6nulu/UzA77o6xMXBKag32qY+heUhbNxGGFzwuxcMnt4c4qdR
+HLUTgzUMTiZDPiqLglzcYvVBgiy/YRInfp/4GsTSTlKCYejPg4HDpSmjoUPiM0StDPZ9pcocCbP
kakxMf6s4Cg3h4Epu3o0yvZUhzrLw04ktBNc8eHkpz5aiZzEQytPNuJSr5ZR31TznnoHnjcHVUwz
GdByNf4tPKnvSXjbpS6sszMRspXJBDxeSFPGmREaIn20IUSa9yZT293FK8WG4PqFEnMYOIqbNHHe
7RTqVEKZ88bkdDJgvBhFelDvyyGWe0dEwY4By6d15Hu6m74OyvRt0ZDippSHbr8cTYmKFymNCkco
9LAdQpYYx97FxH0pnwYjixD9RgapiORk4fuwU02S6E4593KSL+ouvX6l3oQ7DUb8DgStyFrjZy8g
hWjMG2dQKxvglkf1zodiDRZyJUnwaBswzSsIiDfG/6x8/QmascKGX8eF5U8aosp2ryFpdExKA1z1
nXVLuldgwy6LINJCMxYzwVXfKlr6nPgxgdMSfRWpzOACX8L7cLx3ls78CrBzINJ5JauW9zfIztuw
wgyl7TPX7i9eHXQUGXAYNaSJYsaAD8AnxVp+g5GKiMPJ+Q8YKNuZTxRAkO6zTKAz00xJEKIlFX3y
iud92e7WzK+OPHj/crA+XpIo/ILfsvwj7CTwsHey9m1+bU1Q2Qp4eBwJp2nTYfRY7dVhbAYru09R
ht6pTiX3Z/NKo6LsZ9r87uvvRrK+/EAnbCS862HtjYrhGWVW/v0u6PoPun95VB9rJkC8Fz4jH5uW
H4svoV4WxVPB+G34Df3ZMcyQkQBfu0CukuadLaT/czfpRsLUHSfQc7BuHG4V/Q57UyEU7FX51M/x
lFGwaMvSi/SMWoK2H4QFfNwEO4JZ2zOJ8Rn0igrVtP3JVGyOuBtjhZHN2eOr1D5+tiWzk5/Nc2VC
OGB7fh3aByS+fg4udG8qMGGk8a6aTEAMX0gyhC2CzDOmedZJQcng0goXS4ZYvclJUid/O+RPzSxZ
O4j3H6IM6d1iwA+Ddzwfx5Amy4NkdSld4+2l8UABAwE39QXlO/24Wd0ScMwpINZFCtDncoFIkYNF
QGw0CM3Y5caWta73OIBeSTSQu+E1ki4WOl5rDdOIDl20C6M2y/TBJk39k+KhsyZ8QnDmwdSTdn6M
U+3Ro+RpKKfcTZDqYIFJc4BzUTFdYjWR+D3AnVLG/b6Tin+c45WdgtIjnxqOwn6P/+OCnZcxqzzj
l+0NV0gSAsj8SGdCNX2bFckM021OmekZAzE9d+BFcdTy7qoN1vjfxSlsOFWO2eQuXUnJibvN23lm
YbeEvsYNcQj9XhM+igaqIARiP9MPcTpHZ3Kdcuccg6c1WY/TalEsICYQAziqEQkW95Unqt8/Llem
1RzK3lsEaWc0vQgnYUCgqo+3tDgB4862E0AMUbM/Lm3Aw45KcoHHSo9L7w/06rwOq18KpzjjKz7G
f5m5AiopTK6Up0XGXAgjUa2DFBBoffQ0M8akCAMmyLbGcq6STb9afLmAdTO2dZSAJNjqusjB/23J
U4ipw3YHrbqjD42IGpmxgtZSiUttOEQqFpnW+gIVUou4DT3OK8/f2wAdHtjEPyLTuC9PYeOBZ7zk
EKgBqd5RYJsXFlQu8LRJVKjwaPb6Km60CS2t0yWFDpa9i7d8AXxN7WizzWVxCD+gLBUlEJ9LZ3vY
xc0E4cgvhvGu7PrUBw1f+fx+YgzBgjKIRVxZPHQiiHD6bTWFm6SEr6M/Sruvqlq8d+kV+8Ua1bpD
a+hUAW5qemf2RSkOd65RBiSF/fE0fUzt7y7qJAKkz6h6qG05EKCrq17buymlfB5s+RAtIHlQBlhQ
gBmYsjaigocMzx1QHI0Deu6ViThmwf4VPetMC29Emjc036lOEFCSB4WDaOyxZQDhHjpFEL9qs+YO
7WQanvprUpJwlF3pFZDScNezYcjmTPXQa+1Sd6J6Ri5NDOZqn67ZGiiEjO+FYBDtxBVsHHFNSbLz
VU1ZLZP+iQu4qM/ioKB9ZjGE1MincgPRU9d7PtfphJTGTtVxJLghPUfrBZAH7GjE1rkSHohUzZAx
XR0C6hWzKyEwyiSkC0O46g3YdXwYfNbzHNLdr6CygcS6AaWVJuv//+uAB6itH3kGK9BfieUxoKC0
9Y6cFmJeasmDJL1DAiw+kgdioVt888RHuD0VdxY0glgN5lmR9NERvSe7sNFryjGtgTIDEZ78Bgfe
TxBjh1lktw7CavTxPgnik7g1YbEMBMUJ4Q/nmMfXBO1kFBWTB2FaHP20Plr0weQplBloDqU3gZhL
+Kwf5tuoPmC9qIHqb061Nx4b9f26dLkJeXE4S79oUuARjxSUazI0bRBbsDSBdmlxXCLxKIpmPiyF
8ssUQVS+d3GTMBjs7W2sB9mNHhZkwxiogDfoPrVg/ehmJqIFU4mBl5WvZUqmL0xX4sH0hIaKB/Vz
5NRiuR557pzVLbM56kdJW4XpeoChZXB1qTqWhjxfZCL+CX6Ta4y9wZ/ltK41sn+auWkPAeeP2xgZ
1Qe2UFTxjIdce27r26bIheehoXpoFBf9ZD5PfTVt+GPql4fa5+Yg1lVjdnj7KGDG82m/BIP6mLV1
Q/fD68mg87f530jdOWHA+Bej+ZC8QtmY6oOwpbIrRrkDADkauQOvEODjzCNz++ZH6qmuyrkduPsu
QZyjD6drjBO5SPB1t8TPDbDnrfPYcZuL2UmU2xOFT7BM+TNYc5F2j3xl9+erb0LjDNH7eQoPwd6m
qpr1aWIUDpAjh2bMJMSSXg+ClFrV/2yShyyb65axaYFd38+aOJM+0F4TAwUMyJS9+x1obVXv+fos
u5gqCTxAZkWIdCE6ldiX/cLmPo/bQ8Keuyw40LGlI4EibJQLpmcG8wmq+krbz8XsosaYaEKZf3Xg
ZZLi6sPxZqhFMI3oLNaEOAQqK5wsNbNaQNCEl8L84u7EW/TqXrHY7lp2xCRR1DHQ0IW0Vps2USUn
JOek0xkyLBCq/E/QgRsaZ3q8qL4GCwS2dG2VWXULdA3M74lQuCnXCLIkPOK/VkOgAJWZuLrLxroL
+i2JCJcj6DM1EL8yjC22dimzuO2wLwNUYtyMyKMLtvUecyt2/HsbZ0Ko8VklTV3l4SZJUVicYa7d
P4PYMXigxu0TE+l3W3Q+SYNsjCI47+bulEjFbS9bHf9lc+wWX+NJmvHNKDiJRGIzKhMPRTm1X2qa
xLIsz6MM0Q6aye6aPj6kZE0/2wYX/1p0zVCWSgS1/19ElssYh7ey21Jlqc7FzbfnYwohYAJbv2UR
hfRikpmKC17EzUZDCBfaUEnfDkMhtRvtDBhngO4Pb9UrR1YTbNlcH7hSQe0nFReatU6eEo3T2ueD
fYwMdfx6ToikQDNRQ8YKxb47SvOVcYwsz7aZpEQmNidxiSEAvwm5rK1ZKSHuzsQJp6K4rAWm9XVG
sLQZsQn4QJIWtbjlqy2XQtz+hm20OeTHhvqt1dYjUG1NfOFj/P4QF0n0/cA7I2F01gJMB3qrP9uF
g28IRxJwA4JtIy9d3J7XEXkjiSCtMjxYr5jzVGbCtn3yAQ30RQI1cDxIWpF14FYy2TRgafAOTY25
W+G2ELs5UX0Yqu/bGeGixMziN9laFqAEWD+dpJOmUH4EWyvniYedafEUIOHH1Hn8vhGQAGYN2KUc
049/wOEGvmnzTgdZIqdRSod4xIVbTcXs9CkjdwsrqBAQKUktfiWp2Zf6iXH5S6LRW4BO9UFR3+AS
X96+RY6KK48OtInbe5Y/tccU8Wzp5ypgp6ozO5Rpe4Mx4H+X2LEjvg8ZZrNBc9P+kA/aZSefHc5G
abl7sxIu/RoI9sAT036r0bPD21N8+OP2Cfa6SKeJlKKvbY+JKuTxMy8zmS7TxIz6iIs1sfUDhjhp
hj3NMYB8Q4spU06d50tJJGqzfNwbjBUbFOlsCNx/t/tv4BzK+hqla5Jn3CDz5luHtejHqTJfJFXM
ZrqzkdC9I3eKIqlNhjzjSSSbt840h1RmWVz80aEvbZSVL5V5WhECLeHVQt9vQAkalCLzo1BFSazW
6yD2AdzF4eYeYRJrsAko5Kd4HshkvyC0NIqarH8wXWdBq6fka/ODOfxAFyAMLUbLBbVOLD7Wscqk
42wvvMHv+qc7uuUbfl+xS25iPzhIcmtOTHUnamPALgs92F4ItUk/GD0im18DMPY9V4m20VPUXLjN
rgCGU8W7oSdTY+BAtxyY4qTkv2rrAcIJKy5ovTpIqGMwHCZcUbree6IPAdShlQVBZGA0la+YcJUw
a+Q4iQ+mIkc3E8ZblwKqPemVfVlBehufF3z2PTxTsq/yjPDoJTIAfhYP9UvdhNZdx82kX1bqJMTF
iWqPqIU5GyzFGIVwaARRD3S0wrgJFRH4s+agnTVZog+ZKy+d5fPL1iZNXU2tw0511kW344mAoCn/
Tnbyw8/wFWMuIfNB28f2UOZFrJGg87DvJHacb/0C66ihQlHXnpu4IPD2M4OCRPhMAq5kK7XZjEEu
a6/yoAHv4Xlhc056LCY5BjJ5dZowUvnkx7N573whkCQ3X263ieFIhnxH1VY4eBqzk5w8CglIJhGg
8Mr6h9nMgggwFA4+fR97x6nyTWll99bD8KmuirogXZlyM4yeeCA1nc5KZctPvbEpFkdBiaE9iwP+
UFh8o8gti75ygcjguf6pFrSxsC07stjXrv6+xHTUihcjMoWqt2GIXxCEk8j+co/koE7FVHdTvdBK
UAEqQMaGnM0B3KmAwkAAa7K4ZF0UVoa6CQKIDulNSkLWQGOGibWdaHkunfNjzcXIFltcXU5QRywi
sxTrZf2GLP/RGA1wxoj1ddwKx2i7Wdt3V3CYI+5M838Ni2fhUAbsw4PlnYr8VWp/qVlhcOR2Yfme
8mXm8Z0rhG6IQuHp141aq7Ew+Swz7W+/hs6k/RM6CsRiZ7AFpQ7U3vEVuXeXxYge1/zmitCKZBiX
FsPnHVtYlBJGsQpVyJZyrIrfY9p8XPA/Qv2xqd23gzGJQns8yQNwHKyVke4EWCVt6JEXtuv8Mgf4
v0e0kqr1l3WEgbiONRLQn0/z3hkj9OufYv6MUYZOQJt9U61u2TeVES7W8IFNonNDzISnRfOyEivk
JmclzKNFIcx2bEyKyFIw773KKLlwbqtmU5CNd5pn0XrUI4W49r8r2oOLUsgtlLDqhLtB3fXxlvFl
H81VlMSkua+hIpOj8AgieNGs7dzpFHO4Kum1d8n3I29rm9ZcNFJlNYz1c0puJVHaZ19I/pP6HaZz
DcxAmlNRRNtOEG55WFcfQpJ891RuuTqOUQxWrB4COYKH6+pxc/kP0BVXjlpeRS8prS9NWJwdit1a
0sIv171waFYpBWRTgIBAEPZbb6XjXPGUzzseQ6Sx5rNc0tao4zqse9sSL6X0BOAW1K8scvMeRa7B
wJqfzK/PjvXNs8wSprH0L5htGU33IwSrWWGoGgUphx+mbfXZkBTeWqTLEu8EQzAyXxMkxu+OEaYl
1fN4nmh7RDjyvrGRGtopLJFWxPhuMHnXjBI7SHRQlDjSDVHilZlkXhHOKOiWFNavfNX9n3/58LKV
Ltfui4vnLs6h55awfScSN3yB3ggDMPaDSwCc8RJwIh8qR4TeQVoro53CGbELyys+0Sj7by87+tYl
n8MN+m/VHIM6mETlrHbRF1MxGobZ20qNKYA9CB8HamhlZSaYrcK6FnVF/ytp2t4iuoAkQYFiIV5G
LZqqxV+sYicXBB4td5eBjYpFX7EmPe0CkWWEmhkP5cPJN/4HjyJE+rfCh2FlEJINCpy+oH2taPiA
eL1eUhilciBnlz1w/2wnh/QQ5sUhe7oT1HlwKa/nWCbRPmpSE9ZH/pGAR021QMqs10YrHDCRozu9
UR2aIt2tz2657VYnTNoZ5W2OM3vJiOBDorNOnvJJQGGeO2Ldy/3dxxfIskZfUzvEfyUmq2ArGqFk
F5CitT8qImzX/TFiZO3KnHTs3vusWNL7cL9sj/Myq32qv4mS1JjSWQy+TkoIm0yi4Oym/RqjoovU
L4pMsl/PeXvBXrAN26kpfEE07OXORzU0zJ5Y5hXqIvzKWDyrvM1g+pUEsjA5Nua2859NRAGQAEam
NbWS+mrXCtoX3sRNetNUe++60o95TQNesHFjY/Qtqtdvyfo+2G1zzd3mkmAJPbuPc/ClH5xl9ggV
4g+PO28T6tfBumJxyYbRfTo7KLQXxFfiOiL1klt7gIi1PGIxQ/qE+36GlH1NfuANrRzawR4T/aEn
o7uDGYU756+kH9STvOfXYvaZHOdQJ64w74+NM7NBsKtdKZDbPc8jkUHq/2XMPBVybM/AZ7ZVnx3L
I6Be5ze5e1N8EyynZhYPNiKyYRwkvH5PuHzD6FVSbSwGCKddOZRMb/+rtfjhroutWzOA6ThcXHvm
8Rc1fwNnBEBdpzbJOLiC6w/KFSPN4LtKldETd3kAbHVHR4CDQk9CiLU3xqUZ7a5zswVEfgzcQ+dz
cGYV9yqXOF3CWp3pKEzIQNGTBoZOgkv6x8G0yX79VRfN/mA15WIquoxvfCAlr9vnqN259zCyXt5V
1WLuCb+eE0Yd+jK/asDKllUBGmlnXGuq+SFGZhS2KsHoT6xh19XxUS36TlsuFjVG4HRpA0qC1L1K
6zvUfAB13ad/MI9d9W9CEhG8Tt/GU4o5Z5Sok6Kw2gOTxKAssGqIL1Qw2LtxH4O+1wTpC/oRNevO
wETJBvXUoJv/heFjdbgq9HCayverynOSXo3KlMgbKcDPgXCy8xoce9hhkkmxvU5W0HFKhOTgQfJj
puKEYslNKDN7ZEPJ/8sVfIWBAkhE+ZIBK+yLQCgieNINDFzE0liLPlYLGdiodn9IF86WsmeVPM2Z
PUlTaIViNB0FzF0XStXYN3oqkZmuxjYsckPKG9ZGQXDRDaNrL5iV+TQgAXnlaW59TUWbUOfJxqIT
evtj64a/s7DoP4A+iSAy6YfrQa5wy6W91mN23UqqZtAI9XVuLL+kXLSHUH4PGOSHjjjJ6GuxYcjl
RQLW54cUVneXDHVQ+DtyaoPRbs8Bmqj7t/KkrYMWiJzEorYECkfR2E1Jvy9f7v1PDloT18RaYik0
+WlIL684GG687+TLiOu1nn+yyNn45As5Is72PChzHdVsAeLGFRsTe3XA2N7j1TYl0kqOpVOWxXLa
xJr4AZoWJkVwtSDHlOR3NL5ZbJ+vXJDb+kLP9+ApOmx1NwJQxGzqJsmlwti67iDCUVTHxAh5SWlv
D+Gp3gEfX5SU18XmRNz6B0N7er5qDR/i0TOpessniKf2fNGwVAvT840PcYdTP8/FJgT41MvVaNFs
nYSBeJ2ydJS6KH3+ghMm6I5eISsqpkALzdHzR0AC5V/6zrBOfDmZcR/1yIZlcChTu4hDKJwvL4CM
dSOomseonGlWIsc8bVedmEeUDimCIDKGj+7nPUNt6rzR3YV6pKeIJlBo1n9NXSy+Wk1kpLcKAo6C
l/AUuXmEM1VcXqeUfz1mC8Hnudw6tdxUvh6+Hvxwrx4/IbofXE+HYwcAaTQhCviQr/lvy3qtdpOi
zkH1Irz05FhmsFs6j/OUlOeLuPum/AYL1jrWFReGW6Pn0mr6XQQJwHr2uLhnZ6v4JYSfQUTf7Ql5
jDYZ6O0lIFm9R6IDoEBR87HYsk27wLff1sbaXBRk9D2hzhx+e8kX8OsU1qzRXBh10Q7r5A06XktZ
Ipy6XLtvcGtjCDOAuGxbPTOs4D/bXw6albfhK889OcEKsxECL8suVzhkblhK0tDT8zqPTVxZTfR4
+Mp7YlveYQB5SUpsB2xwyqkggroVYo6G6HckGcuX+3XNFVfqojTDrgOmenGJn59BxWLRmRcNp18r
ttjcysY0DcF14n9GSwBbdV0Smlod7GWOoCt+l2Rsn8fiCHed9sEI7efRJWcAyeM3pC6734XjK0Zg
5/aL7fMviSNetwpf4KJE9x0qg/iWa5lNDWzgiy0PWZreShw8rjzzZK9Xqh1cV5bIhiZWaX85p5vr
YRcFq87F+kE/+T760JuNga45albFnIt+VXw8MsKe3kK5WUhLC6HBtl+sFN2XseSWUhnoFv45IdQQ
OusRj8EixMsBJG7ACZqYzCP/XP4iZquTZrE9vZetpizOprziScmv/OeJUKHwxpMZEKUEZ7spMDMI
LOjQFidE/gVdzyPocu/AuByqxvDNtza1PQC4CdM8WoVwAVaD54TE0QitDm9CTHYyfmcdRKYvIeES
yET8ap4hVXNo4vND0u0MV7qdtX51IiuYywhob6gNaZ4K6k87MsgueMlNweMs5ZHZJWPf/Snq1Cqh
Wz+WRiO/18mtZJqbad/2MIr0TiluoVCjUyyRQoGrKGp0gijQxtqCIS2nyNNT5ldHpG4n1RMSqIV6
4cc01vexmw1yZTP2OheFggAgxeTUhLX4tpjdBeCTyfYXRjca8rPP2oI+wWhuoNoQVAPWIev7ZkhO
MmWcOV/sEYyn4qmB5c9of99dQi9qn4e3KSLES5oAxP6elMuZTwxTX0KP8JPh+CapXifd+wS7g81n
7WTyryZfEbQv69yuiOfqBYg5h97X8TKmnG5tRju8GE3oHQiLtGmJ6aRDYYHlSBRG/8Nl274l5iRU
MjSR4tPB9am4fG5gE+/5jiXgminBrq4Lgs/ojgPtLaz6fnxafX9AIGn5FJ3jV8j9Qo5cebqkUmHx
dO59m3SqYtqwDAX8X9u1m7COZu8zhilk195r++xX411LlYTYsrRH2q6I42EgosIQjmX0e3F+JjAG
gho1HQpE7r5EnwL44MqzIxJL93cYth8bpE1tjq154Bt7wEqghCYOt1vmSuTiqAZK/mA29ZSvFfN0
QlzVK3U4FDaW8kU8FrU+A5HQOTyfo0Bn9zu1zEPtC4+We96/mAithjKebo0fCw4tpO0V9nos1zll
eEajEJiRbivvO0g1jSmCsGGUIgQB2hF/jFlGnd8X82hqKO7O6WFR/fng0vBblVJVaXFDbu5ZggiA
6dNXpXzYqztDe0YzZqYaQyquGwoZYHGhol879kmOQNMOHtpzz07iomFLgG4xr6u3JRz9g7GenQYf
YMmzmt++Xr4sHS+aW3ebWnfypEE+mQLeivDOzJrOU+aNSWWUbzBalLJhQWYBBJ81/Nyf1cAc7Fu4
wEMcC9+xU1g2epI0JEmcF1xQ+cXn4EqEDoEtGejcD2KW01Fr6yBk1StYk/edEcnHhi+Mpo3ahMGJ
w55dzS0S32D8HMP6f+ltKEtNiDWawRnEfdiT7j0UBPEoMoC45XiE5u8ZJNxdr1jVijluuspUY4LQ
AAEl8rN/y/AV4XdC4jQFEj3kB72im0EErmV4Ewhhv7VcWVR6O9OVgfczzcEfNT4TGmvQNkWQHviK
yHBbHzb8eSP077eOYl1TjvLDRKZf/2H/FdJhx6CAhg+ARH+vsHv94CGgmEjB3rPAv+e3/SSPtiil
AdO77hQE9iT4bZkSqBwSkqFnqI+udNrMUIrzm4wUKbmoapD89WMQiHwPM9ZoSQQHiv/rO2nBp+V8
fpBcVltAq6sCAFQO4SgHYtEB6oeq+23gOAc/TiXfDxrp2X+gpPjwKzB4S7cjitCn3+FpHfgkc4Do
oLXDcc2pRj20pdtutVZUsM3IgRJt09YjMOKUImGQfYeyIJ6kbHQmcb/wxHCONBPr2pWObVq03+zd
46tfLb8VeFdGc3o4NEQy2rteb6xfT6pALw1tm7d+7fL31xQbXnwg+inQGyMfRAOdpOUB3EkJmqc/
8N+ESemOV6U57exd1jFpwJWc29wr9JerfIV1zhQtJhzYZ21YiLXcjk7vmjkz/EeU+MC1JT9GSHri
AHAN4cFDZnvjpjujxgHJJP38YEAvFQKdymdTJX/iKkO5h1gzt9RbR45OIq/F/Elcz3aAcft3qcoO
gPy8McOji1RMbci8o0v2fYJBDboxli8shqYe9oUIvPEIoD8wUKkw9hOKsi1pJ+E4YxRGtUOTGhRr
XvN/1D/7dIhFaQbtFMWAWAYtdl8DBGlIYx51UdRJm7les8F5ktxJtS/XZmCF+t9/JnRqSBIB6Vg5
WuF6SK29Ryg64H0JB33inhFMqFl2ffxDN9Ssh2wtgvSdA3cdM5GbNbjnDfd807G+PISNM61bY1sK
q+bIZTlFn2/MrBy+eInaVntJDCOHBES40qeCpcpSqqykCZagnKwpsSakkutSF7IK+vPAji8r+dYx
3liekw0+ZsPUdAIu8CwLrsBSTWgNLWlXsIgtiSF6ohcW97TgRBZ8sQLHFVpTnt2hTNau2SMriHqC
cyAFOwVOFmq6NL1ylYxK/J8RWhgDP0BGboFLABsCkUKR7Dd5hMGmU60sFDDliNLJTEOziYytIksg
uTFfrJep1vq7IuLCCgzF4sYcTrHfRevBx1mHb/P3VrZiAOeqZjaDEWMOTTrqMaZx/WenQrIjpFtR
hkCQGRu87zaZ+kiAALpBYJEESAIMGHMKiGfaQVGUBH0tsCMMzrDTgpsMnzowYcemU+dZrwU8NOg/
wmG1siA5PS9xUREDrmAMtWkxiL2geYr6XDVj0fPhgeMVqiQe9tf0A7cBDcbLwFveMU8xkC6MPEcn
D9LVQa7YZGJx3xM1wpwmzY05iwViS+UpKhyhedTKxYvoAiUJTp1tVDFAoXuRo1lOShv4UuQvvOeK
1352bIHDGYgBuzJo57GOIajaCx6T2TJdp0Drezsd87OyYA8m8zxAtb3W3zGBll1PZx42pvj9O8p0
zA9qL3b4Q17sMkhjGY2xWRuWtmDJxddp5SYGQmukKQYy/LBz0P+KuBlO8Gb0MyG3K88L4srLMoip
OHCyKNK9hXzfshL0JP4WTnt+86/EXAXQm8IoogKZkIQdI6wf/3LiuIBYt2jPs5vNNByxOj5QDcY7
raJir8C/qNMvbhmAWd2073xpWba6GVs64YK345gjuyBSLlfSpwmaoYugsB15XczOKYY5NzX1QRuf
A8kaCMiBSgHZ32jm/8FzlQ2N2nX6QR6z9NcaCh3ar6n3XwNWuSsDZP9ZwKp6jP0R6powb9FeO9UI
YAYO1whWazXEo2neOf3TAnTa7mskQDFq+W8N34XlZJ3ftRCDEnRu9l6kutfGLFiFoSrcPpjECPCc
ubtunfPiFbs2seBBrwKRW9m9BTn2Atg//puBwTT3hGxiAA3JdhHnUx4+DIkXxiV13ki6BV8gO3JG
aRCgXyX6OtsUy0H3hhaJbaiej50ZSxCPezsfHCpv6pFPZRaNvETS3zDZF4oO9bUfHOGfa6o4XfJH
mVLu9e46DepMXJ8HMq3pBBl8mpGwpeVV5v0rnv6FqZLjEfsaDI+dt1SjQZ2QkL/oHvKXF17CVlWF
kn/NCgTpe/+PDww8SKdxXc00LVjJw6qGL4q8bZS4PBnFYBF8Eg0vvYhvT5EZCJgeeeRHHblb6vTt
Ak8a7IpYFnrdbb+eR4zn/O4Yd0ilBMwZBYuETLApX2eZMBqWcoAooilKpZQ9HnBa6SYB/lqWMsiv
gwS5+a+OsDW1mUTACrkEvBcsnSKMADZFs4EBR0iZMZIqrpUsfXLZNY/ulf/eoeOhx1l1lgouj9ik
VLGmfln5k3l5pkyJUo2S16rGyLRSzDDdWfaXeUDS7dyE+v0Nl/v/L0CXkc+Npv8QBZSQsek6bWP3
Pn4qrk/5mVd8qYVnehFDtd4KbZHPumTOv4o7eKYBheJqTI73AAYYe4c8QOqnH04tvmRHLtpRo2mz
nyB4kLZ45OXdBBbHum71xI4glGGVDcl1A2S8oOqaxptClKjt+AM9t7DI1ikQEsocAwRBbTmKc/Zn
tcpz5BhYYWlemvQcl1VMVWYe48QFgTgaytG0IFgK9s9FMyp9E4ZqiHL4ZR/0ROSXFzQhrcSktq+G
OInBZ7GkvCTTLcWve/F3Huj0Ie2XePrhDb5hakSoeS7gtadgKd1nHZfIbWTziVxqIybJIOeMHzS8
3Fpl8cB9YGxag7tPFvL0jg2kEl5m4w/QKP4pWGp+hkaYDr4bNaWUorcJbL1KZouIFWnhQK1y2erW
PVkx8uqox3jRsPdpBCbaDVBMhVz0Nbbc6MDyBAuk5ixcW5d8WqwTaftYkHAwXK8WJ4vHtMTESDyE
eCfjxYp9jLqTxmK/WKfDrRQMz27txdUML2fntRkJDXGnxHcTqPu+vf85ZletIJhHmpMNMhWoz122
XmOY14UAQPqlfM94HGimg8qsOkDhSc9jTQDJnIMhNPimxmTSdV/JPlru7XXOybUHZhiq7Fnf8m4R
/sb0jBjCRrCPe9K2pIceL+DuVpFr8aCG9cVtRmgdFbkJ4HDLjyLhfbkiR4xv/I9JKSMqGzY9EpVD
LqY+qu0aHlpi02V1JdbShyAFTpuv8Aek3UJOMOV+W1nP93oeqiWo/msyyLm2jUfu5FnrYNHyul21
okC+gHb7di0OGZU9EIITYK7uXREEu182yrvRKe/uMlFu+JVMLjQznUWmuPP97ik/pmLtdBU11uoz
A6H3XnnEiVSw9VqSbl8NEN95feI1Tu5fYu9mY4VQboN/e9MJFi41h+/zRPY7kQAL6QqztXIvCC7G
ZRoYrIhY0AeyaOvq3SnoJrXT1wTtLEXOc9O55PQLCIBibsfM2rcSXuqmeOqXDr84tMgMmXoeE/B6
dsCNKkYUF02b6z/3OXJwfI0eeU9svLwFBe5SbeLb7xaZPTLWT+BHnjNgUR8OrXe/DrIZu7WODyN3
Acfpdan53wF0/K7X14bW2yt3BMgj15t91qssKMkY1gfDI316mrOW0dx/8qblBKyRVK+3kbH2cRFe
xvQe7oqqckeMVOCPQ+0GZ3khtEZs4cuL46kCWkYzoXTZthQ7PKK7w8mmtG2yjFXKHIPhwAzLN+JW
fAa+sw9dHaZ8393kda3Kn+uKUgtU1VSIuZKEEQbGoDduvw+HMZ9Ym68GznIslvATdMNZj0UZlttx
ldTLWEXFVubsOU118F5JWsGWjxF5kp27omquzua+F+M4ProOQLKAXECSjsalEJtVQO1SKhtJ8swI
BnqwT5J52Owg86sQ52F0BI05J68wAylCBhoZnlWeXwdeL6BMaz5Jo5ozfq/qSJenbRPWLm/O35K2
bXErlA/7AkbvtEmTRUXctdCDwBHhy99m5h/6sKK4PQ3f5v7HkKIHud2W2fijPQtM/+RwLUnchkLW
fzQlWBVVslts/paHQmgfzyCkEeyEXjWtw1K4kerJ0uD0ay4Gl7x9K9TZ5SQfnXxW8oCucv2GPVG/
EQ9+VeTlDos7L6+yLWiXcOOCjXji9GFHde50v6u7Fj9cFwtxGMhlSKy60gcrq1VydXAdNd2lUT86
DqjwPRJcnAQHe2eL9O4M3HfCwZP8DT0oA+E3XW2se82Z5iOKgkDTkCXfznPGDW/AbMpv62lntrZj
vnliI5d4WtHW9dauHT4HIiaw/NXj+KSMtuhoWi0s0r4Sk2reHkRRLkxkoXtIOt3kSHQ767DgmoCE
evAQaOD0I9jmb2iOgfxJmJ8XW7NF+7+yWnHz/5Gv6bp7AqdCOEV8V3BZvv1s4Ty6gFbNnO8M2ZQG
XcDyzsJe2vxadr/YnkPH1uAlpj3QOQABTIcQgAPYy8riu+5V68nJ+/eST66mSw0wlRRqZMMoijnk
GGA9Yt1X9a1OhFlaKhfATCoglemEGZ3+OGXaXqXHtSjUgr2zkqyVU645LELJnnqNy5f26+fPYE5r
SmbvcCixEGZ2F8vsWqFkYgRwjTwTag1l58MNSO4ZwHLSLxCRokHoqljS33xYiKNFOSoRDCLDtBka
2X1rANegb4FdEfuBvU0GlhWo1bxQWJyNCpQNrK+eDB5w7HAKx9T6RVwVi26MyeXYazI7TxyXVChs
8Vuy5+oOa+rNtoBSUE5dsGEM+8FbkCvr8slJcUW2t5ZXtRTqHv7WOo4qlHOT8F5qRE65YC13jrwN
iJxVv3ScK+jEy7LUKb+OZ7Vilo5xlXG20MSVhiTmfDmKC8ZIMG5k1rytPtJ968c5iQ62909Ki4dZ
1ZZcYIo4SCdyPRZeq+IL6zgtkip/ejaLmexJNXMChfq5BWDmZmi2ypIv5xU6+DMO93z30yjE7N50
IDykas4TniYCx3qWWKKvUmS2NxTquU/gg45Zc3R5ARnGA42xe9K6a8bsIw95qIMzaiGaSlMlBvHE
2zJJZ9bugZfJKxp4JvMdqduQOuzveG62SBODb2/qouEBXWGeE23rxC2GGnFpc7oPJHiwBPxWUVA2
PmELmQ1i5c75QHr3KsDhGNXjtembkMsN46i63Q+lnWMm9e2ZURCXtZ9zEkN5elPG+NMihpgqaE1a
uLeEwO0j1IaECigzp+oCQzYWuhZKHtUNsUa72fidNiGTqpRCE0AIDkHcueSMa8Hq7409LLVWAOxw
e9c8hU2kGo0C9fdv0k1qiplPhMQ8jXI4Gryk6OBve/RPGyTgjsZPA9gT/qG2Hd1CMtMSyLfSHzXH
8ReFPk6xCJT1B5zBbLBI/2DdRDvLhe+YyNMkwHxxgYsf4QwYSb3w6pkzBZ0qmBYcnbaFOvr9z9mN
hs+qPVWl96oUIKfFDa1vjieD1XVduUwJ3tk8SNcHOfMqqmVVYv7pjjX7onttIy8KDzzLX6E86wIP
5jYiQ+qdulwQ+36tDezJwdpHrTf8bGdExEzahVnLpwO7AzxJeWoO3baM8OlzTBuKOtWZvBBaQPnd
WscQNCJIVKxIUj4R5wKZX9zFL8wSFsYaiof0YMRleLi1J7t3pyAb53kqpR7z6bJq2Qv/ECg01z4r
JNHekiC5xCjt6i5WuLYwOv+sDo5QxkPyN57E3s8On7blpZLYwxF170nuc4tvyxliXfiDXbIYIGkL
JZaXlZQsP5NAUuBBDFHf2Vqby9wKSOdR4vacO1PD23dEecytlDrG3FLTb7t1lNtruhlV9j4WXTa4
knqUv4AU5GfpmtT2IfepqePoBGyU++gqfTNE3mhOePMQ8t4KpsPXG23GPr2sAEST+L4n91guu8/j
OyRUH5uksMvxODodPS5ASM+meJbY9jeUR+U08jwU69e0EDRyWc9E0OFOqjduAZm4tDJdZEj+YVau
F5r1TMRW37/a1y2xfP/4HbepzfG0AaSHIuUVAGCd1IWcHfE3vcbRpVClhOUnz5ekdS6QofFFlBb3
B7Lt1lDWmH+2vO8/JIDjaMo8dq6zCFT9nDzt7QVqc5dsmSJkFzLE/Vwt4EUQOclIJxsRAuiJcxbO
umiFebFpBiI2WLhixFBaokv+U+LCBWLJovG9jG77jzM28A+0RDV8RkbHqALH/yRv3URmSivksknx
O6DHsFJQgdv34cbKGfq9YXqdmA+jM6OXPEaZ74a6eqZOp4+yK/DR9gCxc8jaid67yRkoPlaeTy7u
2K6GBc0HjmujvJIPCRW54XXplU2BMuFFpFSuChGOocnvCQ2ZkqC+VkRSvroE1lBgXnGywQGw9Y85
lRAiBcMhiVSrPU+SuzXMiYJuOGVPUyka+k0ohzkvNYucHzh8dAfph7WJdTwYacbZR9yY8oUpqhQR
oByR29tTylUy1zGAKKSDc8LGQjTZ1eWim6ArCb8CK88I5yUXtCc0wwGDXnXkhfL7WZ9g8R3V9mtc
Bmj3JGrYWNOLQmqbF3JigVr2bAZrpNiImKcHVZiImlgoOhxAqHHa5eyPWrcRKy85qAdwNn6N6dCK
TndpJer8oLSXtf4XqZJLh+RWcjzQUssmiAsMGfZ6sK5vh8HvQPKjh6MhvT4V6MuXbdNGGgGaJBYz
9zjXKGjObI8W60JUi5vtzK4iv23mcp97PHPnp/iR/MFBbfIFCEltP6CujgM7ELkoqTmTyxndLOpm
UDtZ+CwVGMccMGW0+dcQ4KkxDXZzRzvTAxC+MN0ZdzpHRUxlBQHu7mVIC9kdyj4bN70sKpCSV883
aO0QbcSpCc0Im5CESLYg2cUd9EkzpV7McoF4WYR0Ps7aQTr+uO8k8u3MW0dxMejSCUmyNW5ajjJu
xFOXdIlx1xd/tn5Sij4tcxdPjmJvDi9mffxbyMBjuMPt6Miub2meyB9LSVuw09Pa12L6dMG/7GrO
+mXXj73Py0lpfSF7yBaTs/iotw/YgRXb1oYqixxMDkBesQDVkyUOHNk7dR8OEcG+VEdzGXTP3RiT
QB6GqKheUqYaY9y4GFVxyMVvrQtDg7l3E8/Wu1iBPNkvy8wrjVV10QYx/CE54rbEXWLrWxyW3zOd
T77h+ZAGBnSq06nGFvBcJDsDyt6ck9EkyIw++gSTKXKMEEsl+XmIyWCjJqymlihpNdkNoG34X6EZ
Hobvyg34Rl7uRAd6HhINq5Zgt6ngaE5mcqAe4JltoYGTA7140ra/qLMAjYw51ikt1ek/m8ZuYbY9
iMTVZkM2xwCWszpT4lE1LQSyeoA1Xvp0c5AdFeVkE3iBj2BFm0SH6jT1eTAc1oy/2qA4Yy4Q0jiR
hU4S/BgXIMLAKuVXbpAxZIJLtuB4orX+KYx6XiZKfW9YbXpwtafRKACb5mwN8difTM+kDMLI6haL
o8O88yt/9H52yT4Ka4kpOvRZVnRpzlTk+RWwNUP8FdgnY7B9SQjDcCnU7DeniH8hAX1wgjG2guN/
pOf0hT9YDAlHlFnRMRiTER8DY1bbJtko9HATB/ehz8o6oUm/cyWAmCsYv+hAeIpA6x2eegYdTrqy
zjwbfx100oKX4H5//WoheJ93kJhPfNN5T0zIbMQGCd1tVesN75tDy5ep7lj+bckJozijuyNMp1BP
Um/OT7jFhqKtfBTKN/sef34F8zP2mZiCzMUjFQ2KnojjYkhPcytZ9E/Z1C+PRc69GMW2iJg/kBlr
7jEDTbvId14nJus+Fkr4X2FwlmNavPt3CxdRpNBV1Ji5OUZvRSlHVnbyP4qLdVQzzr8F+xDPWrf0
og05Z24cW6XR/F8sY3Eze44nASgFGKxuZ3yFTo6dTJJcaZun8XiCaXGbbUUP732l3//5MOLAkZU8
NobtxMz4PbqK1OwC7qCfX7ebkdkRbXRxEFgMFo83QGu71rhtnhWY5FULyTTUuMOM84wVAIO38A6e
Gkd2v7mtA8LpcMzhb9ywe9qeAu45FH+MLi9CAPeTwatHXDQ8EArwUJ6zfH9Kad9eMSlYQLeDKiMK
kLvAjj4w0vbCURkHOIFGRSSmdIq/I6rgZ9fwZkeFr748qIpSVx3OV7r7Q93EQohzL7lAyRaxvVaW
hizx/cR04uhixINgJ/ysQWMkIS37WJIQOzWf6JhdM9JZLkj6rT4865+noSbvOABcYHlciNzlrApU
DY6ZCad37GvdEQZ9SJfDlNetwX9/wwr3MtuSoBz9rUB4deZATeyNcKumsu9wTozZ7KXhGAZWT4qx
lbZt4/s1DJUckRZlBEmOPTMy6+1nwlcX0dRX8gENkWKWPDLwO2lIA262l/EV/i6lBax83T4CKl2K
OvTQ7CIuQ4dPvYJqKHEgxlMSZPHCqG2RYxgp5bMMhwGTuaCHHnDSr1Rcxshmsp7l7Ubf2revW02I
ewlBeFmAR3Hz1M1XVK5rAGup9cYn3rzflocICHjAuEavteFWTUzCBY1Y+iJaymiMYB12e+2nE+uQ
m0xWTeZrBgTgvebnXrLqQd7S97qDfAC1Z6WKQ3YnTXzWgn1X3sszER1Le9iyDLjBG4PdCpqPkytt
mt9RX+HiEDKj1vjC4Q52WLsN+5Tvjgxq5xPKdKLp0sa+jaDLAAQVtU4YisvFyA4yvQdU9o8fosHZ
svuLiZXqAgQUOrt31/5ci6NDKBkonDZkCSbJlidfeT0qIU8XuugxhDMWgkHIdUYapaICXnShdE+T
WHdtdmNYroWx9pAgrVBDZA+Lq+wT1aQW6AEkBgk5iwEK2xnbiBQqlhZtfFShUGvVvlKnaYx5vj2C
a6E2gqhSrKlWQOkXjqKZrnnLk6XyT3qI+VtToKdQmeIjH5MajHjOLWTVUqli1Vn1UcelPPb0pUdG
/BRm7UbzOyj3FLtGQims6uorBVX0iK+JdnOmHfLFZvm4YSvTXxlT6BBbAwgA4xMrimJ1cd22j8ZY
RG9oOc47uKN0htmZaxvPZKZIWGv8PF40utxMUNHhQrMak6CFGIUgDs7e3CMln07YG08neLqXURxx
xqaw/V5hV6uyQ/o0jimqtDiiL3DuR7DRSvZjzAwwVDeT7rMxI1ObvDAkcS3s7NBvhVurz8aNtekI
KaJ38YMypZrD7lPkOdmnpbYu23l1Zhx7avCC9ei5cD4o7QNDiH/UKxorKe+Q+rALFJHTT3w4F18P
rlUV4YFreTno5JUcjuiru/hA/HlxQDaSv9CmDgo5//6XXKrVYWUqy3bKS2uuBS6wkrdr4b8kTXBk
rB0X7DsqAzwKasqprgziGms+z6MphOJLFL8PlbYFBLRSLXT3mGZn9p3aY9ur11H87L9tS19ptjqE
gHLOW8/6IHz/j1bpuagcRi+l6NC6Y+nuqRoUYgjfon+948FZ+5d9xO2u+oXqx5r2nFbEekpyKs/9
p4q5eXyDSqhHv1C4hYRkhJEnOWPKpXR5K0BVG2ftiJfNFAhPKfK89XR6Jm7C/iqz52vKQCHcKDtJ
GtRQPMZozo7jfLbXG6LXGvoI0XDRAFSLVZsOQPmx41aUF9qx8fP++Fg8UdRzBBKnsdzAO11D8h6I
aSDZeA4EVxKO6se7l+E3M/Gw0v7/FmvGPHr384fuVAbviZmTDbzUMfGuUlRQoNb7vsyV30w39oHH
f7YRLYU2TqmEUGL/mtvaGWC+Bxr19MB9oVsr4KjOFZhrdxG1zv9AcLguEejLWr9GZw/Muva8LutE
g0V+2/rKyNG6r+LNgnNi70tBK8e6qvjqCRj24CewWpT0bzx+n7/3DAM4kcjdoEn3l+uuSneyIwIy
fh8FrOEJl4UYVwBLYwu/dnotte3bYW6gjDQLi7duoJnTqK3piRE/7EDXphoVQQH7+uxmJimPyI2R
Bm76fswqlG4ud/HZVwIwOh9BiKBdaVdimhb1xdYJgNeHUAMylt7/KJq5yngzt6Vq44OHc0Q6K1nr
wHRhvByTPJgcHP3IO4NotrtsXr3H1LuIEBepdfIYPLzDXbQS2iywwqZyZvxC1YXp4K3phKRqfT/h
viwqY+n7H8HKnWTiG+oFJsRi2cX29cSVaxqxSMxu/rGyX9r9VIjLRHaJhckiI81HSWw8BfuXaqbe
M9YzCep7CdM+2+r3WuiNfJn9HpzoNokkoXdY+S1Y/qtua1C8qC5AmUKxhzuiuyj+u4/oZL84Gsx/
ecDMlVJZRKNpJzWgbyF/lhErThBjRrQ+FstuI4tztTKDP/Sawy5ufQW09ikmATBRlU3QJdxk6/X6
UFMcojzGcukeicyvTwSPwntiiyZDvwyoQW5two8Ld9BKeV3zTXCRAvkCOYJx5TDDF5z1a7iG6at/
9so3erOV0fAwQjrFy47EFFE1R3Hu8NaQIAhem/gb23HmUI0Z4/e8A6ggYvgyy7aTzMHGNTACvjbe
51TSyx+rtpj9+kSAxGO1s3cnQR0LOLlJKotH0oDRFMZjK1EqGQAx0/CFTbssaL06OvMVTaHN2Y0y
kX64l7fcWLlzERO+MCgBhP6fJJmpVd9JTtgD4Um6qq4ks+lzL8w4vJCQErwSg7tWovaCpIF5Wm15
iOG8heHjjsyFqF6xUawyyKIYCjytMXsWdpG3UebwdmMwszgbLDJQeOjMqqwq81m60l14L9Hwl5Zj
vsj2tJ28upvlwcnejOr+0F0PfFSaLBjir58DAVOL7861CU3PUowW/O/zxXB2i9BteHvz78XBdb/x
KWU/LEaTlxNXSSn6GIW32PoJsJmULpmKWlUrbmp+xWQWPhV/VEkGmM63oo0bdBAVppdCs1aZagiX
XTpvRtjU+8e2d6dmPnpwM1z9icvxJfUyfKYbECD/kh/VT7whwSiML+zxDw+ZAp1oE/q7jJCIonL8
D+1d7cP6LRp6HSwmX5uqJnnwMOtJU3Iw9BTlhYN+HjDozXMfhfA4hzDcKuegAb6vsvvFwX8J+vfO
Z3JYSJD41//rM7R1mNDMOsMYtI0J8GBnKJE688v6KR4F8QilFGq5k8k8RIuk/0te8CZKultHyF1q
kt4BSRjH4vjdAxaRhaur+fnG5lhvtt7nXr/Q9xqo8UYgqh8BbwAkIN2Q8wUFvdHE+smh3WR5S2b9
bsftZ4rboSxgPJGQ8dUorndyEf6OeaZG3s7ZaPdw8VRqY3bHkkaNXaWO/gNje7JXQ9Jd/cWDZcOI
5Qd/3mhQqx+MbAebtfzs2R2Za0ohknvM05BgPD8h8Y2gYEY6p7DV1lwZtcKQ4rmMYVEVpwDt32lg
iI/STGCsX2v91o1ZYK6+SnjdaNZv9Eck1B+JCSGDe7hO6kW/r7JWUdCum1QHL910s/55L2rly+/B
mySk0bWdRR5RrdWh8gn61eU5ZodaUoZvpmmaq17gjAaHpP364EJTnccHxesJg/Ovmdr8P6hlZx7M
8qxc5mzxLNpef/CKWYO41VHjYFQx6cZwkMkPXx57DvGVvc66y5yhARmyn0ankaVAn6AzMvBirVHy
sWSxxScxRJ1kSBuJ34aiQX+1XwguV+OdK4Ql4XXWA4WmKxoJpyuxS8Hf1yXaW/lX00iVWjWRHDYe
KrK/hBrWnqvoz5/kbWqBKTteccZzKWrSAtvw9IDV3DXPPAVgwAljNC5WviPb4/0apBLaFAAS8g+S
yVYWc7WRH2GmN97R21lQlyf3Faw9jfXU4/yBBc0Jdk67QdmsKgGD5o+CTwitpIibyg4/aJik/s+9
ehKzI1boNcTMUnZ8nQisZgzgxikl5jQjo/sYheBi4XKSOnkS57HhjVcyTH/f0mknu3LChE7dBcUL
UckxMSq+yokYeNpLqaxbYqYvU5WHPwtOarxaa1K1R+w0RVqLeuur7QPWU6r/WBpEcB7iNsvq9+5C
HL8zyyEqHNDOcWH5arEMErY2Qz0LG4HUd073qOTzfnhKzl4C6i4jHgIOmoSWCCspiI82fvcrDqPI
I/Qm0E2u/pNlvjQyLE54KJYoRW1gCAFPWPbg9ATSdKcWvXy7KcJRNdpsMoSyh/o5Yk6N9mifY7r8
UrgM/AKvRIiSFIPFo2HkQg/YELxMtIzB39X5p/P5mEJX8yRCkrZFC7Bel45FkRptaaCHhgjy0l8Z
KfSs42tK6a1pw3T2deveAAsFYkpvecnTDYSBH0bTyJJ8SHQkRYhlLs+Nl2NZXA11yVe0/3a05BG7
kbvpng53uZCnzGpJ1J1lVlqivJSUzx9Ru0KtvIqMm/XADcEqmEwU9MJ809Q0Pc8vuvhw2Bf1unWK
KR2lHUCwfNEL9CY/+kBT9MtwClMScqCQA7MISX/dYXfDis0RSExkXqDTUKXUK0vpga5R3TWDtRbA
ig5BdcMvcLOxrKVESMPOocVljVWvIqkgQvVc0/pdwsF9IlJMUtdeCMVI6TGbCrxlZzu+nVKboFY4
nCz03q36O9wTwAf47FW2Uji6SIgL9xdtHroXkWrxo5z9aGPPNiEGlAOafzLqzhkz8fb0KzHJ2AEj
PUYtMencnMF5YPLXJbWmepY+HFvMGrgdMYPcMEN0PAhWNyyPxORSktBFPv0JSEmuavPpqm8DO5uK
NATrFD1P/V9ht7lNQGYhHfzEtcWci5tc7RjyHpVositrEELul5rB+JB05IrtMeKcOM9xruNm8Btk
9nRqMC6B9O3HZTgnf94wWJfbmCrCV8oV23qFn6zuI7lbN+GyqCtkJDxLHDISUZkTQidhqJHr3vH5
9ZsJWZZOA2Gc+YaTXQ4AIBLn3bMpZlxJzLTZPzjm/dy42nXZTKHuHKsBf3BHhEQ0rwUNp2XOmdG9
k8TJok602zMHrZPJCmrgwJpH71r9MEP8fXph+6xCMB5CjnzNatLOPUal/GjQT6rHIEp2esx65DUM
7Ku0htjtK+1JLFfKMcN/8g5eA5iIDdloZ9yRsgS28TDmXlBQhpCrrI05d70DKbaTPgmL7pcUcy7t
ywLlWHpoiTURGdWijNvTD/zItejG7k5EA49/ubbyBzPrNxfv8nEfd5sKzur7jMaGOUbgyP38VfW2
cle6AUZ2iq3Npr6KJtggYKZzDACXtTHZQxTgi0UQV8SdEWljmpEJlMkVpsAWkyFXUPbDtgPOyw5y
mUOzwzkx7EVmYILyyPRw92R5pmJUyIA0TTIvtSv2BcvckPfgs7SY5wNcpc05n+pnviS04vxf0jES
EPmqIt8/q9vc3mr3Id8Aawxi4a04QWd5qwO+WMY4zUZwQIws3DxV+XSHAnsWbSRwTvo02nF4dFXg
8ZAe6ruWgdvG3BRQH5cQtwnNuJiJCbGqYgTCC6XA9HgYF2g38V28dVY9s7WRTIMXosiuz+35k16Z
K/BIqqIInxzLXRzcFWs+fvY0ICSu4jRDqIw73VhlkhBCJEm7ZdBnh+U4v/gsh4BEgId1l9Ipc/LQ
VX3s+vZOib4l7GOhwxOBzRaneHl1nd0Xb07wkiT1M/BhXogWAUejdf+UazYhzKTMIZVqvFSlrsL9
726Wo3wRFgWx0/b3mE/i+ZP3d81g3dVwpfxbc9O+bFRtVK7EOQrv/iNBjeshfxywVLPq687sxZZr
potlh/ZPx/7FGL8/1vNassKGOoE8RG2wXxXT2wJDwaCGFzLY/oK5WMdp2RwR8uX5VSIJoVDaJ+sr
X3kt4JIl8a2crr2gFM69c+Fh1CBxhai4gXUdawyDaFc+WxYBVnzviMHLKRuvCJcaOqcKXnPoeWVA
8p7OXfbW7eWHw1o6Umz0mVk62Tl/G2ztUGK4oa/tINZlKlm3mknsTULnCgUAFwv43XKEtodWi4S4
nMjjaF3uA0HR4glnYnte5ozyGNhx9HV6fjN9jaLR6gdlBOtq/t/fidh/Z51e3C3mCas7JkmhllEI
0Hb8g10FsOGwsFPYoki9Q02XB/5lh3Bzzl0hDnWmoL3heTRydb1HGm3NlJCYqywQgBMkNnr5M9Hc
yM0Rl2aJws3JUJFSIwJZnWOz2UL5HBxFQCAQDlZ5iHtbSI/WVs2pHnUgeEcr+RafEYjgCMoi0HLD
uwBMb4OhOPpfagQA2fn46R9ElzlTKESH1q06ClZm1IxAJVXtvQxSD4WKFgLupuKywF4FUA7C9kHf
AIRotFeAa4lAAlHEnkoCOsi5UYAne47b+F81ylsJOzAnlaw2iU87T/Ol7tdrQTQGXIMKtEPa1P4D
C8z4SX9dUM1GkROGmVbQ/lWJ4AdBvQv03I7Pr6O3KMRt7dblmt5WdZvFKJhxx5rm56f2UUOvg/Ih
zEbJqpuod1OymIzPK1a3I/rtklPfO+QYhRLn2iaDewtUhUbtRptcL44/jXHQxb6D7docaYrjkB1+
vNSuzLeh0fnAYILfaJTq7MokWXD3YoiXIMBFMmu17RYSr6NOxaHNTHaiSOvkEoCfB1OXQ7fMXkJJ
/IeNtTEWRMk5vf864xqimTBSQ426FJ4ImPY6VAqJPF3T5Ixw8WIltYsmSrD2+QHsft6SxDyZARN/
cP/0i2aSQqyWYGqIKrbMWK3CJa8fzRgjw2kFBOqE591csb1y0+tJ+oFY3swhMsFddfVr/Q0uN4g1
ZMWWwsV1JIIMOKKFQD3rYMAWH4Gsax+Nv63k48LD7N3OjGRW5knjdmEJba2czd9Ytb0cNHPDdCMy
Ru338ubzTf+q5CYXNWPBE+Gm0JBkRIpuckBV1Ih4hyQuBLqVFpfyps5tv320xhl5HjlYeSVdoNcO
CibXUPfhJzIXi8tysvzr+WgTJUPLwhLsiz8912heNXWrTHevKp7CLFHCBJ23vE1BNo9VmKfaeq55
gXK08iQvc5VzO9m4kNdGW5F3zhl79fMwqmfP/zD5PVZAABo/SBS220sxZx2JDsU1S0D0gyBGqQrF
9ni5cqOGRnWKRSKQZtkNORyxghe9JGNrU7dOvOnRUmAtdzUFm0wpyG4m+4RKcoG9KldQWwQe0pFA
lsAL7LSAX2V6R3H9kPClVwbX4uPmNgr8PhqmV94sbxEKugzs2F9AUmQdfCci12GXBbOu59Gk7sbH
SRxhy6rowXx3l36QkKt9zJbimw7Gk6UMPHB42QIRhb5OYir7j/sBRR9h5ea/av2YM2e6pZT/pmGy
gvC9llByaumjb6Ae7AwAJjCRDjWOVSQWDAznP4Pv3hGnejaADsQUtcmSHR/M4imMLeD3Ns4VTY6N
mm8OkIVb9pJBPcehfuDN7qn5bWsvSgE2sY1/oY8HrIXQGzR8aZfOZ4iwoUqiZ5xsHjoBT3Vybqxw
F+OrzvRp1qH45ZQeqW2RWDDVGjWQNrrGOr+uXjZ9KlL32widxWDl3ALrLQw8Ar6ZbECBfuzYhqu4
In20nEPaOHCmcRzs8Nc47ZYlV0z4vOzyx8MAI3hFDih4UU+740QOkrB10ZE+92Cfn1d3pNnEJmfN
V2QERUfPVGcvJeeyit7zbrxlx1oC8xTdQVsadEeSQQ2GiaZ+Fyp5i2ZYaIp8twnPpQSnleWdf0SM
xQq49ErZLHeqJFVhEaht3EHyNVT0j9rjuBhT4IbRUErFd/nQc8032w3nZMny5pKaGbw/es/SwRp0
RrdKtz7+y/jwDeYU51cXewW/8FSQdVEHNi0y/fUjJ7CKKmDi16dSqoNvx+QW3MgTq8y/4OmydiZi
+zYAxDluVb1TWdeMWeEaiOYnkfVCZhTjs2DYT9oo602xco8LXX1Cedxf9IWpCSnZMOK0KOjd3m7j
OmdTxO7xSU6X3Vsk7nVAeUAgMyE6FXDpI/uORe5M3uVndPpLivD4sxn6CHGl3uB58z4Dd5vBibx4
XH/doVGjto7yFk/U1ymzdP5JEwPj2cTB9SrowD/vNNDcaH329OEwz/01E9ynXY1YhRE3nLHN1qra
UaqiUL+jTS9YSVNgvNwi1RAO/VKhOafXBgk1wbyvsndTmvxml4QtmCFk/WYzaOhcwBP2HdSUFhHC
X5dTx++XvtTGCDiSmFEwGluBUF/5CnzPAFBPFC1jA029Dgm4y9RoSRtp1oyJbl4Iaej12UxQegym
xoDryXhUHCZiqqVttY0wvamcs68tOlw1LjhnAn/xQ9DLDsyUMVtz93i3cd+UjMB5Ft7RtZYhR4ST
jiYQssissWXZEgMpMEhBh2cMFw3e9NXn5syKGXcbnXH3A2pfj02LgK0YcvIbguYzoOnQHli+D15g
J94lQRAYfOeeci3mBhQ7dOYFeYZCET0HeMQVx8Ka00dI85bbttCJzcgzJmA6v3gpaUGTGa+h4wHb
FVrujK0v5V6tSghBSeQfmH/91O7stsmLWOe9vgFPtdnpQaPH9MGv0V9MKgbnVI4ACgDqn2LeG1xP
MFhCqlgyIXRuFttOjyAPRlrd/xb+k4rLefc+L1Vk/xq/CctHbnnuxbH2STteutSotJGaL0qRvl3a
XG+DYnp7oX2vOXxnXvQLVR7kyXHWitOZNvuggZOF+acjlY44jY/2BePl2jyk8TryinDpcC0inqji
+t+5oQ144NB4EGQo9uatD8RfmqpeWcqlvneGJYRIXs9qIojf6ByUX0IUvAgv1d7HPylPP8yIHgcl
wKMlYczAAwkR6moSb4CXgMuDcft2dzsGYc067D9gZvDuoHbKW5x/N4BJ7T7WdOlESz1tD/BweFpA
GlZ5OIPJBps19DlPrpRcJzkhUvARXcTUBnjgKk+Ll2ihAJEpFrL9kV1TQ0nJ0O296tbVmG8okYrh
lx4E9Jc1zwKRKyUWLYy3e9G+gusNZ/oef+p5hyYMnu9Ucg6KvE3OUpLJHOmjerNIcRR6x5BSps3T
/B61LhvHtm5rCytzqSm438zcbtC3dDLmllwh051xn2FWqg2mXznwDwrgPpqp6RjUXKznYuACHDm/
ZEZpr8zlMDTLn/XgYnu86WVwx2hE/FIwE+GkstpRJD59pGNgl0iUIV+2EmUnvfKCT+2oaMFGwIXZ
SNZtoalLbOh4r4Ak35XMlSAGuqh9ZdXJYQXqm8LUJdfvLplaMHFfqB3eK0/XHekVIZK2jWaQi0OP
VOVH9B2zlIO1pJSHVWchgg3mGQ78PyZr8mWO4W5yt8mIcZ9KZPf0muGlUNHXpKyOOb8RM5UXsx0H
05yboMTh99R1ZeH1oDjPN02Rq0KLGgsJguvYt5k50Nn+syZOv9+VE62SSD5m+IEX+Co59mkWwkhJ
jHekRF3RqIW0OfEaBX4ErB1vQdWlvK/dZZzpz+uZqWzdOqxEomrZeh2g0a6XVo90TyRrPxs3IQhT
/OG83sKhxQveJTLYjyQ5I1ncJvrkrqXokJMAzyubv34vL67tPlGTv11rne6DuMflK3Pw9hJXec2F
cts0H5KGihTaOWFLfCJTCdO0+jhpGRnjxeLSxfmKDzF/fSPRSRSlFG+n9wp55xOWgSfCccf79pvs
sOf02BSxm7Ng5ETBMcMb7QTBbA4va4g1ScH8LB6+Lvz+XgbPPvas4OYf7dbLM9WiXMNSFqJlgw62
Y5pXrNeNaUUZ6FLFzRbyQ8TMvm2Rcv5J7I2ylWepyp7OAGuFJbNDfMmVkpQymQOdu0LV8B3ujKjk
BPKNmYEo2eC5mFrUAxQuhRLRlgbSGn7QNBzTAr0M740KSK+yOBoDmOYTsuG2SmII+rq5Z+0PzAK+
4TDcUckfi2UURr+bJjUOXl9DgqQTzSChnJBO3ImwQqZme1gc8L1ad02kgXAbI4BsXHxlywX/20uC
9ZcgCxd2P0L131Nzil6cvq1nh7MqrgFcP8wYQ/1Xh7cpOle60aytuFTXdCBkyOKLS/1JmK/GlXNt
76RDlOg4iaPGKxzurG69xZ/s6Af57SmtCYwBCzMd72xTpwhlRbv53UuN7cHBi/OvEM7zz2F5qJqX
sTU3tyq80a/LpSazVOXf3Qb/inAr0Zmjd7MIKYly1c0diwRTMXp0ZW4NX1VUrSXnvwokNZsSpR+N
Qn/2VgYhDnAwRma256ih1VAh/wgIf+m5o848ELDOqXhupdoi3gzZh6eL6ERkblzWMkoGPF1DE1R1
hgqfeEtB/Akip7EASclqjMhhurOz9CM/aSESinH5meR2Pmzsw3DY49DKOSfxOfQ/25WlbgI7r0SM
zeyT/jGObiTcpHSp2VwWwEcoDNMk3RoD13IHNphM6aEeHGRM11rWYZgTbG8UVI8So7bmZUSV2oRQ
wYlYvqsXHm0k/zLeS0Ri6uoeuMlk3412zh1TNRdZsYXeJ/8za9ZmAJiO7vGUa9GyBiveAjJpzxp/
rmJdJhtEZQte+ju1IUYFDkzoICkAoZzvymrbWb4PFcoL+Y9srILLFiCcMBQyn3U2oEpelF4rEwZK
FR5A/vdySamNFpr9OdNhd/Ng74wohGTAhzbket4oYuVf1OOUCulBSQQgaFN7y2xHQS12MdXJVbPq
rL+SDZK2+rueZ2g7zbYxAwJnuKTLiM94GvK7Fy/S0vc81SbRuR4vDZH5A5hhmANTYVXaC0xWyEzZ
VxBTaHPgq5+w3LmNfYzN88adykxnfgCEqoFY/dHWbRy/BfYM1KiwdvhKoRqi3SwsErHJnviPh0mZ
kKqlvekwCTvSZxHIgVU4v1hn+hXGWYqAkkfFSGRLLn5yivL0kou6RrdOmbUwSekyX5V0js81H1lx
khD/6PCdUBLDCOMmbLQhOnThu0t63jimJmmfqDtQMbNlsFChtKuFbapTzT/ddOqn6Zs+mJlDo1ir
lP4SAZlgPZoC/kGExftPTdi1xuRhfoXCunR2zfsEuk75NsbhhINnmK5LAHlbH11gaznlFFv7230k
iNxHxTm2MFba7g7KiB/L55kxFzhMnvKupeXEPWFOMo60zn9CbENL3qVIthngxKx0JO6zCesJsbu1
6mRP3vChU4ZH7oz0h4VYFTnYqf9a8SbNNeySqknTPpiQZJIptJbFHHrHS5g54J1Ss2BZUSDsg/p9
O5H06gnbP6DyWfhSPdMOpGHWtG4mioXwpUZBk+/Q0zetB5qI1grrqg00v9noskgbHkLFLsg+DRG/
eUIhyZRB0+zIb+UCvVQPr2LjHk4y6eve+UP8CyAMpny23i103tWojYPGQpJzK+i91V9lamXpR+DD
ff9CWaQQ4mVhigl8yfsUPOPUyJSLn1G2JRNciET/MtvRmrEHUz+vA2FLiywip0Sc716r9W35Tfy4
+2Tk3RyST19WmqQMobLZSrC3cegVQMB2iEkAp/WB5PGS6rU1DAbaRPmohSLBqPzLZREoNaKxpB6S
2s1p9WxJ24sjUaN6q+IrTfl5KGpC2NZoFDnMUltSm+11BvnVDY8lATM7yqOUQNsqQuFvFXlGT2tU
IRCC2y0etWB5wgt99qq3VfB/OWtoOf9ZqInV9wiF6Xjj5rl6lQeWBwKP6Acqnan/YEoLKlh+YmN6
+7M3yZV6jQq9DZbA2AOiOyWEaWV3C84epMScKbQdqxFQZ+1X5h4w366t+hM53qJsYycQjINCusQF
q5VwzhFfSW2R7LW5A09epGfwjcvuiIIl2ZD/UzL4YMo/rQohIpzk1AjarZgJK3sVgQsZME3aShmI
qBvXyu6pfNEnKgf1M0j27/bkINpVRSbXNjyGgwyMY3xPJlfbF6kARXFhCMCtAjNdnnKE68Yjv2x8
2mRqDpNYwhcTeJnq/2K+S0iLAlsJZJz1JiIyPhRzEkYgDMWlUY+vazMPAMWKouRaCOIZlLnmNkEO
yp/7l4Cdv8tX3FXdtaYKoXNCNzgZAbwdjMaFICkfrfe52NY7ARsYdY3rNYzjVX6lww1824VxBHij
94BN0S3KrGhSSH72P7iTL7WkXoGcE4Dl+RwFAXS/SZ6vgT8klL6fZLk/ozj0XMeGL3wilMHHhsKH
StrfRXL3zC+NSbTAx6EeienF6iGelHp+KQpb5zzoe57K6cBOGHAOe16GS1jRbU5dQJFT/Y4Y3jwU
GgH62fidrcbPQZ10Nvuu9MMCFn4yZWtrzTFxa4NfJzNowoyYeUcUWM9kdohxuw1VCbWciiCrA7zD
AI2tKkjnIltSd16w5ada1YoFTBVLo+lw4lJO8qHYGQZVxVoujsHK+086BJxC8a2N6IxZdyIFqe81
XshNNvYuQSbJJS2YuTRK0ikrF8JUw74NQK3xGZD4kHkC/x/t1nXS5WxjdFZgfM5YNZz1biYCihX8
fIBDEskoOT6ITb1qSL0aqGtYLTQY9F3+WmP8ZELWztWX1PLQt5aWcWQ/ujNCZJdS4mu+6qtdIYgl
ZXdDDrQk8+lKC/Zuy3DDFPJH4k8ZnMG5qKLmlo4PQuXB7KsIZYFuBbKgGyab/VE2q9mXZqigcznM
xp8SmWxRPFXjhBbRDsbm571dPwHCU9myCTWgh4Lc//Oi/dZJWc+pmF5qjyjG2D4oeP5Vz+R0aG8i
yelOnTZAIQWf/YPORv1/FJiYG1+yG2zbJFlm/rEfDkMmKCJvxy/grnnJululQELTb4On3enIYo31
73YsM8tFHvL1gZKt004VlnMRKCRROIPA/gj8ACQOLx5kh1rp6zoszSnbmsx9PmVGaTwzCHEe17f+
GP0FZb62uALlahybcDUcX8FWIYtBDEbIiqzxuStxxyrZZj5ClK+my8hkhtcnEWmXhMv/zGgCSP5x
gyNZgm2Lv78wKObOaQdw0Yk7+6EJHToSEl0UPvn8FBI4jK3G/SaMbtutZ2uEro20eZGbydSlcebZ
FnkTeMFvEsDPYlv7xcoHb3djRUDKpBg8gfPOtgLDC29WO6y4z1ypNNBVc+3UiY1M2/B+ekZQNZjm
eyW/QSZoR5jOA49vPgrhr5G6XsSWv9mBkVO9gIr4VA0GdjLSbLNYWKuRoRZHfBCf+aI6tjR9oh+Z
GNb94YY2L5jpF5jyeU8visnUGo6FZVxkSJk009/3igrcCjIegufzVut9jQ5wtFtCsnYzpVVZQBnO
Ttr1X10qTEkWDY2g38KvpG+7GqdAfU309aKcIqyRqydoAvDXZDjLghFa+C3lDZmRfV7103sXumaw
B0rflA3OTi2GmqrCpIsNyatNHj0IVxqJEDZJgDY6kCvATD/Au+oOdM6S/kb9qiKKzsiEG1Zoteci
JAKFHvHMn/1ePfb3jxXgh8Up6EvlXWKo1XLTkgCBXaFJs6agsKLrFIz4ZbSWwjxZryCHxVRkAlys
XSh1sem8pqxqaUJ16iGd/Y/tkIU0MBh24riW9uDKBMYDQHX9sSXmQj3N1/DZ8pW01kAywQFC6HJu
4TJbN8psaVy8FIwf+Hg8ej1Bm5MxOAtT7EtTeMBLjvsr7obeTyaM9TCuc5tBuw7EX2Inqf0pFJNg
C9FhuiQnWB3fVIVqa0sUe8aIZqYA9jE9i/SwZGA0WcmOvUHrJcw889cdrs1sZeyqGZC8vcPr9P/Z
rA9u9nyqHoOs5WmrDRar3D4e6QfmUXz/PQ4pA6Gp876S7vJjk2yzTsMi5WTiJBbFnJffZg2jJgnM
jOg4D6pomVrhR/Yo/uPNX2WctnzaiUN30MYqhdBlyH/8uGENBe0MQKRqNOiTs8GvEcfTi5Bn1CPo
WhVTN/nidMHfFyUH7T/AxQml/mvkJTpFREl0dMUSPCbTqJdc0eJtJMvzKAG9KVrbkZbdYc1e8bc3
+snmw7iqGr21+i4ej5+SKyFh3upDGLobjlBfhWpnPB0fgRoa67f11emLSvp92Flz5gS2fdTN/VNq
uZSBTbV9kjCsrpecB2kpdZW8XyXorhSmKn2I/iBlKjz52blJm3nxSYM43HdqeOxXEuk9oqEY+Hnt
VlehbywUL4QdV9aMeO5To2kSFM0ZXDWgTKGX6m1Y07/sAfl1baWEz9TD16ja1TCvLvYGwQlyTYKy
8C74IMWS33M4MMcbDNf1Pz+7kBIyMq8Gfls8ET0cAq+BEOCw5BMwbt5AIQV5/SXQq2jmyhb0tVqJ
WPikiC2bLwUssQVAUhoq8Y+WKSArzqvrQugFptkZ1FtB02xkitBRWD8wTAGwsX1pdPOOKMZwyCa4
FgqUJlRiCc2lEIi1HuvIfNXb33yEudbuzjGnDdmekK8gNyCRcoScDcMgEw7wwseTDQ7d9lINgLSa
uEfCthawIn9H5t529Bqo6XJKmQzScDCes9jSuCNWRwfAH7YAklVWIv/XNsPGFgfUmtyWrB48xhg7
wMsNp01CHhSImXagPgNpIptNp+Ogzyiss4gWJvyZ9fVleFvfPVXO4yB13tjNIGzwCZStGKNmpgpE
EbmDc2BcNbP5W52QCUHaUbBq9jLq+noj9LYRUmVfNGkFSNZ6hKIcSDH4UbFSpv49OT9J2RYBeRAz
i7kJ5dDbGwsjLDK8hLYgLhnI8CXhIX79V1lgEiUYVMDzj8CjCXiTd/lAx89b/Y8xhKBBgtiLC/4k
lYW4eLeIpc7W6CrUiS6bwVn4sovkvePEI+rUSeFo8FhrOVzKDKbGhN9NtDSDRxEcoDjy3hOY/kK4
qZ3OLJP7QL790SrO/3fMvHylTmGYX65mpqbXgXpN2I/dgTeGbTdIIrXK/fhQ/D/2K8XZrlx/9/d/
XkXy4w/PKF+qlGoK0HgIhAd+jbn0zBVWR8vF4XzIdLNSXMt4PVV4mSD7NEVPEgX0usLqv3o1+jiv
eM2TOb17iSJkL6mOdIPpYQ3qdqRmjsAuzjRBbk6zjev21T/XpiKqJ/vNMr4phphmE48kzvPGEZqh
+fUayBNiEPnbrRrERrtsJ3Pe+UgFMjVpRy29Nnyp3m1C4UYqefsEVsBG7sl6c4OOIxrpyfAAw/5r
Z9Akl9FZm3xl+eaZmU4KOmCtjOqpuD1QOjU0+I72TPuX6NZkO5O2XtTYN5vYjLClNI0kdhSWW2W1
L7OZgRVKJijj0ST++P7FXKfMETU9M860OLqxLOJSvozLInhUu4KhNPp0QROewWTyDbecN5W4sIaO
HcwQ5oPhM5goSVyNFtbW1MczdBWL+5khNBLxW9hj8UV6/u5xyGiq0G4AX8fvAebhCZS40tM195wx
l+MVitM8pqagEIvWHhNVCUz37V2xiQwcz/lXRDC6BDrIAX1jfZyOF1cby5+oq2CmBFmZG1Ny9uJg
RN0R5nGjYfLxxEThW9YyQQJilY5eLlNx7zyjnj6yQHAXxQ7zUoPjJRuJxrY/UCLljCv28JjyNIvZ
bT8VBczkva3RTp7b3dNrJgshnTIVr+NYlvx5sdZmgyIZNDaIlaZ+4uB7eptRsB896gGAS+9KhzSG
lRDBJ6atCes8kSjeAVbDhA1qQLQKuOFkN8yMRpdojzo6n8qkjFRPce+IIqNI7i391vqkkk3sixd5
7FefsEfhIiko0ZVuwbl9UCi8Gk2RHvSOD7PsOc2sZOkbiczb9GmRA5H7uq6D5+Wz75LfrMOKFVS7
3CLYxUyCTkxTQbTodu5+NQUk4oNv/HhmgOTkzLxAkf/baHpPrqdjNYLoajLsWLIm4p0QEAW2NXuI
x7R/jUbNwt8igp7AAzoCdwu8Y6r6R+022urcRG65g+9ma5ee4vmAj6xluUMiR+02w/dF1ksIIe68
xXoTfZVzSOcG7QWTIuYKiZcN9e0el+2sBjv6QgUEyspBEaS5t5v5Wt7gkb1aRJWb5BwBI+P4cOKK
X5Q5LLbDlQk1aI78bYOnPMuiZZGwTan8CB8eJQCHqY+R9dVFJLyzu3yeTvQgZg8jbk8qBBCskFY6
4xNv+lyu5qIynh7g8aME1Q+V6m66wOCgsZMqQ5HXrneOxIE8IabOdqCaOm9gJfjMVyVZcBrE1H3z
nbQHKurVoR5tbavghD1WH4vOTsnqGItsn+5AxlY858qkyK8TaFm5I3qQEEp6FPH9b3RkagyT6vgh
8O3ifHRRi5jc8SFtgVsyTedhPzC/DZ/b4Nw/R40XkHg45h3/V3IYTjKZ1LRPJAC+BWxicZnF9Uu8
p1xnjPxaVZbVdwojE0ZJSS8l0Nztwo2G7NFe39d1EzYkZX2QwgK5wo20OTB6zKYxeDDoE0mznm5q
17I1Lo/E0DjzTAnbQndQzXZaE81hT2WMfZbFglPbgSqVIKzf9vtvXVoJUMWA/wSNGBTJlqW2c0jn
LN+tyrmAUVt6CRjo7ghO/BuNpkn8EZy1atWRwBePPG2BOYOrifTidBJ1jo3OMUlTHGI6iGNwJIIi
vqCdnO/o2NeAy5eHq9kG9KKB0Z9hetX+reNhO9FInywkeJUFuGO0BAwD686IUUlw4oY/0r30V2wA
9YHchLA9wO6DbIHuIccsudr2llO5bur2UU6rrGJraPhq7uhZSN1n82L15BpoIFQ+y5c2SvuxjxPy
MjWN8mHFHGf3qPwXbX4m5WKKCIvRhsLaOBF6LAiSmvjveDGaiKDfaWf+Dwx4AcIoNxryduD8SgME
ikfHc38VDy2kOYa96dYiJvOfVPE9u8OqDkfeOgdH673bNrATbK42wn4qfSwpq4m9fHtvy5FFbt9A
qKTRMbHE2/gHlqvMezUyaBRkxGl6ESa8sCBOvoLsyngmCnOmcW1z9bPxqwLLwDN4oQ/6AQpLcMrP
jXfM563dVyTEtzE6EuMXzEDTR/2MtNeAhVrZAWNUDfnRmKE0mOUyLiszLOqH78QXsbsowoLuvkte
b4tisxyQTRJMHSAnhNCoNjikj6N0lPEdxx06Wa7dSKNqEVBzwcPkVevx/g/yTll8ZxC3BsVpxmDE
IMDhAKdAONZnA2YJzhZ0GzLTKL5VAXwC2/wyxaSNDYvyYbcoALik+yuvZK5W+cjndBaPpA7Kapyt
bzZdfBUZ8VUJ4N9fhgF3edl0x2Zg6PXFvPchD16y6PxPmK3QhACqqQY/cYUg/aXEp14DWJaVCy9D
ZcIhNykK5/LJkjhRf82C1cHAKeHbFIzn7UvZuyq8usGPMDc4S9Npzsnh1zOgwjlJ3h7PpuP+kQn+
5bZ0ViBQCtxcb82l9KKB61mmJPtagTg1wGCO7r2JIWOse1maeGv/qs2+WmneJVz1p6S3LnXEkU85
iMa2K/2G2cV/pXa2SBlaK8+6iqaQO+jtIF3zsaVYro3DtjWtfZdpkaq0K2ZGUhb967GIatIDjBoS
nTyVqOQgNfZMKSL5fPgDoUUXA+WmioujVfFsQ0bMkQzZ562qTV5OxUSl0fP7/o0ZaS7bpr+x8KKD
o3/EnmY2m/e/ZW0X5kwBpcn9izZWfAgxy4OH5TgTwNZOumSfJeMyXzEXq5owybyG+FaoP3mwzbyA
QwzkdS929yUiLw6Eqb0w5B9Y6VNfuIk3yUQxwaabIPiBxPdAz3AW/4gCY2KjtKBtdvUMwunX+XWk
S4fdK/ow6pvtHqC8C9TMFT8aPMj6cAt39M0IlxxMkoZwaV/0F/zWwBCCXneiGOEGYx1hiR5ifaXu
klK8rzbbsWagjQfeilOyqkROEw5Wxzg9AJDAlnRQjU5eiFTqHlsCR/az7AhGpfU8ndWWN0G9W0HS
+ek8B6DY/3u8PFT8Fkq0jBua22M23AXZ7Z7yR/h6uaXAoMh3lexG2boc2PliS70Vr59QX4QxR7fw
pB67S3VgWn0P/sb9Po4CY4U3CkDwCUQbsQtM5kQICOwTCZNqBHpi+EoFn9AwgioGmejaEPWsVVb4
pyaP9nq/sWuyltJPg4fcD8Zv8vTN3FYWW8L3Inm0kKIsN30oVNBzOf1aTTTDWiiZyitZSyDgMZ+u
NLsOsFdvfWbcRfYEk/sLiYIkBrXRM/7i5mkBjkPR6bcOZWnBWithbXO/NBr/zJtmkRZDsfWaabwv
FwzaWVFfuxrYI/0htaFGS0aVrOCfLQJXckfLtZddmngdZcG+Zl06zqZxrIM/tLD5aah3Z//hN4pd
63Z3xaBfLje/fLYP1DqILtAwvjZGlsrWDaP/9pSrTGE1rjPv7aCf4IhL5cTGN0U/F+tFew53w3B3
LCCzrxku/8S/teYrUutrSzbQo/thv2uawjZ9joProiz8VtXZRqzTK3HC/MDTYBi9xsDl0J7JRA4p
+yx5tF7xNNiNRov5V0VWG8xc9WT87vIoqglX9mp31BWSEjeApo0onAo8BcEbKuli/VyOcFXvvY3J
8AMEwje3A0HsTweu5VOqxn1gx3Oub77FA64NEmRLWBdDEXOck1o/Lf2JkGyrtt8YBa3cRcUZGGAL
LpZtAX6uyOyvW6B0m++tIwoPS45nq1Hjb7MUh1O2jrtWevFmb0Dk66irpncr5LVt5wabnDSUTrEz
B5k5+7j9vDSKraLb2qqrsoRUcHXCUyCgWhbaZxwp2Xz0nQLb33Hbmz0lvx70KFjJ5KbhrpHKsbsq
4f+RiCbuekrfm5pbsrt/SUCxFbEgJDPpbEgYwNCQWZbH+vyrjW+9gImDabM9RUbqRcP3Q7zZ5nNn
aW4TN+Bs8z6o/L01pmS2EShJkfzmwP9EuwbAHTGV8dYLjzP9eD3e+7l8SdeNpdS+G4BviHWc7x2t
xvtGsu4XGPUvop+XMsWYLMbYNWx+EMjPkJEItIWFN2de6MwsL+Tt0MLhKD+h5cGUXvPlybtOO4+y
aG9LDZmpowVtGRc/pYNc2qi6pV1HRiJVB3pKmaRQOjrCrU59Hp03cHnnb4hkUg744iAdqAmqdGJD
EJD+L7Z7aWZTbdk7/JLBO1+aQP/fmAOX0l81hGvrCfc8VyO7Pol6rSeAeRthS6QlhDGNCecU1xPT
knLyiuN18CxVHwNWj49mUvPhueiqdNerRkN/jPHw6sjX9moAMAzvGqwmiKYOnM3GMGWBZD5mgC7o
ZniVTdiqMXf4S1P1ViPDuuYq1w5Qckj3sDh6isOYkxPrteLW7kCE0N2L0pzeqkcUoitFTqZoue3V
pmYSOOy5cPzbXMBg3U/ZBOSx7KAHv679qLjSpnxKJk0iQZeJ2GGbwS16PzAivD5vxoCGWD9zkN6h
qDSeDPfR+tjlmtBczKAWeOHJeW5Ol3Pu5uJ4uALSvs0ji82IuyyvciBhWzeGN8rgmxKWBbrGwnl4
EohryL7DARgleaiSEP1u33r/RpGj3tVxu0jRoKncADhQcq1PAgeOB+YJIImtlyGrE9O5uNcaDk+P
NbXDSuRo1GRiaNsfo2PaO5m6ok5ogCEEnyTQvR5BAPVYbsSom8O3OtuTziSeedAc/dqqk5Ax3Lx0
U+g0r9i7r8JgUdU1Ms4tfKWRXPPWeLLVhv08VxeP1jqwHXz2kx/lkSv/PKVWdb9tc5DvdIC6lWvO
T/QXcRmXHy+AualKgXp6A1tygXMLtX51pjsg4DqajTBPI0+A299NSN1hork2uceZh7WDfFik28Ik
K8VgtTjZNTbryMEmqIdcTK4CHwMlPB3JOqndcqw6yy5jpzli+rGybn15+fR93IG4foSFWZHnQwtC
FS2XYSVxUPlx+7m1gMHfm0vzDADsrK50vXre3oNFlLvMGc4zWEEAnoSP4Gu1PrJrwPO1DFsLF3Tr
I/vfWeR1iGMdoZfmy2yY7vILNmQS7KRmv5n/+mORrsQ3g1L0UAnwvTloAwBb5MaoXMXwmb6gjtjY
Hfza0uKDvsrJalLME49gUM+rZmFUg/tzh1goYBJ8T12cV/s9I6J5fwimDAEHxwHWQNCDb2/6O1e3
lj2kMSrsnv2sbmB/37vIPp22h7WW1lJYsms9LxfuRn+hQkf0nT/K+H7aeJy/4+XF/E0iSTRpOylC
6EeEjnVODJbZ9ABgSqvbtxvpOiqjT4yVxWb3JchOqCZSEUbUCIgg/6ovhvjQhlfYuhNR5S4AB77F
EDy/pc2HPtascYcFF7CNv4IBGHrqOWVYJMO0tTrCveQey2UTAFLbVt1jMURCqniOtGH8piVkEzKm
a2Y8Plo1pscH70sIGdgC28T1bbYyQ4ZuKlFWW/+Ej8ZyLwHp/Cq4vnghlWkwoQHpdAYcQRn7KeMF
gQ89tWBEgQrQ4yzNu0tgT67KuPZaV0pb6srmuq5qpJcsD0FM9nXjhXsDZ0GCAn/u4vTunUXnw3W2
i2TrnhaK+EgmZ9sMRWDSZr0HMSYGlIGuyQrcRWNaMZ/4DiaomXnqGii8Hv6ypDD0PMLyoXmNJyYL
KDgtRY1IyB/nkM9UoveiqqxnasaF3G7w4TjHykokiDW43Tc9FO4pcI2wMJO6PPF6aX2ycWgrwVU2
dAzQ0SsLu5MJqEnVrq4JBkJNo/FD+h/0kT613QqcG39GAhhJjD6z3+ttyXv8q5el7hROfvZAMHem
r1JOeP/bmyquXxFFGpVGioleCy9gpzaCUn5AavLfS03Ih1riIoNIpsrLZvW8eEVB9WgWX+80xfrR
Y3Ht1nNDOUUaB7eKRlNjP8O+cMEHUSa3tSQMgW+uSO3qLWSsXqtc5uM+Wssri6RgxeNTePDJmBrC
46GLD/hFDAZt26cZ+G6vNKH1lWUHz1XHUyw3KG5lnHIDcBcZfYNHf39n8QtO3erGtqDUb1Kg7f+U
BE/Vd1OT6hHsKWMYko0/SwchcblmfAbnqz0IHRlX/MMwFuyT+OamYZs+TfKaRH7kNecKUoBQhSDZ
FE4IxTh8KPJf6+asM9jJfApD/tMoDKeyGusmRVPSKIhWZJbtP7j8dr9yAR6NzGzZW/uvgGb6sNft
IKvrvcsp0XrSCO95IjOTigSWXY2y8JyG8HU8J9NXy6M7JWj7rlBUzmuAEiDkPeD8xKqrsfAWDBX3
QvgUiYeR7AD5sRm/qQoW/Vm+QStptEioPDcMzPHgCI9mon6L/NMD83ZJZKqSJuAgc69DAB2uqPev
ZkABqHucU0UckONBgcjDQOANpam1U2zRT58gi3n2kVovCWK7XBg5ZIbKS7FZBqanQzJPTuskf2jC
v7zMPqQUnIQmgAtrpP365eOXqI4SWvksDQIJ0EyYwdfMMH4QvOlzoa/vPa11bVKJSop6oiqg3tKg
iXIIXBsi23/g1la7uubWpmvrrnxa+yJbi5qBIUb8lhRRFuWZ4qJijX8trUTh0qH/iiB0Bsqi8Hu9
bObv6bGPR7YHZBFtBg4mBuuIEVc6MugNoeuTdFhRGRoV+bWpk/lq3ydPVNwU3IQ5bOa5Dq3Nam4O
zRlaoJzXlUtWc/ROhwJqQHzrYNGcIXLdITjPAdfVQgUZ3grbkoGy509ggLEQP5ZXlXfXvHkIeuhJ
NDJ2mhRqKgbPZE6LCKGNa76pkve+fkK+jEPcI3S6A9BZZXa3iON5TTREKagnj0mf0lX7dzpsU7Z8
LsCT4+WRNP8A984fygsX9IPV0z1DNoRRSJXQoGnFV+em9WDonRh2jFDmH6kYTU64d6Fn3QTlCrmd
wg6UofOX1xkTfD5L+Bb3PQTRLBAnecv2QWnlkS2eqZgg52aq5irFqqwEY0P6y5fyrHWLWcwj8XuP
1hCiyLVul6CnBUxhow93Z9rErUfQC3NZ4Etdl9IihxcaskXIDv1uMpe7vo9aTAsNvamYxRWC2ozu
eWEx2BgzEqSnWH0HTqWzPXFv2xU7cNuU8EVQVUV+uilf38ZdEu4MZwzjuRn+yyIdy3CFet0S0kdV
0cJDA4trj2i8sAjyRsba6XMi9o+dzPLUrcPSbgTA1xNnL+NC9EacSqRZfLNwhYzzAY38CgH0bWxc
hSfNaOMpoLTmbGLsV6RIORCsR1Hf0MjtiNrkYEbhBG1423yxv/7+k3BWKzaqm//QtL22kyBIvaE8
YhON1ZEr57SG2Ymqnpoj5+KFcBVF2z+sQkRei078Lep1TmlKZdyla/9NoRAVVVXeJBQfcMRF2o2T
psZFOJCcnE4PiYNwjsazdbXlwprTLJo16tiy5uS2ZdQCCXI8nmV41QXz6E4veWp43ltgb+wQsFSP
TiE2Uo/yZX1u3GsiaMiHIMUGmjT/pGnEK4fgvr6068dyFfA1JyZL6tugcAfyrDVsZcOgS7QlSwcE
e2JakVfmR2Q7blABtemQbQMsbrG23uVZ1327Ut1h0y9SO6ErCAjGTHUmQf4PknI8ge65QS5Gih+u
YtRJ0mPF/qW3w+ILZet19xGLv5Yn9OMhKfm+HGlRhQ4rmfMAxNcnzSUPoGeDtkK0hDyoeLiFAo4S
UGEi2ms9voBm+hFgkzV/tWYagbz1trnE6hXlE8YH6JGvzLOBQIIfx7y4XFX/B3jNXj+1vOdOi5o9
KhpZLBXtBHes0Xaxp4V/IrfkUKNPbnYGi008wZ0tbtc6/BIYmllTjfjM2yw791i1hom93aEwWQ6x
wdXBLIg4jeJ9SmIAh/bcDgoT1mkF825z3sgEMrzcusNOB40nlU9C7pFR3SHAeiMaS3rLeMMhF884
fzBHMg4MECmRXxx/NGuFjFRoqlfjeDUUq25F5ASwoae2DboRmTQICJD+UQdJh26F7F3S9JzGW/Pb
Ih9bT825UnuWj2mqK7k+wb0WbF8p0jBUbmUYsmHwuwt6Uj3lHWSR5q6HWxmNcPwIKjMIEEgbbsab
sFIPnRiR5Bd1oZ+hgcBR/G6oMlFMHzv0WFcedOoSDRfeBK9B5WsGWRobIt66pAOtECGrZya7hzIy
W0Opr1J310pQtJbsdDnn8n3yqqnyO5IBuEpO+bO1ImtmNjD/1DVbX4dod4guGQLVylgF8QrLX+7Q
Ar9G54BVryQL96WERoS92wOuYXwPPfM4rRbaEGHC/tCOGlX/Mg8foiyXRSexeRVTiEsOorT8eyYG
dthPDb72WmoFlhuGN+qF5akzy8CB9udQ/zNLulUcR/tarNc7+VpD5mkkbHHGZOVy8hHiPukOEGyQ
liOhRTkfVSgNotCxsAU722qLVPPd3+Ea7RZFnbGTycB/Y51tJD9LXu73Lxh4InhVTo68j9b0jVTK
YWECflZlqxpFmxmcMWzxFZYU79e8S9lC10WtMMvdTgXT1QnOhEuejPvu/E+xnFhb/6EkWqRf8Bxy
awxAzs5W344L2rKPzidD7KNHzgcN3KmstxM51u0G/Mb3AVb62Cr+lQiDjl9EvfLqAlE4PUEGHdAF
BiUB4iASIs4H+ufR+XUMdw/Ct14si4ZlCQDuSk84nPMQUMENijZx1ce553ATQ8OEca9qlq5NdMEZ
7dTvgn/kyLRGEyW92VU+ofbuNPSqmdWAx3WP91AhMYyjsEPPj4rqXm5nfCqEJXj17IQk5AWkFORr
OuMuVgu+R4HzDS7xroyExEOTeO4iauoipJD1uMNmwlJjsmnnrv19fan6t4NXPwbIcXeze1+fjyr1
JGnQSNXySpEvZYt+pOkqAtM4oP4fGzQXcb+yngmoC5a2DWI+D4ekXN6sHmmuq7IUozfn1mewMGa5
5alU3QjZkFyXlGwfLippYwZYTHeeMIRgdLBcfdZ5MjseCnhSQ3G56YGEnMp1Iq/fHg5lxdYqws4A
Vfh7XrW7bRjIl9yu8Y/MR6t6htbGm2q3Ll4ICuzvkcWsjkgH21s5x4gXcDZFf0fWxnNjeT56x0Cr
mNSKHudyWjQHtF3WRlR7wAR1kZEh13SaTEGaFmlDuoc38DZEW0Sa1uVfB0ZsCBBxPUsX7sH0rRGk
HfOEoVUTNu+vwDwc6zdkIujoeN8jNInIC3+KcbYjdBSpcMJEAIvW6GKxFcH/iFkRdSUmjmf2r1vC
RfiSBtLh7m1DKVopEhhLro1JiC3oMyHLTvoPMH4gftj4nG+nLE06wgwsvftY9MyuqF7XwMSO/WwM
v0GGIyemk0CY6XUQaT2Fkhq7LgR8bqqgHVuEDe6S55je//aW+o3f20m6h4s8pGCg5fxCbr7d2BJG
CKa6FMUaLlSxv9FsxkIjC8M83wag3QVDUPDbup44EZBpLJFnGyQ6xygs83Hkycj5RDxKCrkN0Q3F
sBdyU/gV0qgQ1G92f7POujB5fbbRBMUR4sood+fwjiqOSL5u5rP+mnzTjMPigk6e5SoP0SNPZyE0
fnq/nodwg85+hbVU7Ikttgul3NNB+vB/aA63JfU9gdTIonblMxUGVqbmPfaRdpYfy06IMQvVpdyR
edkA+PX7AAC/QAJxqzL28w8UsMQinPUv77uSoyJ1r5D0BW8WukfVu/ZTQqWAZFiVGzan7Qy8Vs2z
dJ9/CyKYCGQNj2QqAg6cw2UkEzDhnFy53AMS16SmG/NyWlQ3RegfslRoKEx+wSrgTI3kkbMxldVT
BJg9Ez7dFPRloh6b1vHgvt0aJzolhxL4YDlnfhzS5T92NcUnRJQuKKzDegK8HbGlIVRD0gLhLlzh
XUg0xSsh2krdOMmzr08mKA+AtO1uKE4R4vS5tvPJ4mU1TQYsNHeGMgoC4s78Vk4cf1lbUnpDDt65
MT1PotNLOAQI35PNzN4u4dZQm9eAnIC4gV7YHi9v5T2RSEGj9hIW2XFaaa9Sljpa8GZb6yGdwlAp
Ppmm2TVj5Q4NfrF+N6G4KhRKjTZGoEDfrwYJGIet31fHyXrP7lDFUL/py5zXCRlZcl11m7y35BN+
tCPes2rHDQp21NoZqpBcdrWjyCc3/hkd2UODLsKAccRp+c0LstpA0IVC8+FmkdrmtXHfwD+HfqZE
WihLI3XjBnPYpVkEG2Ftl1Qm/EHg0ItpQ2og/3X+YjWM6W0ysIVyXP0xZ8demXbhARz2Yrgi2jEB
132etzL6SSctKff/2FlypqzBC328AHyePe/qUpqsoc6BtHapJ4qftZZ3Ba9F3y9xqLZoVLGsASES
EKmQW5nCmtndKaTLjHMCFCQMAHPopaB38zzNYoDcnGotYLsCloaxO7YzaLUFaezGhQLFIJHSPhyq
xth56YfO11F7ezZ2YmKXMAbs5mKOOTGXkcn94cQZLQvt8+ZszArA0wtsgKJkndVF+EwSE7+EZfso
JDx5pjdTGt2a8aRFNRhCrKsmu7DetMscAQtEnL0gLP5NVAQqUKomM3pHEemBRqCdIVgvl8f5auDP
mB95Dxz2maecvYZ3eAVAGtrAON5uCzMHaaUHKNzzCAkCdDf577QW74lbGVRswCXJLgaIQ+D6Aj2S
ZAawgWxkHKnEJlsOgZ+8fpHrbDb8lQzj4nZJSWNS47JjEA6XXlE9d2XxJ8doSTXStqO9vwDgTuZs
JKuRLuoMhX8I7iGZRJdEEQEicfR4aqAOdMRhY4uRdhxWshuwTfR0lALmDvGviors52GlexjmLip3
pvTMByTAoiMlwQVQyEhlWFohqAyKOvAemiYPLEeoSGnitrdg1jyEzTEeZucOilF9nwTcNIrvw8Uf
Oz5x8IJ3zpADDodqBvArvhOJtWP2dflkTGheSRn5KWcp5hjSJBqPau7QpmepnSwS3zCym5XNbO3J
uiiLR0wwYuL1AmbPERJVQPJHhmyQSo+H7jSiMPULKo7KDiNSXE42RiCE2mr6HmdlEfgjRPdqvs7u
zB8tIrxUsJWyRhuH0BWMJwosDrutx0VzD2ZJz6YLrDutN+UAuqtqP6HYDofqG5HEIg82B2pkNsYZ
+qANDyK/S/+GvlrFg3/ofqVD37t3U8blkaANZk6/MC9RCxqywoONgwI5Wa6zNLlH8syoWNg7AG94
suErqehrHQmQjEcKdLjWRKlV5KZxFHCD/lUKAjtqMtIGKqTu0+vvBzyBIAygg19iBKBfW99AvEBU
qi5a3O1kACSANPZL1tpkNA7yI/sbauSA3PTKhflt9urNGxYB6IB3rOdEg2qqoz+sTqrgRbE1PPTS
8G7dFPUqfkDV+9gkurXKSBJJqhVOyubwY6tehL7bDitLEfoqDvwxzLl41EwY9Jh5NKpZ8CLWc4US
QzW5r5ezRGzOUMi/vT7zTe9qXETlvIREoSyJKscyJpCSNDCrT7VkGXwfzgOvVGA7UppUQRi/1Ovs
sgnzMY+gMeGxRdfDVy1j4Qzs94+3RWTn38yuEJG3/2ETV529pNh8HPN+XfD+7hkFXV8/lHorHDYd
DwQTn8TC8YbQ2YJzuDBjTHClvPbxBn3yMfZD5oeFK8a/usQsm2wG7qjr3B3NaEHcK5xniUmyaZYz
jlE3GHrwpREeWBS+5/4syum3wAzxT6Ec8y5LEdot1nH0xSEDpBfxMh4luHceFaz8JO5yIQJ8j5Wo
0dzKgUUmQjuzPeWaeNlPaEGdTCiDGLVG0ysmORaxtMeZrzzY0C9H8NDb3N+hVVsppamoqSeL3E8Y
+99hk84vbxyerlJDJXhYYOfl6rDOpcbmFDytcyVF9w6gG5Nvvowr0QScWwqML4C6tBv+FoDivAtZ
uh5xGvb9G3jN2qk03rP+veY3muMs41PwbqdlNHmvwMLExfbskBfaOxLyNUiGw7+Nc/WoEb3dBNdR
Hq+55r4WTKeEkt2uUuONeA8ud0k8U7kptv7yK5Hs63IiEkLSvP3kWFmT+uj3T6/A3j/XXzEwkHBe
3bTG8rAHtM9Twiy4YkCdqwyx3+xKiA+JnnScLmQb4OWcF6wSQHxYFza4k6iYzO3eSFDVuPBElNs2
Z197BEAH7GMR1VYJ/kP5+ZPTBq3OCGP8VFPz7GGWav4ypn1TnB+GUIyKb/5EXDsuv5OKGq7uEvo8
VWAKjh/cofLj+xrtAU+ZDkmoiFq25BedRmXJERelnbV+qE4ibfplcZAmV0sNlyTgSKqqj/Sj3WBP
qKd87C86uy4w9RMcrX3RYUT/qxL+v3m6kAoDPlV5R6G86eRfrgJogbq/6rk/Iopwh/JSQ6ZRAY0K
antmXZ0GBUaGIqYPJ/Q4qy+A7QGU832Q/ESbsgZU4hUR+qHEL0W38RhuB3+NrjvPAGgOlnUa1vvg
pasIdC+4eF1XhpV3gpcYTdCeSuN3fQYKUsaw6+wJm0tewiBkZUkk5DUpo99f399/TOBy0QKm3R+A
mrWH6WN+OBvpXrPyJdNtqq+sKnbAOdVasMdHyTzFZc0fhwvpR56H6/Jf1AoecICLs9a56aKpwrQd
t96gsW68bsuBJc1Q2oaT4+qk+oH4KOSu75vwdbf35hhbOsSG1sQ0gdVbbw32DiMtLkdMhyKQZI4P
EZsJY3eJeR0bqx5HVo318HkcTExaOgHy+6FDcVTAwIUByOF3d9dXX7hIIO8/LjB7J9xk2Nwib3EX
JDruWgimByVI7RDSMEoZUr5mKkCbSubJTYSL4slMH2KWptdXvnpMT2OJa4M1x4eHC3OWnmRgNGvI
BF+mDBhMSALHYM2OpDi3ZkgVTBP2c4sZQy+GiFVenUuQegrJk3TajRAT/4muHrj+HcAlSysL9vVH
m4T0+0EGTRRg7Qs8wxKP4wIBW/Q8c35gmSpAykt1F2dFIC1puD2b9GrLVm4ssbsudGwVJyDpfksi
TLhBZiTrNq9j8mjYZmFzE8QFaDhSC/FAQn2tTJgHXTQ+Vyyl3NqmqqqUat7Bc0ueUyd7PAH4ykYc
zm6G3vv1muZf1TipMFXpcmP6BKFBd4Gd/jyKxx6fsm+XvFX8cV4gNX6YgNz/YggPo5LTBfj+UEM+
lFfhvZ3nKq2SMAuwIFXCqpJdYdxEADa/1ylxOXjsHRTibjvRmPKjgaytx8BmJL4C0ghZW4D7qu0e
6T4twm/Ualcg6kBbuBi9+Y18vMXmbcGO3O3BRW4lN2OcAaKjL8sjfZ6JplYW+7NrbDYm14NEDKUW
15QecyPbAfvZxBWaoYEsIsj6Dj15rGH28DON52PEoP/b5WnoQfceBdqFUMbjixCWeT2XTu1Jn3YO
NOJG5Z3DLOLUkCKfFn2upRlXDUACXhCpqlyfNgQ4W6LVXqBcngUbJwRSNRvOwuGYgxfqzCPZ52wp
GOcEeha+MIsPQPQIzlF40ryNXTHYWI/hBDknZpdXRj6ycgOkonX0DALWAThonVsTpzAs3OZvsEQT
J12kTmSqdCxd9fXJuS4rHn6e+Ef/oQXX6LCIYdSYFlCG5PSRWD5mJE21mXnHh7Fj8qrJMxRFd9p2
FZeLWhqLg3LbRetJ7Ge//c8OcPfizkUpUgu6UhR6cT7NbSQbjfxmbH6UwJgwj9s05aClIx/aTVxy
M1zuHJWOFasPVaaaUM7IPFazJKFkrBAK63rcFP4DGyHaUyWEiliit0pjj5TLeu1AIyk1OWzT1OPA
r+dUZDKhqKJvQFwJSfVX1r27JTCyitKwMA0CRw1amznWNo50tmjBzT72ix/UK5KJOAdUtp5lp4ye
zK1Znqb2d3yb2Ti3k3wqSjGq4EAwvfLUTUq84cVj5n+QBcwwypFXTj+JVF0oqJeufGqxtLf3jBON
1WBKOPXn1Q5RLLUvciFM+bXkIUMUmw0ToLg328rlltNS+kxKG+xuPyF30R5Pl5/JvmfQu7uoRkF6
tK+t7dZ/mQElaDCIaBAuxWzS/7rNsChkDGCRfsMyRrYJf5qoJsIU06/SgrhcNDA6Yum90gT6eCq4
4ii/LUJhX5GJPsaD3PC2OIxpRefXCYAea85AufoVM6r5IWfKQAA/Wu7ak3kxEGf4KTmn0uHJhT6l
lCf5zNeSkD/5lKBPi2t8U7HJuGaOSuDkzqggXaKT9M27lIgsNHMHSOPAfUkNaT0NstYv36tLbunZ
m1dI5kKYJW+6W+aLr05pKQ/NVTh0hJiC8HMYxAc5c57lGBBfZ4pDCRHFo9kTj4TiYiEdbvwnYxof
aS2PoLA0I6C/NEBilS0yj2uEbA9PvUtuCSKTzg14zHVhP8g/vAb0ulSvoHlX90j4jMxMIp4smMhD
dXOHwdET0HT4yK49gKYylsjbxk5vYYa8Xd/UCXqk8oMuQ8iz+a493Q8zlgM9NHnoIv+uQXSF1haR
VwC5ImAeuGKuhSgVfe0T11sWz8cjtV4CnP57le2Ssay/ByKSR6VDtHZ3Gk+Sqpd+oo6Dkp0C9J+x
FbXrHZxaZM5uUOA6/zg0k1qu6B3Decct5K4MU6s/uawm4PZLjuMvCJmAaddi2L+IzCjH9r71JM7j
KldlZmFt3lm0VfI/gjYuWkHGSB0ZZkHYQe3cxVYYjrQcIRDqj4osE2N9mimT3fFVMo5Mpswyf43g
EqmEyAVAdaK6rzpX16dHjogCaqegDflKB0LmqSfvEQaZ2Sq24hIRSCxfac9nXp8JZvRrXtNAU4bk
yDNlD31m5CTNUlCRO+I1CwkOKplUt/hEEaWAtDN95jmmqUxL+Ag+GEue7ivGl07CGkBP5PITuVGY
PfHbOFx2n/yS5R7OsTAFPMzi3WCceXYbjO6RVsg+QsJNhHVo2zMPlQzkmZmrkIx0oPmpn8i83lTx
dFrkcv+pvv9ACOud5Y6Mg8ygBOA4JKv8QJUR7d3Nxt+ylJg7vRUM4q31D4ouy3OFT1p26BYSA4Wj
3zQXjBDnlJnZg37LUpNjAVB5GqTplKLYNAoUUbFpHLwkNrpSySjBaEYZ+KjtTc3PQQPTeOjNhVk7
wSCGm/MN5BTD4eJuJcXd/+4XeX5IO76Zop15zIycrh3Q2pJpZedle5R7apdB+qaUdlEeT1cWMgw+
3unFghx7m8cGxyEOV9WA+BKD5E/G/C/ZOFLyFjnZznf6hr5wnU0uvTyiS3x2S8vJbE2SqgaLIeG0
bsOCobA7ZYeMz7osVaHvKCO1HuVs/dl/ZxpYFMF/Tj/3FHnIVxKgM6hk8eNgM5PCBkLZZTYfsN3B
8MNYJhMJrMyQiAaOtsS22y1NnwOWV9iLVjkIKCTzumrX7OAPgCZuSYhwFgQCNL6aBvwpV8gh2ZB1
AmIi945tvQSRjVcGAZl83t2krdrX6Nt/0lZSqrzxtUAkpO5pnVupdPxforViqhsRAYSnpljKSbD+
PGtK5o4a1oW4mOfZB/uez31XCTx/F82/WsftAiFqrwi/Bnw/rwR8ybdS9dsLlNbtNK8HKqd3QZol
p+HYxOd6dsKKs2EUqsrdMFm2jAGpLas0swuVP3S0fTzk+AEKZuN0Gl6hFHpZ8Gt3vldjML8k1QeC
ifRi3thbQ6O+aiGYl/EPsIyl8mBB7lC3CxbCWyJGnbK7IY1L+oQlkEPsLmFWOrixbXQdG+YMOKEy
Hfi7AMlKMuFnxZ7Ez01hv07gMKqe3n8tdVFHUNIwEcIopz0s/WTFQVLepROIcYt8YZFIQphp0PxY
uHy59A/1jLvuyHDYgghleTLDsiT6ZS77ll+bQHF247kYMit2Rh2VTbSAxNYL1bXy5beHXhdB5AYp
KvHLfWtZ4X2IgN/oFPkgf7q113wKgg71fFUEpeA2OFPJX3iNHPj3bB9wCYSJw/3T7lWb8GWPpT7R
q/S33TnaTLfi7yfHwIAIX7av5Ktso5R3uah4QugDvP1U2Y24tml6zfrq6NQSdybBAkngJJgnmBfX
ZDcDJyXOZpxrejNvcLf7tv5GKRBUUgUe20irfGp8ylw1vehZTy1SDwQ7fEuS7AatkMf4dNXxmAgS
qgwBblLeYq3Z0jlTerUY7iW15tMKnPmaTMJDiVd6Vxb2VVm9RCaej+7p+4k6Ln33py7lQzEsXPBn
Ho9i14ZLrrRQnDVzOheS+eX0/ZkG1jz31z8nBpUQUHr65XjgvsqYfD+Guf5A4y/Z6ewiZouNR1sK
dQyIdhVMq0W3rHCWWtcOol0Dp2fcMTMz3cUONJHa6XFjfxugtSNVJZ5rv5ruIK27P5zbCfsHF9sS
5cK8Lq7bV9nL2wjEF8RNH9e8fRChOn4Mz5Qy0khCS4CMwbtk3B0FAbN42pI0i14RPa3yl8Um5k6o
5Rittvmh0BjxdYSQMaR6BDyqJxQ+DFTOGQqWw+QKabRsoISfHTuLX2/9IICKM7/u0lvqw7ZlEYXR
OHavQ42992ZoNzGInmuqjEtesw8k8mSV/eEMEn3aveJsX38EOaA5ZvQLv7BWXAHzE78LUGcua8Mb
29oqKJLVbqmjI748pp+dxRO0UcsGsI1zEuxTc/DOUgCBUJQSyZGMhA1K0UfVLZSgWSTwONsILyvD
cYRrD4rxX9WSwBtK2Rg7xU+6auGqAe2mi56Fkn9Gvg2mczvGfHYBTIhFnT6l6RXuUBhLmk7qPlJR
T1iyRDcG8EeuC39bnWXzvb2H+OEwXB0NYL/wTJeNdabKi8OKp6onIokY+TtJcw1w2VIe/MvfkRdz
OihCkrYkS/PUs4eAj2CFiLkgbyyPK8m9JJR7WmkkZJ2lvg0sfnlKbGHcv4MsdQhbkd3hDcdedUWv
gXkk3LSK23XX5Xza0OhhQUs+pd6CfjfpOWF/GuO9QnfaOIpXTI9C8t64qQWAxNn4zZse3dx6/W3a
766b9cKDT+Ss+t1cvzSs+HseZwFb3TGGLQ/uENq3xzkBhxwST4xzser4aQOsmsK4AVWZ0Q/TOmZ8
lIyxRTHU97g3SJ5eHRuCuCaaR2URJp6rJrbG+rMWPprwM/1UAL1pNHnnfGhjzi1CI8hEntQFbCqN
C2epFDb2OPj3L/0F9aKQPDc7Ixq7gYu+gP481Z39TanGPxlu/JPxMiw3RKpLbLMXaslKUq5xY3pw
sQoLdqw68hehxjcqeP0+Nm8eCf3tJ5SD3dVIT6M4XeWP+kUBAUr+dQk12nemlu3PlDaJ8FnCNJ6O
6ULbKm/1IoCSZ0EprvPYeYwIT408+2lfkR2FLVw02b3H8NzCjrYWATofXrzBqEnfohvtAzOBITwv
HQbC6VT1/TnxsM93dRr/nssM2fhvPZUVlhMOD82/gSfwatN0ymOFHG6H9Eg1SwnlJye72JOVjRLL
m9KeLzgZNbsKFJls5vpn3se3TYsS8/y/2XdsCiYB8rg3VlMyMPJaVqSxj2cEpQFF6/604sdtXDiU
RtCi8aFxDkCJsfzlrJLwWO81GHapnk5KGEIaSrd7vahhXxT4w/4jcAEBK1+jUjZ0zWiBgmR5yzA+
Fe5G2ZvwQL/mDlu8L4l9fQLhT8laCroyAvEQDcduhIhYWtMNY1k1tXLJ1LcWe9Kd4gs4otfwY7rn
DSfsJepCIx5G37dd9iX5uorKqiFl36uismVxov0Yn2FWPQM7QOmFvhSEGC+8inrGIDfZn/eZpYMv
WCJuzMMnHgW3akNDZCbC+vVfkrIWXbnl7LPQ0PFQ+iYHHws3OzxySay5BwSPGSqThy3AKYR4ux4m
SFYoSUhrYOQb9k2+oPco9POIdajyWPwGdkRbQI1eQ3nbwaM2q8nu1sXwxEUGn9NYXuL11E+Iy7wE
WqoMIzOcwD0kW15yIJGyaCwzDcvaBcw481fExDNGOY/+76dzbVYr11DINCEXye1LFBPwkGG3gvnd
CsC5fQrhXXEhgcoQ5ci+eQuDA+Zs2dFz0rwsuVtEdr7UqctUJxh9cs/O1Is84AcGLUVgmTNHETPW
rQvyNN/q/kpYYTOzzvbFRoS/DIAfS6pGmqrhjzIQ5b/BdYBV3yMX0GtwW1QamS5SabVsMNf2pu/N
he5l/0XoK6nxLOBoic5B2auJ1HAviwmVT6l5sbMdgELeNw7gt9m1MZSqO/EYXV2+3hfTkIL7HXcU
aJRsnOm3Kf1wWDAvsDAp13lCMCUoH9GCUjJIPpLDX0Ap5a2tZlW4DYDvgz4NTY9AI0iPg4KmbPCE
5MzhBVjmKbJRHk63zJu9pHrS7Sm34zcdOVIdkvleXFTPVC32xS32f2kAOaduzT5LE30ofZEe6JYu
ux3NxSR4GqMjxI8MwEsV27E76N7q+YGmNAPHjRr+gVh0ZTXeCQz1jQCu6zvoh1xI/fOk+gc6n8eS
7ZILnRVpyDykNHsB2q01svbuwHvk822xJ8MSyuhfs0Etbp4kBNnvqVeTmfcorJPczFLO+G+GNahA
2kecnGmjQbOIQ6CIRyfx3PehZ2VwKEVK04dl134UYxrHPV+r21SeXSlf83D2LN4PFA287lDJts38
rMurxpVgBBl2XWC/8P2V4p+CS18mQg4uaag/CSm6kat7jkutL5QJgKtcyl6R7KjyQAz7aRi3ktX8
SG/btVuzSxlKD/vvXmuifRbamXevVCPYLpvzFDvvnYKd1l+rog0R4wpZkA8flS1pKEy9eGfxvbTS
iqlTCdflYB5gGoSLkmK5g/bn9ZZYdhCgDmR4dHzULmvPWt+Xf9D0yj3bEGgEv9ntYAsNK5q8Ofp7
ml8o9hGwcb8SZjVu/A9fBesaChNq6L/OIU5aNALwD0zv97poeo9CcteZa4H/cHILILWsLws2BXLj
9jdVWxRHJMsZkYHQ8hvXI6AK2Kohtb7cvVYnN1NSqXYR6ybbIqxUbnK5uMAaC0OmpXgAGFUm/4Rj
0+m+qPFxZsQuRxpm7h3udXu5eCGke/5DKr8ZUpY5Zn5LegN361mnfh7J9CQNNQQDe+BXTmM7DJ2A
/WjLeFuz9MssJn/dXjWdw0WXbP5UKEbBd4QxAaYK46WU07YU8CBGHWtM4UXhoOWwCfOD1XU3pgKp
s2rqRw9hfPHCscVDS5dMA6DhPSPj/wAYsZ9GO4nJLL78ueWXvvhL+9DP4tZBPS1R7oPIaExnKkcD
GBrUoxJBgaI/wzfEpuAFB1llYZaHODOr/ppdkSfKCuO7cs+6YUVq/GVHruf6tXOEqUVPmNJGK12a
lfxvUNulrG01i6yUil04mY1jINfWuLqFyXf7yGMo3Kb3udJPmrRASWAEnOpKaNwy7GRlBpK/+Jkp
i52PGS3LkFy5W6NPnIcoXThQxL96wqSw/hvCStsPLEZO8k3wG+54Rd+h8JxX1IjriHFMGw6TZbxJ
i5vcxog0IzioB3dUqgub3DNu8HhbH1HFpOiANjhaUPnqbNgMZAFmb3EzReLP6Rw6Ccyu1sFadlUI
rQbDi5a2amal2kTqxbNpdoBhonKA1qXECC4vdppvMqsYMgFmaFLSEViHzfjrHthDWmRBWBVgtEry
E1BHWqWAKVqyStKvGXuO9d1cDHEcwz43nT02jeGBmgk75+0LLs+rY7WPV9iUw1ZFTaCDqZE3QbXo
nKYVvROb7XT8qLLfYNvY+W2m5Az3oD49o9hlQcJfQoGBCc6y51wFzJlpb3PSurRpv6w90P14QVOS
ZH22Y4VgO5miJ7lDrq7OV/kVa2hbC0xrkik94u6hWer0KEbWIlf3wVePVZqEOnl61KuyA1kt0Y+x
mQ8IMSQLxwYUrlERBPbxGLtZVlgnzBWy/61BJk+Fy3stuG01bwbDUFK5bw+Uw1rH0Ny3clynkJm2
hxV4NT4lF4bs7c9jSKV5n21b0zMfmgMlSU7/XWKG9YriC2eJsu8m01XMto7r23iEHdPCg17FHbon
3GQXzOOzR8kD2y6WQaTeioFINrJgdC5SpdRunKQqDy/fDGn1NAA55SO44WVpPA1suPF1lbvMuHdF
0pmi6KzuuMB3yNMjKTsHlso2Ik5FK+vkMC/BZctoaEyQ7dbHXPiuUXA4mnWddgHw2dpoeNFAGFTD
9NVeiZJ04M6bJqIuQrNsJqLAiZkNV3lqCq8JDjqeAOH07TPWmi3WLZSlTj8u8cFZ9GZHfA0lJa/r
e8kvOLkectHilOT8cB9NxvKKpUZXcNZGqCGpJ9zGEm2LaWH8PZOxbJxhXLvnv20wVEppSlqOVNGa
Kk+AbRjfgz4sS8ptfjNY1L0QTzKURiiORwUy5jq9S3LSBWVfafppxwKW9mE+QSMP+sCnLaMxyUiF
btleWldcKV6r2CncfKjiLvglJ/SWxE/W/Z9lruTKE18skm2Gqto5et1uPE/7rESiY3yDpHqiXSje
TB3q2NNHfI0JCHZvWbZbPvAW4e7SQEjvMDkkwv2mKz259CEjVG9gT+/XqMcKRqs/NBkYoD4MUbe4
S/5xPLcK0zvPNL4bqG1fXSCVxk0+2Cp6vMv49CnwCxj4h/mqykF3IVDjphCbamVfZlWuV83Lpn4C
glcaD16hx2H+OcS+lrEtZdKXGqU8MosEQvn9zRlCubdJz/A1o36kq5Vdsaut+lrhozAcGCccFr0n
0Ta93X+dJD0xYodVzWhpUinTErl/hueTdMH5HHSl6MLDtdPTFOjN0t0/cT5PD9PCyhnkf7oJdaUJ
DU5aokVPRphhEjq1NMS/lAAJzrBr5KnWKnw36MvhYN3p3S2FZFHXZUQ1aqjFvwAq54F0ZMVDS58k
QgPblBa2DZ2rneGaHoW+2MXJTsRDQRLJbjHyQjn9HeWnYQwxlrku1oQhuOofcQioFOFjMFUt+RJH
GEq2djQP1Q9GXxJccvJBWUCER3ITXpxvbSpu/9PsjyHSNurPExzgbi7d8ksU9FtEpefanA1rrsNh
HQ8SX7JB3yFQ5YDggP7HURU0dts80BOzYG5e1fK0GiBOy7Eipx8QOnc8WmPF+7D+9uyAQg8qiz0z
MMv+Tln67bUtmIQEno4n+BYQiukyDLsOoQyGTOkHsZYTvSl3rZfsbv2utZDb03cX7RpsauNd9mwk
IJ0txOPm5MzY4OC73Mm6j4A14FOFV+6tL4RoOkDvcsel8rzDJOh9RlwvDs+UtHJpvf/fdOLSPhlD
nUdhkyS2hnnaogswkC+JK1xJUMVqbIR9uGeTAr8T572CO7DUnyGhxXGR4Qy6kQZupoJWoj91nJDD
XxVbuwhreoQOzgXZpmocrQ3V4LDxaiYp4JGcZAOgkElNCB853kexKbKV1XNTGMzhol0HWvXnb+Rt
eShvOnvCLQnRL2IVJy1r+0ZN7mH+CuQVBnjpiu4gDepmJu0H3yo95CvBitx9xef4CqRTbvJHZXOU
FPTjfMjRVdBRB7gl+GJpRP3UFqYFuEfVJU1sGR2Bs3iF9SbMV/JqPcF0Fk5w6NwBE5timAzTfWSI
nrNG0ZgKGdwykHc8vHe8HK+ZquSMercGTEOt2BBFDy/y9GIb8sf8VEHl1USw8kSHoffld0HJ51h7
4ksxb16zgRUQ1H2TcPQaywn1UMHQvtCTww/7I715/biliypo42hTN0EWZwiJOq1FKfxxapFPT2Ep
UQQ6wknKnZNDe73gpRK14kGIkFVy10szCzpvOYER9blGnX/sLeKVc0hJLMnYuIrtwlDa1ugSY26U
vyvZx9bdT90LszphLm1UgZlJZYoB/6kzPWqc99j/7pxF7zamXS6KawQLD1+af5+GQ2cQGatDiOcz
ChJS+UZ/Hl/B3nVtkhIhQ054lfPW7ALVIVlB1tcmlx+hcralZ2QzzN9MsTiGQ9m3SB38SrNAbfyo
w8YN8D+TcqxJ74lBXZI8wIJukDQA9ti2NgIqU0JWM2RFqnLz7SlW5fpm4xjz/ILnbDd27xBhoFfb
iWoR3nkx/tz0eQfHDAE8LmvVAsteUDtl0nQe/IlD9OUsiAvD5RhOirR4lCdKnvswpUMXYAf73C+n
dBORDsaZUReE7MgKWI/Dq6R4Qkt6sDUEFcNk9P0c6nsOjpNK9KGa1xiUaQl8vTDvgIAMY5Zfh1BN
i0jFTKJw15VpYJMSMi3W0kUinrwcfBjQSJ/ybojbVLkZqQBL/Sp1n8yG2BFRlRVen7V+gvqN3GCk
FoxRt3pWzP5IwgL1FBrMIO88oz8nMZ3EVA0EE/oGLlQDDKPTzEjDP/G1ajIKaQXvAi+pA9tO+Shs
k0C4K/OvBWnrcv7qefkeG6N91FfjJeSCZBKYcdvk1IrMQN8yqAQbrehKszyYdbFCWVhm8+sqsFAZ
a5KvAZd0nqeSvfvKmgoXWe5Xefl0O5uzzB/nbih5NnOr1OnCfIvGUu7VbxiSVu8hr37iQcntrN+B
WwTzjEpwimhWJafsoLrbRmL45/ucdjmUoSB6c34HMJIghL+qM2ARiC4fJJZMzTszdVU+pBy2bMwi
dcQstW5eNSSt58M2ENXLnbh73qCZu+Xm1rQCI0XUCoc4UcTPmo7PDI2KPAvCtK8eRMzk8snR8X6b
ytp5z7PcSXKWjn5A1XkB5BMnzm0WMrWZLTusmyt3/6hGzxVh6HbfOGo/z0iFVOi6BtvS6t4zpcjL
5hQ6V/KQsDGh7pdFtbuHvP/w3c0kMy1TzRaYXH5QL90Npn6pjP9jSBpgeBUx9g8CNZ3KKDe97tQ8
6bMg1fXkgZtTsXI9ks4TFAtvMIkrsCOIkO4AgmdQUF6ls/ysjqveYRVu9qHW9stsT0MGLhScR3Qt
BQHSqWdHjf241/8XtvA2wJ/Am8cIwOA+Rhy7XoQ4upYZ0QF/L1zN4w0N8jEQjGu+v6Dsy5beDP5R
cQVQHCSWM8NlzPXMJ4LdGqiAHRb2iGc7YapG3aH3zl5iLRjRe1wsnOqxb5YH+XBrzkDfKBVeMRTS
xstGUk09sWVCTT0ppB3mIqXzbuHDM1qtodqHEP95oagLmfANbs93vM+h9L2i6plRMF7m0KUoFFHy
I/nqWqQFDvQ8x9rRzZcBz7amkbGqKF/XAYBwSqJye6muXZvcVRJpF8eS3fFhFat0ZMrGP7ZknEaG
RlNDqH0V+JuJC5TeJ9yDRFtckDkRBWERuUeUiCi5U0GaiYSCPI7hCMvu7ihabAnMbSgn9764IeGK
6mjCBtG2easWzuK3k92E04JaLhVDwpWkHZZLrywzab0jCe4PJmaFhPiarnAf6vkiwuGrXiUQdk8d
H5YZSnrqeyQ/ZAKNondP/C3Go0h1LA8rQnBeL3IiG4XVEhyxUXDRzj+SQyZzZ6xSWR4kVenWcuJR
ojUoq+yn9vrrMGntKlNpwo91xqOG7sbT9F+drtlLeig/dMqcWQFBrzlGQJM0fYHwwOjQYakvdnNW
bwYmuwLO2+txDsM5Ve1M2Z0f6dV1kuOjz4di5wWmYGa0W4l2/OvMPuQMW6t04JD09IU2lZ/blqOG
7fgOSGqYwaveE11/Ri5ra5Lv4eEIf8Sa8hhiittzZMbZzYyIfi+bxkuVRg5G6kkJr0ja5sE6vnhe
V1Tuggjn4McOi3dRUKVm5vBFkBP3/JLa97lGPIIi3RFIR2JHbmB5aMsHppzWvSRhF/DumbxAOc/c
LZbNQ7jOkBbtIx/kp/RnvjdH7/TnEyF2twlPRSAUnb2//+H8Os7BuFwJWj+McW9gWlKBPp51/g8h
Bc60+B9rvyguCeMW/6M8tvx6c1LBrunKWHxeLPygQzjhy8bEkjyxgrvsUoquHfpYbS6frMD9iZY3
0lx0LoYA16PuwqG1uQ1zlgDLBxKq25VvSGssSVLDSpi98o85tSLjVwnLNZ0PcIXxhLuu8aA3/AkC
z4FPKjxeBFARa3yG2qg0+0FMJ98NAmSm1+akt/wnB6InWsCSlKBLjN0wHJ97RG/2UA3pHf80ivlb
m2/vQnhAbqr8bPJkigiaxd8eS8rVBKDfION6trpReO3PXqWZlp+pKfPlULC6JoK147FKNrF+KHVv
Ids3SCQFk4RByiKia57wj+vp+sQFyPYVZ7x+UzClkczKn6+dInGzCnuGBrKjEosY6QmYVH6Hb1wb
yi8xoEtyrA0+re5BhUx6atQe9J5HRKZyunRP+chJuG8/U3CJvhuODDQYZuJoOdzPwPJ9O//x4lKh
L1d5Dfuz7DviWDW/1LbPAeITYwvuqiiHSsiocPnxQq0uLKVFjDhCsLkZfFoVKsWMXqt9Kj2Y2gEb
czmPrO+INR9AXtq93HCe0xPv6i8j5QJ/n0tDkNfpDK6LQ8wjdaP6VCwkwohR4JgIup2nLZOv1vdX
ds3IsuZFN5BJ5f4r8pw5tnGWKjGARUR9rvdRkYbhkDJCFUkKNRM1Yz9PMBVwU2ykkMgtjrz5884P
OZBXXoT0gk3xpJ3ufBetoV3zhofFSO+CEjbSjMhkzgD8FTdQDTMeeQ0a3PrMREv8zbQaqM52fZ6b
JbD3KkFeKYI2/7127+3MuVP80mFeYd47LSPffx7VGUWsjVtS00gJCOuDMN2sim1ZaA6LmKiO0otC
ERDsQ/IaJeGMBXgL2WanP6lw4XA4gv0krlNijusv8NWpZ10FQw8lBAbPI2cv9F80CXIwUwe99zX4
qxDIEsyV7fB95HKQJwe2I55sGSoddU9Zl4MNy/rlIDW3q21vtPiwUeG0SUM/mqkFThkeDfwJ09Y5
NeyR/JulDTPR/vYQjcd/Lg5FdCmgZ/SK5SevAZ5als/cX/3uQCjHbkEu79QsRRFc0eosgBaRsyjC
U5iVcdaMgVVrqmQAVEeVBpQrNMBx0Flw4FbsUxs4AopHM9K63UN0ghwOxRkpjfK7KfvXEka33evf
0vP+dg3jvl7qAl40mrzaFDWbSn3xURAt3NOp2AZqMLE3IGKyC9oB3p/442sU6bAYkq862bZX8dY+
nw8DVcLjHrU4eUTGJmvzI9na457FPaX+XoB8arnV0GRka7y/yW1HPvaKO6PbjrmoB/2KlqU/Wnrc
Y0mr8McQZYQQlhvDS3RA3KgjsYGdImiBTJr5nFyuzZnlefttHTIk2qiCfd2+Ogq29XeeMRNu9xs3
xYDXIoQfDtVSLNe+sCZjUZ+Lxwg79vFp3kpRU6ZOl5+AB/D1yW+PxtFgV5LRuG1yBIoEGjI3v4FI
Y6oCtDVVfkuKLkFiVTUY7rKWNf76IhwACIvo7jV1deBTm0O037i3ioCGgc15Eq5at/eiH50W9tRy
Bl6BQSay0ujs//acLNcvN9qyaa866c6lWoilIMhHO3r7ZdkIZ6zNtwzBW2yWP+qs4cjdLotDW7zq
q7iQh75UNTgisDy1sYRFWh6f9KwPMX58SThXjdkn1s+WmXQFnjd9TqOJHNkuMSuZ6mamb0c0N9L+
Ku5pN8M0DehvDuvk8CtHrbfc7IzFSW2lLnmCfKgUeFjNlgYJNEMwblt0OhTWO1xnNn6uc2XQ5QHY
uUsAfh1un17D+9atvDpG1WTopXftraKcsEt7u7qBWuuP4oWqdv+DQR9qV956n7I7iLDvJt6+AoNU
yBpfg8O91ShS3wCubFRGFgiRPjD/UIa5YhcFZvuWxMjpWLOpk+FVTjbpBMEIhTZDRDqmaBRfOYXa
0ztdnIQUoUon4CF8/3Y2WvEz2V7AoPEUkXXLA0/6L125XHmyfqQxwCGVeKONztZ9hDhk55MjqmuL
dkoi3OK+L4x47Wx8UzpoBCp0AwDMmHL73bfhagzCN0F0iF2r7qxtem7ZHKsTkH+REbuM4W/MxZo4
Co00qOc3UNycuNhPQ14rJ9K2h5YNTUTeUH9PFfQDrbl1D63k311uHymkD5CTWUSG5O3v7RPNAXsJ
4+uaGmuwQ4OjmFLrGF/W2eVfCd/9OJ799oicJWf2OG+Q1Xut+2QrtoIdZ0pqH8LK64P9sPmn66QY
OMmDXnTMsuiuKV1vOjp7iBUD69FkxLVXczqqqGkZrJOu9rGk0iF2zjZ+DyFgOrPr4UNwoSimTtS1
Mje+PZMumyNaoDSD//QtEB0X+i3D5UzU4IhUEmBLw8hvkNcnylo6B7cyPIjfrHbI3k1xfm7oQCa8
Vpa+cbGfUbVeiOmHp0lgGdwmmAJBTG/POnI1JkA1eJL4OZOP3muanmYAYeOMSO4XpdmeFFLh0EvX
qKRf6Z2lferxYDxZ6NG1yFaAp04NkahUe3K3hILAuY2wkfbnF7bhZRNaqNFU1ziSDRr5a2Y1jsUz
LsgsDhpfuwwacsrw7L7MxjGJROj05mkWDNwcmct8BMn524DfA/hssR3ch9ur6bH39tL164dsy6PW
pr1nxIJAgb7h+rIHfrYssYqTtd3AdQjycNSgBWM+jaOkhf0/21iCmFsf8l2uJCUJLllXxcgmUa6G
QAQaCwLB1MXJarED9qe04rywcwR/oJcja/5jIGcIm0hw0HHu4LOF6w/+WOIuvRLiS43KOqHRBerx
qzzTEOMAJZm6iWfh06rlXPE4v6crX8qNPcpptIlqtZ0ytpqIB72AlXXrcYt31DMGj0cOqhuqHwwf
P/4ZvTFGiAoXgFThsZAFYEmpgSwAH58ZEiLOyqWPacB3Ivw1TssuicuHSkNSE1rsPiQlio4Sam62
VY/rMyD/1B0ErSTzdyvOTI4tML03WCnt1twBzqMyBQwCne5P2eLDBiIKHXtNPoQL72BtXgnFx/Mw
D3ogCrbmUu0PB5UYKJNeEUzCR+5eqtH9e9i5/U+jBh/vjm/jaqfidEB23Wlvk/ipVOZgkt5cS2xC
At32avdiHew93j6dgfVPxGIHpa+Z1hCOCaJl/HoR/IQRzGxQX1+DteZQ45Pu1w+PQEnw0IvbIP9W
C02oiyUX9U0s3SqqCDRpTGWIT0h4Gty8gm2v/TLECiR8LM0tYFg2CgahwxK++KR23rDio5BjQkuF
T6he9JvOK6qB3YqQNV+uD9fWPJxtjie9tGHo3bHxH9ZM5bCGRtzes6Rx0zGoxn55+VGuj4E15r6/
7hwiVtxFh1ITqfjH6QPpHSZ4qqw2xeN+Izq6mY3GQFqQzduPrrc09/IqFGd4Q1pkCu4jwY1jseSh
SvJCXuTrvY/ABoCc+wBRpofQ5nmxJgbRhrGm4EGbwMiheAq6fxgtvnNKo3F5pRndOrfje3bPDz10
FX6YiAy+6QxDSrCejVw1kPyUcA6j8fLbAc8K1/kN77N/a2RvgLcyjzsR7whmGg8VeYZ/lb6YkxqV
lgfLojJN3rxXa0kD9fCHVQBl/Cr6Jz/iYuUa4C9Z/s7ZQvFU9noJmD4v8KgauCGgcgSjnPDNArhf
udJaVpJlkPVR1VqVZCNldCnE4FXkugdyx40eiimo7rDUhy3Grj1zCpxiVzh7drU8tYoe9dpFmQtZ
+n4mABPa71emltas/lknKL1paozfklI29rouJBxS3buZkuL/BBVskwsi0PK64rB+iNNbXxbDPEpP
CI/H5GUNqvWVszolQioBPsJuX5+GM0BiOOm9Pmc9/GdzotjEEq0dy0QcTv9bIjLfrQQbCffqyxmi
boBaPCGhJKWNRg6fh4+WCA/m9ikMkFW0GT+bnd1P5MDibfZTEg7kII5trdXyPGmOm7YVLgVKi9aJ
sjLWmjPfUl3erEQLg506COrOV84TmKgYAGC1GqjtzMTQtGml5QgY55/vx/gUbR45r4i/l+WGCuTZ
5KdEDGdPky30KLlj0cBJO10pVQR9gE9VR4FneZ0hoCq5uCMhKwRJKqgOvsu8iVuzbxJS08DHjX9+
c4jYbhwGuaZWrH0PRbF46T6vpTsZUs5a19Sucv/fn58G38ekg+3zf02hBKQZktHk8M8Q4AUroCmq
UBsa7JEcgzUd1edAnBjpmdDdsSnZIGlbQvoP2/jD7LPpYCzpLOUgymq9EZ57YbhHhPiZr1aIb+kf
GfoHtzTXquc3M5QCSuEmKkAnzZ2aUtkWw8Ws/NPqZWmWa81fShDU7Rrof8ojyeQHVeafn7+FOave
Bu7WGoRTjETO+Eyn0ZhQ1GnYe+2V3xNyZU1w6oz67wT5ByI4hAiaDPTb7PfvND9VnllF/MznDcki
YYhT8UMo9SHVrjA37RSzRdqInWQo1HAm0yYH6Ms+e1VfRjZ2mNcjtTspS6Wi9FsG/0m1RAyQnLXp
N3iHUn1zu7NtE/Ycj07c59sqkU3ZIv5XcFdc32bxH0XgEllQBSCEUkXNvh0WrTNQdy6kbAb/tt6J
B3ewjQ+HPl10XgeCPJsNIx5sewUAG9RFsc7TcAa9DxyS3qqL+b6lvfjdmBeCIrL6C6QnEUE/Dykq
LpjR3X/JgPmdAh/zfLair2G4Xyw6nAaTVw+QPQe7x4KCy2P0oDedhy+zBG64AUgJwau6JQo2UcRI
XWr1jDeUgxZCSr9oKkpvC2ug1zymiAY+EIm/06+F60oQIbzS4uRa3VMvcgEpsfHGy+iu9hvCJz9r
I2jrsPuadZHCDrvvwXLkD49Iipl/vxs5MuVVsos0oyaEImNgiOuNGN5m/LgChU0dBbEeBPneuVXD
2vuWac3wiIHoP1/xaUfWWnkAq4oEet59wy5IFTDKmZDe4YL3G7dg/cJ2hnpkf9Dx/bf+dFYlJd5m
o2fhbRlUAzQrFz5cuX7qP0kMN6sLa4QD4HBJMTktmaya2cjCCEulXns1u84uDFRxwwlNkF1A8Lql
h787dk+EfD/SXylFTVStBj+ijvlmb7oemmmaCRuOG2Hn10UK5rJx5CJTG0QVq0it7TOf6/wjRwWk
iN5Y9eYh6zIPWwZTIcAdVNQeN/yc4wdN5Hi427VdJQY95AlH36Q086ENfDvQfcnHZAcKWam+/3RA
XU9hQDipPsoclHZpbf0HMBVmRZeOtmZ59PwAb8wkijhiCsJKxpDYGynx2o/Sx2CusoqNGmuaaYPu
+tn0EHZBhYNv3ouQw3DPRWwDg+cHV9mL09i+Ysnun+JYhBmVfJVrY9v0mN1so78pl9bkqyzBbk3t
dQpLKxOfmP3+7z8wVKlhtbsKTseFaz505VXXk5utjZzZLvN++VxQ6t39+ZEz5KATr+4SQYzCXtv2
q1tDPCyDukZ99d40HWkY1Cw4TpjAGr3rsvDmyMWjc4CRgJx+yV+VvZ1UNdQbrXUWhwPUxIoKnRCU
DDoQ6D6HXHAVGnLVJr6iL6Nq4lNSGad4mQZO6QjulkzwcYRlFW9zk9ftce3Ji5R5JdfKdlm0V7on
n3EjjZeSVchbWvFPirA0frmOGfabpkx0XQN63FnN63A9HmhakL18RPnFyTmcJmTt18dcHSXe/WAx
fy/2PNssaCejDoZqTEum2LB8gmggxM7K+9aX6M2nQGktQ3AlgQIA2GvdN2Dvqk2Q1E37KeWI8iDv
zSmFYTkK3J2q/dSeb3j/bT9f2KcCCxH7XnoXEXQ1vK3gK5qZJrvhO+RsI5uFX6OLmzrjS//y49pm
+0VUGQvtTjZT075uQl2ZCgaPlVwyvOojPbUSW1n7GcV+ZXkIqRgTxz1RPMXqrAeV9xyiVG/Agg6y
fqPNnvPmicmS2JJRneMqxURDpHODLd2J9UwuJ0AWEaw1wIVXsYGvFZfLrrSzpq2MHWjLAUI9GBAJ
x1IRdELKxJrx94Abgos4/f4GfRdmASKtmBDoDEcvuA5hSyQMguetFiwM7D0Gph7YqGuOCEF0kvA3
NelVWkWyQ9HYGMdTIiP1+HcJyu5ZqbwXVvN6pMoaZr5MaHbEsMOqRNIndXhNooYdIDwdTXHUI6np
Zyget9U7CWebSL+zWeWIT0wei1i1AmdZOcg4C5BvwCpZ19hbMo2nqbzYZo2uiG/uIZEk/dssiEFF
ZklC0V5f/VvrgFl/pGKL+ixe5QRWhZQcFjyy2JtB3dYgXYZ91ow/Z3R8v1qP28IzmrQGL2kohKeZ
ZVdRlTP6ONHhNxWTjArj0q17G0KV98sySBX48jyl38iUHuMu9tps6uv17biCR6xOlVsOxHulAjsX
nZcsoZqSwLK8FjLJvpgbBmMrNcorfHhTbdQN0/tKLpPP1VlnDKlnwhBWDWEe1t2FZudB/pyhZcQj
mLgcxixkO/rHMZeSB5V8eKuGFG4Cf1ZOhnd1EZTgcxhqVdtlhcsI6VFK/61bVkLY3LAfJRIYiJ2X
4G/1kTPHI10C1pPNyJQMyb/dtLtzqndreNWGacnhtkTNhyTZWfXSnVm0ae1qp05B1iuW3TfyStXQ
MPt54bKUvcp+xOkwe6JMdsjUv77lDunV5u/ONN2E3rP95ycRZl0m8+JhbLT59yoOdXg90+NOdX1C
qIfiTm10X3USiMGJ8BK5kO9Z+jn0PPdTLdCqB7vIsXQK9eZLl6Sonun4zKsajz6bCXAu4STg49RG
OYFohGpkhu3VzbrOTtdp/CCkii0JgvL3HkSFfnPiK82y7FVmAR6ElayIpfEOlJ7+LbSK2y7Pbttp
GOHx2+w6LJ4DwCFoPQSKDnaxmvKgqgaamKK0BF5PlK4iDo/Lr2gpwC3Y2xQteuodvw95EyUPDS7Y
Aaz0QgX4Wr9Ar6imZJTeAS2o0BXisHHi1vvPI1IsSSbqKs//IfUJcg8LskSYa4iR+CZ46QFENYVH
l64H6XCcFfa/idhkjTzdlAqDg0D9LZ7ueq2+e+KFji15+qRn+jYqcMAWpU1B1ktfi4ey3FMkKTDh
q3S6wqmzbEsq5WfaVULgqkCf7ujKlTJamOZ4TtbxPMsdRUv8OPasT+5XO5n0QJLEQN3+QvIwNcKf
hME2L8nHbvHQMOBxMxMV2oAHtL4ouKJHdAz+9rwEueSTb9rBy56B6UOW1oMV1icRyZ58CUlpXojb
4nDpclBOSbtbZNfbbs2hmIfexkzyS7u4V3v9g5tSxcPxDmwhgB6v70bCjsBNmdfkZ1WF9M2+udth
Zue3yCKXin+yUoLHgwqb9jDJof9TpZ0C5+I5yTzs1f6OawLcRooa1M8+cONiS2qF4ODAR9Y+PQbH
9FtLvs7mVVniTOewDPcDhGFZkyvWOOGPXWREOfQU200Z+ANuIL/eY4VovLPBRP4PpMu+F9rkA+Ly
PWlMt5nlDoqwWtpFnfcajJ5R4BBwiSmmR1YtkZq6sZdxBSyr7yjvn2tfo1ByQ6XoC21GbxvDKHMB
ez+bcR28pMobFPqZNOH/8IW9/UsDGCoJt5nU2DFet8yl2H0RCaDAXmGxcuwFhepcfrifAMef0oDi
aQjRsbAGO9EIWEZeiUilPPok5gnfMoBp0KdHiy8v2jcp++OPRfVQVdeV+Oj/ISJVjttWwNDKYCBE
LQRs1BwLkbAfIkDf3Z7ddnROtF4TYzMq8Hmsi0aV3b/mt+h+kkF8BtlNmpFxX5zYTiiMrEQzynEO
Oe/mfHfYIuBkAsX1QFVRzgPzkeNKs9rhz4CxCiIBnMSjhbCICghjfICenpvY3Na0QEHlG2WfVaPS
3FYKQetnYl4IC7ASxI68dDpwG91nsoqC9CiKtjML4eYdZu7Ks4eU904WdLbDP5Nss8Vu+0ThBoTT
OaNm5kjtGwCpmbVNPoP24gtBpi0vsLjSmFJica8oXONtC/Y0HMZoLclYPBDZ3JDDOrPWnsl+FvaE
7ZbuBPJhJG/EfnSJkmLbsnLrJ7mrIhz4YZeNlwZzEjRV2q1tJK79ML3CyvbFrvQlkZfeLwEOwneP
QqO6pAaNAqni7vObUCEQVSZMajgpH1EcBEhbnyjWMoQBJcYdsvYiMoAPvwP8yqxQ5xV/fueFt9J5
2pW3lv/c5xhmJO2+9Xf20i1HM2AHPz3j1N9/XiSnpd1ah5h8CwwTjPBkpUbVgwU0J2DGyutHlZYw
2kZof6T2s7zoqxNWxryGzIZpXxmmkETVYGtKCOHkhS9nnvBPJyCizRrLH7o3jdwy46GPY8Yt1yIM
cZ+r14WILhDc0PIo/EUA4bGjnuwM0Bcup30z8UWqDYbI3NP9WZtU9ebrbpo1yXHu+VidT0pASF7V
fbYUExegnz0rHNkvVmqNA4i8arRm8VdQJMV4otxeIrCDztbhAZeserIQkU85Gncw7AuHwUVrhICX
6f2riqz3G4y/ku0aQW/AR10JKajC85HEz0m5Au4DQQn3joD+I0grx6kBFKBySc/RU1uboLl00bzg
hR97PLNWqkpMQlaBAU4BGKfdxcSwXH+GLQyIxYmolsfcW9Dnfj0qPJFXlRF1q3SuUtnka4EdeNp8
KGI4mkeBws3DE8/uHfLb0uKeYDEeQsFVnUin+PPrKDCtXsGnZlDheVNLXud4zk64FoW8rwdxRfIc
6c50bDFxZIMDqnC6s9setRvoFfA1/1/7h4YxBb/Zb7Kpt14oMw1nY+O/Nt1/jTbf+BP+bnfvJefo
hJ/gzOPu1dHWy1aJz//SyQafJWQogJrdI9mS4H6EMI/JW4rxLwMA8pgyFX2G8gbrwmt9RmitGT7H
khSU26v9f4EHaSp9g8fvpSkV2Wilkdle1gvZviPPmqPKAjwMQAy5GmtvtObobjjnw02KAmizWDR7
MQn7NZWi4clk/minX55ziwR8zUughHM+JC2dENk6ZM/aGIB4/LWGe/5k3wJOMbZu4HKb+/z7/rtV
WkkEODA4jbvEj789gabzC7jdNCAyo9cIoqiOvhtTOn6J0iS66bDK7TKKGaiQWj8KFscbJYornkWt
kl/IQCFxBrynWPd+7VpZpFi89ENJIJSbvz5UGgLECHZaEjz538Tj/ye3aN8cHJRokt02pNBpMvm9
+pcUkRN0hp6YqN5Rlc+oXDNNiUj5+sDUwCxwVWMmIjJ3qW/HTh7h+eZCE9MNJKF10DxymtiJzzPa
nRaaKasbRhKGIFoFzUxwsMfJBgK6RGIekdTluaxd5FYR46Hq9P1+4Fp92hDZBw48oIjsgrWNYEQe
Mqz6omHGEa4t1Bdq8npFg1jX7DRawXMTeW1shU+98xrRxoeYLbzWEB0AmMQuvcohwXa8z7WOoOpw
YlotBpS88fjSxoJKEpgiKWNUmVdY7UP2mH+vIPLcz+yaoNo89steFbHx8bv42Rsxabx/msehLocs
woiQcMoxUBH9ELQHq2Ih03NIjI9MmcSP3H2BrvWYMOvoSEQrXwBxWSRLW8A7Nvz0LtBAqfAVU6Ej
KSXh3a9ILmp57SZ7slMebS1Blr7i1QNz5BMT/DUsHn7OGjXoaEhkeVvSRdPwnfI77HYsJUbzFqf0
mXz2YWKFKOmbz9HN0SnxucLV1xoeuNcMapGsHVnxhT0isI0zTVbzU8Gp9g9qNR+xKa0qic3dL0jT
O2Bmv5kwTZ2KFqUGhUOI+jRfQp0BTs+k5mQ6Sd/iH3VI3PeLHWTui5wjx/7jP4V656sucAPieSmF
vFhOp163hMcFUGz/aViX6hdi6wx+iUKeVOOQTO2nj5sCIuwf2SvZ+r50UVWC8DvalplpWTW3Ajv1
qM0IAafFppyfDJx5pQmRsa+C6DMKnnB6f6q9sG22NOiQPlLlKrFXLii+WTpsZ5MeIIV5FZJN50S7
gZ6BQyOtphkHjaI1xXaP8qJbOSSkjWZLhBWxQNOIb8bfyyT7DBWmR1ZJAksAfe9Uq2Ulwz9kiJRa
OIUveOalvXD8QQxPAVAryWLzbgSnhdWQ9pg6Ajug8K+88zj+ZE4JU+gaas8yA8WU4w0V98+edHi3
mF3++/YJfiOHuHYqExCGCIK49JdY5zJ6uetl5VVMY/tBW5ljk4RuqNxqC2wEz9V4nfL4qj/TB92o
iahorHao4eWNz2pby8MxQWCgBTFKudPanj1iXJ8LZKsmfl6gwuNL6TnMJtKk3H5osoBg2X+MOEJP
OH/itatiGPN6seVF7+NnGtHlOeMZwbYlPWaNNpnTT2IgCmV4QOIMn61H6eVLabaJHQKXk0ciuCo5
jpHSAlUeBF8Fx0vKyfFql/jJ6A2wBYC2741Hymup4yPpChDxp0dynbb/RGD5des2BNOj5dt00iHK
PcwpKtgD0C+D1fOX4uchLXzVrazWIyzzAksEElnKkMN+bVSBF1Op8f0ddtzHcr/3kZJKAj3rcYcY
WeSdCUzD00PS/lj5r/kRTJRaXJ+0kz9fgvv54NEBR3hfMcUKqwL6F1TE6EnBwn6TXLmmCEmNdwoq
CsKjoujtU3TO69qeK6RtCFr8OaFfQcpfoanH5X+E5HdegoE1p8YOgjHdKAcvNtCJjCFiRYnwuWt/
aqtM/6HzSnLvTpCtTaN4U/w5VMPQ309RlMzPBhZWuvBI0wUsv/ItFbkxUyfjKzsSoEnWCxIEic0j
uQwscLAklTxc1NdoV8h/0NyjS9TsF1KlsYW6KcmVeISTihnHheO2/0AkbxLXzyGgAuUbNzqdisQF
gBNxWj0HHi2lUDoYxqzQBCc3qMkYpTlAuG7f/nXIU3mILP0MDIHpbexbW25PpHd7vhn/k/gTw4HJ
VnXifKcv7xTOv+ZIFskzQ6KYOjv/jfg53+YIAlwW6weme2odbVATsBy8hsSdyviJKLHUfzEG6f+h
o2aI0LEozHSrrbc6B/ivtqi4Ei0RGgNvg9TVHf5wpB/p664JnsItaFR+zVlvo/mwuWxKbm0jsA+D
8Q4A8HWyam3VIVN5a9wQXNDwBvvzc3jgPIQ0kiZrKLvVKmKnqmqKG8NG72SITgW87GsUbtdSjOo8
cnRXH4HcyEip3QDNUkgnuZax/wZKn5pBjfj16PD0VQS3HrGwowY2XDYYUbHs45vdFt2x0Ibct4yE
YFxCl0V2YuMQoeu6IZ0xlAOgFudDORmlhzL+XxZBq7O/vyvjhZh4Ur0xR6B6m6kmsBp9qMZvZdtG
pF4PkWLcu19JGiSOLi8lrln3uZ/kgHtZDsvaIjkkKOYEhiN+Dj9vnd5iOH9vKthGzepYQ/0ouBJy
SV5gp4DZ2uEtbMFzFsB0mP6UryugqN9oIaF4WYqUOFJr/54cscjc/Fwyxk75EjlYCxPBCOeAabV9
Dj5Vl225MFE/7TOYpKUXKwqJp+sFeAG7//ebveWx9W3fehOnbvOzQeb7fE8w6MWAHaZVsp+vHX9Q
B+QfbsGAIbFhiHtzWlG75Wcf4RDgw3xlI/8YGKB49qp71oCL06AyhTuq8jJ1Kd2B6AFLo+e5AwQL
YH1CjJJ2J2u8MK5pOz1A3advK+ETzo7704rk9HKq8ekp7+ki/+BPRcM3Inme5YJnw26CxI5kMcne
xQJ7qoT4t9pI7y6jT0zpyv5Hv6Ly33ciTgbqSWwk8NzoxiWggQ0W7xfPRWPtMQet/2uhHcHNNZPH
A5rJHH8Vq9lmyVcGXfWLCX0BWmkYS+IAA2jCRuy6sM52pOhiKAhvluQ1Yw1KHrKhAWUqlXRSwfP8
3GH7gwdyVPeRI/nm3n729Pq0GVaHywOWjdaV4Qfii7mllRbloXJIxC0/8AqIAdEK204JuqzJSfkt
+KWVoNxPJcUPAwmTjS172iIAf7xIIZu2Zp/FrCbgwa8aROXmdlQk/4b1fMsGhPn3UyZR0pEsmsi1
BM0RLqQl2tpcxkpWBd3cAAbIazEAZDXR4ie+eHCPaxDNBmT4t3n815hbc4DW3J0YAX2TX8eEQ4E0
CML/RbhEzKHqwrh6OXgAkJ/8hIzaBDLdrdiQZchKyYVRLOAAYOsxS9JcTfpkn9/EFhgJUFEYndHl
sNqrVw1BSYiriQml7eMQQ4LkGGwGfu+w9EDJtZlEN4EePRpXSOLuXvv5ohYR6bD+uGuGrzXEWabX
i02gOaOCsCDjIZ2Fc+uoK4aG5Qp7hLqQKuloB21PLT9R3QHFVbSmacnq4HncYiQzD0geV9lzTAXj
wcN4i7O9/k9Z61DznywjGRtNJmwp/mIireawzrrPLjyVORoipTtiAsNXdn1hY6SeuG+hrlca1g6m
Yx0n1rGh650Z6d2oS2S+wo/XAA+bvMMxPhRrworb0R1bhal+b2Zvbf8Zc1zBsRMRRRCEtz+MABng
nIDH61GMoLCamHgaQswVsievAVpJlGusb41uECLrSQW1juYjA6KAer+ZbM/1nGWTjtaweLoZIRUl
RHIchymuAB/mMVWVamuxUxxEo3UXD6GOxUqHWy23WPM2KMYF7VFEThh52qykNykpAUKYSDqbdCC+
QZbkVncc74jqlYAbGIHbVidvCvFiZk2j+8U37wXXyOv7IOZwfRdM9TeuN7g37BkN0Bi4xN/YcXbJ
+FiVO6CMZBqJjBdwaFlBkuytnOsXD1SEI7DLQ/vCXf2TN/nTv5TXSxVjalzogFW8jlRW7l5t0S9H
WAkLmN4CGP8Jd81koFHNpme7VFkz3vsaQd5mD8lwf4Z3zdV+TPGZ6mmelOKnZyrpnVU5QWcHOI7p
dGI1In5xi1XBAJX+zHUTwZUbFNtPbHwWmjpZcIibtwsZnTJPLCVCycMv/BbJY696bfgVYgMVqDkj
Gtm8UPGiBItRfNgpZ+HlUeNap77BRxDWjZWCYrZKCIEAoFveqlFSwlrFBuFiDlPyD/ZHR1VIUQys
ktQyqW1CSBZFAoqH/WQsze1xB3nbbcf3kz2DATQ5Ym4cPMI1qoox+gAgV744vUUAIGxFp2FrmxX5
zBeLbg/bm0RuNDjXOhwdorNG7ePxSw3l7k+dpi2po0rMoYCa6X7RY4Ny9Qr6WK8N36S2iNFYLYk8
FbTKoeeEpDl6g6VkACJEO2nfcOWpc5kZJQGiMgu/oeioZkQaqk0EdnsUJ2fG91GO/wbW+XHrDjG3
ZPjjzjQn84HgOxoWdZHVQ4hU8cTZT9SqBMs3PiDZzF5/n5Nc/iFFAsGoN6LSJDUAAZfFwgy240mM
AfiMo5tC+k5HL/1Dwfm5QHXQCGgLUhTBsZMJzoQIIEBKWBZ/T27ylJJFgNz89AnOPOYCv1FVI2A4
P5oUW7V8ukF4tsddZpHEfGHXu3J76K6L96OBwfSl4f07RyX+FUmG2HaKE0QoAjN9KMcmQB0NgYzs
nu0GabsAi/qtGYgpyikT5XITWa3WQa8vw8NOqfCbZXDDBK6aNhGrHJi9oUENKXeyC32xNfzQU0z2
A660FKrKzVLBiw+Onjm4Zsj0e0tJ3jx+KRabdNtxcoqc9f9kI+bZJJW9G+FQETM5R9Jj3VIkAInw
x0QzLOzHUfIYVHupS1e/2WnIJis9UQCy9qIoVUT47vafYTDdClIwrTycJEqG5PAD6gI3U6hH4e/p
sX/tGvk3wcvbI20izeNxwtkHLa6ztA66cUZFBVjWeYOACnhMUiY8LiKSAzFkM2zA7qsO4Pr/KBTR
A793l6i0bFwVF9heeN74OWA0YkSZ4gCAzE22r3UH6LOSuiH+/eElYjwgnTRd+XHWztxJ2sHZ2t3O
QSjLv6TYtD1MuUvSNfCRKhqNFyp6qTbBk/HDlTli2Rris1gfFy0SM1h1+ACKcaZqCPQ+kIBoK/3S
GpboRrkbV+O3dJp6MgJx+SR97l7vizTtFbQBcqHlhn4iPMInd1vl1IK6dYlgldaovc+8sr18J4g8
vEO24peIXlyJY2/AqpbFa+Am6qTbAgpVMw+BeOOAseRfIRK1MtWJ/GIli2hvPmm+OV3qabkBajse
nRO3molw+TXt7cTEm+lGp4iePkVPt8u0qnPeHimHcWRIjWhtl6AO37d6FgQcR2CcB/D17vCAMCHI
aBd1KYa2M+BKDhD1L4C38jyZ+OsDuYAIq78MvOvEg8DO5OiICbV6f9wKhF+8OOLQAB6NgOb7n1xP
e24YM03YO3+ofEvmYLUglbY9fihDDwwC2yQKLj1KZGl+Jci6iglZlRJ35VN1ezX7FLGcuMVPLM/G
kYA9m04YcPKiWkGZZNo9QzahDjNakw7ZcGzcUHDe15LxUXN3el/6H7PoFVE5jnhRlfIOgleX1fIB
AslnVFPmQSuw1BXTot2kTso8IqPXCghRoV5nZDTs9E/9iMSxvuPhUFOK2UZqowpohflmQddcwKTs
Brue/imO4cmlSMi1YPpssGujzG3dAhIwG9Cf+bbvW6nW52NGJLvETwwxJKi6tEIINK689LsIOnfy
EjbY9ZFU5jr+XgwUf2I3E3IHkXj3jpIEUxQxfc1esOp/QsUVnG0fbgpyAv3UmTm9P0pE44rQWEI4
sxec5Sl5trAJuGEwn4tDh7a6HuOLd8rGroNaS2NufImcR1bzsE/4lksyyfBvF3JyC9vOU2/LoDRK
/JyI/f8hSc+2/DuuKo1PqBcPG0gwlsRzfsITODLuSeLVSqAde4aUcwZbf1z5pSM2hdNKS1XFNfXT
xtPqWkQoAvddMeU95mu6SqySBi9vuE5Sy4e5bppb9Tzx7+ctgctfMSQc4XjnMFDZJXGdCWTvP0fE
Q9cpTi2XMx9YBPPQ7/QSk5d7gG1629/PTapQ+N7knAlO/wu42UHSNFezpNHwfvK3iSqDd9DCYWKi
IK51nXrpiCc3AssZwRVelLjaeJuFAwfytW4MdWttD1OSj4UVyhAye12ADT9adxlQyTfZAZuu+lz0
z0y+plv1kMCVZgPSQfqt5GRRk7NcGCgR+Bjuebz6cB/eqQuFbMFy0DEMD3h7/zah2zC1gwiKC/kJ
PXRzTEvormdcci0NvAOZ9uGhc+FRDgaHU6XN7gciLinzXughelzeWAc5vscYIP+cWYyRlag/nQ4i
Mkl9SWDxlyVqbfa4hVsqO1ZEm2Y4Jap2GwKCthtK+2rXiNW4lOKnUiWI5cBYxOGr2Xl0B1FofAwQ
opzJN0624YKMjeXfKZaa1GGEgsgaemP/DZXLtdUE79HdbsBt0GYoJ3n6dqfiNWFTc3p/M+Z36qb5
YHXIM/qIXRotpZ+2AnGIlTxmHSpj4tofxAVEtDAImi+TfrTfkttNHX65Dhb1PQ6+2rko6CRn19ia
zbMZ5KteuMxmdv7C/wO8ZqdWgfUOX7sp8fbbIopwGeA9CLUYlddmheQBmYJhb1Gt4n4kYp7gLgDk
7Z61zIuCRcNLQoo3MhrJUug7OSBuxxcWRg/Bzkx0HgT1zv7QCHrgeWLzpuhk4yF7Tj8kAPnypIbD
4Vkjj9s9JOyr3p9v5mDj14SRk5FaHysaRaltLma4TJ1KfIg7WpDjOXGEy84KyDMlQL2Ltvv8rdOC
Gwhjy0l0y4dg/O1y57nj7Na2c+5wovbl/Si44wnHrwY4kjMyEFhME8M99r21cwIPO6GCyTqtcnBc
kIbTKMnbzxoXFb7uja9Q7CsY5QCIJi4PwF4X6xBvodCqKJIR+7D/NTQYhkbeFnGAzt1/jdT+EQ7d
5BJyWOkLO5RWYL+9f2EM635AwNXEu3ls+QnfoBzlwJ/ZlkKJuJtqcnXZPT1ocyQo678VRnQ9H1tV
h4wzPRwI+UOESHvo4s/9evgSU3kPsgDZuhvgB4J+kHgkTFQwtp8kL4ZNNyonU47ktLktI//OcMOH
hkyAoIVlkQ94HRZc6TECZn9ewB5Fgn9OJpDawptZgLxHQlINpcLRSsKjvySJHs5P9+Rf/T7FyL0x
exQgIN2nQ6BnsNYLiyFQXRD5w9pzOoPzs9RyWelMhP9G/oA6SNJp++aG2gI1PtVcP4M5fZnqJ7Ix
RK36RJVyko709pwOlVPu3pIDpsENHNvyLVXMbjo3sspg1J7JXjToO/xHVOnOh41f/VryBZcY+F06
I5sYbCZtQmeOfvuwy4A0ZcCjDOdbA02RJOqLTgJ7h8nTO6uX+8GClpoYXmxoc/9hY3GlLPl/QK73
nfDrkMrEd4Q4bL2iUqarvUjHcnxeRwYGFHnEti/YxZ+zp770WCq2u87R4CWRr3VBIDnzD7PxwQCR
nLW2OY8KQ8+RfEu9Cp587hcIkowMeFxxLoJhnk+Oybi2OM2Gr/IcGu2cOV1u47KJEHnPyNYVHOcF
PH7TCE4qnBOpxbqmC5X8qCWE90kYafXiy2D/954fiRa8Lrpae2Av6SsXSoii3o/DMlcvww98K6zX
V8QYvjdKNxJ7EkuZ5eSxA7j2E4uaJgoVcSUo1fYy4PGTqMMyXDuC/CIXCZbhd20NymizjHLLzosT
zIR95RE5e3N8BhvGJ4oNc/PSARpgKSr2UGsR0AE5tMnuw4sTNSF0twwaMf71k4VnY4ssSEMoNMJr
qjJSeLDbLkMGNHtpKuBpU0FMiLszUrsMPKsMJOvOg/3WRnDAvhkpBfbmRaFaQ5f/MlauPqMLflsz
rDg/0KxtLAILjwBdya/zJvsO/mYIj1K4rtK7XEtic2vOEtdBQknZRfQv+XGzFAN7ZSKQ90SqCbB6
WvKfe0EcNuZU3hLGHkY8aCB4RNZ3uRjoEnOH9ctLe9MFnhZEBaROZB5wmSThjqV9CsnwGvCc6yax
6BFByVmcV6D7iYG/89ECgtniqHZlVlmTVIn6/eW3CLQ76YXKDrlFYa443Zi4yu813wT9S3hcSh8F
q7tkJ0NU8cOvMYtB3E3iJnDVK+2tDVihL/RygREYiuIxQRL2l6/A8etprIkjZHZ3C/PRAn8vhbUn
fZ6aG30lCDKtnadN1BWZ7o8swqAk4JIebEKQ1vaRa0cFtHCX5wrSR4+upReZAX5irBkycNALmXTG
Qn2uk2282PsrS++WQsYRYTIcqxP+OpgmDBl2lGDD4T3IKbA0Jv68UjZzDkk1WkeyFKoKP9zcbIzD
irneqvObGomyUmVfb14GjF3KkvB0kY9hcgcDIli6LXA/QDHNm4/A9G/Fmhl/0Vd+Q0gHtmpn+45m
QoaL94jH7iwSkv+jtU01lrebCVh2JF+UR8cH/uUOmTQgMYqwbkV2x7d+pYuAhrli52YXyWqsmMOW
F2xItnHoESW9eHXsmY9oIgLVcKJLo/jnE6Xl96PnODh26xR4b/ZOaZq9WeU+YzOzu3ZFvg7EDimT
0zD8qvGKT95wdTOsy8yMiHcQImACfFQl//uC64tw/vZZpDtU296L5qYfCmloWeGyjZ/vleo9F3pn
nmyDyfkhjD6Z3G2ImixwhOVeDVyOhvbGZiwSplJ9Z/cF4JuGtNW1T4/ZEbbF+7OQoQmGs/cL0tiw
3GITZGwXsQcuLZpoCUtEOabOWRXusD2+i59t+NqSPdAnJ5rIT1omFYIAOB5HcV2EmpeCzSyLxeLp
IBxMRi9M7JXW6nO8WWvJ0btMZ0nAu/sQ/bPiocSTKeisHNJcB84x6Hd27XepWGTUbIyyyZaOE9Fo
65H2Mlpl7Fp/sHrul8//lCuAGCfz2H8gHc08fia8gPQUakNFyIQuPHzc+txjLuMc/+a1AADm/UcO
H/qFyEJwPLWR0vBVRF0tCulXMvecrQW7PurleoaEc0L49qMvRzBTcH8Kt9DiSPU1jundw/8oYf4O
JPRkPfToRZUId3P5zZWP5WX5eZgg3g8LfvIYHkedVzXmg6XHumLXldKPKXNa50dtOx69HnLBB0F0
uQYoCqyFa05icrP2FxMX0W4d+JuaFt1wXIf2JtS2SSNDNmOFJW/YCtWv7hAJdimNuF/yiAROrNPl
7P++wzftTfCepIOk5jJKYuI4F3i7Rk8aTW31n/e9QbdRdpWcCBiLZvGbdvQVlyfxN/Bkei5tRqRi
yNQOGR9GsqTAZqyyAyJ5oCnm2WayKf66KYFksoftfwWK6rWPWN+ww36Iu1VtW0pLTlKJ7URdVOIP
DxXAh1iusdyGksxTkRjXMrIQuPi2SOgIIZcEKcsc3EagDqvkgPWzTw6rPu0qDJPzmsgFtCgXXSgk
/b03wWNitpumZkp7RrJzhr7rRB3EAxG8apU3t95u1Lwtl3QkXCXIndm8xzH6R8NV6KfHR881z1Km
sw1oarIzYC3Cn7O+i/xBwjk+iHzVXITxomo0xIl3jXSEsryVsPXHDUOQJlPl6M9BgCFkw2OLx0/9
B68eAaf7bX6J9QBZHpD/T1+iaSFSbre9iskL67n9v6PKNN2/Yd9YDeCf6RgPfsLgMB+WdH20ad7w
rccLq78KvENjCv/yVhOHRrHI8GqJlEQGGtFIOdm3yYXu/5DRi204WlxeoQcYws7wdqy3DgE3NvUa
RRMkhR6UPtaZ1Y8NBoJkhxMtpeEGGn4p3usZhFI6m7NHOLUbHRr1qEkuXed/Ac0HEGEUwwqwibPU
O6b7tsK+XnqBijQx4ee3+FLZU48mhvbWOBXFwY75euPGb88ySE5Z+pe7RqCl8LPCWSr+puLAJUUy
hxo1Vf9DVdg4KopdpE3HmF+rMY5G6A9/4K6avzW4g+k8doU3BWSWQNzbHmGLv7xGYZ89DEdGknYX
3uaAgSjRI7vuczMAa1NA7FM5gTDIwneBYOFCS7ob0bR2tfcy5Q+uEehcKhPFTRLBlxPHC8roacDn
4zy1aoODyKT5FNnXOfIxJxoRLohK6ACTi9sNSLxw6naRX0AJOzB7hHT8PIG+IH3aTSYOZV1nZJhL
0XhdxZfsj5gjXxfziyoXW5zoEFuF04LQWk0X6SwLk2+WKYHxJ6zy5SA1JLV9mhn2STKRKDagPzlH
ym+A9OLPMjLmeN96IR7q6SHOhP18DbI86JPV8bxFhAt6KgtnjxuzdWtLxAU8S+npdNgyTMQ5zmht
2tp+z4EoyEEhl5rTnkruOFVJleSaAzQm8rDZZefDxTJac/+ZyLGNIAbeDJp/iXdiVslD6AQozIgH
Viqf0wTGSsPi5vVVYfE0K8sFUKIpvF4QYSMkPAxrQx2tdUM0VV4thEqMagtQs53rzZq4nJ97nSF9
D/eoI4FvlUsNiLz1gCliR2H8IQWY3++oB4ia4zvP/7OHlGAoa9sK2fI6nnnm8YzQdGm6n201iOTu
BmBetskekySWFyC2SQVog6iVBOXe1C1MO4MUY21t6G0TFGBbnxisLh/VL6vTPCJWfK2KxVApg5Lh
F5uJiBgVCsgPOxQKjw3yh9NIvUEUS+1rC/eG/0tK1i7hXiIKZ5M0V/d0Z8Uk/+hDBi4UH5TNORtI
hI6TjIJ96+nk2iCygp153uKCAZ/wh1CQxS6J4iCqk3Lo7zZDG+Hbxfwea9qqL9OzwnWxOmiNp/Pq
EZ9HEVUWcasGT4ycRApyW1xchHXOZQTVY2rOxniDpPyf/2quvKtvjcEigV4P6H1CUss9VMF+wVxW
dtB6tluQ9QBfaxJjrXJqL8zlrA6rtYnT51uuhwB7DfnbrXgfrzOiloyOhSWKg1QH6tWVvjUThjtM
Mmf0vRPCOYI5WlWyFiHMmOdDsVeZbeLKror6mJR3+v1A2F0E73q8ZxLPoTNDw8YKzHNoBzMLYrMt
cpp51RrPkMPDuSMi6ARjx7DeiLt1mswD1xp7tXm33xbB7i2L7ASym7IGgfDMrvqy2Xf4QMzLegs+
aR6RY9/6chrj5gq2dShld7ePDfR1s4ug1FzrB6HsbDV+P/Q3iPGhlfa8w3e5PGg5ednHLM+vZXQB
WOlw6is8qc54uDvCUVeWyh67Sc/HSy/bO2z9mYskzRXUBP1CKNjm4ZufhAHzSxudwTcDu9woyN6n
OUdXiWtKLHahrh3CasIS0gHQ7pKFAW4qe8mKbb8HXaTYZOZn4RfUX7SXdynxIeigfY43aSw3MbI5
7L70HtD/fAhZ5S9iqzrLWiNoA1gXo+J96cgtgOPEuSbfXaEcVkzH+64kN+VWV6TxeSiYH12RBhqZ
18wGEI537HZ/qwaUjMcWgdxkEcA3ucOOBUT4TgdFJfAhUB8ZzVXLe5DtX2GTMd4ZXHInAQjBQxYf
aLR+KDuloO8nMlfzhOAvpaGIYm5BCmmQgHpBqVFe8algwVxUMqDwGYvxYMeDm9Y9fB9ZB1ePVLRx
Yxalcgq6HM8UCpcJRiOvvHY2o5/V7YqbHQ5QD+VF5Zmzdaa47uwncjaG+gkWbahlA7mrJG391pIW
k0to5DucC6UkMHTPlx2tXrxWteUgoYwWEJ2J0B93ROHNpazcLexu23Fc0TCoNOxtaLiijD8iEGpr
sKeT0548WGceEK+d3KR/kDkfeqG87R2i72SnYscPll70hKz/6poIcmwQR7+r/fXdXR0QcHGqUm/y
P58oH3XbIAKa6pONbJG0+juw3jidB0NkY0zWRi2Tq8xKSvzGOdZ20d1UK66fw/RV/QNLGWBxE0bC
lmABAH+Bz3/7gWYErNvl2oV5XLNLbq3+uhBu3ZS+5zkM9IJFyuHVzSc6PsMCdPoblGWycxSv5jfl
umW8F3DmHEHjVqrLjk97+l0YGLq66c14o5ftutX21eaoP5a+Y7LpGZHiYwr+sifP7VsFJFiVy78b
RX9LIFK0wrQHNV7AVSVmLp54s1d20Z4HJZV6XYuxfpbASBT5LS1knOJfzripHVruWh0fH50+uLhF
OzGQz6kmkrFXnqD/r/aJLHxRvdAdOU+HV5V2widzDigwL/Zpo4v5rT5+zJmmHKNbtYGpjVWVh0cY
92xDdB8GHC9ghSa35YocQxsAS31JiKCsA0iDO182QTmrC9jcboMyb0J9OZbvVabRjQ6roCm9eOc4
XWKNbDddMM22jGu6mDFTR3QAG5aK6/ZKjr4qB21wxebudRMXq4gjZQzu2O6iR4u3uJPdHvwshZS/
K3sI4VkNEJ3b01LvCbyoDPKmSiope2c4j3uDALtX++LjK+PTVYqLIA5wlTEIa0pDnAunfLxyy6BK
CCJd0GbNPhhvfK/kAaYAgkk41iS+yHD1CaWNo2mhCH4M9nJoMnnOZVO1zI9eVYyTusqRlGRUNbke
g2SIDaZBKxvYt1pdmsGuHf+ioNEyvK90F411yL8Pw9Q1dAStg4ZiVC0R2uWdKBWeR/gDtdV6jEmK
DuYNNOzdXwjotOHekdYgsxRIsbyFbmO5A/hAI6XgsotTDE6MgzEyOTP9kjsLw7weZwpV29S5ksdm
gvekiU8WnJeOIvnGGxryYjHr59iOPxveydZzIP7aqkcEXnv9FThRC/fx4GOlEcsOC1xrOlakiinr
1yLHQilL8rnJ87zV0r58fWhjSStD2NTJrpsxeizkLJBpiMTEJonN7hOzaZCeP+dkxRfme1CvZlSE
6U3EShvbe2KeddW984a5oJ1z0tBjzJRQLDG55pBF4xCPijblPi4xt8cAKraeH67/5RRp8biTHrmO
0f4zDSphA7BvqaXboMfq39bSpuJM+dju6kjDkkBVN1pDKr+PFVxEp1D/ZeNgGX6P2Cjo1ATrZvuP
7MwKjCe2NbBxQuJNgwFhAvmBFMRSCslEN64cqHRdV+sAByt5YmV92TL70XP7IS6AotS+BK9/YFi/
Bdv80h/wC9S5+Yb9QGfCcA72n+skX6G412FPjp3atmJxK+k3HC6MhKJKLnykViKU7loFRhNjLymL
7moqW/M8GEgPoEoczwdRIsmn/Jf8GEwGVFduuPA1v18ZRMkOK7dEOzYwUGkFQhKQhneZ8wdTvp+P
KQh2Xn+ux6/LkYYo3nheLmGL94ljecRBUhgspgDwsU/ER0HXM4usAETgh0o35IheS7c22sXB9l4F
jp+Ur/qcwLgxc7a2+gRHjHi5DbacTq9d30I7sxuLYta4G5HS7EPG7euvqq4ENWi70+xpLQCleUe8
sqecob12Dr3er3YEIQAnkp9EqVPg6Ygy59dei6s1ijR8bHsjDpauXdVScR1jspvg5srD9kcV2TV/
nUcRqV9zgvrFfJfph0woC0UeSMfLDX22DBwS47ztKw/e5vEg+4NE7R/oEZyDLtB7volJlJ/EnPc5
DZ0DbAL/QkEYZr3qduyDuCKoi27AKuOgGzm4cpb2iUzMxut9R8wdgUlMT3uLzH0pcZRtbeMYE98E
Us4t7DAP5M0O5bNCMdGNvHETaEDtCXJWqTW0cx9ZC5Zh6NfGC1t2OyKwR+/V8nOLOhWvEzFRkF+J
aFEicDirjxto5FoztZYM6xG8ukFNNAGufBYgtLVXFq6/rmivr+6zx1Gn7mMzlYklq6IIZ5JJ5eIo
nG+zd4VRWmaaLoTRRA27zw/RKndun52xGZg9O/ScWfsZ0mJDykFE2tRu8v3GLvB5bh10GaI4wymQ
fv2+mEXjU470ud7e2uVK2LPufsyTwUo7ft67KKZFN9r7trxaCwLXHqQREGftsRzx7v1hyM54Ki3o
JPF/WWF1PoAQcKFswjob+MO1+9Xzw4zV48co7fF9xIOKwS7f4n7zYa+GjfC8/VJvCGPh4tN+MOZg
mVgh51+rrVBfXhmm8s5HFWNxoW6hFUrvcrQSzcrszQ1UGlUXbEBhEMA/qn7OOiHuHBIv3Zd5+AV7
T2vr+/MhCWe21GtlqJmTQJkxGcfYKmR7nnw1AupR02D4CBKwG0fJQlhVgFLk0yf+I6uK0c6JPVwj
bWYJdSnxPbbs6p8XgyhjrjZ366tP0M3WWyW97ntMbDgN7fgaBSFPLDLrrxtUvgF5LubvqX2cj03y
8mGzVBtI/mrQuIviCSXMnN/Jy9UE7HM4rtRCvrJ6sltPfHCFxgz8KZp/BoP6ollDkKUdZ0RDZkwX
jHImZoXyqgkA3QWlgk1PvGPdznHBQvf7Te8gV+m3Bq2/MBf/k/n7PkraPv7baqx0mondmyPZ6y3h
SfFVtnQp7Y54PRgmiA04Gl1KxXnLmP1mBwhLHcN19LEqCqVWEhekD2gCpHEysTSWaEPF8IDzijCs
ZGMzMLw4ZFpT4qp0EfGb66wjFlWatQijo6uw5YSiXbHzlTNLq4HwamlcLcJCNMIyT1dAHnpmpR/A
3cIA1zr7KhYiVn/wBGaUJxTJkuzl0gN5PrVtMlFSbhDFpCKbNJV/5Rc4KiHyjjP3Elp4yLzemPI1
0J35j10Khk4HEogHHhq6DYkpzmqCkB6I1lRNwE1Jy46DnSTFidJh64Jfol6ZmvMCZp03RQWbdwLP
+aZMuBOJYfiKtKPepxOlD6g75cqZ9fmf2eR750yvQwUvkMqKlEvVhAFsv6BXd9UHyLEH4WigHu7c
0Yu2sP7+m0w9i/ZzhkZc+1lXTkE8wdcfyGpvsFW47z/livfM7QwhUtkU/lRqY2x3A70dhkCDAMW5
W5zOYpm9T81kWnjqnPcT4YKb8jW6qJ3eKEvwsVnurXhuPbd2RpP+gSdxXW2fPcUv4oa3ptVBQ5mh
m4r+yX1WKcMGCMS0plMFEep+6Y9KOkP7Rs+cgGlKLPDKmYkxZLTl0fwz9SZlxNlIDwIf7Rf5Mu/O
Qpm+Kc1h5ozZJPqoxhuMlHih0SOBr2Jqx2SparltgcmHH5vBockhlwi7kIFeu9IobR/ALNCu6uQB
6+xmKCke0fsRhJuhfEVbv8Hxcp6s/qlRW62+Nf+6jCbbAEZjkni+Buk+VwHyNen6KJwyCakPbAs6
X7EHAEhugEIeuY6ILidbXJvGFDqzsb96XHlEpq9wdUsjmib2F1X/CF/lNg/WikAqN9oT48kO266V
3k0Lkm3pEE1hXN5V65YVpS6OlaGbWL+G2EM0oeLzzApcJ4Xvc/ujNKxi0IQ0hWUHX1QDGEKdVFwn
yqHBv0mr6JrWThWt0k3/L0x52IHX5n67iWi7u4hPVmIK0Y2sjOUJL/eRBNEWr3oVZphuJX+Ye0ss
UFkzkI3teuLPrdKD4IV+hP8PGEYvu17zl2JuklnJn/v3gsZKvV/JLy2fTPHHA8C8OoXMmDmo5VEs
WRDg+qLIlZncWzIQqm+kJYxs3pAzPWQ7MPXuIQ8Cc5UJE3PdDE3YSem4kdFM8rWGT/kA3wNzwJGP
nmkoZFZMLJjx7/3nUsMi3mOku2L2BEFQqIuPEW/c8uCWug4BX0mhHeH3wFu8wcUSXjk00/n1tCAn
swf2DBoCq2ut83TCrPwf9ipsLWkFv59tCtcGAwM/M8kWqtktc+1iZBqCwaqQ6d7Y3WoFeZI8CePl
Jou0HloA2/S+Y97faJcDBtN0xozg6pCWHNB+tcMRvp3pZj0dWfbbJBa8XqfJJi5ppWyaFxH+pagJ
03N3VdXSc80lrEizlGdFY0Yjs8swRkiP0R8KYHy12UHHJIkA4zKhUqUFNSzesxssRLlZ1PJUPc0w
wCmtWKti2XNkofOAq/YnQD4n0HrVon+hVm42oChuIm8FNXLHglG1ce4E/Bl6mkz8lOqFZaMUKt0L
ihZDyGl7JpD8fHCMO05RqvosInAnqwPCqyBSDIoJ6cPVgO4m6dsIGP4KfNNGicA//p9Q2FEJBjGb
C45Y+hJb7Dd1hWwWP8wgyiTQROA7JaAlU/XHfvbgzWTqAhE57hr/SXsvM/Zcr3Zb5ryXDTV9Tocq
H2nRmHyTuiDnY2+OtGxb2t6ZR73+b8R/Tyj/rIIVJRu2Hs43Bb6t2cwKIU36YM7NIzbhpE453xIG
eEarbKT6Dj5itr461smOZYY4tqC2j3L5Eu+IQIm/dQH+6zQd5941/3mL0deFIMvdeud/aqorYbec
5l+q00krAwJwX//Q5FeAz4SZeXcHbvGACBQ64Ca8Q63DT2vG9maPFwuJ9q9lRp9qaUSy4D2IDs3U
Rg1haL6VyTadlsW9gLRDLk23fLOkDLbLc5DHBChjHNGZO8XAiQkkzxMwAao2YFoncyrQ7m6TZqJf
EECFEOCsCbqE5qUlxLlJnYanCjK0nvhI909QUEkvuBZ7kcijAwqw6z62f40yrOGDfFXTwJ8Pn541
ubzW6i8nFCvFlh35c0eoba6xWwubTGB1aQB5HRfABC+9G337C/sQaxDyjtjLMPLQUbrSewB4MaUz
MS+43EXh7EoyUeUTQ/S9zFPRaLuV7n43X76xiTJOaL8PB7G7HMwaKqF5wDr6IQ9FA6Tpz0ZGFmhR
YKldA2ASbpj5pQzaLJ4dQOp3ShdRrYLGHxIDO97gHLmt0CocRQFw0Lz/D68PSLWuaXjnMmcf0psq
of22NNuQZppDEmu2JXbK7G3LGAFZex+a3JNbn077fo8GOziFnFfJikcqSezpNUyAKE6CvHcVoRiL
SAPMQa2QA56Tnv2fdrY89bkLOH4LzhHogvQJvgBxlaTHMzG8sK4fJ7Jv3Cf+051PXGsU5qmNZxTm
iDIhz9Jc2PXdf6OfJlUL9gaPG818CCZXIAUh3j5at0mv+UOhiDr4bN2/2KgfLJiQd/4VrqsHLO0q
hj0Et/Ck8WwlPaUe2hnuT5RstA28YiSR5a+6ekEKb9YluEMwmAG8byPgzk8vcRzg+s/p1fR/vohJ
FI/0SCLnJXibTW5H3OJjTggjAPgJ9JFCXPI/FKEhtlaATSSSA3b8rwP7o3FypPzaWOOdkhyQCpmz
GRgSgmnemAN6iyaDqyrrI27QfRlabqLlezRVxfAlvuj3Liv95UdI6EqoR1OmN6D4rEbMYoS4yumb
syHImcqjYm8omIgs6s8jAK6BEMRlG8+2OJuOnCEU4vuMXqS/YxAFgSLfQMEmKuOXtjtDYJKz59lv
Et8ZHbWZVldaNzJz0JimcfMYIy9CNcAH//iQUXgibLsiay2GAumON0M6CkwXeW++mw2LlRXHbRUI
yo4GGKVTjuapLWcvA7IzBACFJcDd0L8S+xFX1mEQKY5pVW64CVbx9wx0UkLvJZWHh41gcHIXoiO0
1/vTy+eoUUqlTn3i5xM00PTc5gpAbAxwN4q0bph6G3QW1mTmCZ+eygDy3kIVo1Hvd4ENPPpGkdCY
cPXvCetv0auo0ogXm3IBNhnwI3HFgh5hNBZ634VRbICDldlprUuZtZClukGB4SEbWL3UK11z//uI
02y41tCfv0wZvTeCyI7LymHzeIL15phJIE/6yf19BjKsgaskQsWFbtL3Ip6WDrcKCESvAtP3Y+j8
BWB6pgkfUsWKuZlj59YV67OTJ9tdGvkAkYM4OxW2Pfx9dtUk48qIqEtrjlWHEFQ8xcow5m7kUToJ
dUiVyxNdgiJBtHY3JbFSSAIaMzWTd+Y9MY6dvfOLTzhsqNEsZjo/kLYD/7qczwoEbyF/6un9NLoZ
xvM/pACOX6q6Vn+1j/iLzbZfZTAN6acB4Ec5GKGbD8AYOWlH8XWHnW2bLXga54Ga9RACJOOMNohQ
o+lejYFwx77ePUNmOzmXS3smI6MN9LRR6uLzhnKTtwoziQqBqoMwbTgkkSEwOvGa8tnhd48hkNUV
s6ffoaEOhqiSGz375sKqpvYWZFcYGXc938ENaG6nDRR9oAI0yi846Z1cD4bbsSFaqGNpvjQaU+BO
bi2Wg81zugIWIQiahxXQktgAsyXpHfHnoAS5h4p+CK27S3gtEPoSz9LRyjr6QwqXhvDf5eFh88sM
N63iRhtfUFtk/CF1ouhcAE6QV2Cz70PdE4rpz8ygj4D93FaaQ/Y5GLWc+RbdhgYTU91jp89Hu0fL
FIfU6X8vRSlT4zBNDgtp+wwXGY7yxFBNl/GeMkgi9JqIGRDXDcuAm8exL53/47MyQyvXzS0KaCKb
OdH4dxodJQh2ujmM8b6CKnIEZyfG76eEex6fspNAIESmvQX70YcEFZtWhRh4D62yK+kJfJBF2ijx
QmLf4wSNmVZhzFPHLnLyONd9T9G8Why6Z0oJKg+yYzFEcvKE8X28gh0Ay3CS4nXXP+gfSq2ktdlF
sB52MD3cSgnbs4+pfk0A0wLJjBhTTTH97TofEGS0oTPIv14mvL/5pMVZ4oxPQL1KwWIq+ko4o4Hs
Y6spfaxcdTF6dQVGgoZIop83mhdqtreIjTHkxZ2rWBl33qBVDV7K+2AdFcd+PT4eiDgwwr9WRnQJ
z7ZF45IW3QOZoHZMb/+XPSYxWpXq1TR08MrFV5azge3FNzZS5kIDEgk7fYK7AgL1utjIQom7U7hu
nNCKOc8sF7QnEhQMWe4c4O/bNG7Nh3qIyqP9/ghlNtv1UPiDIr8pdJkQ1FLyIIuKSV8cNv8agbNm
CjKYqxDLHtuCco27IENxKYTjRQSaMxtOrhYDEvQ9R1czGCV3SLCA0S1gZSDnIQSfhlZGSQNrbIj5
NvDA0GtDyWr8kXDnqgwm/lpNjtuSBO2OjION9XQJXcKMSOWzwUwgjCNOwTUp91Gp5NvaJQUYKU1F
fmUQBp96DCejTcaHt5/5QNdQVDu6jvj8cIVCEO0fkDSzTNeJdyEfXbxaq3kRU4SM9Pz5BASra3TT
XpEVVBVCMnGb0WMhv3g+rnjKdFx/o1gSJHZJQ8Tv1Y/U1q4ah8tgILk/KEDfVD9EZfPbc2quLTMs
WdkeP3v/MNYp6lyYBl25oPmkLPDI5kx57kuFQIGm2iOcU0pPOakWhPjNb2vzTcEcDqSFSdesNWix
IM9UMSgX+xVOy/YXF5b5qaYgNRE6EHI/DKAx1Mcw3/L5VYHDmDm1FkErFZ5SiY4pbEVvnzQUJMyf
789ymreVtYhsdXp503RdQJjod4wBxHFm7Vja8EMLA11TNfdmTlXRXoN8dzD2eYpBYDTosGQfbqBX
rCvwn7F2Z88rlmrzLCEm8B7VRL1WZn9r8/qDj/dO07BI78fk5qoyV639IEi2SyD62nFYJRSYsnbT
l9hbF3vga4ruaS0AyaHiM8eIv6TV1vs8oPwsIjc9iYBv8IjtfW6Nf87brIhyRObXqkDBYnVQ+8lh
JYPb3Qd3DD2JE67iyNBU98lD9EHCTp+alqE+Z79zEyQTYEPhTrpnaKeSbtQxvRJPN4xswLTdBuKq
61bkp6cXw2D1HBcT+8Q6SchNWy9G7p0rmP4nEqWKKKPPxlUQ/CDRxFILA2bAyxKONomepuQUiec9
9C6Qtr4s7Y6Bepi+k4eFkP5jfztG//LDHvVJ0fdXuOGAJdYuNa+y2UhMOTnzDUgoz0icnR62KG1T
ftbrs4RqNK/aBg/2Ws4b7JSaN5BBjTReMxwnk0OU0h8TpYUGQ4S96To5YusKX+h9X82EiP7V3oE9
X12c9HcOkdxxX+Stu4F2DX3gZmBxRpzCbkphCrHymJ6QQdCeXjQbh9thf4H7yjRNy+ONKeIZfp9J
/EeuWyHW1xu4DGgsP0j9FhFpL6nJlp8M2R3h62i1jbyXv2crwgaiy0lKjEbm/PlAKTTlxjU383oX
0SsMQGkM1MqkQvUBMMSjRlRfcUyPFcACtTprONu8mM92yK8Oi8mOGVvbX1NQUBdSLclv9zMDVAZ1
7kOxocvTppSHmIPleaK7v61Qs3FxycJaY2E3SqF9geMYoeXJ4ZyFJEV3AyNfXMdjBsOOPsxnnroS
hnMQphHQzW9j7ZGei7KNLnlvploZc9Ob4VHdtGYkL7C5wSwpUXLD4XFdcowq9T2f6Xh5p/O/sNUA
TneUi65QhQqaFJ6oj/l/EwdMKq75CnV9Es++csbT345ACJJ1jhjMaH+WENegMvNb2gbqC5JljeXU
88NZm4rOrukwQXTo8HlwqRI8sqfv+9E9UJc1MsGlDo2Nw9WdCvGI/uR35+ebjmoyQmPpYL9N4xpu
pD2D+vIcCNfJojb1QdHzDhoNn/aJCOBmlIoRr6jjuJjP7MLf7CYen36VSQw+kPhtvOrFn3FiffQ5
mQBrIGttu4K6Fj1P3kOfvvKO75jt+z5uvSfrisBAieQjUcujXPR72S/7hNJL0XquOGQjehRbV9NJ
me6pNeFd1ayvyfug8aCppwmD2Ic8E+pS4OlO3ChBYyDjr9AOMnodktblLB6Ilj2nPxFbQOwC+LFp
hW7iSIsYQLs2iGgLo17zNoscRD8tUXB+AlIjXMxAbucHSfYqUJhYOWxF+8qIAAo9pFRJGe2d5xK0
X6NS9gaLZYL35jpWWb7tO4qJZriGvGBEvtscUfgJ6GbSgj3tTwuaGfaSR6lTqXf5fqBwefNvHcOV
74hv+MgyjBziXYUjKGBmoE+N+vZB0Rz93wT6mRm5FQvITzNM2G24ioHcrP0/W1JyBgmUiygtNSVS
gP2BkhFP3HhIlq87WWaH1v2WWTvVqZQV7nyOHLc2AJ8ym9ZMzuilP93NSJCrWgG08C8IzK/cGwVK
YWVxeGysU6njqa5M5OW5vPdIn7+Jr10vcrMAKH5VLPvU9SNGmdRDlTrKBsZimQ1RuubkqhEbfr9W
shMIOt4VIFCwait7ezRC1jWj7j/bJ3FkyRu4Mjq3eO4ELi+MLCsSq5jM2EiAAxmvMhdWKAHBaGXm
nvvgtAtWdwuiV9PgQiZjL3MSYrx4idaeQUYliT0hvdjivyUKz493sPfGFoaS3vMkLMyuAhLu5kX5
zwLoDQzf3oOIJoPj3D5diLv1afhKGiS2/VCz6h1SIIbSnnQLnOVL1K03u20NlBwozTyxXoS4urAG
tvVXTYAaFYrcqU/E/8qammx0/gobrTclOSBTkHmF4gJ8XYsyja6RLlr6SUXmrXpLM0/6gKP9sa+S
1vQShLGATalr5IdR3oFURjV4GYngrc6PSdTqTpIrxk7jP3q8HAzEiFH53iz9pT5O1YJme2qOpNaw
jzh+MmV06SPfLJSiGEKfQq48TO/dmlKSDP1cetXKhdl9k4HE4ujfR65DIG6eq7KhI8x2i1meY021
cJayzfntja8bfITTnuRGrH3TGU1l43K3jGpO21YLjG9yt9TYhUfueBvqX3xOMBgkusU/m95vAxsG
QvcL4/4imEpYPHx5t6ohVOtCTBRBktzZjib+vS2rXkxnb6CYvpvxmYrVKgiIzKpsAaekcF2ZugsH
1K5ho71gyCkKEE7cEW3aQtvQK15dIPMSyJ1EeophMifuN0Cl2Lln1rzDq044EENt9FjzqxTUIpW2
oNexCFv3QslBPv2ksIH/KsZfWt7mnCjc8uk82GAb5E1oBAqs63EnBjPRa9oyOTVpOxUjp2mUAlC2
x+RGWz7ue6lMJj0pbCE0V/wVWwz/NwTEyyG4hcC8keXG+ZU1TfgUqhK7wmcuZAcFbVwWhBJmJ7Pt
C39ilyNLbJftZ8jA+evBwyTgGxK2QKNFq9MqTIggrfWjiBpaXJEgC9XCPk/ArS2ygBOjjlVUV15O
g46bNj3BUYsA5BwTFnRJi33MpkINRTv499cK1RXNjYE0/bJMF+S+aWp5OlSfWdbEPOOWhWAc1DDY
jJySVkK8rTlQlvs23YiQSCHp/RRn7ZJ09PCyipK1Qa82RHJlnuLI5tEUlc33B78sZGIu7+Jn9arQ
Z2bDpdUT+6Q3a03JgWGqsyqTBYPM+GmBquwBq3m337PHuy+P1dW3jbvJZBYmDhADaMap84G/8VRc
dauU9mS91aMu1hfnjXG/lsFXqYXRAhFDXnfnTVF3t4tG5bRLGh+XtMklTI122hReeSkU6TT9rRDQ
ZOje+EU7X4HTGbBQFTgoVZ5RjR2KkgYOm0Iy+hB8F6itww6opsjqyl/9aim0awvZO+uBd5Ccpovv
cCF7Ps6j9dYahsh/KT8j00U1K+zyE/PryZHzSfG2HGD0+4YLOf3ZznioPBS+KD0IGVmCI4aVPaHm
z5v0h2uYkdMD1Cr9sX9jVjPSgj5z2CjgRzsTFNSLCAfX//bndhuNG2EFdMGZqbAE+pcJOjf+tk3w
KkhNX2IGcuTX1YFWNyJNEyd/61iXbTMP+CQRVa3ZcZtd7K7RwxDqi2IOUfnEteqtkSiCi+NC54IX
5qspeGHB19tO46k+IBptkg+cmsPX4sBONbaRaJ12XzjRBlhCEHnXhNRl14chNNaUlJKMAaKiIJ/j
bk8n8B/pTmrPxbgCsqucviiPZnA4V9Mj1euQBrZEbJUnIggL6NBcm74EU3i/WOD0aV30pl4IkMy6
g5XRr1ycP/K7J1ER5lYLATrHgb8hxcEDjKEI4ctxTz9BlA/PPqrPdWhHzaedDPDZc3iJ8Y9N0vm3
bG3kyGFlUlWE8i1MLyXPAacC3uW10ImSnNzAj19R43E5IiVZvIxTmzuD0+9yp0M0gYqw7H8e2LKh
ioclkpiXe409A0UWexe+WBCCRVYAyibvT2jZEmcuId/BvydeZhL/YQGOZCN//rd7IfOyiHMReDLB
okAlT93fNCfNTuMSd0JBY7BiGQ88NSb3L4Kz0tGZumzMb1GiKUd2tZAJsdiLIBAj2/yuoFDNaIMl
MBTQDUk2wA4RbI4iPXhcfTkqF775XcGnEbShpC/bxtwke7s/22UdKojgMAEAkRoKOgSAO3Pxuxe/
xWLirOH/8U2hPM0pq5DKaBXsllla2+p9AyZzs+OygASQgej7byoIU9ViywzfU/fCLUitG0jXRigQ
G9bJqXJr5FF2UbbU7av4XqXz0Yoo58LiF6Gy9b8OCeNwpeXz/MBHSkYTOdyRe3jjtUVRYF3im1st
8R4vFI49s2BkOK7qVgvmtGIU4nlYS4JSlc/q+1x3KhdrXMTfWU+BMBl2dTOnJDcY9DeqNTzM1txL
QUUKwDxshxkIVhIyQQGifRD3iSLE6SUDcr73dHlv/D8MSeIoonNG7QD44X9ptIJIwu8JRFu67eOQ
gq3IPGu617GpwQOBDsINTplpCe89nACBpzOB4NsDSWXxf4O1+iVodKlERJjEg87bYZGZF2Hwm7eE
mYUgZ/tFCavJj8Fnm+PSEAXQnEqT4nsYjErsebhCAJVgJ/WdvVACfKOmQ6Sglc3/VGlILZMogrUJ
Yy8qrPqXYEwDOlfhDR5ICftFQbIYdPRcIV2AR34FF4w7iFDDJn6Q7a9iLTbvTq4s1KBcHVlNwGsP
qlfTvHUm5gyCOWp3Au/heO/9g2mGFFkahP+HyKyfzp8UYr5c37Rq0wGCluwRj0jOeLJ6ksdC/p0n
CI9Uz5V/CrEK9QllLiumShIOW8engNmvnYGv1TyLGNFo2dbx3jOH56lIogSCOiq7xj5I2qI/LWIq
DX3qIf3qISnLbez5fMJQv/l06QqAr8kcYkBSDloe6LihxnmKAPTJrRWzGRJu6fw+iF8lE7vH0Kes
cM/eLh3kdGa91eDPr3lsxY04q8Opuf58cVs5aMiGQgZ9ZHrQqdUSQGBtaFpmifqBejq57jK+EINc
0geQjDaSTkbUbiaCO+BLDH/2uVVVzErTG1Au/31qyBfp7c75ljyLCZmmN/8VNGh7swBERtYExq5n
ISXegKse2JvrerM+vLaRkXN1AnYvL1dXdOkFQFTYsbXHbJOXby/1w/zKovinZn937HQET/UQSdF4
3GLty4jrLHXU2eLHbGuMMlCKVFtyMFfboCR4UgG/D6yzTUxeUf2oBxgeQw2n1u3CjCwYfnLe4/e6
WCXR5xQ6s8jI7Ws4L08H6J3/eIOmKKdHFiWrNUacigiSB4RmtrQ/Eemj8ZSuT2s+JZCQGAJIi6qi
SGihGTaHL7uZz6AJKnmV+P3qGGWhS8DUCu3EmDov8eNq/hG0x0bzIdr57E2WvBR7pGN4GWV7UlNj
HDJ9tsBrBLfC1xsVPhrWJXi60uwwEepI5XwKwxCgktK1YCnypyPKgKTolBSZha2SSFjQ9XXP2Eo2
AKm+2TVtW7+TNoi1pykjxcCb/XOBQhJ8fK/oA0r9uEIMCvQoEAD6DC6QpA2aSb5azMDVgItquzIz
L9DVMP0wtVjDyASm+4p+jKCVal2XZSKTXIMOgQy/Pl+EXT+4m8NO0jMcAUF4MdtiBL1PHZL2IVSK
w/8JfyqwxGRRtx/1VvNpYN2YYPPMUZw5pe4f2edUCKb+EcpP+Mt649FYhSGEa1GOhoc1P3UI5jtG
8p8X67+BFx0oCIGuYAwyBGZUR09iK38RiqxsFD/6LGoyTr1SLJ40jYqKHaDnCBKqcnzcxE4es+ZQ
/eE0tBHLKcgnDmHY8bK+xsXJWSj6VIv0iKJT7S8LH+Xm8mItvvxRwh+pPMScQ1cT4oVr/aAR0tqd
0lmb6C7ALECsGzGqIjsmNV91DJgHeCwqtzh2G1BDjD0Fo72nvF9hyIq9X5rrSmgq96UBysktdA6E
3mcKiXs9Hk/tzQJac5BT1AlsgIzaPZXI9fwiJzOcTmYicxWFCCCopMi3hjth8JtuvyWo8vKSiEv8
iuSsF2dV9qVmCZeYiN+t3lx5V3WHMDAG0sklqbokCGDoYjA7EP4Dqo4elOn8h5m51UIE0lGRLihu
X5XTvXgahUCX89QYBRd0WtqKRInSlMIQ6NYgRJymdFMr/OIqNNXhzDWOry42STR0CvaVkM6ycIJp
h3Q9id4Yl820/T2fNRWad5UxVZeKCXXA6EzToLLF3vxxZZ75PiY+uiIEdwAIc8rzM6W4eQpaIE4P
ZGGhbb3aPEWqw7H36WqLCHf9RuNVKL6aImFtYoPbegyhSsJ82aS1YzspCkq5g3pZ/6ic9oPey2XN
PjHlKm5Ps0R/umcnyL4Yzt7JNWTXymemmLYlZUL5MDNF5iqiKYN28QuCIWTnxiVHgWVVUwwcUlMi
MIQBKc9syDhIsyPZSGusk1bT2RG6XEicis+h9WvJLay6jNzz0t6BrpKWWZTTMPsKeA7tKhy4rzky
wV1KE0ZxKJ2K6cfiEek16Zm8SnKBbaEfrHMl0rOGEBtYCb6d7Gdb0Dr6426V5F/ffoIzSUQ0+1E+
AHcNPKyC1+mTqE6J6Uj91nUK6ltFWBrs2fdnLqS5TsOcML9rAUUxrDLMSKeWN2M2dv5089LPx97Y
NGrEU9cPMzuHP+dEm8a8jy4QPFnMOaDHCINUdzzHDHlW8htVy3Rdr2IxPPGw9kBt+WpS1LGBIisL
eAcHLfBPNQi/JVA+KNGYJtWeEGAWABMYSvetchnFv0iL+wl8ZRG755TvLkd4QrSoMIt5n7vD5jdN
S0PjjYshe5+x66Q0V553Q0542C7SsmznOtcLZ73zCJla92ATEpAx8+TneVbEFD25rUouENvELzGO
/J1a2OcB9uIoSjbRUGivtm9FyLDFq6rVqhqMPwEGNygoK6x++pQOWRb5bd/t4+/Kl88VmBUS/mhf
qGrXALCZylsgq0cyPB2sEs8nx5Cc0EVy+P+I+bZiWBc13wUOcmz/NCalPd6qUH9l7WeJzeHvgE4j
pFHQ1VkKO9eCGr6bWq+//mJ3VXUo4zMuCNr35yCf2tuMxujFlj0oq5J6uEMY1nyP1zSFMc1WBn9X
cIFQplRLzQWVvPe+6r8aXb4C4Ie8iuUYD6ebMWv03DHTxtFDNPRnooP6p561uzSUjWZAT89yGn64
Cax4ws09mN1OYGqGGPVmnowN21x34S5K9xwpykTEjfjWxtLUVfG9zLAGDNOWymBZRj+OEXeX6hq+
gfZu9tPgHADdhc9CVmZ3cgeXCXYwvFS/MvpSpEArW8pLhyx1CQhf+hwUSq+z+02eI8Rl76RO0arx
cQSlS3P6TdUL1SIIBgZTvHYmbwhrbf9lT67C9V8GERGRpaiyq76e/eIKGkjdKwLOZ4VQu7ks1051
8MXiy4mKlViIpx0k3H708mav0tocMavSP153bcsCoa6GD2Xb/zZ/7iGxc6MEqV8hiIJKUAZv57zS
Pq+oxU8dO1Y7rN6qg+eCa1Ql8cqh6irqKaufhE0wLh7UZhVZbzTqXEmMdBF6MPGgn6iLUZTOARuW
zeroChPEKz3Yos3S23mV4r2BbuTMpgKYTTYqWT/PMPRBOCfKshyQbDPNmN0bQTS+T0tRj6+/2t/0
MrBMSc3KXAfTUT3+6lT4lOp0s6f3A/RJdFStwQsJrPridi60jt3i//VQweCdp/3miIALPnRL4jLQ
N4Erin4DCuZF4YX5SkeCLzsTyG8cz/mnA6dt/jc3btKRO6StZo4v8M51CgzIvuUQzHuzBucXGwTL
Jhj3emhEN8eMp+EGZJwibNk/5bkBHUjBwfqB+URfPMn6bYTKV4zs9AvBBMFYmGUiXyMVLHo1+zxb
Zl31vRV40vJGxtdmbd3y647HtD0UUYJ2hwpMQNk6D4yJ+el2B/ge4t/B+cD3umegROc1dPqEdbMc
XaGNvTezevW0+aBp40quUfLkIGU366NXmyVUnq8yCpFv6RYJYua6CbMcIUtkwmuAY5GUyLRIngA0
+yJ1eDKUJMItt9Ly4ceJUaLMq5wAYIBqr0izT61D123OXMpbGWmhkmC7oOgmeyk9CY/u3bIeNMoG
bKClTCbyrxo3EzUVkDZatZCWgsB3pR65qEkB1QSnaGev3ETTso/AG6QWbKbsuMcU64dktQm2upnp
SO0q8hPrf1MXwSjWVG9+sklB/iOmP5cf2SGKX93e0hQjduGi9ERT9ICf7PIkXiPRP8SnKaBQ3al/
ZjkPsNHHTqeWUQlsZI25wlAG442jDlvHeR90aOEZAA9i2JmV/TV9Z2cp05lAdWL4imH1hne2aY1N
6fZc7YG/oADyMtJY4bEpXo7hEy1sfLkOH3jWBr1Dsu8qho+w2zEtRlvfm6JYsN+9lJwU+fzgy4OL
jvYiRb7dYvQgDjvQqwk904dtOEfKf40Z6E9pkGWZGbRJAj86ti/5dGyqzPn0HrnbNZeUeHhHpAPl
8HkbghilXNeNDikVuVlBKIVKtEsPFPBNV3T/s/da0r5q9vsNSPVe2oVQPDLXAmZG9S1jbovHqUCj
qpovfzlVAH/wVyj0k24TVbpgId4q697c6Lp+sdG3e0cWjEx5GUB5Kydf0hjvvifzDfy3AdP7qqka
+/qoONBuKXPrZDQnuJM6jWikNolGnmruxT+1eeenPnzPck2CR5AL0H4eJeEG5oEgHJ+7EfTBIS4F
e8/WBir0l+N0+ry3tssHzCPzBnWv5gf1DkbqVkjzToz0kQDK4qPIW1oqVrzmko9oNIqeYI1rA1Lg
5dMaXnGetUidcjMhB24FddlRaSAVb2m0UnPJSrFLq57MwCMGJfzCrsODMOos5bhrLOdYSn/XgVy8
7KikwdLnsjZlfulCLChGQcWT2E37GQYg79e3r0Kxuy4rLiZ7BYEufqt7ykynNTcTjNNwEDe8OSx2
RKq23gZc+Gt4CUbMP6BplKBj/RV59TDvSDfvuXbFnlzJNNN3mm1s2UknLwsHLZ2v3OLHP0pe5oy1
M8GdZHJo32E4j+7yuLTKxl6ZKhyM9i+mtoZZTv3h/A0/LmvgJBwDaybwWwXUo0Ib1b3msu1VihL1
MyWfcdI2cGX0DI/Lpny5EhEDtOwOH7L9GNR5QCcrh8emx23TUJcFvELhgfQaZgll3N/I6srZ8Sg6
cA7NxGjroNOuiVWZ9Ixr5M+U9Qi8Xh55qyNanWBXQJ01Y6D4BK8aUizUlL1ZXuqLRnHM7/PkLo3o
ckhL3dj9uLjBXEl4ulrvfGznompYbUaotvciM5G1l5dD/urAhu3WlQsAXDKjHgCiz80vo5kWSFnY
20r9IbZnSf34XLmKhM1gXLZMZCgr3nLjjXcQ/nehmxJ2FLNt+Cm4/QslFyi6DAF+4t1XR2qjqldd
TSYXpXRfqc2OKwNS/s+fnaDyUEmrk+U5KPqH+N/5UOXYP54tNw/7F3LSAxu1Mt2y4TiIN+yBuUSG
4JOqcjQYg5taapIt73kBwAuPSYrvyiMnHCN+WHQ5AFv7sUkhKhkfIwE4ucvUbrTXwWr8XQpdcIb6
3dC7xFHDF64czBJSE1hIiHe6uzjJ6ZVek00oF9fqVMvy279OvLLSu1NFWagvCLeFNwuAT3LLJgNW
/TyLFIsu7qNASaUlQIhIRFIIV1BLPGPaUjf8hOT/czLB6NfAk7RLLYJQ2BH8iRD7S6G8SG841esT
UuZ5ue2mp/Lzjy8k4G/UpB3V4neeBOmzpSHpH1VVqsi2KZFJo0+H6bHqWKGrpWzfzg3CGg9LFIg5
7XH9oZGFwUp1Sh/gk8KpuRfB5iU0qZCkHfyTpVe7aKcSXtKII1cuVwi1EVw2Z4ENmJoJEU6aouIR
EocNcLoXogWcuiXrhQZGk56NZti8QximrrYM5IvGfBsFyXF0zHtLW8QdasO8zC9mDS8xUG/YMbTu
QoUiz2g4eWUJriImW3LalASy89VUkd1tpmYy5GDXLdu8lp7sjWDJTRhCQYANHWHmj9hkC0WYx3lL
EcSEIMfYrx3HZ++RtF4fXdl90bCEmShQQKqZh5WZ/OxNvaSXgwKLkoZWxCqgP8K/P711Jw39wd1y
vjjR8JpOa2EspBTCnymfW9XXvMChDsM5LKXhcrzfSD3G4Wp1eH67jPnR0jh/wowOmECqQ/WpI36x
DWnAIbbaqDYJXzxbsEXblWI4xaUMge3q7rUWzbvwW2E+BzSYp9iRn1RQ7ZLvAEflxn76cd/VFuX+
j7DE1c4XBRxl5q2b1VunkZruo3tjBwuMa3CaqRdzn6rreMDBkbIv3jn6Rrd0Eq7aEjIbmEADl2E2
b48lu2e0QRikcPUn8krtiw4If9BDZVb61i20unUo70AufKdDGPwHkEbm+FUdnCw644gYgIkBGKo2
quddRtsZS1ehEMnqlYc0uo1t08yu/Dy+23QMAYzMg/CfbxDSWSnvt9tvx+NvrY/MBPhtzE3G8dRj
QzCdpehJcHqVmwZL0+N/d3XkHHKW2vsigYtbvs9z780YIpXhsj9kig5Tj2XTK7bI8p/NI2g03DTJ
u9l+x2XIva2l9oLAcglsmPYaPISXHMiPj/APF+hNx+Tv/aptGPVQzRGAVuxu+6WI0poxVQsgGF8L
Dhlb5vuHSej9ZrPYiOc0t4e5xLvApz2cr4uVZ8aavc6QX3dZvWkF3GyrVKr5vxWb88zS8vtmzu06
kgJ8Vm5CI4Qb6K0ANmreAJzwdKPibgyAGK10rGet3adr/pehkjeX8ZzEeEjfo0TvhX4aRLbhNTkJ
cF/eNX41oS+0mMWB1SucIkHW9pgNDY/0hQkss/4JpAFNJTbVa6Ch3QJfuZn3KdkBFBcfhuWts68P
UWcYza/dwjQay1W9gkI6Z4c9TViRcYCeY8RZh28gpGM8kXjcndSYm/G7vGxtpE3zdO9nqpmNLeBk
IMZJObba+cTFpNSJRgI9XHZNSmoh9laZBGMUYQ78MKPc2DMCDuk0bCjkcLtDa1s1tesxTujknN6O
LHOqppjlmIYwvBMUahGXEeeXuVXIRbMJbTRzU9x0+qu0TjcXhPuQ885S/GbKXCbJUVZWQ6j/O3zU
6JAy8e5zngZZX+yjJCCkkZjlT5MULuugl6d9NIPuAWGIm2pDIzyjRDZ94JjGun5e7L7Q8YPo48gt
aP65tNQBuRYxYBywd99ctwX0fSJXnncgapNyqXTUBHYk1eSOJhhuKHLuoiKNMwu/A/ceUWrtFyZ9
+N86SiRT6j18fOfw7A6hJ88TykQm96Ml+e1ryj1KxQVXPubdcg+dQq4gRyHTUt1XR7JQBupbiOWd
ffxKqV93t/IqrB/zk4H9+MvD7iWKJj48gRkyg1JajBZ2K5nkTLd0/+KMHLVB3jR8aXO/ovgSt0ss
bya8bQdrHhJqv8c8Mw/xrQATuV3+P1FdxnefogsrWdbzg7tzww/JbcTNbWxskoD0Zw0p1dDmcbj8
5heBGG/NhPIGU2n/UarUd757kdvsvC7OZPeua5E3cbdWKEVtPjy5dqtochDHC1dzUzX5cPeQLd/r
SmxyalMjTzb9TDHXEdh/V3GmUDhgcIYT9bUFgoQ1DrTVIrm9s2lUpZQVgiOd/MCYFyDFXHR+b3dG
mqdpzFlT3lcUguZn4RLCAn6tV6B0P+6nI13eLQMAj8Ch7mhlRuIL+1hhuX/ig7CO0S2leHiAigC/
Ml4bf3b67XdlznxpJgpRm++Wvfuku3YgBZSUjVpv5PECNbbh6rpD2hvznHHjetlhV+ltyo72mpup
jVcUj81kaDhKTHNcVzqgDJoEk1P2q5VwMOPnz8n1hMdEpm/ARSxBueR2QMwunlxKhgc6Zc1Lsy+6
rnVid0jx7BQhVetkRfVLCALKIHJ4m+g/aSNhhD28LZuCKaEd6d67dt4iYgTTB+PQzlL9RyyJ3mmC
KZ91jkM+kIv90WNdWdiUr//CwRcRMajtWuEy+ctUsnl0mj4T0Sj1NbxFKDY/WOvzskmnPQBJG+QE
X3pBw0OKnZW1hQyrzDkYmzffyE2YEJqA32gr7bprhBUV43DeK5nsst531YOQk/feC1DoAuqii/do
wRmuf8RZYpApVgu2gmptA2044h6NxqAJcgZY4UsRE1TYET2ZSxNPt3cs6X3rz2knZtvfaEzykbIe
nw48v+lGLGDmbbxewkrt42yIDp6UE1GGQ45lXztALFqvxEw0jzwxswrwyWPDompG4WylJkPUc3Bj
IZ6cmlFRwcFipA2E9spTlK7gHLKRF21DiWrGG6akMgqqge18cCyZs+sRvM9jzGNI/6v/ECtKvsFi
XSYP2qaiIq4L18nTh6AYOgoqV/9c7Vaqihh2MivWkg3TuRDWyW417PMzg8xTvbEVCvhqHI5/GuyT
3+02v7Ey5Ea4Rx16qnPyP2My7N9C4j0Lfe7LqqFCl6g6YP2u6k3SQ1cxu+roqfJwherwwiojJGv2
II1IAtgdsGe4db3hkjLTRAPcgYKkOYeEtLJG72o9ALQ+94UPpyohetZNktjzKGHhEzMQQ+BHGwbv
dXlw2ssLTKKSsSb5YP2zu3xGwFzmFcFXSBGUhJ8Ppj0K6fxQj6YpIiUccEx4lceutOFOm+PRlTOW
gyNXWts8tuCigJ5FZCZBPCYS7SVUhmqGDWHOCZLlFVx/YQ7Po4g+erDR4XNyoDEjoULVTesKTnNL
40ZZ6naCbiBbsdFSLHDqQWqaC9qu/4ZPmInB0Sqz8HlUHzz0REJ8c/6ILkuEP/MbC4fKq8kyhE1k
f8ZVAj0lhtn2B5JlNUzxxHsjr1a/VsyGEHVTOyx8soUNxuIvx0TXBXebxMMZU9qNfIUCg02xWiHx
2KEMMAalPfyyNuFe5eOr/6GEhr49Ffn2mKW7vbNLj8yKHmzjW0A0pOn8/ROEFsoD/kSwiWEKBchK
CYNPJpEBo7Pm66K/yIFnq7nPCk0iLQpQuZb7H506ylZYEwwFBZX7xxcd81+IPjfmiVEtiV3KjXhT
tu9rII6cEg+h7BD6dD5y24lF3dMmZoBnZ0dOces/R0jhIWGjVq35iyVfHN+hkiRop3yZpSkcjNTp
LPzWAjvNNNYUmnzYkXrPUEOPnTDFSPS+WyxQLS4QMhFgENrGkODKeV2BPe/X8HmjNPBsHLDz6JdR
ZV/18/L8XXgCXJtLnX0scofYhFRcoLVGHKouW9UEPIKbNDaUIZUJmyZeNP+xPV6aewNSt7OYuQQl
bX5UZGSu0xSqPl/OQTmp8JqsdvRo8Sw/l5aay2lv/brgGIuI14X+SzMH7yomEsq6JoaYWbkLbpCx
7uhJxXxy839lHIyrU9tI7p9QjpHcMcY0Hs95ICHYlTm0+08Ntb6wNs0omvPJJQW8xWxRSgvVqa4v
XsvPB1B6ut1gJmNgxvzpefavD9tT6Bf5ro5aNoZK2/F5nTply5oNmitiSeMPHVBAiV8JFB+lByQ4
ODGgjGsHNi8QFP12rmTX1Jff19qarpaToglT50O/cbhJY3YoqYbK4TWPz6RXfGWehTC7t0JTqotw
1XxS8Cc61p6IPC9Ks5CH7DofMpMnh6+1AyIDq3JFdfBYh1qi5t/ZW6UYzaCio+uS6FHThnrIP8Gs
Pc1ZDcV4LEYrJcXbkMEP+aUFe7NIpruVNMOMt24PjdL7PA6yXA1bx4JTAibb1e1BbfEVOiFGf3jI
hVZWF9GJcQ9yFqJ8JDvWWzECPyA4eeMst1YH7gy3E+imPvfG48nooT7C91rV1EiNBY2yPI0huXTK
QGLm0doxGOZMv+vjcSDTjt2ggrO0Q6wpZJMiR/lebAtD7AusbOxgEfnwAgLB832GT8FlY4vz5t3H
ZSAsweBsbXU+60fYNNpMsTuSrEnJur6BQ8QFfWoyMyPxazrXJwQwmDd4AFskrD7gnNEko8W11IHP
YKR3dXecDEVUidozGmzFAI1bQShiQ83L1Nx9XP5DXXESlkz4iUIT/gwitAb87AK/zqy9y2wV3gE+
C5S+6JD7LHzuZkno891Dju0598CQ1wNOsrKtWgFlsBw14lcGl5jZZizKmjbQmDeCM9IQWfCWycyR
VGgG4E7L6dmcmxJenfAMukqBMovsBicRldaIr6GabfDMbbDhjI2Ruu1xWHupSdutdKmml/rlQxMd
TkgeZoCj2CpX1glTOSrURiF6ULYty53rXQ2BYI7CYilABy4W+GK7QiDnkuI/egVyBK96cZAvkzEB
dth0jSiUPXa2OjsJvxJ4iEWG48t/j+ED+AiQLJgj0pxjFLfkYHI9jGEnBeGF3zU4uAtxPrUuvY48
oppBUlHFZ197nowUUlz44C0ISRnQ2cesI+a0HzPkNszjvGmKGT6HfoVf8hWzvhR8MvZb0h1YScCI
ar/cpWRxsUK7pNFwV8i449ZOUoK8pDvH3zs1ZYzjvLQkq+6lz1qGsj1lPQaMSFbErsXvuE88wn2O
LmgmTcOrFzkLqd7R6tRhTOngNyPsI4R+KLSmeN5gt1d5OWnNXeWxRCab7PXRkFc2MrqM1sGVVxtI
MliVri2NjERL6Ul0lIsBQHSZY7WetPLh4QKxdTRLDE5Sz066uZk6z/pIr+clvW53jgtgPHzZUroK
iv+8wxUC/ML5heLKDo9Rz+Gf/DwimjUka6KsKutYEvFKgVwi4ia5LR/V28uVrMjLx7XZJTr3mhSx
4mjFzsNv9qOryEbx6XKbjFh92m823bwZgzeH3KLAI7duWNav5Gl6JgAyLM4MiDc0S67U1dHYgrzf
kj6ToPrbtJc8wdijj3TOHv3kq5qaxAix3uJ6KWhlVSXT3Tz8EsCDoB4hZFxZBKHtVSHtK73A3Mrz
HOrXiiLamp4BqmNW7ZOdFCcXWpP85qtwUyEEbh84tmlofsfmT2v1/Hb6J8mrY2fc2kf72TH98j18
0sMKHcNuNEDjCONsG2Omiij5z7cp3cGMInpQVR+2FeS2M8R4z0WneS34lq4TB8I7vn/3lUhw5oa+
gYaZzjWhKsiLuxrBwmx2kihLWKEU1XINbYnFuXFYoaD890FZObiN2Ak9kVa667fE536L1bhMhX4y
89PTLJq+5f5PsX8VfVcShW4WysQQFCR9GXpYwe6gx5tvtYgagj+GA63YQSMeGZLmj68ibWryVgsm
mNcwmEKt/VYGnJ6JRAGVXiCwARqFys72+jDJ/do5l+D50azmrtjuiWbi+G6GFqfq1EDLF/A8wwVt
UcqMdAqvvPP75Cy6kiPLv12Ejhswj5RamKcCtjcyL6KJFNEZVfaFCAf6NckVQp1vA2hTdNrI2P24
CIgQOPMx5Q5Ht8wHvlWZrXqz1Y4lADys+Hkk/rIn//sX8HU6bM+EdGmokSppvRJNTA6JPPMzT68M
lbYqE6TId297QlSh4qlzlC60pE4sHLFZgT37d0QzByc90TquCQRyibYrcx/9+7RArGYAyOhUCWS8
um5r5aDXbFqv8baLiawrGruWk6raJF4FtStybZaL4XrjELjguPaRnbQS7Ie5MFXKRX1urTKeRuqe
C6DJ+3YpgIT7XwvcmAcS5/1d7SeHFEllMDsRjySkOUXuJHZhQboAsVdrvclQ7zjFRUH/vIMW5jln
+DqvSD6ykjW/HzwB2Uhb7drTKS6KB1LpNG8jYyjw9FgF7d+Y197gEY9fmzy2FwoXzqKEgvKD63Ho
dKCl8W4CSCoKF5E3AB8JK9PyWOd8mGgRJKmjotkmq8JzzURwveUzzu6tPPka8RwmXYajDygtpvjp
V4WiSLLTzE2zKwW8LvxKQfj/k7x6flcqNfxbp+JW/myu46tHkjtiOTA7YcBO/A7mnSpZ/rOf74/s
/6hBHglRP1+RfdFhr/Vp/m7O+BE0LWQctDwL8GqGltVMgLDw5nkctiRvbV/uKTozfDK1tKbWmoH4
TOSWG5osUkqscmXSXZzlMWJvXq4rd314Ra1SSziMytOLQfxI3+LOwgpCSqBIgCWXmlB7tFckZork
WQCJKhrTQ78JtejO1xnvEUU+ctI8iaQUtqQF1GqihiMcrY+wdjrFDOQpZrxYlHL2a+WJOwx2EPkC
NZfmyzD6wzhOlgWPhp20wdnMajfD9oyy62EbBQcvIDnzcTGLe7hXKdiXZQEu4MrqUn6agfAN4Tdz
g5rn7KVh2So/hnHFs+65D/r5NIW51ANBQ4vsXSB3JfN73fDR8AaRJW2jdaEGv5LBIfR2MgfL/Yu1
HAYW9Dj8m4Udpj7ffJb7LmwWF9wtBaMh04a9pRJeHGn+fMYZFHdKDTJvAix+6NDNhz4jzl7yOaWP
F40DhGbdwc//7RnA6M7xh4v1CEhn8Uv9jWd8H1IsSQgp1+rrzwNI6gk3UicXMVrvwanhdkBlFOIy
LZZg/UqIynYH6VbseVlhkkR/Jar9n7u7ldZRlBrdBFJPa6KatOg1SjBSRnHaSp09RATFCW6bfQ/M
gpRRMdBUd3K1JHALUdog6Z9tyO3Cf8oYFBbamuvuR7i8083Uyg3wyCKAXjOAlsZHBlO+kd2EfDqv
VJiCN4Gbgmei2cgpcxH9c+YmC/ytcCuqxkLPizc9R3QZZWrHM9vE70K2VUG/gX59TWWQgrsdKwJw
HiT0MTkdr8a1VClELAnyhw7leHV3KHHCfTO3W7mFcKI1HgDNKtQfQrqJ5rH0iTLKmsaAlbC215o1
DKpi7/hx4RT6GzBGc+7ACLnjTckynPPbqaYBEyT//qao3fQCZupurMdaXz5ewamwjVYw6Sul8Sj2
IyuX8x6J7LRpH4uaJ86EL9Ll5KBtoF3j359NZlqZjRgv4KKyQMB9WADDXM6GIxEtVd1d6qmestWQ
gIn3hmoAijYoFnJ1nszEdiHXnIh0JuQD+6caWRLnuDCt/As3ybxSxmKp7qJ1YjqzKs778gEJoJ16
h1iry6M7SD/h72w7DYnsULWHiY/eJ2bZvmwE0MEGSQWjCn9SvqiHwvfy2rmuyZR/+UDUXVIANbvS
9oZFgjTlvUuZSx5n9nIgs35XGuyVktN2Hd1+k2Gbj2wh1VOTmwFlXSAOtw5NNCM1Sdhn6R0u6rgn
YDCUxLsyOb/YcxRGxpKmKkYK+2kQEsPBTf/asUL6r5uXdzBfTxO5C/LBKtA/JmMn9RFZLY6BlEaX
wl9SVSl1ljfeaDDIY7Ek90j/nJMM0WH0MfVrO5inLnbhp58MmZwlc1FxNusQ3gFPmUqOV9cwi7FI
zQlA7lcSMta8Wl5Nl4blLdHRspvHN5lU665dhzgwwbi+C8S0tjYCylCgoMC24D6u7ZrtLt/9eydK
8vxgp2w9tHdDaCHfIz8W9l3DuKBaDW6QR8DlCnBDh4wYjegTAXPU/Gb65UfOZoPKyAJsyoe0GbQa
+TFmLMGGUXZbNEC1P6Yjks4eN6Te+1mYL7mq/iOMsY5F/qdlP6PQcKTw3FAsEX4dL8LHZqK4SwjN
9WKieL338Iwxcbj4zpXm9LaXAec5PsZaAP0CbFwMlP7hB0EZVX/AuHVsk83GevIoqXJsJnYC+z6e
XL3gzEG48fCgW+i1v3WMzsAnMvUv3gP29mOzIP5PATkx93jnT0DamsJUgArLBD/EI+YhfckKecY4
otNvskrZMauki8Kc99RDghGfLC/er6pOC5asweZbdUQlM+Q0pKgzoQN2+JvjGFzVr+0egu8JxDan
blnjymNFW9SaA16kH9nOxkpN1c7C6ma7A1tHHR9DQZBLKQ1pw2TW49pD0ap5vj3aLUbONpKCtwxl
gQE0e7dCLM5t3G0Bkp3luMWV5C3YtpMOYF0ISSdvLoIxlclGlS7GFfj4ute5ar7YB8XfsyZxFNlE
+VpjI4Awkaj2fdCQqLbgnbeaEIGoESAl6n4XszVg22ZqrGUdRSECtQQtkWrA5RWFHEMaj6zGEA1B
WlJ7lSYr4Pu4otyVqcOILbXR8awtSIWNNfqfm9zo5TwnBMs69jNQ9u7QF08yoNjejT+TLY1X94ss
CuoVln4gnZiZJMeQvUook0KlWBE4ZhweOF+IoklAhvfk3sSag4gFUMYkBwtrl2GQZGSglyQbbybj
nA6GKl2dyuJg64qyUv7PsRRTnlXV7a4kN2a+yZmUX4QEqeb5hTwQbeOUkklunhQyw2gk8VDcpGJk
VPBhkKZL9Il5OWU2cUjf+Q6i30a6B5Qx9gvk2sLjF3KjYt+qS5q+zzPNRVLTaxh3jTqNOIV4woHJ
vEgGFup60jvRwHs3VrCslDc3k98sxMOAB5D1hrxO15u/Xq4rA3eiBC+Lnj8Fj5CYSMw/fY2um++f
FWROaTPapamTdYPeY/SqmbGPdwu33+DAeuccfcI2LMW9wPhbWu4do5Ve+VFMljdMr72CCEb1TK3Q
G1yBTUW5Ye4tG/SY+KRifu2VQXwWkP0iMNj3rJZjuoOP0PlvIWh8niJQnqKx3ImxtDgmj5yz2+/W
NUBqR66qfYkuoe6444MflvqqXDLq0FXModBqLGKCeO7LfM4OhGZOFd/Inua/gOaVMon650cYUmJX
IHN4sxxTqljF6B3eXMwaqDT/guVVOK6zgR/5U4hXWcUaWuG/mzpzu6VzvCAHAxDwf4RBGeSnegIr
aWbpBlm1i3ctbSSGHO2VMCeX7bs+ih24qW0NOoXjKEjokTiIK32Bb+n7BTLEWWfvPnK58ze/+Yol
jMlSaXRYaz3anYlit/Mhg9Lo+0z+HUW7ZfQNx6ejv3Xo6vMC9zZt/ukc+OMEkjcMOn5qeL3cradz
fulp813Zz7fZZrwXs2p6UOVHgznUq1ahKXtrdd1uo1tCoocmEXTGZP42xsWXjP51Sgx+Jg0PVkBJ
U5E201LSUgipnF51HFi81tJ4OeC9ZFAhbRtZEn5jNcph9C7+B9I3bq9Nav/v8Uc1iV2x/RUgrdpm
FQgsgxY2whwXQEvaBmzmUJ75wHJfb+9zeKpqZmJxW14KrgnGPhX8Wn/YZdAHe8YHwVpJBOGdk/n5
v7pe0IB4fRubGcttiu0e4sytkVUNGNug/fR/qdkU2R249R4tlddvVKJfUjCEfmg4A6BDgVA7sp/T
VOvONCEku2I+bOec3WSBEOoeCzSHI/ZQ4jxR5sWGy/KFSBngY5xg0HaA6K77e1OG+f1EhttnIHM5
HeOmKBJqIGTSfN0uXBxEiqKmMhLV3xwu86tG2/REB4Q3FKCpMwh39MPLYnuX+EhKzPqKCN2k3OGQ
7ch7tUyDlWXfHL+k/ieYwZ8qNKf4mLIwZXG1xrDEm0EB86jQ2m93Ih2rXfTXmJVgOT2KifRPunSa
7KVknV0lDEB6VHfUueDCWxKqXcJpoElDHbdCe9wzPlhd5o6sxQMq3TRsZt3n8Ev/w2J26TkqfLG/
S+UB9aWBb7myvBRuiMhOmSH2PYqjXl/NYmjE1O+iIOr0dplfJn7pPTLa/YoVZ0cEKK8qb4d8FloR
ZvBh5zKoQpcdkcC/TJTRxwbS19o/xzbSzfEPJP/e2i3B0zarlXMkH1j8C2arnqbG170zNar4gxkp
cmVwvFLe3DSYnEjJrrtZvQ6ZUFZj3yOpoq7N/6Z6GGiHmT8l3HGgYyJZOYu7lks++fXGF+osNWbT
0MZHPKiG9sR87pXFUz3jxsNPDLglY9Yh2qHjra/t3uXVlrLrlYT03UY0pbiZQkY02H9QY+KFtmKF
b1S98FUYehJt1yyAhP8QQmsVBzHC0wS//tGvuggIzZ9fiT6PTG/EQ6W1QMIiTEjNKVWzYqmChB1r
C5svkaUKfb9/9FTIW6dKGI0jUY37iLby1JgLHC50WmzD9ZcLMFmmBfC7IvXwRsXcN+dVfQwl+kJe
Rhz9lc8Ds1y2Lg0kLyF0x45qU8mEkzlkJ0NL7cbvGeWE5zfw2dk/nS67UPDnRCqb5kd4KJXc+EH6
YhndH1oe+RfHLbsdjCMdY3HGlbaoZeiDsIgpmBuVNPGWuqcyuqQ/XOz9jKh3rev71Hm/KA3Nd/Ri
ATn03S9/SiIqt8jcVoKpiWhhOkHMvtZClGvN/vgMFnw6stfOzZMRnDORAlhsVnhFfwxMELa/31gw
7nKKp27X/6+vgkE3E7PdZxiCtI/mO2F4vdBEAOufb+WKPYuafGfgt+NzIMg6cS2E/50opjK0t9qG
nvP0jjRcCsp0lnquc4AEmo8FlaqYtBJB4VtLCXC2fW1JpF9bty61bjn5V/+BrS57eEM7hCr21D4j
6JusokhwUs3L8ld8r2rgHz2sKWzR23IC5Pa+XA8t7y2bQ8ukibK5WeKNxJkEk9Ser0GlA2+eiOBi
GTqOP9UOLefUjGlgQc7iC2W5fdsnFw8cWqcgNlHLEuKEQHcSKwoY0NIXAsYOH13598r7sx1u1/SO
mv4rcBnqYWJ4Lj+/YMApuQGghjo//j/ZPoKltzmprgkVUsnnR8ZwAWPbQjatSqy1VHfB/t0x7OWr
T488NOYtcIGvxz4qFeToHndSjfSILexROwsTARSneEw828lQ6Z60yroX9lmlfb8i9gEdASEmC9MP
W5XtQoVMxxSuQYSHsBBS475u25VEM1G6ZTiDQkZIkKk4dRBqstZsv3l3D1tpX8GtsvEa0qIlZmAB
Oe3QYfHgKIIgG4Lh64iIOtGaKyXlrjgmekN6/y7p1cNJAYXWGSSYX+sTKD9kX+XyTBpLg3mVNHgU
Ypudx3njEzYQq8mantgI6w+9OO3Fl6tIkmmhYxo5joeWhpo0zCx0OJirCZ6OySb2jh60oxPr+f71
WqOHTZBgL+c2NOSq0YBawzC+Bas/uuSAZPnzcmc2oBtTRSE0WUPH4hWRyzCHAGZ0veYEFj0U0lsu
7KMuXz3jOv+CVhR8moWbv1KiT4n8jUosFlTlSDLKJkmusKIskABUL/lLmB70LZrMABHFnKjSiTkk
eLg7QAEFqz1KjEo9hrKQjbeNfTe3glMT1FiOqJiQ2ZiR9/Y+pMLWHKp8ut+tmGuAFqfB6Xhvt/jQ
Q3tFjTxgM+TmQDM+o+6LsG15eQYe52WN0IiAoIr2cZ6S+TROL8hXtJ1baIZ2YkXPY/c5gEMf8PI+
qc/D6bZ8+I8fJ8u73KoXxoIu7cMFVr7uTi81mdEKdWva2oTuSfj8e3TFnadh14RzUVTvPKuOLvX7
3VRqh4UwbfsyOiJi0FCqt1RxkKBO8BOvBwbrggWtlZqqxkFJDn9wIvx2L1bm33F+ofLmNqgAJli4
vOH7AjqNWAXCxozrGRUm9mgOxnFoDw6u3IQWtnqnk4ICfap5Ns09Hd54Q/fIWFdH5ZzMwXn+/szq
6NqeN5uxfmnL3WilhnaoN5SReQXLqDFkJcx2gO51kZ14toUhhbtC6L2hAZUklLoH/AFmRjhCVjFk
g/82GYUeD3Au734d1i9G8Ko3H2YvGZDx5vaU1ZDfBz/rvggxGE6MtMJ3NdGDm7PYxaBTiKqgHHBt
j1Qn0+VnY3gOKMEnejvE9BR1qZr5saTRNEzglv+s4mC4DoxwIUL7huPgfrAd+YjNZNpYAdQeF2r0
TvYqfYSVZmGoetXnIB222r5VTllhY5OiA9GsMQohfCSdY6fn7tiM18Ic6+jbU64jW2ntOxTzsU//
NslT56jnpp+OHEaaFnf5qB965ixuQSWvQmXs/urgH3UHmDlkQDGKYGhw49RoWNg/Ibdtc/VilHnu
WJDI/kqjWwKIMRxrKq/302Kh4Tq1r44E9YhP6M2yMfRPrjRp2fHXhjrfyx4Aw2Q3iremDcMys6n6
kvPOjj0OF0U8/kO+sQr3DtTSZOuyXmEEzsQpd2SXw69cZy9RhJGUNHVrrwLesI3/SeQ2ViSdMuOl
3mi2Qai2HCA8stnu2RQ6kRkYE6TkoIcbcl7Mgzh5ZTAvEXYZTtZOOT/G6JJrUGz9M3cpI44s6+KW
G0qcFHj86dOINMLdmohE0MLNIv1dGhcU/X+vOSyAbL9n+LiqR5bQElwI6W21SiuP5KCyy/jHGXjG
BLWfvT1W3J2DUYkiV22zLf8KQp/lpWKsM2MGBxnd8ljyXD2duhMujIWLW1dLpUSVR8Zi9wN6R1NR
kif8NHDBS8O5GAdTS612agtRYZ8/4DWCSD1e4PrbR3h4uHQCtHkCxHKGLuN/JxKi4NgtKX2mAzYD
UPYLWbQ2NfF+jpOxceAbzIY5w6TNjKms21oTFr8KqRVwKfhbGoHPXxMLku6qESEHc/n4ahx1aRzy
kk1jtw4ay63GFoF2b00AR+lPPcb9aMh1pcXLtSDjJsZiXMKaG1XWMFCrRU7MjKg/ZBVC2D17hU2N
QlI/2np7GxObgON0//SrRB7p6SX0iZ8Hmmx7mbDGItcqJ5Q0mE6kKq4IAQoPzekcEj0Ot9L6GX4O
i6k6/UhuPU+E4sSu9VMKcXD7sNQLHmJpB9wO1wUax9OLFVYVdKy1qeBJJ1hwiAPinjs/7aoF+KxB
2+fSftRp6sHT3VQN0e5MIBRaq/HYlvYYFN/L2AcpM/ktOlqhrfXWKlimtqQ9pW9QJ2MeZ3i31cHe
1abVpTE0UEcIcOkhRIPYYrLnZ8ET4bqJvBY1OETvk1pOlYsOwI2TQo46tiuyEaAT6KfXYwSHDM70
G+23BBSONMAAhFzHxOTBLHwyXmqE/UTHToccf0F6Lb7p3rPAvx4u2/gKCwta5vfInpeocW2wJ533
6X6SryF4Jgms1rd+1UpnT6TdwsCA4XKDq1mW2A/6B7Z05jJWttR5rx9c/0Ax3Pocpqa/Yq01kodn
3ycWfjidhgJzuVtOKdOkgElY264mgzlMg/a/cX4Bsn8jFXKMjJNpbg+u076rhbPTxTLzEsn7W8tS
k6LNrKM/zBfnonKWpz1Nt+vA9AtIlTB/tTnvGj1ricne+n0eGKmkDGFLwLoiY+tUB57uyFX7XQHR
ao2sNrpqNENMEAoltde8Z1v+DZ1R9jcIlWlaTPMlmqO6J8J9Qc41nZYUoZmJIMczTgqH44J8Jl6Q
UFF4/ck3bKYzFxxH+3+J35Y/rPUNLb9Zj+Wqg5DKyjCYP0U4ezWPo3zNlwFqWhiTMmkNx7fif2JR
Lrc2HIjHdg7o+rtASl/wralvpOm0Y6xpLjyW3pufRWrcKIm/svZQ4zyYxizMRZt/ysNfI0fETHo4
RK4pbzKO/EPEDIGpUmZ842P9MLul8fmAbvQfwCZdHFjB8GAhKTCVSAx3EpdCjd+q+WCz2swZcgFX
jphtr/wD2wGbEondD75vU6OhK6l6aK5t2WpV9OpR6avsZOlYqIa3q9vtlrXR9gfZtXPazs0YVfto
XvESn51sWnZNoLuahldHHVxl6iPOHpqHtru2EDQunwIt9S2a9L/ZQGsvcoPSMOEV4rZMDg3s6szh
xB4JiSNKbIpbjFsrM1lfG0cqJg6r2+ME2K51qx7B73+nlNA1VfyHpqxnGxSFeR+xqaX6JE6eOo2v
XLojyBFsj2IU+gVE6B+49My018f3n4Z5r2rxozha5YSJr9/sr//IPlB+HiMRaM5vVcQMgEgyCOiB
ydlYaDjgIpHeK4aKhwUQY93jDl29XzQ1knL2+AZ4ymq+tCd4Gc3nHFlAtg9xsg9vgOgnrfQNufy0
Xl1YWI+Re+iIG1extaAfHzZvlifA4U3U15S+cN3iicahCwSJiBoRP68WQz9BSCNevJ3BbJw77yxd
t1aO8RrQznYOgElSkU40qOw2/vajqcUTrcgnlvwFQ/UgOzUnK/zv/SLOyAwguYenuyzag2k5olF5
f+zcCFHjMOTjaXVUAvgiS8rjVOHYtxLLUXibgS+2YRDWJHvDIHsiDD9wH7/SFqcO/AIQI6zUM7UB
uPQbFIGCk2EXncdigKHmAtSGlGb62guaY8D2/04gxJvQv9fK3rNHAgf/W3aOlSZ6GAOb0m0gMQpp
1Wxbc9i/LaC9jQnzqcitNLq0C8uqpfczyzhxl/w+h9iBii+3SYXPcHY2SAr9p5bFA5EuQElZyp4z
4OYBH6UZ1gbBVa+wzSW7aLBIJQa2KAZH8hX1NUm9TMTCN2ArCt+D9yyUA9B2iVleBc6/3Ije4Khm
lrxeGaaTBN3RztvRkyeunMSyn+0dKGO8do/tn31IVJTV340Ycz1zky3ZkMV84MmEdLJh/DxP06KA
Fkt+Sdfa43YWvS4y2oH3L/ZB9hbv/mqn1DmPQMPWvMxRCo6q/EDycawXi51+x8wHjuwB1dTSNI2d
zB9McBc7XRKSUVrEXyET/vB9RdcFQFBG1IyoW9cVOoLDHbtdSa/lBSC9UQmXSKtO2/o2FgoZ5oio
DRcOifojHdchmU6haMzxz+V4Shupw7EL8vS2dF7+qCxQkYRWKbY9zFF6Ho2+8vqLoeVtlRLWCEYi
lBDOeUZhi1JUJGixH0BY7G/3m/9Wye2z1QkVSKVjIpHJodBhRYjiv+wbC4E4ChDFBMxFn2jgTvOP
jq0FlhIjqo+7ojQ7pcxp6HdmZN97T8FrYjOC6sxqg9KwAaGmBIeXYdmIpxuWMAiworDs4V6XoLes
VOLiYmdCRGUE26+IImJCfGtGWCg03mqe1PQqOIpOut1PQYAGi+tGC6tkz5z6EEPIieOhRB0UXeUg
tG6J3g3cbNE7aXdLu6VqrhnZ+K7MBtYrwrPVRGSOI2RZwBonWVZaD8JoqvPk/nvDI0Y8s3WNoz+U
DZtlNlGVR9UwII+qOhjowisLHqni1m7pWInsOn/awcs0lhYgOmIZVdM5Un0VJcBiymiW20m1pP4Y
dIGgETQXlpx5ydAcw7hZBXBgyfjocSno725kevqLu0qmAkJ9igvslz9YIyejgilHoy65jD8ZXblL
OG0x39qa0SLMcBkehMZVjIWd4NvlUS63Ba9bwRHaAebAQPP1aqOyz2Cyp+3nxnLOYOJxtru2Kg8m
fzD722W5tEKhcOlZTJZ4ElZe0s4OeqCd32vlsdqfQ1v4E9ETxGSI3VMsw/zlhM3vu+GJpfqzr5Sd
B1ezHmJvgMoFlsKtvFlTUYhoRxdJz/OSQAY6wUWkAQrJwDUSNZhAIGQJ7NmDTeki6MvWIgxM0RxR
J1dZ3GKnNOGMZ8C6fzM7CW5uDIUETJD74MAdMPXEnJHQ4BzQd4e5QNVr9jPfPwSCgfHlcBEObGsu
XijU2MR2I0uJG6CNWRxdhx5/sEU8dal5++QgwskQEVv4hqu7Rv3utUxFf2b8eHljPtU64BoFaxuL
PXW9qc0BW2zYY1peHOutjgp/HAPEIqvBrIIBq5oUdu2r21aMcx5vXkwfrr7itFSR9xsN/+jTtRbp
utUM7676Pmmu7hig26i6l1gGD/3LicKEV2YehzDfu71j02/z6cXN98ezm5+O7qLyrxZ5jpvD92y+
Ts15NzuKrvWstW6Mo+epdnIrPUZIxkUpEcc/IFIlOktzq+xdCmAAwuZII/HoeyZXOgW1Cif1v7Kk
5UmrV+RdmvFW1b5BXUh1Iu2zb0Y1jLe30lMND8yiutZMwQrAcKCrx/XGKplxztdqfMv129R/ZOV+
TCGi7xsUiRRKiosuaAa0vIJ+goym4ddPbi1wlFC0aFj5FshMgscC4zCyby60TujMb6kd0reG+KOl
n4YVxO23W03+vhSm/K0Em+La498MYX9cPEb5pf/uJ6c81ZyrfiqQCqp6/Ocru0IITnlunO377ehX
NAWdoBIgV8du2SpNLUgMrK0ki8eYjThrV8NNhacZd3i44yZ7w7gOD/kDoLPlJ9qyHvsOweHOJ+ft
c7qBgpWyuewML8JsqQWuJj4lTGCM6bagz7RPT6ARyAeFodwjViBdv+rQLKjmRoglpUdZ7B+LXm8D
leEWko+bSQLKsuOb1+6XalkWZAMEP04/BkUHjJSIGXio08PlEKu24xulDx8ZHbO7AgRVhcNnsiSz
SnHO+jsc+lQV8s8U/k/LSQPIJZ4fOpe4HOiBLYOmExcsF79Gfn/192DTQsOHgsH4NoMoa1qVUTrA
I+XTNJFP4zGpf9e52o1MLbUuT7rR2QcG7UlhyeASqYGZaI4p7SL2Tm8I0CnOQDowbKHuago5LJM2
QUMKRWJxPyNudCCIhpVEYbye5qjv4DPHDuC4DVGn9yX4zWQviwzEoLntZOl/nOievWIp7tDr5k/L
3Vo2OiYVqKE7UmpTf4nypuyFCKqZ7CyW1DnCGp5mbiI/pvkPrgLRir289DrLZOh37Us6TepwpErb
yv/YMQ0hDW8uPWkLRRvy0QsYR8cFEX0HZO8Luz1xh5WCAJi4bdkC3lUQHaq3lmj++1zpV56tFrS0
C7LcOkOpbIYHXnO3t1Gm6qK2ZLS3ZWP2AUD2I2K/tjJVm9Ay+llho4sIyf/oSDNuATYfwpV9Qg8Q
xS/PVptMw+V4e8ZJKZOdVS0JjBnEGz9rPyYfB5joLQ96tT0fN0wc3+9d+/1Iyq1MA+9nsUydEc0f
fK7qZweQMaWDq34ooqXgzfObfdZRuW45BO6tDe/p19qECB8Mq1mT8Kd01jVIogrICshcpGsoHe7J
Rp22idFr8b7oncUHz9UWVXJgNTpQsoJqzgOOU6XxsAZlmTYtQ9dIt9cYv5MG4r+VRtCLCQivb8pV
yX1yOtBbIrCjkj94W7fhBu7YUIMQMVzq/BGwJoAKJTVGk2yR1iiJ7hy/r0bdmETtqzMNQi18hRp1
SNUIAC8sPypQg2fdtQYrf7znkhGRv8tUrk2UgPoTpTthF/91B9aB3/TM2vFZ/Au0kK6NbIsEsWAM
e5g+07aNa6Q5NJhke5zLqW24JWdKJ80z6LehPxeuRjjnoWSukU/bu7YuclVQOfGFKMPErqlZeV7j
gQE0qcjR8u6eFU+lZIACYmyEB/GmnmZ+VixWi1/czyUM22G6H9pzgmixFgteI/s4iACI2FtR4Fy4
C0Bq1Aa7jeus0LwYClr5zahOSyvQjdJEdN+FwICDp3LXi5Om9VDGXA8Ur50d67U8AU1JjwF4wbwC
BwoCoNdu3U5pMafKXf6e/w91eL4WOXL8I1BF29Zj/6mbA7bEe71NblUtW3LiFMnAUgzFfsQ1kKSD
ig1rNiSeI7p5yXoD0EphC1pg1aQSdRAyYTN6lSM0T87wAcEN32CKH1LLhkKUNvBL929X0gFDyLC+
56rC8z5BQlDlsBnrZVxp4VF6CH4uFnVwE5aRbYOtPul0OXvBeOTXuk4nFKAwG0E+NkzIqrHb5DQE
412adjFSeujeyPSCrjKN7hZ1s1zWjiHUdgeIv5N1YVO6sVQFjK2C32I/eCZsTgFvMmST6JZ45I8u
g5oJdKCbHA/ryKXtUkFgKOaMUQp2YX/HXjpV5GFEjI2StDGc7+MeZ5t9AhtpTxCQSd/DqEUGPrj2
una5ybE1UARUOg/BXdHXIEHjWg8Q7sVqDZIu81PEPZ9WkQ5FWv/6cB4mTGR+ITsyMuLHDdzCiMi6
aBY9dLzGB1OLPNc9/XmPE+HAbrcXEEad1tPwjZtJcGeiqGiHt0oT+VL4T5o1VpG/QkAKYsoaIF0W
eHlYOTrmfWWApj07Lre9TZXEAcAJMc9luGXJxxXELJaXi/KVBej5GDRaau+1pVhRrgj5GWevbsHN
Sz1hTksLHzptj/EFDLi5NsGd4HO7d7M0y/uBtvGb9mR3TWRmeKVklNL+34j593NNwyOwDtPRwdkm
G6NINdh6Vig6D9q6KHX4EZASZw7K/vvAHRaDuPzCRRAYs3IQSP/pBfRbgSKVZNfgYNEYc59iQ78t
5NNFshlLZSZn973ihQ0DL0hOgbUaGwVG621/BAfG/1RUlpq+b/AuGibLg3cxTxVkwhCGJUkMXYNv
nzCitkxNkAAaMNmhNVUVuhY4FtvjlMLdVl/pSSKvVh0piPecxVg/3zG8uVeOvsbUw1eh2WlzhDYA
QcIpg3a1wpj+cnIZj9Ha18T5VMpZ3NFMVndxLery/bAcoJx/lVAIPGPJFJIQpDPL1kfRQwT1QJrs
NAD6u5XCG9T7z8WIUZB/yLx58/k/pjrt4P+Wy3zgyGj16kD0jSfebQErcTben3AzjA5xWoQV7Nnp
h85fZrSRoIuy+xexMOp9f9SgBru7S78CHyxPN8wg1z4RPOmZBPRmG5Ll0cFN6wPcT+QQ2DIxVBNT
sTfjzFVUHPdBxIjHo61z2eYecTwgHVxsh81K/QtJfCBrAqpDy6SaOSx/IPUB3sJoJ6B1i7xMQLVj
+tTRkAOry+fpOnQrLbXJ/YRnHrBGzpV3UBvt6irrszInP3H9iuTGYYxFVPjDPHeYsRZdps4FRVYi
0lq94LUQ9+PSsPlhGOm6fgHUYflhDCJu55l4ntk+pYmpf05+mPkESgohys0pJVMtC/yj3PLPXKqe
HADh9A4qElvrOdXnDYlDNxkXSNou20NT40k/UGQkjKhN0m1vJBcYi/EcN3HO9shM68TkgLBfsgbI
FDuyJ0gZQO+R5APkthUAhSLy2RkLb6aAtw+bzxoa485f13m7aUgCg02/zu2irD1bBH+BFuDoStcj
hX0pHV55LEL9RZrGH21E5SKJ9czag4Xdn4BS2jAZRplnDpiyPmdxmCggyERH7veZKV1PlR+fNWKc
d+jfiNbnEuWm7V3sLqM54ja4Pk6giR7G8QCTydOii5im63fNmTBjF6bhrMuIZHupD1Wxosw3NMwV
JZkxVTnMUCHu4EirPyNYYIoj744yYa8uHjeMLIbp0Ztl3/B6aH8ajG4frO8YJbgWf1i6xe4Ai4v0
7KyHL44WIRHUWp7cHiwSeBbVxSISo9vWUDAmU5YVhCYPbc5U2GspdPpfCjOuuFSE77WLFkv8kFMp
5rnXXsnhP3IJ5GVZ9I6B5S3tzk0a4jkqeCekTS702wcM4zflKtthyn8aB3fvPVF7ZO6kO1d9TrUb
IoOYFS6oJvmuFfOacUtPvPxiqibDeGqgkoVvgYvI8HFz4GdLR9g78gEW+OThMZvldwP8qcy5tR4m
13g/T9tGnArU1PAgtx4QqPMFJywdGOkrIRdq0mkpkGCtstt2pJjgNcB/IYO/XFdlFH0kgGGoBVN+
tkNUyBh1KdEw1uBM9rUZv3yGd8Oa2MNkK+uBRaYxR4Eenqlu/Bmap+C3bOWApQSFH5aQfEP+X80m
1F2ih/Ga+LYYc70/FQWbSnvkjZRv6Vv7ECyFppI2L4S7T0l5gXxsrpSSjgplo9GJ/mEluwNdiwQ8
9TAIMrGY9ph3gSNPo8z3IsNHvY7Di9QozHjv0JulpUizBvDiHcq6Ka6Tun1Zls2xePppIi+bQhgM
PdsblD5xvHSXQEdSQIF87lX4Gvs6DaoJK1QTJ8+KZfQvtXxVPxt+jYYE+tDVwC9SAAO3/l3fqYXo
uRKhC0VDonNbvzERv/xN9fb81hZRgI7Sryx9aLDOWGrQgfF6V8711vwY5YOvNSP16g/tkdB8BzZC
UxzMIUppNGKy4JZ6d3ydVk1e47fh9lR0ZaaloJvgizyS9PdYppxLlEPG0Vlw56fh9lkLCvENcBbH
5TV9wejHx0R/om148N657JxDydVfK5R15EUJ0WVF0fiB0UPPVQgnrt2MouD5dMWAa6Zew62aTegR
3BzGaVXGbL9w+lN3HEy5L+XmDEE2TILMUTBBqJqjBaA9e480BqMPUQg0svPpKmlrHG8qkrrOP7yQ
cSRidtyTOTOtWnlTcZNTFlYpnxjKMu8Lq77KnTtHcFl3+qyBnLgBqWMXgUkBAf8liFDFJBAgiTyz
dLRMMIfg/kweaACHtb0vSdJKoXsz6i71XejLAaXNIIhx1KOZepzkhiLbtGKWywDNdxdTh5sjk2kc
x2I2XBbtRODm/zqMc51jNmYzfNp5VTPllx/GASYCC1yc6fHBsFuG1FzBOive68poUh8ymclA/3Lq
DDxVYyLvq02LR/mPv+tEDJmoiLlioBYrqCnt7AelExfp88cmO41wLmAkSNx6UR9ON3BMYF8Srpi+
eJ2Z4tl50c9Q6Pr7g5uZW9DTMOUaBQgOsCV3RLubggjiUv3J219hRkQUgmQ4Qw0qWWQeod07IkIx
TRF4VOi5pGSYjGAsmPhgHvbsc5rzs8dQy3BKTVhcJ9aKGgSyEKKMtenAqvrXzY97M7+FQZxSbZQh
McPMR/kPzVgOnWY2x+aa57VNtc1m+afKC6KiJiI2Plie/vsxH90za+HClJptiyDXwnNq3awlmn8W
sLuci1RmFOZPmdw4qUmRStTBPf/Muzhfr0SxpdiAzP2/l5TqGvlFLsNvtQUIVwGLGyU1NITXFa0y
nEuE0qkSkhF9bkGt7o51hhaa+rHZMK3TExAytMOcbXJPtrYcNnyjA5THhRKN05UIcAyFhA7EzLDa
RHg4UFUmVVpdUqq7mIzfXGFF/+xYo3Yw9VxpgtqgmmOEmEVkn2BB0kYzXl2dM+aAypQNOWTknnUm
JfuXqRceXXmFiqQ6+lT7VnnGd5slRUzSwgR4hzBoz0rq5UE7+VZnLO9stB7w04xoeR8ku35ZPpH4
GRebSbhYHrIOJb/tnF/x1iStloKSoUrwdYDHZiSJUhrtyN3fHn9v3wXHNHPPH+oLznIp05YcmK+C
VRUIjPmH0KGENXFdSDmr+uUzv2UT1ZUA+dBkX97uNFbL7rG7dEZNJYr9yMc0ewcti1mi8Uv+tvD3
jAMTs6cF2w9iQpti+rd9YyTQm42zQ+cQ7DmqFDqZxSJs9aWzStZN08JX8ubkWyFrvbFXfJ3YwdF2
8Z4mg3V0/lmzXmVwxg7F1NvRdbIUAPDog116R7gmuR3NbJVxqSm+acdg/mDqN0Fnac3ATyJGCc9n
cWHxesGcPMsaO3HvUSJpeJXyU89Fk510dt0KQgseDMmj+pTVwfbcfM+P09cyqw2mYthngCpPuMKc
MItrMvanM5OGCtx/qqHp5yhwU+0wMPK8a4GmHm0g/vwA4+g/RYgrZcfnYKrUaDFKW6/CVz2dXlUl
eblyDToptpwbLtg5bS3U2/0N5/4Uxjjgsy/yUldxmlEZs+mDuY+PUjPkoVTz7CC7qNuh32hQk55a
u2ZujS8boEc9X/06ue9yx6TLKhkleprfD1Kv2mDwmD4uldXYwN1hr+YOzekpdQQSS7IF6MW+S3O6
Db3CCGQbc03GxX9PHa+SsSNRtNwg7B/ps++NB+mOJD8arTsNIQGXh+zPl2R7q4hhkDzafuLjBRdH
Ajhg9eTNpJCjDaUK5Xz4KLscXT+uy4mAOedWUD02iiirGX5BAYB8jJqdTOmbMB1rzbEJi7UQ6OyI
+zr7A6FoUnOaUs7WcDgQsVV8ap3iG/nk4kfLtiDgM77Dc3g6RxPUltrBWfTrrAwsqiqboO6pSLo/
BpEOXpwzH+ZRM5RAMLhPOic6DvtSAOuC6Su/HxJ5Zd4eWDdwu8yXERnzUjediJjNlfZMbyNOTDYD
5sFq7foMhUyw47Ny1HccQ81fvCFuQk5ngm4DOLNwGfn0fZvraEz0OwgDZSnDKs3inPsvVomeBy0N
FULNvoRHCOyDMjWloKtoT7WDbCXHNs0N2grhjsxzj7Urg5i9LE8xSAjk6gumGnf93wohUPX5ZhYn
9bF8jAu9rf+THpOpzj82dJY083Rk15UshDPX/piPoqUs2McfwWHxUmkkKDKq7qunSXMDgxra1D/K
3clnOuNw0ZMc4UsWoQhnUouVgnAcOlHEPsSfAL1jc7r1H7iQBEqr7T1OombiaNmVXGvlc2wAMUb8
hzGusjAG38Suxrk42jt0A7U7pJUv9Gf4SSQXxBSBodfUxaDW2eCjJl3lHd7xS4VOtDsm4iQwIEOf
MBGqcvbMPjuBDkivn8CHGiwilCasK/cYlg+N5v392ac7kSQyUmQO0EZTt7GY1OvH+LoNpg0TYq1U
a2xQoSnvU75b2QWP+cR7nz2nIQ8s1Yo7X3TvcK6b5qWBCXmJM6xNFJABgkYLBxmmCgvQaM6fNEjq
rY6uxdulnyDeIPn0N8JM6+F0Bbe6GHU46+PYDIDieVXwS2M25QYjrd7+0xScN6gmB/7mQ5jzm+hh
UU1Mq998IyNyhOO5iUVd7BYuCs3JXK9+Yh6BBe3f24lqP6sOoHExBFz6ubqMTi6Pu0H+bJ4zp5w+
ZTy1OBY0nyZJXrW3pzHsDTcsAXM8CKvFprKnDr5ad+gMzXiMoQdKOqkCC/sDvk3g5ID8BTzTf2f+
U96RFxk4KeLdavz/iwGOuQUn610rszPGjNPz7DKguJgxSY2NiocYKl98qdN/lG3N4iZFUctCqoqg
yo+y/B+G18UGZEaF7RAMRQ6JcKC9AZcNoiTrF/dK5ffcbo/jKo1LrmDsNmAKNq44IFU+SHNpkqZp
Do+2TcU7nodVEfqM5BzAbtqs6HlxVn3lUR+eNZC6sEJ8ft6H/Ld62NIA+66jPncuG9V+qRdXmCeb
P1vZIxOyMnbLDZxpleyy/S/v/CIRpYsjvFC62EK806K55EmS76ls3KJdhNjNnMwiHOxwtpuncDoe
+StYE1KoKyDlLNTm5o9oOgF9lJltEqmfxx+7rK+o+iOwmXv3gcEyI3POd6MP4FfuMjRAeOjZo1Zw
DQ9Q1igTPeX0VnMrt5eI2gt4c011jzC1PbxyDkqqq+eXtbjlxk0TlKfITdiKAIClWce96tLUttqm
AcQAe8DO0yWfPbfe8eBiIBsO7ih1cQzfDSLtSRU8RgrVSQyiyyIH2+BIlKnR2ir90BVB176l2cQ6
Hwqn+JhCcjLA0ZOMlT2k69IskDk5Yrtq+YEVbkrCFj89l1l2y+ODxu8ZcX8ewtMle8QyY7xjJS1b
Iz/JISa7M7iSvD+4OwEsVUgirlgKHkGaF9dQDxowvSo+xqdXTAzDYO14h2Cp8yEiCqcletSdq3Gu
MRiyiI8iU44NhIzQvWkLdIfYmYmZoTj43bLuOelfAf8iTqO3scn+U5eWvYdSK5DJJjP0dayeQMS2
UMZwF0g/B2TENH1ATbZ2MlKzfuxa8731ibGMswORrExMvToafwn1+1PW/GQcsjiLIqhD0vCWIz/6
g6SGAY1tmEtywWnkKAJmDAIwdjIeaWisdScttuF2HdMZcAnw9D8oIpV8YauIyvv+csZsglafZ6OS
0uvi/EtaA7yO2rPztW4AoA2CpS6Gf2fLxq/J1FqGRyEShrj4ylAIGkEA51tk284kOdg9in0EQPD4
20+MvlH/VTTvHtQUWDYQCs77+DhFTvnm4+v+P9/L93OyRUGFt5VF2NGxpG7Iul/ElFd+QKdkfytN
v7kr8WaWeh/MZT4ImTBRsJvZ5WefKQdF2dyTpsxhx0jZt1h21DzzC/iK6s23K6GPKHNj0hHCtbfw
Je3c7Wo1BxXgUTp2TL8MhNhtd3s5tY+DKXkbmg5s11SmYcZOUF9yXlkBvpUyS7jSydXqwq0F5Ttb
msB1Dr2VLMizU/LNGStICLdDhqrN1cFUhGwkdwhrOqDvdYKdPTIMX0PM6iJif5ffmgHtlkZ/g7XE
YRLPgXzqS7+TcZzBO5KlCGxtkMQ95M49h5ZVwipi/11v2dg1cERkQXTLYa4chY9VObRRq/s1NsTP
eYJTImN4OWcqS2h17uFBcaa0zqGMU8qa8lbMgNwgdVyofsvNli6nJAXs8I/vVJecuqBRUlmpFBTK
CWlb4U4dSchNscx1RqzJ+Lfy6AOv81C4IRMOmnyhs3i4cZw7cn620JZtVmSrsOdGfv+qLOsR4LWs
74VQj41ztkreBnaPXc+5q0FRfUeulhg08Jcbh1rS0nDGe8aEUzR4MDdr/9rqWPopPw3s+4jr68xk
DNiPT5jNc9zfySOcek+TLjUElPKhb67L2eYVZ8/zzSuesfD3nt4BJ3fjbIPZGk0QFQz7lIpPmUt6
ggKMdQXKyKATDJfolNm+CYIF1lfxlWsceEIy3FbIhXw+XwblHUJt4fR/etbEm3Tz2pcyLz1zCjCt
3GjX01m5QRya3ac/chkQkzVyj/up1NHlj/5cW56U30++0ZiNPab4eIYBzToximg9dsUJkFaOXHVS
utgJA68nwcYUTfEXGRVzMdWM9iZE1Qj9eK6690jQiALR4JWGF+2CKEb1iabGe1tBi+7zjjMrl6Xt
zo0Fw4vTm4mCi0AlcPXIxMND/ixpBR3w9/dAlppXB6+nE85oNTvebtDkr/KwTjvrhhe/2zqntNIu
5/E+qos2otXFfJdb1i8JUZJLbcBSvDImKW1A3vJ+eZK3YvQs67q/04/xsnpBx1AUDf9vavMxf5qV
dQvUBKl5KMqy6Zxs9or/IvKISxj8TaD7agPbx7JDgRxa0I+sYAIkRdGuZDgl8dva53JQvQn4pHIr
4iIKRGzz9ctxNKxY0OKRdNZWXtICg8FpBr2zLVT73UR/uexUZ3zHLWcBfJwXFXdYITnXxwt/G6gv
DiMgIhn1Z6d6cITqkE6tjhjlBtUN70oP/T+AovYG1njaeQXzePQgJNAVajrTOcwZXaQomVw4hb93
9TB0vhKaKa/dlUjY5hB+bgn1KQQSrZTSdZuOX4qCNJPoJXyXvr40c3n8UdpgAeUvglii3AiEDSju
sDTiR+tSZ7fW+SP2SCEn0nnQU3iy+XoB+dKAyH1Xy/m9HeUUZYpQqupoXHf/q/QcfqfeP46iRFw+
k09y02Sw3xsc+w46HrlPtCoMRidF7cnavEVrBFGqYYh7u3kJNNR//WcvToFQfIQGAk/gg69YvyS8
JAalLlvU372St6Kc0NHw4R/wt84WA1KlFGYcnY0f3F2JMe37Io9RXI+DzZ+ndrkKadld0XFaPmaz
djXF5XjTII+eeEmrrRzPOFBtQ/64R/gc5u6Sc7Bg4T4QcuELp1SdOTLO9ut3fQil2t7zUlDDYraU
dxC4rGg81/pV3ZLAAvJ+JAT1VmwSytjbro3nGnhusYULhBu0N7Smlj1UlJJ4ICdqT7EhTsRH+Gu+
1HaWjvC5BBupfiqLT/2KeJKw1dn2FwslMuWVTUY0EQKyrVa8quc0f3MabMJycW6+v6/PylXmbTsN
b6ZyEJn+A8xxT5Wck34TpBFWjGC3nOq693PkAlwG9aBOn1wHEIXYMW8OzZbyddnWf0Jp8/xki27F
KMvykZ9p5zoXY5bahXcCvaXIXyWdzjbSAegqnyCkB0R6hVzE2RYDKYzPPBseiXpKR4Bah4vGVfRv
7fbg5KAG538or+YmJoVWBtD0qC0FPwaeRdcXhvC49tbXh7F/z7YYh4W5y+b8ySK2KVFffLJtYNVO
hIn+4A4CHeEtJH47jzs3LCi5FrZUo/hT3d3AxdYnsnURCvL0aQA88gu6LQfeVwcoZwRLCQjx+hTc
/e3owtjSS77gGc0Ol7sxmLTuXA/KnmuWFNF2PMIMh02Lkmr2KjtR/XtkrkDwpHG59KGVx+H9B5wE
C53EwYE74jKjK+Zs2WvVSrFGSMEjzLLLduRUVUDeXhJnDgxM5Jhsp6gWxwfXnqg5qjsPbXWOOlZF
8uqKNBmFxbGzOXJQsORdaWN9R/0slmQYvKIc5IsGTpI+LDa7pc+3r7i71nWxHQ7pb7s1+Zxog9Bd
Qp/rDY5tH1Cw4rBUQMfluJyHhEYU/gugHv9OZBSn1f1FBy69TmGumSKo+4AkhYh1FGR4CCIJK2Lo
Qfri6x2XCbkDdCCncaP+nypZcBlM8alQTfHcXAZhwyRlhNbSplXPc4XKqxU/FWuewbm6VstB7vRh
xsTAghi3Ci9QmGWbecOEPiJ20F45Ya0zHple9eSqCkA9VNdpdnJusqYh48zaD912ZojTAA9LDP9/
tdUQDf/ieCkUa7207qYCK0qU5oOJlpAq1hdM6MA7lPWUUV3hWuam9T0W5sPRt9e8RzsEDuxrvDQI
6sus0W24uth3oDjlQ9cwQWNVQDqI8MQBoMZQJcf8e4rG+pGiSMlcJIg+6VSrtz+UKgv1o467/6lR
TSEwLsSmMx8jrVXEuw2SYUPIX6P003vB0oxlJJymtJu5fGZHFDlXsKB3vRJ9qrJOL6wUElNhFNuh
SshZb1MJvO284J7Fa32oF5dvz/XH0Z2mGqNKbY6T+ouFcLiS30LOTolWpsXfJRa4eCu9sogulTbK
5XiFvKfdpAJs9jJXwyWze4NGYXlzHFMu0kubvPpsAS7xrXJMNR0Y6koGQj6unVT6npDaLOjBf8u/
AQlOxbbDypVgC23p8F/pnUumuSJc7f64qrcVi+lBZn59tMuXLZmGvN6XH7ajkcl5jSpwDLKn3sFm
9rGGlbPfahe0/pbdmHJjm/QKUnVHK/t+sAAAWU7p89dIrTyEpCbOmI36JrGXmGyOM1D+Yg1XNKOr
oiM3w0TRKXjKfltxge79PnWMw7KHwqoKGbzZukzuipQ0i3D7UbjQlZ68y5ExiPhyhqCFpo0KOy/W
86atSaB/EtVuIkPFKokiU38yVibV0ugLJ0aW5dT+NV0ji0LjWC2f7TuSvtRD4OZvo9RwHYi7gVNj
ilz0dmrlCRwG6htFTU6w8lH6g8gyhebcgmBdvt/XEq45Z8tXsg6QPs6TK46oAy2o/PMmTB+cWUWb
jOf2wdYZJPWDO9JOG292r/lAXympCmc1EpuV+X/mhiLyHsq8GXW8/4CLYr3GkkoUXO4nCFtngKqv
T5k3exhl8WYMT968tW8Vmg/9HSH4WX/0asn07et0kEFZU9zseyHPdaDvhPu5Ld/Eb4Xo/M8q/Nbo
4Pq8DgjnQCQlkTEfWfk6Dk0F/K+VJvjUM58aMYTtmjFOL+osh7WYZH5begbvdQbhQ9/sr9B99DWP
OHnEMRcNF1JUSR1VIA7EO8FkpxMg9QNqUGMXLVnz4JHFWTA3op7cvskF9nMcPTHaaSmBUE2yax4X
sKNjOK0yJCr/cuhfdmUBdbGYw3b+Scvo34976yyUd8IKTCqdrTv/AOB4JcFs8ox8QR0+XUxGrt3B
txtnuuP4rslbL2CND0OhR8e0WH/UVcxmoFlOlS+Yf1Se0x/IJNMwTWoaVbF4JkgoKhSw43N3/USd
mGq7BmpXFY/rCFDSpCjOOsuHm0zKV5OX0odVwgxG8q8C3lJtLcAYJxByCDRzQL+7OMh4DObMx40q
ZmlFa8vBVTOwONCfigRKGXhi7Y5CSRUTANnxDlnwqDpgXLBtmYq3XqPpoI/tdb9uJ+nBCgvsbhvy
A9UHKENlarNymZc+a2xTkcyLZAe6Bvo16f5TGfGgvTp4ylxRIjE+9x+PAH1J45KnPo73wPLCgJFV
oj7ki/3HV+uFcSem29jcwY7zd/OY5vvDA4059RcfX0xIfcekXVP2W/9zaFFn/wEC3eRQKU9TRJyv
LG4ShsmcMErNXIfj66nlgObmh5Ov2jy/RU9C4o4p/l7Lf79/Afvz1CwgucASMemy4tfTdzZcDDSt
XewAW6FlVqRGUwpup4oprkkBKxflkMNmpuZIejXjq/+OFGiRpCHtVc7mP9jjrhlLBCfv7vcT8Jzs
AGjouc8UvlsayZCyT5EvKwXUZd4BLBhegoU7Y2wFKrIZ4gYpVdslba7fQgGZg/puUVPUh3CsJP+X
4jt21eLevm5Mg/qvoxabNHIH2UdonhyqtXxisxc6HBfuWxwItsZsvF7ECpfVDotPWrMf1YM/POfE
K353W3Rmo6G2afX14tkhovRal1ccqjD7QhfY3K5IiZjluWywG4ORvJTqusI2ZvY5pkut+K2FoLbF
dptDlYmLSfXL3y1q+7eR9KO1WeSvwDB81TtUnhFcuPOuHCX/jo2npWfn3cHOV8JsX73BqbX1WOU1
MtEdtjmU6UzDd1QTGqp+nRpHFwZ4xTRu6lN6efv+jTo0fh2l/cIBeMtcmQdKnP0EAQYg78OZ3Kj/
qVTgEODJnpiz+4O3zj/TocUSbWNFJyXWXRjfKgkybyJhFWjPzS8Jphi6zFQHO0i2nyIVGRwYSYHV
3fUD/sONpHcxxO/881KybcNWpvXQmnTI4yajhAyC3MrAnrsPezTZYUhYu68l/70KM5Ez0oaN9At0
0Ag2djaRn7dgbGGQyOxecxH+06kEH0ipSsga4QR4xcTUgo6niOgH1rPWn/7IPFBSHuhMYISgIvxg
EPQ3rf/AP0byu1BsbISL+t3yBWmGk6oPVRCh3kKas7OvjJ86DbnB0Hl7m2j+ZMHSUJ6b+xM0FPRL
MtJKT6PiR9LNgtX6wR3aOoawyALr+A85mWg0DE2CIKOTuBBYi6RBWEo0JsVYvBnLon2jDMhzMu80
axm2fwephm9JYfNOInfz0nhERLZ6CqhtHX0S7pZPpGzgssmsyaBSpepqdtUyIt/M+7Rpk2rMj/D/
gx8uptHOG/Knz2hJAk+Jd+T3XsvoJKYe/26KUta8gPSiFTHHN7Lqd7DnrPjmy3e5MeHFdP2vzwpX
sOQ0ZsXxqKJjHP+ZVletYteDvH+FEtkA2ihet+A/90unKIEMOmo8ITiv7MQjPjyNmACvz8l9R4CA
xRcACUmfFT8vOpbYMeBzBJHTn94vvlSuqbrhbXV6GabUcWweu//PfJq0E//YFobkL2Aq+ADD63E/
rY5TICbeh6c5C+S3gYbzsRfQ2wL27De2l7MTADPnjnMGMTFpn+ESV9PnyUOI/iDaR8JUbWEwu1yI
5knWxb2PTWxc4m1BG5cSyKBSjaw11R4xeAzU0LxcbzDqp1tenJx90pEJOQmgQ3gILmoC2A4SBo6P
V9d1qvi7kczAlufRbghDJs40OPhYcGj1A+ssjikiWAYk894txEyHR6kzXVxaTUmXsyaCipjBO25E
JPbZAQvzWQZvTJ/fIb8ZrknkW5jdAPmzzEiwoCvynLLnniqCLPW2kLe02/MjfsGgN7IbCYWNHmnQ
TVp7A8LrJBEu5w85/I3HfcDdjsUXKhRgA2Dc653jnqURZB9v9YH/NC5t7CjSOj4Spv1lTkplotAF
cwGijLQ2bMf9JknqpJWHLXYFUSSMtIgde5q6uHe1VLj6c7ysSnESCK8Ekps8NNQtZNfUF+lo3Oqs
/qEKIsRX9zoJFCfM/WKaZPX/kZ5wtDwO9IfY0ps0KBleH3WQKX7qNVJagZnhnX1V4Vk6s0snJVie
Ada7A9IaGvFc9B/xPPxn8xN5Q1Loh+Xd97VFxKQJhszLiA8sR9/BXZBiUK9idP+f1h8r/OZDspcp
et/P0V6KSA0DiLYFhMNUFq1vP4pWcvkTdpo4Za3lvQ/tY8JA/j5s0J3OzwXsEy1D078Ni5jVHMIw
cTDooVdG5UlDtnqzdn8kpmdjMvXDLBYtZ/jGZXZL0OdHz851x2PnkOMjp3zIo7ruC9r9gswoKZlf
1WYmqVl+cd6uyNjfPR6rhi7k9ytNzBxxS1TKGW2qWzvt10+6CtKwlWJaDEV/ryURTblNSNwoRAB6
0xvrExuuKikbSRL30Y9nrapDWEFTOPkdsum1DLqnToyfx5oqO800gj+JbNGMJUgPJYBz9CyElhlu
K0pUB85dHKrrI1aO9PJdF9C9PxIpovrqJ2ccawisZNQw0LM7yU9jqT56lRbFvfE0Zbtibd7L/j4+
ThLN5MBBMNjOiTRgS+eu9n47OenC2+ua+7p78Z4LDwEJtKjgu76AXQGhjlgUm8ha+BWpe0PgH/M1
ImqFtF0wWrMTWiQo0RbUahXCdYR3009FF6f2Tmiz5rDuu6iMDjnzglCrhEw7I+MJPrKc5izjGqp/
KP7F8BSJYyB7BOVlFuYcsiuJ48w9WvX94giNLzxDlyXaR5Nf2rxR0/bpY8osh9CtJmuqlHr0QEG9
1ScpJ6W8yHt62JEu32mWIexTVyWTfCzck3+rqPQS6zZu1G1rtG5kY+I74SIu3Wl0deB0C+NerXip
6NLifmS/zQoGPlpL5nHirIu5zJ/vDGiwrQ6L5ysf9HYP1d0wLDU8NCytNgcTAU4gvifpW5WojDte
PJhDGxMJFElqjR8CQHh2XOPUz3/6Nx+68jN6M8QvpiD9I39RLHxcYSsdLWbTs162kpCOfU5raa8z
fcPM6EBLuKfo24zyUEkwSP//kgimG5HJtk3QvuD9U00n970MEufhf/K6qJ3ftrvq8QkVAqwF7gWH
8LPfZ0agTnzoXSAQZbsAomo5TDwGwL4OTAbJNUhpPcLCknXFy3xqWjhF8UdM+ztNENN1yd+O2D4f
POiW7qkVjtZqqURpFRgFrBEpfCcRhT2+NlrhGF+MM4wr2cmIkypq6oWsx1J3vckzhzmSR6+PH6LW
4d2QiR1syU950vTbKJ0QNhOjNlCSdEQr7REqxTgeBUn1ASwor8FPewJy2eIss0v1zfYEmtl7LCTO
j5SK2dTx/cSDAh3qXg/BFaB6kLkRA3gHwiGIF52KLQ+D7GBRE6bVw+JY++kBbsSOg09HrSP6YdRT
TULJ6TVAhuLFJE+Rg9hTaag/Q3kdh5nDh0eRrcdOGwrtN+UVyq/KANQzboyIP00VtMYvmeWtk5rH
bn+NQfVHxgMaJy1v4EpGtfd8j9dSH0DImHXwIRjQ6h2j0roKRrl6vGhd30kGjm8Pxhw23Q+Uo2fA
Kc62XhoxxziAVtGna8/Md0JjrfeHUlnEeoW6IqU43GFICiprnTzuEqlOPrzdI0++m+YgYmF4+Pho
KOC/kxlm6B3fYZTRlH4Psb7yLFQ6Iibogg3J2agnTBhAKPD+mOxQFarHmrDwdiKoIEKVVtJoMf6V
Bo/JzYbf1IqYUEYaSbWeJageFZUJV2dLSJj7G9F/gxbR2gPHxrMMhp62qDFFFiwx7RTeRZwinef+
FP3Sl0YzWJOeya+j0VM++xYSRwcbrldmbKOzaTJ72z9wUU5RRuOzwRpol5Kzt9o6DKBTtdhNyi4K
lV8wRoPlkmf9UidzP4psR3kwPAVK2w45zvBz9nGCPNq6gQQmgmSyZFE6rsq9huvk77jCf0uO9zcg
9AbJ3bsAv3NP1GVEfqI0wGJAaATXdXJilORgMGooOd33nTePsiAUJvx6OfikD6jOyKegz59dW11P
v5IUIGqVapoZ38bDtMxAonjsMa7aLfaQp7/LqDaT2bwvizlGVftQeubSpb+JxyBJJ3Sho782cDY5
9KnsGDzURdc/axNNYy4BgoCvJy1yOh0GfkSY8hR5zI72MJNqJBWwGKDl7+NOhPOgY8T5kn/0YTqx
fgDonh351OelXImZo8r6ZVm9mAEnIuZv29Y81sLehsofrITZnyO1VqyagSKAv5Zgcraa4cv39fvo
NdsX2HErYihbeitrlkqyzqn8F0tOoKedD6+czNvIrgzuhZkjeNijV7djo1yWhDEidvuJDOkNR6Hf
qrDQ8mbrSDF0qizug56mXtItpFCgFj3jxV3AV3RpbLAcbz8YO72B84ODJfah9q48RzLGNnR+MWas
rS6BW8nTacSK+PCvddkdVDaDMSxy8vKGmOm6ty/JAPLnSXEd1aPd0IIoqzPgDdCxACs11y0RCBML
RMAnm64vrvlQ0bylP3bl6cEjbCpduaLjdt/umvBmoWJtOfHEYeGkIPnv9OZGqKzCXRdNHPzk9zsK
YmUWOGsMEQPZv4JM3igLLB76OJyavsYHHzPnCMztBfdawwT+VPac+sMwTo+C0AF/wMFjUwLpCeWE
/0fdjoh5e+JRSha/UZVfk3cC9X4ls1lyZX3P/fIYAlmlnZDHsWVPm0a3/HrijBa/HPJq8GplCyJm
ENNq8ft3W8T224WyXOZScACPYPTnNkl2LGfOfHeZqplsfxE013Ri/ijGPBm3jZdXDOJYcF+84/Zk
WzFNoOuzt17hRp02JdBUIqvvDi4kawV/ALDonB9P+WkfKoAsMSX9ubfapGTSWApH7rTV7bQwr+1u
6hwBYp8Hq90O6C5se+SQscCP6uQuJ5XMjrY3+ZnFX+zTmNlwQ8jWdYsqBOeN38HrZi53iVQ2+NHZ
fDYwMCZoiV659VUicBk8QxNd1WIVS9qdk4BwaDwenXHJLrEaKNXdUx0++hA+R2CehGDEyoa7XB9V
ewBi/Z66gWFmGjOQdDh2rZiv6hegdDQoGdhsqB8yXfQqzajKXGsccf19CdpDiLSZ7NJMH5Pt/66t
cyZymAyfPcIPYKAzOvWxV9wLhgSjYJrqkXCNfQH8oIar7+lKBH8fMCZ9oYZvcKgFJGIVH2BKfreb
+f727Q3ZqITyKIDrETdgbEWbQMZFvf+RqrBVx9iLmoPM7/WpZC+F4T/u48oYMbUWdAUw3TnjNCWq
kFuxPenXeYhIhwzR56r5OBllRQNm6/uKyNs5HjjP7VuO05Qz3mrI5yHRY0l0UJnec7zq3sIgNISI
1CJOo2RHc4d0KGbK09WGn0uspqo1Q6LSF0JrCRmIHW7Nj/PxJfsVdEP7KWrSNxXezTn66Tc/i0A8
OCj7wbRtejYmvZFPyBGwa9u/nOeDPiRbaVrq59n533AqnDjkC3KHf00n9n8Tup89gAeJHstRVMY4
Dq+/4TshAErPDxda/YC8QJTbONOgCRspqFxlzuDpSk7hLychWOs+enGPZH+vy+nTMDPpnJbCxcWD
vVF6XM2tHkRnI4zN1EFDVqkgWbhnwJ4hWYw2ZWcueX/h7cLzCogM7oVK1VfDEVP/jT12iBfN+JbD
YAbRINGlYGYO9QsNcoORL/wJ9t7LFJInM2EwI+GBgJyiSxbb4ggAee3PVD1W90pnkkkxoSHiuGRP
V7jfg7cz4dIi16ZaWzSLPihKS1SG8SOFIhr1vWtEepx17h2MzKP5w03Y/GKYxy6t4TjNGjN/xr6c
KRWKP8dRfvbj5+1Uzyx2vVg5KT0AQwcj77nZ5iurg9wxkQnL03Tw2lSavObUxID1jk9UVwghQm61
bfPtw7vg+FZkluyc1plD3Il+YBL7McVsk6Le9HWs3+UOyVMhQ7Btxgj4azLY4LWsO6cwHy/OmN1h
CKeNuU2lpLzHYV9GIJAytnuO7gSumpjC3C0Ga4T0GnB2x+aqMmM9EvGTyByjuykXtQvUoyy5Yv63
PvbuoZS2TuDfmBnTJEE5tYamq14MLbDEvz4QESdGou22shOXEGCGDzMp5iEzx6I2jz+HKZxG8Zky
F+j6PxpQwqY2ZiFEK3AeczMkhCBNCtXMrsrfqWzPRKtVZqJvsCQWxwG++jWtt+z+oEgJe6j61IEx
blpNzVSt0KrCl81pz5wmb/y6pU8kd6H8WXUr/T531Sf6uRHmcNvac/vbxHs21L6ohf3NKWqeTvVF
cZxtZMznib0gskm3WGJkaY9QXWIiKug0xzf94CJECA9mtqrfrAHZaAv9MrVpwk6r3hhOyulQ/fBZ
LftrFHKUeUQcIjNQffeBQR4OSCIALzabbkDU82+vPC1TjSRaeL0Q3SvHh9C7Zqt+zNpyvrolfPMG
055lA1thQBAweRnwcQL2D1yXZfayt6Ka+yjDlPfUEuwzmOEGsoxFG/9SG0M0ihYrAGHAOj0ddNHb
roL+46PtTEcL8pLHDvCdzCH9m2aZ/RHDnCSmz9v9C+uR8ruw6d8GCmi195WCI7tO6DqvM4/X1fln
PoEQVRDhET61RM74AhnLXjpEipoiy/VFdejCrVtP5OqP283BnBdQ6kLFtsu3jXcm8xGoQvqtPJJv
fqktPiOwYKZWvKDdgRpGBKg3bveEgDqPEud2TCrtXszO01PS5pG8SR4puM0zGJYMk5MvlZVdSHHs
GhZBgDfdOR/+CPE4f8VTzFmb9ZmVRN+BA/GLrhVoBSSAZavYq2RRD1RUJNYwG0GI/3wmigxNVpF8
xmf3Wn2X89F/EFu5O+R4JJZf2830bCp4DDnZxmB8qVoFN2fP6yURIgm4bX4r2qQ6e90VJNDlEpBp
m+9uIm9sQ38vSu4qmE12pgeWSco561nP7Uy+JK+n7NjHZn6AJFMRx3ONCJ7vmYQEYxkKQicCIPvT
h8Uvt+uXFyc9hHyd1C6/yuvRNGlLfoIHUgEeIftkpFmCIlEHOW5/kRNIbjanDDPe+9dh4aZ5tK69
h5EOsEnzXTkpIrtbPLBqSGwfj5NZoVWALepytzlPqEq1oYuCPZs3dMwrwI6PiEjznCucMrs6oQsx
BNUWw475zQjKOZN5RLkzw1JnD39D9G33486M4vUt/2JnxvvOZzBb9vmSCkTNxtZ0XK6ySiIh8U7r
zUcgm0zOf9Q2D7Ol6L+1m+ifgTTiqk1jn5diLJyIA4pozcghQ7sWbY40ARhKQpqAkbVONn/4ka5W
EFypn5y+vBqTwe2S7VzwJSbSgvRfiCLzH05ZZ8y15N/A4WCmy9JkY28m+EJ5inPjZjIsHa1qs+v2
rai1bcBuyR/Zri9nnuM4EchWDfAY3gsEtN0aRaptJMhPou3lM3mg0yN1q/e53atlIK2BC3cuWIy5
zR5T9y6Q9KjiRpFQF8DgxIit0I9ne4Ubjr/uoSY8waz+ko/5uIPPLtHD2q+0OQT39MA0l5M+vlnQ
K2PGgMNLD3R20nj67Tm7yyYI67ytKtPC+EgA89n9X8qO82D/mTD2CpAbNr5YpiJHhJvgve6bpTn4
vvJDULv6M6beOkTVGM3gR52+/JJDk4uVknAprW3/IQBPr9qpKHGj1BzbHopPN4xZY4jeOVGFgHpW
jtDg4q0DWWs1sDMNAXjhJHLAxzi3K7lh8k6TRkzRUROhZBd8vi+GdjdB5s8zKQX3nDWi9D4AxTG7
KxmlO801OXTsVsIlMFdmi6V3OM9X2ofrN60aV47aNnX4UJOVvqEX+x1JmHmF5VS0W/rtG5edCiXT
nyHnDrWyJ53k6LGVD+/x4yfFcDon6d2Bo/Au6shR7FGNnqYJsESgbL+/jQV3p5EPT3SRrH1ijfVZ
d5UCbZCzmV3eKr43FGUSz5hEYm0KgtEBKJNe2kCmfA6MxeKq7su0dZ1Hd1ahZ2Xe9zr5hl8zaOQa
IDWZPu4ZeOdL+npGEj6PkviAaZTaAUOI45crdOQGpbdd38ZewrBkI1lHdjt0U88Gc1KyzOMXKKTx
Pc1gppy5GwCn7iqs2cbAmjSHV8r1WdovggefDKg5a2YTiOwphRIexl3q/ivV8gcUMnwqm2tDaE2n
+YhEtE/IT/HjcGW4a4ORmShCvyJp+Nh8fiJBxKkZNYHrSIKtL6ZtT7iBiAzfqC7WH71M2nGrNAdt
bVxRPstLIeWbgnNb6Qz/ur3popWaxtiuGgzRt3Fb3n+fqzYfDC5FxRbOQE5cur3vBsZNfI8iTAyH
Sm3y7SLqJC7cHmNHhIEI5mHuuUap2/AWilM0ZvvEytdGplnS9+381zec98+i7+jT3j8evW5R1Cx+
C9DMyZCUYxTvc2t798QVzdCTj/14ZO11ZviTUPNdna4+IM3Y0CT4Fnfq4MpSZUchwkt0qDqqxKWA
QaP6UWWPh8ixUUNJxzncJ2xyxVVvHV8a/j8FST/TvnB6YX33FW84k276i32D4WRssU3T97rUv/qJ
1sCbZ0comhV5rNkw3gYJ5HmhTmLUcPSVQclwsOGG7s0xD9Fkbu1HFEgnDo88b6z8jTZK5PJrmkFH
fAuR0IrPBWsgHJ0IjDNmYEmqC0113webbG4xYsntONabn+Jj4+y2Mr5DKI1+JlFLEA6UqJBEG7GD
ybZvDdvdDrANRBm7wgxsErZVrMLar5GKC+H5X1mOQYJrjLgJXNhxIdGBFf7CJXCpero373FXCTEK
8+53rKEjUujlK0Vv9Zh/JcP3g/U4cW0Yr+//9q3cTykIOpTlAo/vJzpIFme52DoxJ9lZUrsfxF/c
VpIQaqklpRRz64TqEk5S6gmdNATb5FrxUWsM42ZB4plBALsAIS7Pp4KsSm4A9m+K4S8yMhBOU+TY
FrTM6n8l4fP5OaDO99wDMB5Tg6/TTXsNIEMWvj2Rp6ihZYNGNHo860IfEFh8pNpnAosrPFhMTOcW
7WnmS7w/GDWVrkQRPXbOQHhjWxHnrPBXXrgsGFEc9ylLfragymJvxmQxq378oGxXIKltd2YnhrKG
CQv3+vKW+52C0JpYAYuZX1WvRFU+VLXYQLuHvbUpw3Po2itQ6t3HH8KAVVZl7Vzo0bvsD6BV7yb5
pOL7upXTWF30pk83ajYO8m2XPQdcMElZKeVUCsbcj8/RUzJMRz33v5SE1DW7kZtws/1MXkH92gFK
U93NZj94nQRzbRHLN/Zq2lwU4vJFBUYJncDuspF4/WLTuM97S5RDIziE+CELwzjSRXXAjAbL0Xqr
fsQeY1JPM6uYngVY5JjlGwaFycbKjz1UxeB8xRWfrQmRL6aMUOmlZ9/NWjvJfUW3H/unhN4fuuID
IoxVy8itdCP/Lnzi3Pt7xVU/Unx6ZkMQZLvy7UJs6SJ/m+R68luVKMwxIXC79tV1blBxMn+1EVWh
JAbYYh3i1HJIH+vTYhr619wNpRfBdqb66jpuuda/ZY2Dz2fQBBDqOmzHFPAULx8kHQPQoS1Db0Hi
2GoijU7wqPA1bXQo2YLS49t4cT4SQ76klj/OdgnaUd/BUq4wPeNeRNFlhiOUKqzMdIkqOGrrxz+H
dBJz9txaWBO4zGS8XG2dN79X3On4leJ8sLxQuSXykpoIHngk437AZ0KYXd5hFd8qGc6nM6DrT95n
hr6rso9orcjd7Y+gtpByL+ai1/+gc4KOokCz33ibUdXHJiSzEFTCmLKMD3/Y8yhJIc5xsxjzTAUM
/QtOWWyIV9skrjDXgpTJYGPUYVuRZ+XfMovqYAWvJMY+oHtGDBaFUv+l4fDLOsYq7z++6sBEB+GF
+E3czl4NxZ+0OWNAJubpvmkiW0R04u6MxfkqBrFN28QOWsJi1eCj3HOPGg5LeW1Wa/7yfFEbfra3
P24+UHmRRkFwhGKBp6zmnEO58f6wPoM5/QOpcD6VRl59+5o6lMXOH8U515rha8rFW04OozDrCkOc
Slf9oCI4Wmp8ibN6WW0aaw8U1bBNoTUxq0R6sRQziYnNOg+iabVDsWn28nk+TOAVyonhfdMhRQFh
Fg5Me55YlQv4UR5h0qmkxvLWiwU643OmUrJPhivAzSs4PiG4lljjQHrICxZoyBwAfEiLnIYfeVbF
80oye7FsZh94UNh1fZy/UKZvIBfDPMB8v3/oNbV5VE8MMkTBuRwucaEiZdsW/es130ouvl556lkQ
mtA+j+xJC5t4L5UHk79jaY2MPWwaH9Lo5tsQ9Y49hrQv1+zIlxSrZ1q7d5sDLGSoc0akSt6tzzMz
aWPwpwYj1TxlpnqkA8k9w8LLpdVH4pnYQoqMvnfVvuCpZ5l9iYDrdWdJcIXwp+2YHm1CrqQqqBq4
SsKXEcOhv3zmOkz5OK80+GPeEGKRkViQgSRaGdwM/29GnsKL6F9CKE5gPjKKvuDD2jBPYPDfcWRA
ASxO+JZsLZq1EmtndmKpExC9BxKHBih81irj4eKRORGTW78I3+KXbuRiApKs/SWIVcP8DGPgAdMa
atb3rcNKK+V9bAb7WjkO/T0xdQGuHslrlni0ODnBs26lBEst+jJrZKAPi6p+nNbQR6vX5tMLnAvp
MsD7W/XcRnjYYrlyDYzXBBL52Vc260xAVcB37TVz48lq5iL3zz7gRBOHOxCDYnasTCJNsfCTZ1JX
lbQz59gu/jqPwVp0RlSLNh7x2BBLxl4j60nkpIHgbGCwqdOdZfb1Cf+s8VZgaWpX5Ta6UljnFlc1
qjgT5u1QTbfC+FJqi+XDhMLpVtF05n1AKcXtP33fDbwtSV+75UH5nt0YYJKSkCaVEjL0THltUQis
z7aYwpdd7jhIBoonMIfPDsopiU8dyHinwqCRS8eVW/1E+d7nH9IZVOHUJiftXpxIUzAnYIpoSxU8
UGERto4qrtHwD4VvqvMhO0K8IDryGLMPlwLyVdP9BuigDF5t1QnrnlVB6kMQmf02EtCSgQlaGE/Z
fDhM75XJwSd0iGOXI94g0LRtyEIG2sb2yGLVTbwrUm7u6goOW7g87P3O4w1/yfOnU2B1Y+1a3Uxe
9gYcudbmIDBiQQCA+iL386VtyVeMeQVzzuUF+V41GwqEA6N8w3TLZdzkURLzAWmYX8RsdB/8/b0J
IzkqnU1ph5Wf7HvwFadsRRW6zLSQ6v1+iVzFW7TBbZx+53xE/ytfOnzC+4Cmlel60cXyB1m/Tb8K
zvuF2VcWxjU5LzxmbxUk8cta5ixDkJ28xiiK0K7EiH7dU0Njxo/4kk1yBL80zSaSUvo3FreftnLy
wfzNJMglTrx57p9N0easZHIoZk3GgSv2tmTg5i3m/QpElN902BdLB9JbfhipL0VbanvUGZ5nnshY
T1YciSfRpRFjAr4FPR9kTc7ofnE3UlJ26oUS0VMNSzAlTB7rR+IZFsWVSnG2S3lLy9sx7V5VB7D2
KAuapPCFJW6DCmK/mkQSL3MHT0Aq8Jvi7xQOwCh/L7kDQbLP/xmT+xzyWTc1a4z40VQq+rlZjU5d
uisc5BSoCvu9OnpOVPV4Zc8EcRsuI4ElzXtlK/X+FLS2KPQ7VV/nl6v+xuW+OyHkY49W0Hjls6Z4
oL6oZa9w8C3mWEFU9wJS6aFJKMLukCmxtzZHPNB/aUpsyeh2U+AZPjcY1Tnypi3vApQylp+vEdtA
4QBYQg93pwiw4puNXhdcfqD9mXc6PR1NW4T7ggBpV5ykPdBisQHFznr6WwHYaILf1jHoBzyNJ4et
il8IzXh0SqHD6KUxyJ7SGqjqXhYLjYuUeYQmPFjoSdwSHhQ9iwlXmjJNNGz/SlQbAnLXtdlzVOd1
XSyjfFifO0vX2etLaRQ2R700v+MREFMfv0S3PwkUjSy8ZHehKhXSdwd0y/KVHDZbAeGd4ny8QVOY
HL8Hdzy6rvDZ8HMYlDaFig9g32AcEAChhMSTrq30fmEuGPdzNEg1vXvjb80nqLtzKYSGh/gx4PiR
bidDYolHBWlRx9wpqgRZ/su4zWKi8hTQc7BJWauwM2wnXoWv/eZfsLLawYFoco4K1wFnru39FWEg
V7e6r2uL28WvOjV4puLzK+Y2xq4ZWqVyRoCj+u6ofo+gMC9/pvif5K/TQ38T9+zNWw3BkBhTAVfb
2iUDUAg+9oG+zlcmDyINXdVl76e4JjNjZ/KO04s8UFbipWfalFEV1MPacZvoA4N7V4b2q7CTjXuG
yzFCJ22Bgv4ZAr6wCI1Pi1ctYnYhuj+mP4uTMdiYCE2F4pNKhtVQz5ILmYvccXI7xLSIa+hzwKOl
OHFIamN9cRoL3JykEPm6plbxN40niagh3Uy+Ct7OturaZguT4nRHhdd76tsaITMlLaTxvniAzqc8
z8z4xhSW4+AlOzxs/XZddTHFTOz/bWw8MBYHRzNvPh9599c8usb5rtJXLxmSxHeLuCCgYBF6GzJ1
0UwHy9WniUj5m0Uv4pkoM2KiCYLRxkvaCxaqdbuslK6W8Xlh2x16k6VqiOIQCJyUlAjlQdAY/b3o
txSuLtX3b9o08UzfYOmvE7ikR+xQQhoSOAsgA33KJ/ck7VEdJLRpFdpBY4IDH1+Wz6r7wYJtqPyV
bCl+avWO3TCtvMNV4v1yk/HfIkYeAi5iPvkbSJvHnq6yeLMtMyGHwE+5GxL0oszMaEhKJ1YxaD9O
W1x9kz7li3Rx6WigPb38ilojk0QkWykIO+OvMZatXzvM+8tFpt9Q9qm4/KnfsRi6UVnfKA1Q3tuG
DCjWt5u1qy7jGrAtPGbedRjplZRWkC3JOID3uLPOtT9uv6TxGwwAV3ffHmxoo/zHg6lhede0mxOe
WvmTbheu3xiZMAaS/IRgBD9EHu7kIRlgYx9GAy80CksDjazo1U8ehPRVI992OpaeCzkRGFhd/s+P
7W/1SDbfRpND3U+4r944dZzYn6wVeQufRl1IQ7LV3lG+euF20jM6WnBcH+rUv/UehxOVKFBwXvMt
qQ03Xyf5HQ1hqWogyiaXZ/he1TkrT3RaecdFfanLqLni50FhJCjVLT5iA4tVS84dMsepcitJlG9/
my14yf+OvqQKXuQ/GSIJ6fXqQC5+cl5TZ9UwHgLOO8qiTCwoS8jMVkd+n+SJFXpLVfzcm1MLjXCd
x7cVz1Msz1xxwyh1yNKH0VGqncQbI2LkYlA4twBisC8GO5j3zUwFC4l8xnwGHBzn0erBt4A/VIUR
O/ZSx8XzZLgZorCihRmFmKRRT8dLI6MmGqk3sj3axnsEAxUYCbDTDEPlBoiu/FRoekmBHrJi7XyE
yTng/FZ/hvPxK68KFTmE+wcsV2xcJoCJHj4cnY1bLOtfgT9+NPsj1JVev5Qp6uEl5DJxvQPHL/3S
rfi/bGzQzbeG/Ln8v/rvNDc/hU+3ZQJmeIRHln50SMrbn7GNF8NxIDe2zUmcqNOrCQnyhEGwmHpv
HjRsmKz+8MT/ATvSBbqj39tfdgS7FB4K82endaWlEixTEK6Od8uffEyxyOlm8rjspqhPh3Nnxzkh
PTbW6+WfWBzyc3MVwd1FQOtOX2a/+Q0YOQR1++XqdwuJXyAMZWVyJ34z5FtVjxXidLTqiadgJMFh
4n22yb0tnxBxHtfgdWqUtL30irGBMKPyaQ3/0rP07kmop8LLk6qkpCM9VNSZUPJv0+Ehs7r5EW2W
lmSITodaj1+ya5sOcbpkkRnna/Y0F3XFQE72arg1FY10UhUkxUu8FJR1J2gZdQd3fQvNH62fgevg
gcu5zhoZFahZiootKBCakv+aLFs2fYT0W39dsG3pgKTbatehoYQ7/+8YpFTPPSZ9CwDOSu7TDrRB
oOpnH9LzxnJ67Gf5XiOI/jPzliG5JJUhueASyoSRr+vZ+ODEsj8DIl7BYzWvyqbj3jPLfdH7rgrO
/bzFWvq+qYKEwDaVamChh+pA9AXbdAOoNls/oYhIyMeBDmRGr7E959g3/FUTqoFhU0uHsvG0S3eF
8qm4ACKhEkX1UmmJdMLR3Piv3ZaM3uKAsvL89s0XH0TXycbb6nwDq8lqW+DAzj/VzhDmHFavS5C4
u/NA37AADcRtIs74kb46eRVBgl8OiRDBNkS6NbNKYUKtWj8LJxrOOnaeAKaaynIHJoH7c9SlAZ+0
ghbZ0ZcfMBQVD+rCS1Yn1PkaUWHiqSZvADRIRQDUSJboBDJKNrO/VWvO1FXVf5bWFIdNvZJ6CrG6
Yrme/ZXbMDURExzhNcFY3H3iui9pgFyhRVDX0xoQoagjpkG4H5xVeU7W/U37N66KA5jc6JiNluc6
EM5A0t7TJJ+UnxuCqGtIsuOJAfpzOag3hgqgnFehk3eyXTL38CrGD3fGhP+kK/KxP3kp7ELpkQPk
XnEDnEXKoEIDxKVpT4OyJ09uMy2/DwzZ3iRLCG0ILC4XUecSPHYuUptefirjPxCa7n1kuAgkjzhg
oLka+rV7pmIaGD+vifHBARjt8yiBPzz4QC6DU+Re8hucK3nd/mpuAbiuzQyMLcud0gfEHkqicXks
N8OPv6RpK2EfHwYu8fveZMwoGBWm5RCOIMWGyiSTs5vyY6HNpAAaYMTLkqKUJErgPDZGso7JrxAD
zp3qmuNu0a1uHle+6J+SNkdHrDF8tNZIitfAwP+3AJ2HAwHxAA3FMGDAE/2bwtqGVYCcLdJ2YIho
lgVEwvsJsXaOxr6bi/5qt/MNzMzdG4xdO5w4CbZ88WTxTh7/W/A90yKGMCWgWKvVZMhj5J3SycEd
6HCIOPcEFqJN3uPQWpYjXvvi7OUzFIClMcoyRsxpk+1t7QpsA35/abuP9CkEuyCeK5rP7d6ZejRT
RsXWqKeNuj1x47ZKy80yo4SRnsVvnaynai/++yLObm/YDFxy/PPD6vGzJrVE4aVLuaeMj87/7C+5
25/MYUiuX+VKaXDmoQJ9sN1+1zrHoyRjTvnMYsLNr2gIA49zCAI2O4tEjnKEM4qYXBu0j6EN827b
rBBgyNxpOasHVWuS7cFkYBfY54TXdOhnIczSI0PkhoqyttH+W1z+Y2zj/B7Z0/dckE9i3/SJ7i25
9zwSkWJZ+AEsCUFrflHfgQ3Yc+XfgqzZgfeFkIJrpraMfTvhF7geWNABkb6npbiZpy4Xw5bTJ72h
Y2RSefu9Hgk2icmBYWCpsH0cikHwoqbOIi02TNHUnKzl4xHX66pz6a9v7aHO8VgQW8Jj+AbO34ti
6fUOKGy4cWjPRAQVqQwTIe14Dv3qyZ3CXUsJ6gDyANq+S1DGgniaiOvcYDCRb0P25Mq5mZC324WO
s4YSZ2Ghzqh219Ia8w++sWyD/Dibo8A3qa1FNoGSCXyK+imYmJjcrRt4egdaQC+hiXtMbUEJUW4N
qoKkeZHtIarYH2MneVUK7tGlNU1WK9Pjv11KSIEymT+kuubKA6TnY8JYzd64hvDsUF/qrOQmlKu8
pG2IYE0Wn8WstjvYqZ9xQSl7Un60AtnIKcR5v8bJH1664bEcoelLkeQTHKQ/ZlRrPO68T9EomiJ8
qBu11hdXJ6UoiBGDpzJgoxZDzG1epgmOyAiK6VrpoP7In7ud2YPpuDjA3kL1wGggea1P70/vM51c
UNjDvpTD10ZyL2o9bBtvPzI5ZzG9znlMCDI6IkZplm2khENxPJDgvxqsTk9XuGL/ym1VKMoHSgzE
iTTJKfh7n5QExwUXZ5xMA1Tw/AmVrm+zgf4Ca3Fz03VZx0ZhdawZtM867glMCd92Q7TojVEbhOZY
8eaJ1YOarST7Lk8dFrlW7xwVwp9uCVBNiWVMoV+65w9bDCnRDOu+4mGOsY29q29SLen+jk1kYkyQ
z89M148e7o5m6SKUaMVXxEmOMs+zFs938QIKv4LChFmsQmB2iGQigP1+bCJVhGt/jRZBeGATzorA
tuBFrylQ9rggojYzn1Nw0o6rDoDWac0DqCTNoWOHVjsaKIH8upZ6sL5Caf+maeEmfI2ebdMv3mhE
oDOadXzj9kiC4ik4ZFnXswD4OCAznoxoYhXHWzY3ClmD2akdhVrOQA4Tw5kxnnrdXiVTP3xakO7w
ii9dWiVJfQsPm7YR7gy7h4heKch7DO/LM1pfH+l6HRvdmlhGlfzatSj10M9h5ae4egnf+E2ItsdD
y9o9LqcsJc8BMpPcBnBMHXDKuYzeyMv/bDFKcInUBdMME9xnDTNpHhLzGIXjpvmZ6EA3sBwRtY1N
M80Yl9xrUqwUoSKMRTOWDh/VpGJWet3Au9s6VM8GL3qjt/9GZdE+MTHVSFSTV8goAQ7WcxEzq6GD
XSyTesX3PiN/j0W3bxX4ngbEp1s3BgggAQ6TOMDALRBm614LUy7ZgRObxR/aAr5FxRA8++UfXPcg
L3DGXpEouNuI355nAj/PmIyDsgS+1xEnA1WYzhXAFkswkULSOKXa0r0B2BBHzoXglIRYFCBCPUY6
yDThS5RzRjYspQrhXkc9c+ag16cnwA7ysvRx2A1kHdInTzIVKPZdAbt+6l0LCloNuT/8yxzXjUjQ
zPBvExZ+mNGPmKzGfTJHkg7UjcK/Ah/Tuj1jf2t8vrhNvpebpjB9fDMk1IE8LjnLDb7eTsNd/tne
hYtCSspNaze1bCTaQpL2OugGwWY5eAgrNgaGaW3KLMAgXGWl631CCDC2jDGIjiIjJ9rKq9RyQxKW
Om8MqHeGc1zvshulYJYtVh47UF6yjj/uNfpnltd6GfBw40HRq+fRijW4pckvnEaevlfHnbVfM29M
SrFPzMa5KUBxrh3J3wonV7DIiMiBlC19Zhhmjk+wkSB55itENQqlqMiR7fjciGp0A5tqJ3Jan0aj
ZuzvSpe1EL6sGaR9qmmig7fHc0Yf7VOO1nXSlisjubb5gvQnoRn77q/iPcFK7Tdnh2aclrUxYxTU
3/kn6hepCDyeisSUg1KDpZd7B6/p1s64fWbYlN7PUGG0Oq1l0jerowmL76vWbO2y/Z9dRWVw7Dgc
Nwm94r3ZEw7WCExf24BrOTSIaSNPSJQyD0E2l7kJ0uv3UAG6/V0snD6ZX8AbmxxReY7erl3EfRPZ
ZeoMA4ytKPT662E3UPwGb/OW4v6tUB9YCTKaspetfaYbkA3rUmROk8MZAiJySu8gyyoBbgzqQ9WY
/ytkIXT3IM4kLaTHQrz1PZ9qw2Cqj9Rs/Ljj7RcCMdmBCeCQl9EmUpaBIyHpIpIN8xINvyL3YD46
CPylOoKI7x/8Jl0XpQ0SYUjimVeVHDrmkxkCmvjVx3Kfv8tEOo6HCSpWuku0JYek5mxjCtH59Olp
/12qtTQgkt7iQ3g6anwWyfI6bRgANXELRFK4G3EPfOBXISagj+PzwqJ4wGNhjKwSss7zrHAV8jgr
dYk0iWmmv1qS0DSEJLIpfCBEQU49uTCSVDD2gVjuqPfOjMvE02KDpDYpkft2oA2LW5r0D+8g+Oiv
zrQyBL0OClM5bvLwWsHhx8mD7pqFnlBNiFcdHvPZqm2u3zlntwZFrZBz8BzaTA+GwIP9JOJZUZrh
OwLRjFDjL8DkSCojnRS+pHX0H9cpzjdgsQpi7dStaMFNv2nGX8F3RrMv/a1QV5PG7R3sYxd7zQZR
39Qae8NuI8LAa8m/dR2xzx3Ib9NMFYsIU+kvQxYJe73a6juvfJ+OasSZgNIs+nAn1a0ojXr4qNpX
cAiYQ9HUR7JPAzZDUOpalSkG6Gtx8pFr434Y0TokHn1eIy8aF3cbHaOB23ulA33Nyn/0fEF1g34g
2qVdkJBO9l14upOoi+ENgHPsnqOrVld0snEa/3ROKJWeDG4Z/b5ufXjphvu7PfYkewqchrdTu2Lp
uUhNJSd755wOIOgaAnAKUMudVGRUDpZD+xHqwJ6LP3ZbheU+lx5vRFYGsLXuW15m64OFJVXNKEjD
mzluGxr8xJtufdkC8u53quz7Rf7LXjYZZjN/Nz5ISYPqXCpxZ/kB7coW1SQBh206RNha3Q42Ijr9
0WrQxWdOk1H32Qk9UeDw4m6UEJE9T9SI4qfbN7AnBALu7t9cYZSQJg1F7d0xWo1GfKWWPKdWDxZX
fl1d1jMuPCEnQVJAY9uvVquyOlv1cEsh32b2mZEi7xWkh2Vr/avQq+luglzsQkP37UT9o82vjODI
J9dEzQIrnfe4hpRyeXpHXR6VCqfiI3GtxvKf58+NoW3Aez7JuMQD1FSCZaslYMTh8b60ERidE8xZ
mKKI16w1vXDPN4FdKU1EpdAeCSOrGWETQv0qvYlqAZDYy7OfTX2aVRwQ+WqoHIn0j2C+Rtk7p2xW
JJ4MmcYtkSNYpxiS2xOlW84yyCaxPnTdJGminG0wpmNBkBFM1kOpv45UGRI4/87zlDrP/sD8lvtB
aWblVWrjE4AHyeFtAOfCMcvNCEFkgoiLxjnFAM0TXAUgSp4hUB5lOodEUy3eXjfdPILlTCTX8MX3
YDSDvM82LSSxgELj0CnD25imhWzj9wqKWfLNDemiDQRyCAX8axJnk7kbb9GcD+SCm3zetZ0q02YA
cJjtCO//QXXuwThrj2sQ9ZrYc6V0draYpipJI90vv6Zr5sYKhaNv0/0+X+3nwVLrmn1icYFmqoqy
3JW6n8ARVySOW6Tdl3J9Qr9vDeWYt0jcXcXDPQMkcpUEeMqIMHJBDMB7t4FE8oVGOzAU71Oxa3Rm
dHxrGYYkQWjilid636qu1vNb7Ke7EwW94zw8EOrUnEoEo8qgQOFHUopk3somvwjoYPcukZyM284R
/0QVISaP5Vc2YApb6CB+ycwNijUhpPGdDSBMpwMV4ISYgrQFmzJwiYrQIyn0uP8tWSWPPWVr16WB
w3nBPaoTUs5uzKM1C8nqlxAcDhhzCr/F6wpvvu3TYzf2xfp/zJtr1aWLl5PoJYZEO/R7bM1xb7ua
1DCzI/BPYJ/7eXBPf2gOGqB5Ozor+Hs8ctgowFZsi8bTHh2RdMq3+M9JR19e90Uuvv8vp6Qt8bNA
a0EONE3uErTGIIF93FUPRMrVI6Xb8Jqtm15sd3ap0GabPvhrjTgPqqUe0JJBM2knd/l3kGnJh7vq
LnZ90/eZF4HM+RN0kFKFRQsPi98uUo1wiEXhM3ZMDb8t1OLxY7/Oiizr3H+OSl9hReysi2yfEu9R
cU9oiO4UHhT/wDNBsJs82PHajL/XAL7e5ZKYqGaikp8OeVRgFEKX3+z+mM1HFgDuMoktb4znXRNs
UBJRVTznb45hCmtPf9gMa6C6h1PWg4KQcjOrK8Cm12mN6uNP1xVTtx06xNy1PKoXtWwJ9T5u+RHD
1fx/v5PBvnx5nY2N6KnyOdjzAEmcp+p7encefZswyA9vJIrCXv1L5omC7RFTFDs41nJ+OjfkDCaP
rf9+dVCpQCBX4UHNNaop9Ua1gLt+ETIlmkULQukTvzQzZgPOBg4wbOgiajyTp7b4LEmfPRdT0tD2
+zM+mCdDLKey5yj6XQGD5FKU3FkRDvvIcoL6/heFso516Y3uBxlG4PBPTeI9B3vwR/EbXZPbYgn8
tpnLZBRw0v4uKuba10PtnRcxk10bIvfqZaxxdBCGPIUWdYgjL4vgbtiDssnxCkAeT1IieQw7EwLE
S2wKRu6K/RAKCCyYFl3f0d2Kg8RsFh/9fBCzDX7kpWwD3Gi0K+4wQ6tArBZuXVVeKm4+c0h+WCAd
Iw4+N89WhcrELdcTkjHeEx+AhbWLFI6QQX7fP1SXMBVkMCXju1QDaXCC4yN+bO0fxiLuXYvnDeEI
t0TZ2gPJvolZBF6E4RD9i6xULTbkLE1k8yMBSYguvHAwa2Yb70U7GRT9xJkYW4GfdIcTO3hzAbch
X+/HCyW4pwe9gWZnZhRnU0rkgzMUzY1xj89ulLQSnMtKUME7r25SeaQXW5APmdnQhKdTKwYKNj2D
bJob2ryT7nmfj8VFjhiFjLsqQpBpCOpyWcD/27U/un98OeNykY4K7ov0wnIQuBpXg1TVRLItdwnJ
G8+gUNgCHvDIe5+kQ0+euRazUu8h3cdbyN44OsGmxdtMFtYmSMtaHtszOHBw3i5B7vKXuZpji2es
dnXX26OwDS7fYSdH0RNhwIBHopeul+Jf2BuiWWYNTJnOvF6UqmaUuNeNQ0N3/fM3qBAL9RAllymS
v3e6emxIV3o71ZrXT2kG46U7jVCx1g6PCaCxqoOydFc6N4CCvfV+zlJq97GqfpLqN0FutfSsjpeI
XA7NyCLfGnLlK606lsCMXalb+WiC4P7CTiG21KKN1TUlog3n7PK5sdCNZwh3QGib3cnKxF4TptDw
+9kMg7GCZcjOhjEda21Q4NUUI+7jWV9er3ltlQInNV3v2MkdUVk6Ui882HNmPyUDi+rZR7GgXHQ6
XiNmY8dKT2LE8pirX0OuMN2uPCmiS8QUHakoRhrf0zUC5p0Rxtf6Q4VAtTiRZDzAS+kQUwJ+VdEX
5GUKkKgYhe82qVeYSNthWIupGcV5F7Lniyaj2wEfz8p1E7/Lz8polLraogOpibCH+vAP0vo4MOzW
tT+vcDexgFBDyHh9TRMMi4gxbr2ogsPvL+6erUgjjylHsz7yYVYZSQzaF4JLouYEW3ZFQQerMbC1
3/mO8sJthncehYAT2hjGLP3qu9SdctHYPz1PEZ4dIZYclZXWWCccpD+hgCJDK10KXf6h0gHIUqwb
PAjf9VCQOyBofYMdLDoPd9f0p+HQs67zL8s3b+YJctRV9mVmyPXIBwdnFjwgcfhBOBxxDx3s/lE2
Gedd9S5xmTeuHvOlJDCYUF6Z4JqhksEjWfvbc5dSxw8MIJWo+Luvz/3wPN3jOBoHtEj6D+pcHZAe
XeykVGTIfkEjLabiFxADa8HcftitNwLMCHW03dqPqtmAmNTvgGBBV0diWjY0AWwE/6ZvNMTU4gs1
qpLkvCvqhUSMua2AJCNpIKF//KcL1qE/M9KVUNC1QGV4BPsJaqAc1hec2lYP+3NqJuK8ott1JJIv
o/gzeJz0Lc6OClTltyfHu4+te9/axRX5CbOI5sb1qAmMfU/3MGJibr7OO1GAcUC1LduENl2Tww/b
nzuLko719hPgp5gXN89l7cFCD3xnEe1MJoSc6lb5284dpOi720Uxw38uIybrFx7qgBir2+Txu1Tb
98Rh3kRopq6wYK1dyV3+/GhvpUsVzrhUlHwDmP/579ri4JH6WP5lzg6pNZ56UQ017nSANLv+rphH
A+MBQlKq0+ZaahwBMX4U9TsWGV7AT41SJvtkOj8eOm8e4jUESvHf6VyRqJ1BU3SU0DBjIeQFA1oK
naOv+7pVFW/yvikN3eM2susJk611S6mo4zuENMH8MRBpQLhQC8gtdQoU/oli+VlFjHxiS64aKH8P
r9Ck/TK3gz7CUzbsehEOdaOKMsyD4FYoT3h+8BJ2/g1dC5dJqn9D9K7sckio/8JrmtD2i4uGg2UU
7alBOPV6NR1R9hT0i7y/n8y8jmE90SZ5hEqiAXWcMEsIpE/uLk0HS8OD74tT1xVWOtWu16z45Srg
UX7otIOGuDHCX2ufaqi+fV/sOYZOGIlYCeP5/QAteRKmKnLX4aBAaDJol1EoFCQZkAZP2IMwCAuJ
39+EyMsTk0I9rbM9l6CLz3AyhveZPfPN+9isyjNuLhjKDfl6bQX2DwrWBvPJLefb+HxZToHBMYTZ
1Mkc/yX+F9IKgY0Zq7W/gsYkvX5l1KzdUgkDE4pDtDJs/OrTZHq667IjuOXQiBbxAU+Rn8kGmSNy
RUmN7xCKahSHh7hc61CcsMsEslo/RQ9c/FvIjSOTYwB1EyWs+w/u8IpamqsjEWOQUA7Wd7/jT5M2
oazwn9ZxiRKMKhCBqwpBK9UIUFdsObhrb9xyi0SaDz/GQTWlfGdVXmzSfEf/ho4WWb7EfGqY0eZ8
syIN/JiinuhfnAoFHJNHnIKVdyc9YVSRGqmF9ro0n6Apta4JumZnE3a0NA5R1isN7fow8t1dBwUr
a/cSriXcmb3EZQZGcgKBoLsNt/361CVl6PpSTrCXyzrvm1cUdql/OOJLSG/1SJ2V6Tt50ioOYuBV
OWrIZ+f5zVsoRAWw8tC6lfJ9wmtp+y8Kj/5CFFfXwq5IcvzunFPHI/z22vMb76YNabbwt17W2JZs
2WiDslsKDy25jfWh9qDXGRMgY61aMgI8sEl0nSyfxmssTTQ2CCemmRIc5ZLRas0EpraI4BHu+bHf
rkpYjNIPjijqEwP5KdofSJwtSchTsPrKMx9p1fDkFOoadnwBZvcA+1htDUwjJb6iFCGhU+pZJoiE
WbaARHUGDAMhLwMnxcpLCtd2gec2e7xQJfcCPB8PkI6LOgwzj5HQuVSeSqXkmKSrSEKtD9ohjjVV
pIKqQkJBaVXbzef5NwHIO4pF6Uz7wfqKpZCeKBnMpVBJ7cbXY5QxVjsC4is0SLuuVizT62Cm2xgM
zMyvr9pWfUsJ26C6h82UCmT0ivRoHAvA4U/SdiZcQv95bV9C4uyh6h3l9KIkPEO3y5Sf5OtSh4AB
u9ksYQ/4eSnAiIccseIFUMxaJ5gfOD2/kuIUxSqFPoiNqfpSBEPYB8a9kkD9oahn9NerbXRlEYW3
BupF70ZkwghrD0UzV4cCs68Y72MEN9T8hlc2hmmq/fbK6tsVd5bqFJONYMqEwcnM0eOoT4390AhK
8FMbv074a5xR25c1n7OounyWL2j6XTofGBROtqQjCz/z3jiILvhxobQ08eKwtuG27PDlnQmW8AqA
+fq+9IVQzLnINFSCiRi3ZuNdnUKTqVMzzcBBMFs1ScHmBPBdhrPhxHJ5YYkR+nD+lxe5ivA8yrLT
IKxT/JknH6+dQElq5hqVIu7isvP53SeENA2MUbXpPZZbDPsSSawHlIZ9wW7VvFcILZHZDgpoYO4M
JYBqk0jtdeaJoOusgVVoMEavvg6NbUbZ6wysgcJitdGQI/lZsSfP89Gsul3mIOODBU9mjTJxINoN
+sJ2o8U7hT0m6z0cRXEXJTZvf/4gvEEFr3t/c2lfbYWjQhT0KBzkBnEMBDR58amTED1XMKsg3iR9
ugdA19W4MZPMvic5OBuGi65/UXiDEdeAq3Lu4S1hQnEwXBh5YvxyJO9QGJMMMgi3U1Y/uyuCzomc
hQlT9Y63r9Rfqmt20amPvSpjNh7Wgel8Pjt5sAD+DT9bZtuIUkcCqTbJlcuTYPKWb8uSgy+LSbkx
F0APPIOW4pPWL8zxFxtvoXlDNe7r532rPkV4meZCM8tuTMRjwWiBMOZocCHQiZ6hj63aZyWsPLSl
ritnS3flhJHp6hGnJuOopFgCHDQspPYHDDdfG4JrLAB8b5/Xv8Y2RN7mGgDIGORJXYtag71Gu3BY
6oY5Igf9ebVyvWYsIcZ7PjFb/pZ4ey+nNKBhk9YSOv8vc9ZcqEj5Kg1FjJ4VPai4WDzxvDwLrf56
20LZHmC3hXBcF92CSe5lS+3RpBcAJHpmcfxvDQwf9PpqMlq606T5BcTWbut1NtMq3I66NaTc0Rm+
hS0mXd5Rpyz1SViXyO+HIsbXvEIEE0xWS2q1A3iWtKVkOto3INrXjYFhV0GZ7TO43zh65cX+73ug
6KnNjAIt70Tk9k4qszGRz+A+k5UEEU/dlODDqQPKR3H9W36rdnZEvAgEdGDFkcYpXEUZgP7DQdhD
ARf15TsbSbyzc/3Crpg2yztNZSv6H8TdmjGSo+z3GfVTrnJ8BKUA/xrJ0bCKsb1XDq/b5d8jBVER
E7EXHZpAhzunE4tribOfOS+7b5yEXTK2QwE7Ib25DWd8EzfRgf6wC8m0JBycKn1usQwI1sx/mAxh
oIeMqINFiFDdLxIg8RRFiUAz26IggDbt0G6I3hqWuUgv7jVdwnhPJHc3qYThprrP1hvXyH4nLbFM
tnuCB/Uh2WSZHfGpVtz42s+T34tjlt5Iyw9bbDZT9vaMKk5D/PXRPdUMBYnrZly5WeBQHZWNHPEi
kzFEekgsYuZ1YJu6witGYfbxTsslMz+D5JRYwqCu+686SPFinGnWO0HGVmXWb9zYviswSURc6mZH
c4MjtV6lnjLlcXDPFrS9qtWwJFlyNgaRURmh+9lSzCIos08VwU3RPX2nwsqCi7+EnmXYCvC1eavg
i8hZmS9PknBroSdh9Noe4E+d8Ol2E/VpPDNS/YCVECskajDbLv30O8xL8pWAi7RTDUVfJO6NNRyT
TGpEmp/t5NJaVMm5yNqCrGzFPyno+kHZ8em9Bf8TqEdOCgIMLeI0cMoMuMgR9G/4Fmkl7qDpaFyV
lKTBcWZDZeLswZBBoLlRaf68XndvNpyk7ukkoe9LmOAYlPKF9eymAi2Yo9kDrMPZ5XEKegxlR/AR
nuAMEs5/UR6jtWBwEnDVTvq0zHCDU/6UPjkF6JmoocNyPhNqGIvQ3HzpIB+O31MuO6D4/tU+tz3N
AiWR+/kEXnYDD+oGmEu3CP/amcqninSflEm3+8n5lMN7ssaujp4rftAms6jvheLpyoYGbq+X3PZz
uiZoQ/Jq+utMfxffucsmjg+Y88nX72a47/KNyV/UGeuw/vhJ4mFUl3HQYgPCgEt2XNvCu8C98erL
XGb2yXAON7Ndugbli3kEhCJZ3Mt1ySgoYxKtCKNAmb9FiSkrJarww/+JdHr1OG1kpxLZ8NFeJKLM
K/8EFPrfN+rUaIvij9R0rwmnuu6ahvt+YQ0rbb08kqJKqN/FV84KAHjAP5lTUB7yoCiBQvuK146m
YngYYIjOhmPSYksOaHHYGXh2SSsVXFdfqtNVJ7LNMkOxMl/W2qZLN34aSfhH0ntvlAPhMwavChJ+
5KUi1shkDJfE4FtnLW9VLHIoF7/836xwsLZVDJKqzZS0ml3uvt+Pb4ILFopnbLwzFMuSb/MYHjbx
XAUCJYvMu9Fp72NQzCsICr0sXDanIlEd7X/RS8gxEeIZyTWx1tCBq19+0bMMVrovAEG/yUCXTXHM
UZxOltRejLjJatKQ/gB6ObnB5R8K7/MVDb8WeOJ+fdJyrbgcPPf9ek0xgIxEHKj+EYgY6AOq1Ess
tEhyzwwL+pV7VQ65bo6hnKrqqGuQRxBPBbQm/S4nsvriwWY54nQzGpLxD8rzWCImU7/2nb4Zh3jE
j6SQiT8ECu1fFbKDQJme8TtBxMyLGpLRAGr6bgz39lyXix8PjS8vJ9jJQFMhNgBR+63JW72fnw4/
q1LSnpqL8VyIVupxnUddb4b0HyGDcKqKtTHbLTh/43IBw/iNit8IV3A9TRi2Oe22AzxHymuMsaHY
DJuZGKdRRAR9jl+pn0j02wj9o9MAcnrKZ/7bfCFBYh1PDt3YSV8nexVjApTHPf/+SXo1ErXu6phz
jLXLlMMCSlF27fFLRRtQbeDQmjRY92EJfyd3k8OlVSrNSkw+WcSxQTZjKC/zsFPimg2ngKZFEOlG
9Ud8Jzd8bi6VsuqX6keZgwRB7D2YANQX+aMkBSu3vMw1hN+l1DsjAFLpAW0uUJjtSWpAwN4NUdLd
AUdH2mEtHxTBeDZ/4lTrBYz3ZnaLcPS6qZmOWw4C2ygjOCVuwRgJNjuxEYjXnxpp2U6F7HJttujg
6fLkb9CvUYBhpGiyX77qV5VQsPDVYnSpuSbC29gFpl7BT5+40lhBTVsVoPAncvw1lCuR39ijTzzo
gjHU7JszcBg6yyDUp8lyHsfzqqf6Ar7Ls5V6B5Rz7fIfVo8Ph2vxRf7uW9RCbonZrWSqCJkf+zc2
aHwDflajrBODp0rGLgMG/ZJ/MjoEczvfkbywVXyF/pSbYpDOc3ToQATMDPEZ23ZNlx1WvCPnF7Ej
ODZBbYncCefOsVYK2GPWLJF2KZtF1H2fa4S1gIU1+XjDzH22Z7z+Touby+PX9qisIeGXneAztTOS
wQM+Y1UKZDZGhE6Ip7LsGgBVVHzw+Vbzc+Gkes91rmdO/1EPxrqEdFFJhbcKZMBsIB/7S5IZSW7p
mdOKbPdu3RX39YNDJsHoV9F/RhXnnuFx7XNsOuX4HmxABO6ooIw19s/qF5l3l3H1WwUYS+FE74rC
RhJhOOIbcX02oo8n1qMWvekejQSF9KZW5rbv7GbnuBvtNOwZoF1xZIeCoaBUAgyQQNdC6r/CRlKR
oQGtGv2meFuDyolI0IfhAR7or2VvVDVdYlHt86Wpnv5yZnVSHEcx/HRTxMTtJYKVzwE1OP97HBAm
pZ3lXwGQS1LtDWW8A1q6sKrO//yKaPDdMNGiTPChVl19E8zqk7Hp3kJtvcMOnCxPCHrzID6CZvZz
We0EAEXrENEl5BrilXFwkq56iUoXR754VsQJS+lWjEVYGyf3ghaitMUE3z5xc/v7tnpqcqNmhPTA
GVCSPhlCtU/wORpSOO+qrTLHMKLcA6LEkqx8gz4D/o8CoNp0Z0VGzouqXsiG0sAtxxbRRYpdZXWn
L9o7YNy8tPeCIb9s0BvAf8OkAQLUBTvHVlPGTuVeJptBPiFpxBbBd4aWdOxYc43MbuGEBXwtTvHo
bw5KD29QUH3gTnNMUPH7Rmfc7Tam5ZunOzSqkXFwIRhLjbi4LcF/CfeR7LIAVQZz3uDIp4UuWoEk
miu5Co87hILfxDK3nEx6aFl8qGdWKUUp3aAFsceBxVgTs9oxFw2jTcAQWeLj45YI5PmfcUEHChX0
JCRPl26sLb/cVEsgXSZTtH+kn7kNK5BQMIoTp75rUHsrzKLYGcPU+JNM8R7BmyV6PCsMZj+Y7/Lx
FE71Rw86vEHr2BVSjMuxywpBcOJq8HoE7eUm3tJiXx9YvJHyCx3u3m4713hF9T01NWogpfen26SF
n3F5yfnKzjnmaGzaHAM7IIeyrLzIMk8/wATP/2uXTyMCe/bmrFzByCSxnxZXVdibyTUuE/jH6K8Z
Ov2nw/u4jAUB2E+lGUoIkqE+OSdnFvyRaQit1U8YgKh3D/Qr5w7WgDsyhi0FMMoF8YTCGLySAyBq
qhk4guTRH2tKp51K98kbX6iLKQWFbxhEqsDqcXLi9ZG8TGnu4zK6uu7jcJyBppzaIfgOaGwr/5Nz
xTj8FLmqJnJ/sDuRpocL+How0VJLR511GV9uiwLfqG5HiCuValPBmICHvU/lZXcQlzUdXPJ0vaZv
JGiKA7Fznw74XaK7V/bquK6XCnCoCnwSnJtTm+RAa7iTwtbYRuRcKs+d7nNZKW9bR2M9nHrHa9PW
o6ca39aYR6OxATLkzSwCYWYk3/LPBYEs9rqtWVuqdlHcaHzHPRNgQQOMTMwxJ9M2ly4PfTX3eRu9
lKk2vwzE0Ogw2e3De/8UJTSuG4WREi7SZwVPG1vwN+iPi+DqcnH2ZFhIUZvNaasSrD/dIeuYx3ZF
fzdIqjwGV9oGFRp92GrvDCeroCWeGfr5ORcTlwHKnHhtmOiLnJRHn+7YOkz7mwfx9BRPwDtGjczh
o7OgU7X7Cc0R6E04yaFU/+PFEjCOCtyJrh28lympHCzIxtZdeisGwtZxH0LfBpURFALKRpV4n/2P
rid8iUs2ztC2dQH9q6fOHSlMBe5NiKf1J7733NRMEtCV7mwHK7x6x9lau6gRLlHyRoic+ET4Zbgj
aWwlpQafJuSVpmmuz0B6e1IkmZRi/KhTnhT/ibTCts2UltKV+3QrR4c4USqXJOz1AIJduhdQPaf5
cK2aYa+TvddEyhOZkXtjf7CGVZan8LU7OigKkir8yoMTrkiBRZkHWPXCOrSkmT+YDLyAQHJSABjC
7vBeQW2EPOn66n8Q6dp0V6dc4Yv5nugAE7JS69M6EftlBWqAfQiQBfGfuLaiNjt9s+gEgjzhYyn8
vruZ07Tli49iVIOouABCpmZug+uk5dsYiYoBuO6LNiTXufG8FkdQIfWWYP7asak1E/OG+p8X87Nw
TFo802C0UU6L8YVu7MGbL+aZbh0+MhJXTUjdG6z4bT1uq55tnYOpbTu3O6O2Oqyqi+vAVq63rKcg
vxfYDN3ivZAM35j59TZsqRx9SSOIfI65PLVFJ2ZKr4DkgL4zvzQcBX2hbVqPciYudaDeucAzbxxU
Ftkg682QzgnVh0XfLWvrgSg/zqatAOzBk5TjdED5AoahGDhnRfYOfqzf5TUslcnyCOEASIJA6emI
hx/hc7X2qrwYEz5PthY6U9dDwBB3bBNrSnXVhZ5QbdoV7RW/NA8Il3H8wgq48TbmIznyDuLey3PL
VMuZ5ZmXz3vbdhSHgLAuf6C13bycqeKsS6wbTE70aSqVudQV2k11z/J5+OXqjUahQkMAzyzf4ZjG
fOik5kJuStY0xXnK8DcTUwqH3dZwzk1Bmn/IngVGjUAO09HO+mgmFqvNHB/z+bFtwP9KjaF2HOWW
eq6/c/8IrjpHo47PQnXsLy3kL5xyRfqdUSJpTabUEts+ALcLAPNExjckLP9C3wKJqo8P81fTe5V0
N2VUWTDxfT72QAN9Bn5UZ7ALyRXZuKTIlRPzWjzhqNQFtFb7qTC3GhiLmVQ/gznjqPOM1zmEBbtA
t1GFmcOst1lhRJgbRoG8z5KwgAXlu5J5fsiTOrmym1BlVgQcl69n+vUZJhBiRV8uj8IBELjcK7X5
7R4Dn9edpyh8iSCvZuiqos21nE7E/V6N8NsffsZ64V9U26RKlzmI4t9ayGc7ttzwq/Ztjx8Xsb7x
s9Zqg+2e7pP2YAuZ6FXF660bgrImuxeCGymCTvo6oiwfwo/QCUC1uAqLqaUDXTPTiWldtgftO8wY
6PHSe/1WBs7eTWDzy1JLB4edAQB4iwzrqko3W+pq4U8/kkWIWW6w8qnC1e2RM81Gt9//z11xtZHC
/e3m3r7Hd6qd6SWdK3/FS/pYuOF+47ps6xZ0XfIBmpqftq//P9LB+iufSozoUJC3lJgOJ5dbdDu5
Dbsd0NjyhBYTHCiBmNxzzWWWDj1/TYEoFf1ifY8754V37b4y65CM6RbelebnlaaUA/UyqxQxRoli
i6L8ixuBL4kshlcbTpIJSFGW7b4F2J9JJwLMM1rLG/1uKMBj1eNuW4HXP8ldV+AWrnn9mF63uX9W
HTDDO6v6dn0QrcaTWEe8niH5uUWu9ccCMNwv86DaD5CKBKWbMdzTmdRzX9tEsaPqZRNxdmGAJbgh
L/L/SdINYODDZH6YEbzrGAUMzPDJTKQ8HokWisP5jZDncIzIn1lKLXADhR7PFy+Y2eEuiv/CXqW6
gLh5CEk5CNoWZLUSGQ1zn6Ql3e56twUBE3McMMtt3SNlgQ0V6eKsyzWWzi9Etqxo9FFpG3SuOFvo
UX0o/x08vVHVB7xO5D2wNOHW/FGdvUtnKy2D/9w0h1KV9HVEN4MKntpIL4phAecJ0yOfxSuGd2WQ
Hl3/ef8i9BHLFclYnByUOOm7w/JyQkBpupexE4kCIyaz/Khmv8YXAG8QdN8lZNAO2kcbPUKU1We9
g3hIZkGMVsgZl7DvDim9Wp+ci2Bc5sVwOXgKeJu85KScL3Yql9b9CKzYlbsWCLv/a2SlbJRPiCam
3xzNoA1e5on6eEaSSeg5TOljMiHaCRPIqAYza7nJR8xgvoQnDvNm3opbbINC1PSkJC9dFTOPuVb0
Gg0ReovXPlJk4FrfQdfZaMiTqStgVHPEQnzq5JT/nAfVdT8ePnltYlbGpMCKE1Yz5bj8wQnM3xGE
DDo5ZEI49rZi0eRv9oG2u+V8fk8iBKUbhDKPhf8mJ5FZWO5LyZ7sEZDNjDI27Nx1MlWpruDspR1E
GsXBlLh7hrxZ/M93sRzu7M+B4TIAV6cFSlmlQRxyQGeTcAjHqq8PgwTfuAty7PqbtSJkM907zq5V
sT2ugZi8zUBeHBy2Cq71HyW26sn6HGzEnasrh+hXXgxBDDbCc+cynPib4K+egxckQXNYCOYRoZnm
Z8nbqe2w5Vdb75VLRaHtAR8acANlnKZ+z/GMeueCyjqFrzhCGH2lVkppNn+2gJDCnvTVPn9Wqlb6
OmMMDY6MWwUmTlDCb9j/d0642B5F8HElXCIG7m2ohlDiQ0UoTDygS8cCfqTjQt8eBtEES07hyz21
NzuvNyJsgkunxIVmBkCexlZLdu9Gxyf/gavVaEgUFnLiNKO/SPmfzDU5EOaUgdNk+YxmI4sSQ8zd
jqcsg28J99EaN2L7zqgIuiNY+CaU+i4ePiyyLrqdHVD0PVWuccH3g95ldT+y6qHmYU5XGB//WmIn
gyUubDrxlynLk18CnCxArJ+t8ZqtYiq2bLXT/A8DATN0A4VlLNihF1SgMc2LehloM2DeJpxf8rcg
cvgOk+YQ9yLK8HG0MioFacwemg78Wy7IvGAd211o2Bx48NIV1HKovehMQH3K3c7nprhGa1sO4S1t
xBW6IAKywlBJwBJgAa0I1jIdDADemoaIuBcYe02lL6gztwJkyNsEr4xXNbWgq/TJtyVEctd/AgiS
NmqwTQmBUdkY2syKjmqvmxPI2/iNdgIgwUJghc3CjWimH5OZMaXGXsgiUTW83n5K9Sv6TBJ0hRyy
8J9mliPZAG6xOXSVPZ+06nHtGKls0REE6shj7zigLG+zl8mYxDmUm5szRVCpF2S8WugwYhq5TwRD
afOnN8OfvsLH7aTf39KHr59nuM0xIgn27R0KVfCcQOgBdcqUU35IqTvlswd5ENd6vDHtke7NIZSP
5uewm8aql+ZMcWr1Xy6UWdIX9JS6p4ZqMCfJsHT8ZaJpTxAXHrH/EBOyPKcJUvaewQBaJYeuw+LF
b19zI7rPDGf7PFHWXRAlAmPPRgUWMW/jjKlzSUmjBVnyoozVRaVjr7+gxlwB+zLNsH1fNUexMTfm
atArOdVAjI9AaSIaogLkK22KU2rK3KnfEYHEeLZ7dgRkUmxEObROxtMXZfXuMxue4QCYgY+cspdt
fue5LAYEG7ZNJIeG2q1ejYzWoyrCjGCQlUXd1FqzcTCp95GeEsLDMa6Txag6MScCAfYhu4hzkeuk
GEH4614ebQi+9N83pBv4pK9X7qvNiRbsOF193AzBW68dAXSRGtlVz1tz3AaAvIREbzXUtcECCfQb
HkZZUkS/iVplmljygTwPvRq/VqZhQBrgEb54uDSckIQ87trrjoDCae017g9IpEXrm74E4y/JqqdZ
qD3Zxzpe9l3S2lESewVjeE9mS9HVHw1yogYEzGMbSF3d/aq36n9gi5/xLLn/zK4JLfpyXThSJ/WO
R4XB2IjqiDAr72I7dLSkM8b7/nsZ7nEmEk0ccttQ/X/1Ln5gqInvPd7LS64virSgcXZHVsNCfy5B
UVqdlM9PxxMaC+jb//9v/xcTpR/xDNBmNLHUNOQ6kxDRUxC5gWSlisDe2/USIfyXj2nWStfm73ij
M31WOKyGKu6/TM5QuZBWMYJahIe5DEy8lLxACFhGYzp56wOZ5UbAEfQJyBbOYgdjmZliZDjvtgxE
nGBJkPfTY6cAThvf86PMWO1xXmHDX4VYhTgIwYdd78v8pER3IBiaAvVxwU2VWKoZYuAaY+h/4+vz
nTEWJchidfHjHwBDXo9Vf2yFYo7joAWxMcQ668BRZLdkmMDXHMSuKXvxHGS5S/Ij/AgLryw6M1YN
/Zg3j9pJK3CyAIE88jv9K2n5q6e3q52+WUStO0yADRYD21pKa8HSBhLXDDqDnOsIte4CflhH0IC4
lnZj7JXZyibkuqENLiknEEKtB1ngSnsYQ6Ez42syZmGtWiC49QULRYxPHFGO8jExoL66hVx4XTEw
Y2E3XrFkU8oWm0qIQyNfKdap7JvD6pMCN9U2P/0069opECyJERSBNEYe18DgrkNXTEem0w18VPT9
oWzAGhXBSSZxgexNvOud6kfVKQnKji8xVaFAOqC2DQq7OX5Y4fLMUvJCfrOlw0nbGJUiYuGOVK0j
igd6ffXy6MAYXbNV2b6sZDoAJ0Ve92QSYP8QPIEBdfGBQc6kGiAwBs17Qd70X3t4TCxU0VbjXEEl
h/wfHrx1S6lMOjJjc8XX5zKBlEpJdgWU3VKzkHXsNpB5EWi5kmaJVIVXb3Pj1ZnnP7XIn+SIPyyV
xmqY8Z9qmaY1uTIr3HWB0UDRnNPAgJl9QaAZNafsbnzC+0Srt3a1C5hfNIwd9nmaCKn6o4/NkMTl
IojlUQWb3uQi5A27iV/D/JGrhmvsDGlfllYUm/iaj/aGg4eyWT6jCvF2cEahs59/WUuCeliawGzQ
veNh5RhH0gf/vE6/hom3Q36FlrWFpn12PfqsJwpxrIXqWRPPpx3rRB7J4KaBKfToEdWgkLrGVo7D
YLtaMHGwhIHEVZk0K5Ui5Zywiif16y7x+uk+w+ZJaHta5/uft8y+EiHi+s0Qq0Yw/yzcUUDA+e7b
Azr3mC7TDkA92LLFDsiidDLW5nNdyesXNQYz9UKEnMyFSguOfqHvDvo2VU3eCVzMxAnX0h9jAcjB
xgyFYK+Bvjd7x/IOTdquHHedRMl8Zg0sBL13RMzDYwvKKgqzfIGboipwizw8Lldrg+8lWSi1UBX1
VUDdwoi3Tto8Ti9ImvfaaqAmUxcCzwQXCLBQw2ftYWy2YEEJAQPUuvvr8kwlljNNSr2PM3Abr42g
YXCfURC1fbRO6d1qx2K7MA87885qNGwXaXOadxl17WDg/EOA2OXj/uxBhwvdTZO+gRlhMC6z1Jjq
KVrCHRsBcx4PSX5GfKF6dLjEnYukZoNuawqfn+xWRyAVZ9E/inHLr1eyPc+2hSuNWj6kDOVFEL5g
2KtGc3M+ZYohXTi/h8MjOlQs76IySdHU/gx6O8Lh3TOFPjaeTtsmkmSz42qnRr0RJ+R6thjHQIqc
mZCB/Nc7HD+PEbJwSzBSjmncmynKbRT74BvYlSd4CnEHhWIbTPldEY3QhdNUcEpti5EDKxO+EnLP
FpiGSK4RAJhbXDj+tgiR0jkJZCH8kyawTo9G2d3ONfF2tUCPb3vsN6O4JiKBxWf2hicbrDxoDPzQ
AYI5kn97QFbYxAVwc/oU+UmZZBpllhNFQpj5NpGubZCkbL2xm0dpEbRuIdhh7PiPe/NeECSA0zTR
gfU+h6Twf9r2gT35W2hJoUc+rNPhLm9hecRQSmtyqWR07J57A1+bdwW4DPi3IUjLPM7elbjIg+m+
x5twuB+AOMizOgEX3QxBZgSsJaxKa+NzjOan8BkDbF9fwUubqaID+19vKkJZxdzyj8wWWCauWe40
YyRfoaoxwOsDVH0CN7O67v6FP9jBSzXi3i7KANUe7yfv+0OqmMW27+zRB5jMD1EvSxJFW6GhvbvF
3nvHxTXmM0NA4bBbTEWT5ZDHxfD8Ajna0FI5aXuackN83EG3RLjCahD2GWUNKknausheZiehuxEi
0muPVlOMlp0zhzcFzHxwXPAbgx4yLHjwW99W/nKfjoJQvfKahXSaKfJhMft3YTUrH9DeZEvF826R
M1e3OuWHolvL//CGVmGMgb1CBCpzZqhGwunqKaivCt+hMt228knq3W5yHtOvsREseyAquN8chv98
k9u9hWNhtpjQ4BKTO0lHV6u7s3z5z4pEbJOspeli29CvSzKgKrPt06p8Oi968aacG/G4eBjvrWU1
XreOJb/tVjVdw9p88vBUTBvLYlOt/nSCIS8gvBCdo3ECKiUYYAgmaIEC54i0ozh9wmsJ1lfDv2SC
m0CGCE9W7kftdwOUMDkqi96n5uBpV/p3nEkN1MilDYRfD4G6hJbbwrN67ab+umpmefR3hgvvVIqs
gOW+PNYw4DHytqQn2lRl2WsJinnNRTI4J80ARgSjqbLxmuwgoG54WzgYN3JnnWsWiFFFCWNRKb/t
qxzMsFhHpt9ZSNXyT4LJT50I/jezLr8lmge0R26y6B2XC6PG5bkwPe/LI7hqV7HkScONdIKzyVMy
dWMW0jF5oafACKj1O3+7X55Se+fEjJZQYjTWTITe5G1upwsU6LlercLoB9aAi4ve8HwDrHkPWg+M
aSTQVY+w9YPm34pjy6cLpbi8uyDlGRqGNjg03NygAACcT0TUiWO2UWo5PpNmjUYOkiLv87DXspLt
wpHK39YKRqR4K+CoPtjqAU3HoTY0rAd3Fuy5TjZ3UhI0zgI8he+fIH+oaA+tB1OB7rpLAYqi+WGs
3d81zIY+HuItNDrRuXAYx28SZkLc+Bc5ZHTTBLIAJ+WEu/VP/oCm/GZxS3c8Bcv8lLgJcqD1x78P
RPh6J1KXIo8TR/rTBW4MaBn02WQIj7XPI+5q3vzd9sGkmuWFo4wz4doA+QJ239+5v3vMOgQlNUr6
f5flLW6ZGcfkZr62cInXOd1YJGbU+ybVjuniBzsQCRvsAzzK9rAnoafYexqG69EImQyqGxvJIF6X
pRUlzgmLqsSU135hpxiJJi08Ji/G3SxGaW9WPd9CLF8f5AHRdRIL6blHp2R1HOtUUoBfs83lRJyu
6a/frSOBSGLIeD2VG0XUXTFyJuoumhcuGs4GF71QSzy7DdCaDv17OfORqsibihcsEXmoijAIxWJ4
m9X5X3LLcyuwvcMAMYpHL3rHk8nK3woNt7axZ90Ri4FJ69s8P8l8p31RjH9xfrDvCk91o3pAAFKA
M3S5ZTA19zJvvzscwtxUTNivvrsUybo0HOqiarOylAA6ZCEhudWexekc7zske68Y+i9kAvsvbguV
An8bmVpPtsGPZSu5hxQ9umh7uVpVAVL+2B2WN+BS2klZB45InhAGrFpy4+nkTyMqmiVwzZmOAPQH
FzRHktMvZrJJOWVO7Q7XBTn/yxGFtRu4ZvzrkG8LrE5mYnSUd3ZFHqNWdXC8I7AO1rtLbhKuHWq7
99e7v8nIsL8HbZUgs/ZF3tLn0GuMq6M/7Qlvv9OKPIhvkM9H8rKjmgEBKnjsRsQaYBlLFeoPUqbI
nc1Gehqjm9UOxeYEmiULqFH/srqsyL5E6B+AHQKpPbx8TZujueKo2bZLPrRYiahRaBAKj9omTe5B
GAeG5guXbYTJ10LunIVpMSV7vXkon/gmsg51sZKqy2GtdviBEYys2fHCev2AmP4yT7HpPuANhwO9
sKVvnOLucBy++6hYteWNVU+TXZH9LSnAnpbWZdRBbYvIITkwKlZT6bAdEBbiKrIzgP1HdGD6jdcZ
K2RFqTREbJLm/t0fTHIKScQicxBXFfmwiYTp3h9B2gyVz+AyC2nN9nFnw3NjYk94B77iLWCZRIro
TKe9r1bZsgpbhpEqjl9LzyFJQUG1PhbxU/VpFU7loV2Q3OtnSYxaHzNi5+kNl1qRxlDFOQtScXRg
XpFaE+BCQ6mNwrRhulkG6oeqGQArLw+ePKz2n3u047VRiz5SQOS7FnREPIhRSsp+IqgoJt9i1Tdb
61uDT35HYlQl0tWBmyw7z+plPVJvb4vTPSPk5k/cyNN/Y96kPpROaQ2VozHvUOOAWn2F2nYm0xXU
5X2YgaZ+VetOvIhOYH9owBMvTUWhmGSFbKXEASNzKfZGr2Fe667rVRi2HyJtZ8mfAtC2kjEJiCvS
f8ytCIzz3yt/fOgjw1/iCCffgkPIyT0osAMisCSLrntoDweyk/L2rwlkISjvocT5f/t6t1NlD/c3
bQ0hPw60iGy4tMQWGkrSw0K6+2B07Ga3gGBskeOtXSgC5q1aT89kgfsXt4/Da6AFWjgsRVgnwNXo
JPAQEHH9vm5Lar/V2fsr0zgKgB93/60Ok7OoUoaBls05N981qyYBPxD01s8MMOxKEFrnli3c4jkL
bMhQXMoBVQUJNIwrSGn+FZQvhkeP4NZsVJwUJwVLkdlDiIx2VN8xiTGjMcrOZAalYUH4XU9N1TSK
MFlwKqDvYAodEB2319Dn4NtCyXV1Zhgkv13GrNEkPv4fCeelfw5hm571q2jmh8wqCEhib+MYQMR4
amzQAk29gQqt6k4fxW5X9QvBiAZimqWlTqQpoGlbA3WqYf0N59nvBiw3l9UI7dNLGmxR/h1g+bQN
oEgga2jExPsXYDYoHbfAUAmP2MlWFlmc5aGJ4EIy/HZ81uHv0q9OE78ZPx5Afab60eFjs9SJSvWp
/NudQd0VPD5S9Py1gcTCX7OxEBIkO8gG5AsZBL4u82qrit1Magbh7pW1HKIA/T6MCeCb1xNp3M0J
DH3LsrbecjBknFc+PrdFUslV1c/l3JIFSCvURJBeTRgARts4vMSlvEQa59uyb/0eycyD0cqjkFbq
6O8QGlFobyCpIjwTIbI/stNOD+9mibsxyCWYB1DjIvtISzFTH49ezRphA7N/Uzupj50FgMe1b2mi
Syiw23nBuf/cBu1wRrovulnuIbKCJ+6sAZmwpPKvNBpgGAeBJgofW3uWPxYO5jQ8wZHSPGzFrlyJ
Fg1admvjMqZtLH81ihDKONqpmzAHmgFyagGJeCJ7eHLTRitFLCcg9c+d+/MownsrXhUEX/Nf0RsP
gzN43Aa1RalmnuyyQ4EQ33gmrgyjwthMHJTXck16xKP1NLtg/hJt+Dpcn7VmRohmxCxUVtHURRSW
NTz5IFrQ+SbwRKyub9sLD5cQsfot4pVpEeg/fmKuRc6vTl4fvr+JZrt3Lf7Tx9gwIwZfNnzAAor6
+A8NtMbuiVrpx666YbRpb9mD4PD+D6aAmmqtVkNlChZZhbtRovN1n7H2Es8eWUAlcZQ6PteFKEMB
FJ0eov+vS4X6R8Ti0ZHXn0pxnwPhcfj/NHF13N1+GiPi7uAKHaQzd90hN2gA204onnNtT1s24XSv
7+uVknyf2cdT83ajy4NffmKISOcXS+h5sjwjIWhiy0CmsdavC6pRGqwNuQsz3Ps3M4/K7LFQbku9
iSaBE4AegoP66UqAQYYfaWZEeC7VfgMd4Co3rf/8s6RdVp8GGXoJGif++q8Pz4uxTqshbfPKQzKZ
RM3jddNSLRq27yeWJFgBa/OpdghSP81zEsvHZ1HJR6iWUfgKoLfIUNv1qwPpVpy4ICcuObfcl59y
njsjdPnzAkkXYUQAr+G1t7guUcEkhZAZ4Wd/HR8EOC7Y5tRJ0iCREVf728hNcQXC1Hl3yu8dlSNs
TOPBsgmDMlcBWME3w/RBqQnNEHr9VrMd+W8cr90A8uspg3KvntG4DKVPYtim9LUPWlca7q6BVrI8
bVCXsl9k3fLK9USScCJQma+ugvmW7Ez8/m77GlYIVPZxr6wbyttZWaKDGaJrL3NawMeZzF88DZwU
iDK9TBrRBUP1RSTV4rZf1VJXGArnZFktEPdnEhyo+iPRGv0iKYKob9jPoLc7pOclV71IruA3SKhH
YXeMnfol4lDDmPst71AMX9X4IxJeoGSc2I73eFodPSExfN1P6KoVFMgLOCvbtAQJWRpEDmvHInpv
BW1Xt/gIOylCV2GinwppmB1VvAZxNemU1Fa0ctoL4dhbDT5AECLUMYRpgobogWgONPVpu+M3BQ4A
dIcSl4OF3Q/mO3TDO6FCyWfXkQr0tveyQwYXnM5grE8Rb9hoEragKbFiVpsfSZoJdrddv/7bagyO
yHZwVYNwDeE54RkU7OemnP/fMlOTrv8LwGRSc3arCFn6jxGvUkwp4HE/UeK1rVwfMx25Ew+LQ9fD
fZldz0HZ0mTWj0dgohw9D9HWDrs1AZC7L/OZ0U3Y+QFt5VlsA/fYN1+9U5Tr7Q0hCYd3DRhjtHoj
S2lqGyu0OByp8xv9YiANkRWTwwtKE920kNYbwEnydzP8rWOvdbElcQcKi+0h++jGKpbQ3qbvPVpk
BslQTr0gZxWsAFW3yXzrTKzOI2lk8UzvLDX5m3KalTSIej2cgo/oqtsr+/P1rtEFHP3VGx3dwWSb
H6ymTrWNKmlg49JxIdMILJ766i8aLloYi/HqEqMnICNrR27Q8cWMtVP9ZW25BI/Mb/HHpTXKjrur
fyVviKlaRy3ORrqeiwEazU/sbpgTmhn9+Od0TH+Cu5nOBxnoNOKVXXHW1SsgruuEp6+ZUjSO/Fw3
dLmPuUBBgWPEDf5vZwB2TKmg1zv/G2qYOTrSWa1krT9T6qdyYtXmGkU9yGGa++45kgRV8YXvv+A/
MnnnncjpIQ4fUIzQhNuxgnqn0gksZbMBM0ZQn0YMR6xsvPFOj2aeEW7GRmsRH5mkUqH5d3eRJdxq
RaooGdms6XN8azmR3mvc/Ryl47dPbkdHlZlKPauPtYbdAA2Ql3LR0xAAbIwVndB5DnwnVyFIn6YV
/hjRUuEfOrOoq1KGlrqij1uo7k5GUAZVlYTCAuh2RKRUN07qJSoJtcF8eA8553kXnLeBkgH+Sgfp
W2NlFGsL9+uCutmmk+Ob5hidN9UnyMLRGe4vwig+zKxW5+2IDczfaQD7QkjB/WH1tQ6S8bqoM1TZ
TiT18Hp2Xn76cuBM8WfvertDdTJwrI5rHcs09laQCa+WMG5NMJNJCTAxXaynojDB2IkQiNi1jbx3
9NFiR+QSZztY75bC0W5OvFnPoYYcUoOwIuDusrr621gn5GseTQkwIGa/MlpNgH3xUsGPeL5pdB9l
WDM5gy8Tuv7iMgWIel743HY1/siHZcCLhXSeivWDL6lN9vmQVyDpHpcWdxpTMFPZHqQM7Fc1orrQ
bIusfxDReNTVeoBi1RinWCsL7Jd2tFV2hYbVkhylpvhqNFn97pfaP+ypQ40QbOHw4v8iiRpGkDtp
SE06u1ZAeo3Iljiew3dIIAEaqsJVtaMMX4zIUljLIr0eobVv/vs/MTv3VQF57LO53lX9R0VEsAY/
VqV3KeaIDrGDKV/TX4aaQC0YM20LU+Jr5M5yZV+UqepD4YRq0BMDIcqjKs7N9IKrvx69t2svk7BP
pww8kvTuxfCTFyBVwriK5APgMGQW7OL/SCzXtvM55iQwPFY3WAciHfqJCQ3HOvOKUyMnqqr7MiLn
1+1EoYgIr9uAYGI7lnhyMG5/lebFf5oyqx/vbDj7Ayk1TT/3nT81aTyplf1zp4FtA6R6FnXt9Uz4
Vd42O/YVh3rVjeCxLEEiTxpCW0RckHBeMGBuP24bDs4TJJ2woNXeCsBA2gdmdAFbjZui6uWPw6/c
xQoZWd7vNpq0/PUI7U3/ReAAoqbkueY2GvdWEuU1kL1knLE69rwFacvOZ167hcW6c8znuEFuwKOs
S2jSibGZbOd3RYJRQoR5Jl28t03MNgO/zo0jZOwr0V+T4B7HkNy91eUbQS3lZv3ognJfMCESyNLU
SU1SpGSthRDVW0W6mTQqRgetGOwnG2xOUiUoRHFXl0FjZyU6iHFKkjaAeYsgTLBQhZM2DuPMboNP
DgA5g38Ig3Bvm4684Wn/6oInyfa8ZvF+Ut+1H/ot1iEDmq5icG/O+mOhezfW/JXydGfh93e+lez4
oSlc9x2BFkInQXDSl3NUt2KxVoGcZ41M4Mw/NWZjjrjan8+MT8bCxlmUftGrZOPunTkuQxzXSnnO
nJ6Ye/d4i2Pw82L/g0UQjdHAbZylmfVev0wLhmdy9igUhjhhcRQZo5KHASrgWaWo6p9cXdR2B2+l
+Ur2wNcNOg1qM6kuF7jNdF8o9EwdUxcN4qkkzF0161o9mmnIeE5ug4GaBJ2YfUaRhWURDwMlPoHi
REQQIA9r2LQxIlibuMaYzzAKd7r+YfNc5zKtejnh52hBeo+qPs/z2JtljAS/7/OmvRPj5x317S2k
dUsnjlqal+msiIZgc4YjRboUKUzxbq8A25ok8d07vPNtPbxH4o83eEeTWN4K/VSAvAno67idYr6z
CJdI4+u6uFBsJ9ULNgKeowDiaHJKri5XfhEbvcSeCzxzA/dIAjgCe1LAx4k7uN/MPkvT8Q3sLlgS
EMQkFAUSekt3FBLexeeuxUr6mBPcxMrOWGkBw04SeljbFovEcrFlqwS7N8TnP2fi2WtdtMxHusD8
Wc4fyRuNN0Mi6kvNi5VGTycoTeyvzO72O0YKgCXVZgEyffefKL8hMj/tx1DLovGrQ04l4zZf+la4
P6EgC2KsbzKRPZwpHuXfJGEXPhbMIQRTONHY/bb+M+DPBE9EcZxAS2d4K1TxEMPuUV/1v9Lao2JK
eNQP1r+LehhYPnsVMuo9TtNBBJ2ns0AE/jCcoKARdpUYKbtbMmn1f3ZFiIzmu+OlG/FDszPcw96y
KCRM5iDvlF1RZJLuogTE/n/SZwXeboVx2Iyej/0giUEzPpVnnm6sO5Ng51ygt7O4sBas8x0T1EfW
v8rpvAeTM9Js80dIbfJ8Yap8r6XvLK8zlYUfFX01EvrIxUqZctUwGGnwmMnAPHcIYtX2i31+6Oas
d0tCKsrjH47JXisgSW3qz3RxQtDRqseQsAOb+njBchhfpHT+gm4y2RXWNtMjG3SrNC2Et7/7pnsM
Swm5kT/OYDM0b9z04AQisQ90eUykmoaHWktn/1d7nyWDFpkX5yu11KcgIpWlW0AHEsz5bFo3MO0E
SqG5198+sg0SDEQki+eIKfg96R6GyzPq0TAiV2Opicb4GSqHoXMjcjNis+YB+yy3XM29BvtIs10a
Oo6gc+ShPJ2qz7bZwFSzaZfpr8vzvxoJjI2woNeQ3z3wHjmBq7Do/KFmEfZxRIbdq0fQ3b1f4jYQ
3A+cCc995rm4HiUp+3pIHVPtZSk8aR+cVDdGx8Qm9VJUzG3g/H0fuDqNI9jk8MQvrDBKc/lSSzGE
Ny+jEXFqpYNnkb1ik1G8CFNm/FkumcrDljsRBaIdWla6HP7sAItWj0sMVVR2J/i3u53feJkkxVFa
4yhvmLIFN229wR7XQ8SqgRHOSeEj7bctBvc3m6AF+SROgKv3CeVYrHMJJEivXr65dCUIds7O/GaQ
gQNbSZhHjRurZT7fSLJn4wiKXPzKwG8ke9vdHaZ8REiB2aAHHcSOOlTqvSooBNgAm9756Q0nUcv7
w/gwLdbPVcZrN9yCImYnU1PBBKaYDRzmg5sR30Rg9yvIHI9XAsA5Qi8w0sVoBN5AcBuGerqVYoxF
e+b8qRW7f9oJZLjnsQjy9gyksxosP4i9tcARu49LHLEWFUJb2QqCaMegBEICouSWazsxG7GGQFCn
Ncbs+aRrBzMV2WHmPZnzqAaNH8m56n+BBkd3vxqTW9vksTuFrs3MSi76JVhrLZyeglaDkMThbnJK
WLWseHeXPho5cKMLxOMJrMrJF7Td9eLMGdqPaL5tudYbAHmtigGU63N812cVjlLO42YQ4a+ICfj/
IC+d/8bAtbRhMPR2T1oO30U8HZou7CT/i/wG40BQSLGvWESOA3CFTlvlWVXk9OL30gmJCAp10vKL
rbL4tcG/DDzfjOQnDh4kHLwCmW60GoJu5fWeJh0EDOZhobgIzwqOzexP8UWe7tGyXdHJqyrb1G6i
mPgxItNw+b85YWNLHfao0nluME9KXUDctKIvGqWYMhF03ngfzLbrQxa/Xys2GFITrjKLsZyPGzV5
quC24QSxAWYIu6VbUpTLkVfhc2HrdlEPEDO3Y7hkd4KuNaB4XTDVTFUASBaMyiQv4lt6P3/kJYaq
ImujgWHM04YhfuHGE2M/lrE2xYjNctqQ5GJ/0K42fgDwCl2VxEPx2Qu5aqzbvnJt31HAWJJ6Y7hA
172VCs6ZSaTu5imK3X4EI0cCV3JEqmP7mrpFAdlI/vBwefMmgcy0xOan3uOw3zYjSl6YVnRiEaCZ
+9ocm5X6HNkzKl1I4PVdY18g63ld7qTdgxOgGDFLNSb0DeRjKpQoHJovpLTn3GM+4VBEyvm2BlPJ
CBKVcfKViqkEgjjzUfugiggw+HeQ3VscPIGZxCal01cJaHtJagXtFz+/UeomBoQBhfDVz5a3IlfH
bao1+HUNanUwf2vxQ9zDewkcus4ZvkVK0iDppjVy7rbfkAJ11l1DrxdeWDCAUsSjc0+GBlJAPviu
g7tdvruSZ5GHz85P86I7Wwjuz9P7KFpxkoe66yxJJUbW0ODM6VH3ROfcPNpj5p7n+Rcztk1X2N/d
8KQAlUge1W7FCjDrqgz8CmrUVe2RMyaRFDZACzXF3mLH5r7a3SAXx8YMCIPy8JVljDD+hxnMcd2h
nzfi5RoB5mcSXArvVmeIlqLApPQgGcK1QE7DSJbJW6DEVsFSSXpRuoW+7xPTOb6fsj8/OFyAeIVB
4qil669g5FO/ktgGn/d1snZe7DVRIuBhJUpTamB58bFI0sG6zruaNbXyEgiq8KnYlC6YOC9oD5d8
v/2tMXOHiK8AW1ITdpuIUyvFAQTYCY5U/pObgyLkZnEV7t8ovGY4R/BRQeiuy2x9aIHC3NCScUTV
aYgNb5wY9Bfma9EKMTYNUObdS5izvZy83Q3sKR+v/XYcBb8tXBdP+7hLjBUKGchWrkRsBjQ8BOi3
Ro6R4KT6KYXrz3+uhgz4Wh2ich0TqQ5ZpD8OBfkps4YKfKoCyYQLo2Yc+YlLZdFtGm6nNYgaacLx
l2NxH+8VPP/9ces3S6QyIk7Eg9+ghjLER4r73VCsYnNcC7478eip5nOete51ZfcD9XJhIznmq72g
GPZxBpxmwGgrZoQhV+qOsphXbGicw1nBN50Vma7vUEq6mUkl07176IsSHeQot0CNV4t7yoqel2fV
CKxqNXRfHwcCmH+9N7Bm/X+uOVf35XudoeGqbLuWJmkNCp5sfLqIPjAU2A9TK4zHjW3W9BibSOAa
FNCzDQEsj0TPZ8znc3y7c4EG2kKpzqa+lXsK6wM6zkKP6il1X9Y+qXUpp/mvUIb39LvEMqfOedL7
FL8i9F+pHEcnRtUT8eI360HP1PaFBEflC/ngIGTyoMyYw7MVWPMRuWxijo/QujKvh9H44U8pUTp0
kj7wiLCkV+h9qmWIfisIQFWKl8n1vg92Td8WtQAMs7fjHjwKQUFYvYev2dht2v1NV+p+f+oHT0o/
UIFurtfh7sbXfP/39sdC61UdrSYmyqBWJnDwTdk/iAtC1y9hzWUSNL4Zl/My9Zncq5M9j7Ycovo/
bqQREZhfQTc+ewQOpEwo9pMLquwAZDFgGU32uFVAuKzd064Ww9MXj2zly3t41Vg9LR5LCbek6UPa
mIJJT9OziJAa/DgVsGv2FHTJ7rOR2fIQMgApvpzm1C+64V2e/43cXzcBSOuh+7UK2TFCarveIq3O
AK3e58n/vAWViU8VS+XAFvq0Yusl13sEgS3YJahUbK9Mb8jQ7q5kTbv1wXV+gMeIHVsYC36gMs8D
pe0CBFoW3pSiTiGgf+QJJmlBS2PrrYJxJ1QyLyvUPemYkdhzS+/YJbopBOAT+GgZ3DN3rA8/FkCu
fe8iCsF68sTLZf+W/TKpJUirTOohZLV59xNaL8TfxXZi204c8KM1fcb2kdqyOCLBJpa7nYVgVUiq
LKAiYnrCVHQDq+T/UeecUepkE2BaL2AgX8fNNhrCzL9M5HrrqqQNNeV2dbZLwUi1UUUkha6PisQ9
wqqAjvtB8H/wEjdO7RX2jYDA3tQ5Bdc4Y7o2R76wLfzWdgvl/L0X5T9sPkZ6xhngLVdYjya0rZKG
IJI6I5vJJNEJ3KWjt1q3ISaSiwbzNQfsAyHudjcWK2hEYmwblFpYGssYYg5pMPX/bN0/LZsCsXjX
xT5vGwcvtah64RfxqK6DH1o+yR51gTUuAag+e1zwjWzR0MWwsL+MXRas4nUGgrJnUXeJMneWSQag
JnkXSsQroef2OnmpXPMfeEQrOIj2mVS1/hfrQWGi/0ScybUEkiVKlq797TzusEACN3yGYkcZVMuu
Q2plFpgnWJCcTTFzl/QXM7kMExn58hfKU6fCsR0vj+TvJra5q711xFZByqHgAz9WVXv/PDtVPHUi
01/nyK1ymdn2/UbZxscq1XGeMtC3G1Vmnr/OEbTXCIeqvmyApb8oDYUV22M2YlFrNNeUgRjduPMp
3Mg4xRQfyxSDbnS8U4YkGOe0fHX1K4LgYCTTQ8rAK3sS96HkefjR9I5RZqZEZAgzp4kIx+pT7oWs
/cgeq+odwjt8tLzPMdpEucQcvqamDAyz5DYgxZ9wIK0nnYgKqOtd0eWe81N2JxYyyYS+fCa69t4i
d5BB8sgfY+6wyQJsNDVo7MDBDO9kFfaxOTzCmyLOE6eZAj3V/qJXwnxGasSDXIoot0nqWYS0M6Ly
HSXhBEe6+io+lfvjknEEa3ar0+MPImrzIwi51U94a3UwkyNTHgMItH2bJtWnXLnqy1kIPhVCdVTn
k5ZZaAp6/228zw+eZWgz/7d1Hwc4BMA45uYdmf+t88RAFQSrgLbO1cVtyAxEhHmN8kFm1WSmUgtq
MWx09Cs+uG88hamqDZjAmWGH5jvHnahpwv1KaYsa+fdDV22JBVsmceF35ijcyxLYaePLGOGBJLVE
ZI66OlsFvU9xlGLdhKExYAYyps3GGpjkhzcn5fHI0ph9SzgVddfl7nTiDdRPb0LcR2i6v5k3L4MR
A55TJ/fliQzrU5EXGzR9h1sUujGuSJlhnVXtwfB9Gt3BwUG0h6ZWtzcZGijzfL7j6vcMpLLOTLPU
kgGa45qp9ILp37Eyq+yFgTVT7QJ1RQWavCrCIys56xPYEv9Vr15LOKbfe8M2jRTPJS5COWrkHHs9
5WSJnsc7u27DJmXFrYXze3gU7H9qdRl+XGcELEKmLjTXOBHBEDdNrFVKB0YALIg9UcqxRDSajX82
bIQCpC356/CfUCPv1aY0yvWauc6jx0+eCF8nB2qC9dc6P/1ffPsuV/bGOdjHrEFYrtOQYl2y5jBT
aevCDbE+FILqIKiju+oQwIc+KHydjqauC+acEX2xxjTg5/m4yvng9GTwIuRA4rZ4aL75Vr7nmRjI
umFNP+KN+X0R6LLKjQUpgsEeglH4CI1VcayFNot6wgn/imEJ8rSi0ntp0Lmg13pK4mtixIdosYSX
9M//4bNNdnw9gEg3qGmGIyFJVcnX4OUmdE+CiQ3U56YONPmKAnJC5Qu+39BXndTAB4YamTeOdWxJ
F+OPG7/7H2pGK8cDuQh3LLIxg0sAX7EuR6JgXa5Jl8mkK976X5ETbdtUj9FjyXcTEAXZkzmdWn6Z
4Pd+Dfcp5a0NxOpC7/2IIbeqHAwWSgk4+8vOA6+DtjFwInMfwsRCKI0oHiK1wGgdsvgHNUmRxPW6
ekGM+J5JrumBAhRdoj2WKdo2k1+PnFBynvvrcN8omix2J4iOBcyX93iSRQjQs05JEclks9VhqbWQ
SM1dDqTUvmAeGRwQ+yaLcUl8skR4qrqAZld8oi0sV632xYz5m9LzkLgLs3IFI5FYoolVQTzSF0WS
3mlcqKXAlPch4/EB5enxRmu0wdZZXI2NxBkOSk2SHRhZlx87Is9IiNCE2zOqVNrXfed7e8zHObtq
ag+MSv4bvmncV1hYDToWFi6/w3PQIwTmLowAMyzqr3Nx1eLWGoPdwxCR0ovLuhg3Mnmaw+Zntn2A
L1rkE5TqOK0hAPxX++HEwXjPJE4BkJt8hAEFM/yMedmMkFFdHEP0tsnY5LXHB8mCsCArfFZu1b4K
DGmyiZtpFS6DtmwvGAHIXvGCcD5078ssU5hFnliDSmlbHDu4/xfQjg+duSkX8+4G7RKtKapqd0pl
ZPrvR8l0KCkFAMnGGR0+Cm/7M2XHIjbauYuk2pNFvQAIKpKuj2JJW8z9CH/YiIvyoG3ZAwk+Gaw8
9omfpWlR2p3YeGj8Nb9ciPZ663g0I6sV97A1j5JRUMp9YoxU5lRFPX5Xo3HTpoKTISSPjQDJZNA2
X8cr0pVyPK4kqRivDEtLsI6AHrCy5w8Yhtcq00hukcX9hmlp498C29+sgYKsxiJktjpPT8v2b0M+
Eb/GrcqRNFdnz9X4Cf8RpiqFs0VaKRUCgGplFdDuguNlrfzAGkLRetFsslcZw/hp9xnXWJENhRHM
W9AdcWmT0K3lhBLHhnCEmAUh2k3GKMVn/cRR5uX5m4W7mXX4ifW6Nrge71lRuUs3D7yJYnuyjKm5
1/iXm3lOo7F2HpMJAU8ydcYrmeCJcJHu+dqg2Y6t9jARPtu7WqUXsUB0gB63gEgzX2oe/8SyUWEy
T7+1vtlzIQq+hhwZpYKIN33MK9a+KnDfjzsuSFajyiZLGtYHn1tFIIwd0fvJE5cPGU+kWgmPudRk
uTOIIH9hy9tOvqUqJw7QSS/Ms8xxqHHkOecy5bLkRA38astpy87YXam0BVlcbpwJBMcZVUnRNDsx
OL2HAIIAE2Rd6r2kRhacX07DnDTaRF9iHhuvHg5Ulj/Rn/15ElORmuSj3FUaw3XCNStd1zRz/m8m
gO7bHtmqjLrWU5FqQyUzke5BXxO697uShuq7DSCt2Ff+NT21c07d4/an/7h/m3e0sAfM7pEEk814
xLzz+SD1lkuaPJzOTXTd8Ee25SfFUBn5be6VJdOyWU2PMH4r/KFx31zxG+q3y2xggNDlyvxzXlDW
gqiPWx9rMgUpHfA7j/aFkosm6O99ZHoUkI7R1h2u97uZi0NViFDREtRC6hH5uLgs/zwNC+kwm4ef
5wHuFAaka2+bcRcbCcq8T/ZkH8BEc9anAdJvKtb6EOfvCz/p6/2vh01ogHa7DmcU2HowcTtjXFoS
jPhNrm5Q14vDV0hvWEBH88en+uaJrNC2fnYuQthbsDiUlXgN8xWjvBDw2HQKdRLilmCVSiOR4Ply
j0c7o46CAY1gOzIeZ/ewebX/KCNGcs58vRotxhbBaA3jE53fk2DUWHUtwSltgp7R7SfKP9/xMbG0
yDK4fVlXUt7gblroo1bVzyCTAmhQeS7hyb1axTbaW1VfYteJFHQOMCHpxdPjsZuGcsGhQsbJenff
kZrJvqwNEK7iQvUbeKuwWfSaFOSq1lldSj6yGIaHe6VGxkT3IA2u9NqzgYAnuFkzk/P2rl5x20WN
HlHDXHdNg/tFYVlmSwkoFqyGVw53q4oj3XfvcYWJnKMW5rZqSzm0SbywyDVs85r4o3BVlj2w3iLP
GQ8GNZlY0Pp/Rw2zS8cAn90DHOB4bA7xDKWWirSrCGjvqcVWXQlUvfBsGLwecC8q+9GfIgrC6qd4
JVNHalMbl+5mBOubq3K97Fd1skks7JUPw78VTNgWLqGegrZh6wXJrNvzhC7cYK2D1VotEY9vHvSy
+4/uEc8i8Vg1p+vQeEe5I5394fgVLI5CqUv0/3p94gboEwCB3qArKrT4R9iI+L7FbEqwuAU7Rv8w
CA/bOpf+tfNSmE/k3O7os3Sy0O3KuzBmqendI5Ut6wGxOCoENlmsu+etP0E68NFM1VZKrQvrTOWR
aK2VLickzqon0RdlJ4fRWpEslPu3YhZZW9IcGzsttUcpNp3cpLpVvG4Ps8Cw68Kpk1WJxIrcRPy4
vuz8Otr3mTWPagzVwleykn8Ims05zTpPWHGF/n13QhKZf3Xd2H0oe3eFWK+EdL7yJkVV3GZ15Shh
3o3U8shcBadbFlWKCtQZ0E+DHKdfxhQvItdfyEGImJZd6ub6LXsx7l8uCnePxxI+r/sDYjoLNnkg
H2KvYc9oYxHs+3DjIqKEiOgp6m36bPe7daYFiv91efntTLneLvk3SshfDNvW5HCjwgaLUJq3C5e5
TQRyXKd/BzfgSuyszEG3LII3TX0CHnWwnJhw9GCU9jOC4lvJAsIvIHxEjABsfY50ljC0Sxf+KGLL
Qcz9AmNT6tHgAuFbBDHj4uI7YhKc8FmpCaYEOuWUlZWHVwYJkhPcTqgX7+8r+65dlP0K8nRLeAur
0KUGCfnB2LStNi2/PGDQm0ZGNQqly5MRanYmNcx/bMozBbJHHZhdZOiMDrrZfbRPF1aMvIvwAqFJ
aCFnIC6yAPogkS6SvjI2egz0grRmd9UkDLiHD1fLBvm75x4FH86+7YufEVbt72Ud3vWrWF4y/ZR+
UC2OH0cqacHQFeZ1FY008CKUsvHI0NwbNM2wm+XAXA1+TTbrxG6CR5vLBQtd6CLX4etVHk4lOz5x
zkKTZbeetWx0tiBzgzi144mhYAbQHAcR/p6ouf6kNxuAhPQNH3lREFwBmUR17PQgHCZPNZJEBJy1
sWb2/UKmgdlTOYsBG69ugzYqhAJZz92DakZzFVGj5PZQMVJheEuNQuB+E8P+0e2ek2vvyeRrEhoO
GMUtw0AdyCYNRoNHPho4dMo4kM555p5uoarBwD72QyMl7cclWxQaDV3vsx3kXlmEUiiVZWALiHij
hM9j5T/HRokCvrQuW4b4+vZ8ZrE7P/c7Y0tIQ4CrjoaGAP7CQQTc8gbmEpwFhQaYFn7XDcsNtYr+
8Oac4OWVtzOhcFmL2ESJaiV1ezJzPZwNN0Kvro07KyFnJ+hZbTlSNSLG6/sz2FDeDae52dDw1c2Z
seyur33GE3RHtz5DuKQCWrNO71FXpCvv9Rb3YjbpJ/TjHb1DYxQC5Bk/X2wPQv4iZ58P8dvzQCc3
yGJJc6NZZpZ/o108WwnkG6LZATZOWz0hIuK7Ek0og/ZllvSrFibilWyObAZr4lFXG8RFuGW8wt6r
UD0+TuHmtJlWwlE6a52wWlbecv4cJyds0otTIE3cbrTscMYQMyD3A3k/wtJy9i0BN2Q/eH/DS55Z
RWSl/I5rD5FEttkhOupIdNMeD7OhKCdpfJ3/kffBHifmOAUOZBhqj/lz0M6uh0jxBHnnyjQYefa9
44EZ4N4htivklBgeFoBxpyDf2EYD4lJqP793+2KYRIC2iIpHh4l8t8aNn6FpeJQgr5mEwAaThvlr
mNnzyoiXBf23LjFLD+Z65y0TQMXdEfmlOUrl6IINxLpFq7kpiQsdc8k195HGI4ZZUaxKu8g7sL3R
3lzwNtVXtoq+KmdaFL2vIk/TKk4MgDMFDGwt5NldYF8k1ve2/DyVDy88shnM9yiUUt2r6zqgDX52
uY3GsDwvErr2HPE5I3XDkNxYIqM5SXvIqlhftmIy9x5QJmAv63386fG3Ql/5rsKnIRqycuGhhM7w
f3s0NuEEKTv4aLiVjC9e/IerIB5bqGzrGgqdUeGhW7doRxk22t3FXxnPjNQPbpRxjC2guoXGC7u7
ujVtRy23T+WuGO8rwq1Y0/Sj9i0RIqSiCJUIY6TAVlsU/i7lw06fzo6MrLsjK+bwsHRN1a51vSG6
tuDf/6mMpiGyrUu7FkAaQ6MCuTzX9PZ3wvV4kF6vSveAzvPFsYk4PudHiTwwlikYVCAn3noZQkUm
y0h0qkCCRU2MRp1BWTiAoS4fN6omZN9smKQsxer4vkih8+V2/mRSr9zSL6fyNmSEAC25D5Pe23Wk
JfSuSpmdbCutOS0osrN4/g10tquKlbhNeDWPhC3yz64+1zedOpk6YYzM6XtP01oceeBpjDHg21n+
Fohl2BldhnjMXKDogOpGvbp0+9QAw4u2N6tuny92zjW1HFgQuwa91e82OpOKOhv1Yq1/TyNxO/9k
cGzw2ex/0hzVIMLjmP5Na61Yh374LmsVGKesWx4XoRX446e/HEcuFKnKCUgGvzsRBLW/bshkfEvG
1ibwOMudMrfxdwn9NODo9tk/L6ptD8UXHZulplRJWDn8tESvQgh0gpeRm1loaoTLCnC81BXdEBh1
9xUBPe+Wam2r4IIiumPnnCseSeROg59yTFv/Etn8hjyghO43ivS0g7lxKE2JAOaT57GMHZ7DMoik
wGgr83FDbtsjrtjvN7/U07cr+HWYxdUVE4QGbKlsFaXZ7ZIiTr+RhEGOirmcGu00K9uJhO2aV3uB
ApY4X6sd+B1xYpOS5n/GaKCRvqyOG+0eSznwimBdKvOTLqVIKIWiqVR3oPVJ6hWfciWW2Lg8c2dJ
/iSBJlR1hRNj6Q7dBSFlBEcJVU7ToJCdxVo3qGkev7VePWH9PkNUpyJMbJwH1at9G6xxbki7xX0B
s2fiQ28LECMgvEnKV+GQyHRIUuHvDZ18tjef4lc5tcDHXQ//5dd5+6jswg06YpEzZ26mjYrNF9x8
n6rpUeBBrPSGpRrlwzlTjR8ljtOgQeGDihn/M+P+YKfTyDrqoHMuxsnCmksiwbWCDN8w88YVXfg/
GqWW3Zum3F6gB9OEoKgxy1jz9s0+O9zVBhIzNl0gqVMxtwu2GWjJ0JZJqWVEKdHr4knYnMPNDXkA
usscycxwBdysDuserHujYtq4o4baLBOjxGUjsfZA1JVglaojVMwAeiws4xyqxGI7mrYFuM1oD1nc
S9mymL2fUvCqMVksJuzwFOrZY7YF6sIfyz8icdbCQs5kh4r16dD2H9YFGN573YAH1C9Sjlysekzj
dmxiYX9NP3Mve84Q/8xPmNzmc/8e2wOfuhKPulbSTesPbYXiglr7GugLrpUid595Q7cFdzP7DxJ7
+zrpHvxKqv/L4QUITRFkFXcPhEK2mErG43x7Atusxw5kNehhlfxnY7j8kb4WXi2j4rSeGJZ5dbwC
lL5Cnb2ZDTqPbqcMnMZ89gvzazZLqTGfnrPx5KXr2E0N4dDX7MpzDhfDvFbJOf10XNCoQFPt6zDh
Bt7htq3CB1Gn86iHMJ6BFf7ObTkBRCqQaFRBMIEraNy9fWa8NMCJZIGx4QTsk48eg4t4KfLpAnz1
w6v6On8Xtaa6cfDtANKFzqur6ZF2z5rR8mWLVj4iIRwWDgUptTFfpBNNztHic2S3OFyJcugdx7sZ
NfEIr71Fb36fqvau4EIl0rfuvgeQo2HvqhaYspZkcmRgCfYwpz8Y2/ek+TYXy+her+aC/ETNEU9B
au+LfyA1eLBYNaye/af+w+E/lBxDBHgp15rFT2n9kGkyZWGNUGBqCclhXanUWwz551+7qhYweyhm
WyU/HRbtWuWrjVANFAD/ajLqEBzc7Z+QVrKDMynMCTQo2cPXWKiD0bodcx8L5WgHXNJsXSrciW4C
eDE0GZ7yPY7W0iK2J0wFLCtMI3S6lt4ibIqE6LkNGT8JCtNRU5wts77Lw5IeqOkt4No2GD+LsfeK
h7/2s7wa/Gf/+IFQCum797dJ6e8VxPguYdMoRysyZSD4nUDtOi2j1Cgp3ksP0PUtcr6II6fUTzIY
DOJ7k/NWeUVFqIEZ7ODoxLC1Kw1Ntn5Q0CbTefgbmr2sGYL8oWc1roa3GCElsGVq8ty1wZFFNx1W
iLJ5sLBss39XJRSZgnyE9hvxWI5149L6Ec0/ovHJF3pRdKKJzG7D3HwEdbX0jxVXtZppbgNmzHBU
K0uAAUXdWVYxbT9jXpntVhZyfTIrZgciRXRy8stSfD8hK+GI7OLHHiyDBnLGQMCLebWLPtCI8Vo3
DngXa6TTjtllY0AvtBt7j60shhF+w6HnDwQR06QXbRlLsBIuP4AASUFzpQ717HT5SjWsCo5iudu3
+hl1rJG7fnWOIDiFaUrQTnFLc915pMh4bm/fgryiSD389ZQSNJF49CuvFo28EnFI7a4+PAfX4djB
U56hpIvGCCuvejwdMRfNrcZfHOlBr4zQ2BDREFcsmp+aWuzz5vqYmA/77i7AHwHG1ZP4FY5MQ6Gg
V0pC8MSv2JRM/sK5qSYwyOV+wY2rhxvWf3aQmATnMFqe6ySXeGm0G19jccSi0EajY4VWFfSqSau1
i148rYpIALYVbBWVfiv/igCNkma3tFR+lfXiK68q6UtbgKCVHdWxn367y9w7RYF0r5hsQgRY7CaE
Ok4jXknLmqE/bvzN8Bl803LWIELrpLfJUW6p8fyJNRHGKJ/+t0JDX0qtKTzbwZM078TohmJbkqNt
5tC/Tw0+YJpMaR+nVxzAPY43bAS1rj2xcQvgXXmlibnr671ecnmkWRxNE4pDYSrBHXMNf2WfnKUu
cowEfpHtSupPvgN9m1pnuxT9uXjyd63kyR+Wb3aEfO9EO7PHVu0iPc8F2HvBYji6lheSvKVLp+tk
GA6Xx0eDujkhvY0h7ehSa8+z+IxhDyUDoiXTCqs2pua4dhb6zcDZ5vrClukCb+p/ySAXHgt/LSFO
hA7tGTi7YwWjOcHhrDGB3+wIHV2f1+1VfN3BdVUVRo+xxcJTpM3O/4gY6AdxPJEDrjZx6TwEb2C/
99qua4S7KmI6fYP/dDg2YfVy1bbSXiwvnnXVji2BnqnsopWFdRi/UjOfLBdBTAaPsSwX1qpxd1mz
1mQJgDfbQgHfpxPpmBtLZOrVxeMpBOlo98S8lPWf8suMmDb//uhuh39WA1snWgovhN5hgv+LPPKR
xwZD9Zjo2sDeybDyT1UUto6Y3KFGz4gQpqKED9SSBVxVyiCLiqi/9XOhvvwyxu69bN73nvW54QTB
zY2UeuQcE7kxFY0Ayxu7nGP7VBH68bs4C8sS4EVtzPgsmDyY/m5oO6mEFrkHIgSxwdh5pXRz0bfD
JEiMnNqjlPwvfd85a4LLAnAZk/u/HP3JHFg6zaRau24QjtUIJdmtSVJB3zvpPpDvbpflLDSW2d6p
M4gjUwSM2ZHunZOxyVxA+Zvd3NUqqul9FqpoXYQneQuUzlnoXqTLz0xPBU9GIO8kgMj/q31b4fAY
eFU4j7Q89CaAIRbpxnGADFwIKIdEzKIyhvGV3Sko5ozC4X8uksEaOFruxYdzbgoitzeBjJyXcmlD
AEF/AUp0isDzA06au6pVH4hrSVWjByOT0oz1HIj0pPKUyJ7XoM3M/Td2z3rZN7ahcdpp6+7EDWiq
MdapsuIMaUf214xl+un4FaYypFS77fOS8cHnxl0tdMN8+k7NjV5SSSt7ScCNdD634lhRJ+A6m7Ez
kJDGaGvnr/E7oTiLDrWivbspLJ12KROAzRCwowjxq4EdbClvd0WpikXb3YBX5e7fIn46atBgtYpE
3rZgoDQLLyb8rB3S4UfR5RT6H+zT0HBM2Bq9IhQk1I7K7EzhGdT8s5ivrBVb3DMMiiW6jbNv9gCS
7oZ+8Z4RuswywmHr77UEg+Jyi++rw9t3XrV9HC09CU2H8LZxtwRJW+dBvMlrEAIavdL7aS4eqD30
TXCVbOw8u4l+LBEyJIAbaCaVN0l1PThG7rbmRqTuL9uIEA0ColNbLhAbr907xnozwF0o9j9BDCVW
G6nmL1+iWRDB2JhRsk/0Oa7ysRNQ2qoBLsEhqLeJTn+FJgsOb9tvVM85+NnxjqmqjYZiKEHqYYRg
SysqtIKw0yTcyXn8leWmoUQYA+dmfNMOdRPJbN4BfA5Xjn9ObjK3JcRskjhACysYoxWVHVy5MYqB
Ez6/GbjccCx3GVsgrADwETy9yxGq0AxwO+dyyVfN2kvC1GQ0iKGJa929NuUSmPnRX//yT5IN+OGF
9hG0MdvAk2VgH3cgHHtthkUmSKbyuC0/Z0hzVDkVRXJW82/OhKdz1ZglYfUVyHWoLoXDwA/oyGG9
yDat+W4KWpFxIchzEsYiHndz9Jtj5T+yMkJ94ZbGeuJ/RSVHhAVIhwvZzSoxS/hp3zgmgxegcpah
jfpnEpgPehTI8lHwzUDoPQGddE5KIuT4dROseARrS/X4KK/kCXNTIe9co5tSnqfrIjU6TQnx5fm+
stloChaS98yT7Bx6CN/TxuO4YcNavpYJRDUgc8JrqWWZ93ZNrbhB04vKjWZWkWSD7GiaEbd73Tsh
NdyDeKioDMN1p8hz6IcuQN5h1boU+eiucejSEnco6J4NQDhQpXnDt7GR1vmMsODLw4+cAj/scXws
zUxzBhSxPNpj/n+CPTvJ/QXQCgLmsLvpPPOW/f1cEHm5rwFhSy1Dh3pTbp9a0mx02LouOakXAD/m
mSIFwDNmuif+E2twWScJcR35Slw63IsVdtWZYbLpNlF31fvWHDFV8O0Il601opr+49+HPdg/yjVB
+HivLbuEDg1fnHPGOEHrkx6z9watN2OscjUY1HcYIAt2uf77DVICeRxBqeydFnQLulh2p9U8riYD
Fj6TzOXAl3XDEm4Lvdlam9z+fMYSYKV3Q7d2Bv86qBo217r5uv8Dm36/zzGZ/hWJr7Zibo19maCG
qcfrZka+7aFxGH0UHFVj/3W7wPgIXmPeh48wsP9JKiY8B4de/cwJaPHhNTR/Vu4s5xbN2GMXfiBm
0ORujON6KNLLOvib5AEQ0zR9ZhzthaqPi3wHUacofn/cnHni9+SEFen3xsogTAXyvAZUnkE7mIPG
ryofwPwn6tLmHXYDvp0NtSHyufsPrZcmbQVhXorCvhFcZyhgjMo8Lwl/rrt43vl0h8B2NLOLvpJt
OAGB+7AGUhgh+nC2w++az3dZb7aBYQgoydBUR35l6a4UjdYQQzmYnOAunFyKOP9M/SdMlZ2zihrr
umnIHXx7fQZOOKsaKGzjsWugO8/P0VsWtzmsB0gVtS6JS67qOZy+aqTrwtRCdCybpFMDY8G7zL4r
75NAZQ312oW23nr+sazbjEpla24YRcmrFYOmyUkJwuTf/ZDqgh/AICp92D+aS9NK92ezqIiglP+A
rNZVXk8XBe3F2c83Ti5cQsDcx/ZC4+YB+tqoUHUx57fqbYXES/CsI8/7sZIRTpLbaWzMgjtPbEjj
zexazBiAgjFf16zSoOv6sk8sbgm60Rz9Hz/gz65vAgglLRMOP8BGBJaZ+Uh3vYprFR9TEI0S9rDA
L8gUkq7jBA3lO8VCwBK+mhVPN+PqqAmjNcm9uEFXfraU00R+G8Nv+kOwO/HEkdzhzAMyMFz28Vlm
O2g9EqI2lixzMtT/H+QTdl8QBF3UNYFqxtIXv3f80cwDxWfVZS5GKnGXGevfBRQgeNh3/opuOPu3
38SiUOz025Fu1X4YjPBO/Jdnpk91dGcEY7E5mEeNrNrGeg7XsekxGXYvwp4o9dpa+nn6+HnHRyOe
QUV/W5WiV0JrjUCIUbO0fRo1qwjzW90XDCjpGMUnvR2LehXhRwcyPDMDmqJfrEo+gnwou0KR91VV
dRMjZEOqk1l8fJMK0Y3OpTZ2ey9SFY4C6smVSUOdUG/N/YSSWZN7qQ/Uj+F8egturd3DI6d8W4Eo
yWnA3CFZDAWY2qtQrjXBKZyh/UJW2K8KCjgfLla0yX8AnigZYBWQvUCn/e/J3BYU+0uzyKANIgaj
75TWcdklTW1btV9vxud8kWOanqTInf0j1vUlrHPpx0eRc2v7LzYHW2faXpZ294dN3TZ2ecZMjMHG
Gzz+SGgbeaEmZJpUjVGMSYPB9tyBBBpD7OP32R71zVeUxgPZ7LwnnQGHzTJTufcu9FBxHeQvwkUf
5AvZKivWBpGA5gqlIGofxmPTBhaDlr/E9dULVLkCHq42X0dIUJUYS+R7kQVO3SQlrgrAc6Sc9wLP
Ycxp8OgWzxYASYKwHZc9OgNtf3JOUmCwBALzWpXThpqASgFJG/fiHff0SBz3SzkFiF6amhukz4yy
TgG3uGf39Br3SsG3Fo1rWiOz6+sNg4sbPn+KXi251eHIo4XTpr0mkGwHDlCtLzhgCM6NYcF25Iws
kPHO2R3ZpUO31SMqv0YoMz2f65FfIaZ+P7t/WZHxIHNUqtMPzuRl6VqxVVQWN/rumL9+jCzCMgHF
f9XIzYl1AmDQzq0GIqAOYSbPlKcq6VSBmr4h8SL7pDXt1JS5WoSzTSL43I8AoY22dPff4Z8AihmK
fLTx1J/DnXxeM+5XJjMVsSt5BrCk+V7pUolVrUx5vL/sWcAUmwv8qfRVRIokFK/i8CwixGBOeKUL
aVOGPbG3CtyIxQX/HiVoIOnTrtLRbo46NLIGmw657qwffxLNvoefJOgzf20N3uXG6KM7DxDbY93i
TIUZ6NR1tud/JRV8fV9mnQyapPiwYppXqmEmIQdQm7g6KE2ssseEacTrmZlamvNOVgZYQzaBCdp4
rW/dTnBaMjD35/f2MUHAnzJtRquSCVnBEz6TSQcHBLvYKR/uRTXIgsMWBtBBpUqp0H3w4GyjuHx1
9AGV034nZZNkdAe0iOomhDw2fU8zqsMI/e4RUO8TzZSntgr+ao5JjTr7WS28IxwOBD7P6+OFjZFe
jNDDH0qrDruAJl9/fLG8nhQpuTomUueTN10I2ID/9YvWx7+g+Mvzue1DZGr18i1azoSEEsxwc8T8
RwAbEd+smITNFC554Ip5/dP8sfc9ndzhgNTHg1Q1QmJfsv1uiWggrSY4AbdHzyj5qzOs8DKk5a0x
bPI7tUDCOBT9PFTuMOjlw8Tb5Sm6rcvZWLyyLCm135soN97aUYF01MOzmNsGVnvbmrkCbe+gdheY
Tk+tbbpornF/sbKx0288pH9Tl9u2gaYstRts71pxjM7OnkqCl9z/kkszHPxI4Q6io24vVnC7sEhO
ffSFB5mQYxXDFYAK+xNVM23FpEPXLPAfMWexgk6Fq0Wi5eCxZe68pmuWBBHZBiqZttWzieN1eL56
CMaLzVjLdhqbt/b5uZMXr0FRubqX/8NdGMVP/C9P3mUdlwKDeCM0lMsIq+7/iI5d30g9U11tqeen
6exGrQ3JWzHdhw/oDdhtRS2s/PnpuOlZTuTeuOQOKCjtW4GSYHCfnndKBF/Im1vCzOzWjNgANiZx
cbZhLap3o8Qwawh9l+F/RkPVB2FWBc7CtxuB47qhWfxUK3E+21KgAH1VBbOpQ/UiUeFartlwd/TY
lOaLJwL7eDir+CICFEqrmpDSiVMhuQDZFMiBEHDUC1jJLpyQWhmo2pRCbTJwunIVzK8SEunLUYXS
3zcbGzBvHkCabYYC3+piQeI8uA+7n+T4AyEHhI0oCB367pPZi2nWypmC6StaSnK4hl5/3PAwFa25
ebMbljSTT7CbZrvk4EmWfwdlOUdCNdQSKymk15wuNnzyshAb1VVaQkNtJlmrz1zo5fRuoqmZhNbP
lC1Cm1XbUJA5nyS+gOKjLnFVheC25+dNIA1121cqjMd+YmO61miI6YkMPjdgznKp53WH5hK/kllJ
7OWwmx6UYLI9EuJ9tBqJT03sQAIexVOVbv3cIVIPtxfyIWnnOIF3q9bvnZ+x4nzmzFx3f/5bPPxQ
8FJF6GUD1vbqsfBZxJeQZ8o7rnXic6fxtz73d7vOeigLax2QNk6YLooDfKqDr4MVsa7/FmgrS0Rx
aPXAw7Z2nCzCZmhYuvTercaWx9V1VdI5caAsp6lU50+N2AKlX8x8oLxnJgVEFrK7wkBw4mDlDQmI
IFBZhYM6KjmbJaA+OtZ6Oy0dD4an2XDY5xVraeQFdYbzhJM6Ff3ETmTUODjBljyjPwv8VOABdNP0
LTEFsnp4wbfQn+YJLlU3NjoR8VLQxYx+PIHeC1zWIIs5/TMeHRfW2e4lHb2PYMEKW/ndIvl9sOzV
eubFokzl7sv93gb/Y6sUHNEARXay+eQ+ivykUGxh8uVmm6vzxV0UUgMAXDST/3camfnFqOGcXrk2
P80ajGK1+MPMAT8BszUmqrcpQusulSfEV3MXOe8TK22vVS+aJx4Xj4Ud73mFo1ZpzcM+tguezv8b
jtk/3+hAZOumKMIvnXBNrckRQ3zLNLM+aUEUmi/Gfzov4bBek4T0hgZmD7/Ga2I6IojU3BMjYISD
kxieP58hxFiduom0teUUOY94b9FLSz9jmy3V6ULR8Ls6Ky/lhwPVdSxDrFAT82MZ++IpfzEym4uM
o5Xv85d8IiLjmSbXbNsLWZarl6PuxQSIAQn3YYDlXkMebe1y4cFr7AqfSDVgxxvAM/xq4RnkvCl0
7A53e7SVxSKgAxd7X0pi62yRtAb8b7sK041nKxvdAme9wxT3jlUPHvprWQHZ3QrySbkJKsmTuSlH
osH3qh9e8J397Dr0LEX/qrow1bdCRdFKTKk0RuZ5IoWlooT631v8b4xm+whGV0wwSGOfXc2xyElu
A3DlLHEEb+zW+INVziBT+IYWfBYXLuQZIDctbLT613nlhvcxiwJBlI1/OE/17JLzkEuzSjktHBOy
3SDvJ3kT8jr3bjFLIqtLYL8UAYTwAe55+ZkekFJUdRrNDQ+BiNPP9R41kHG2Gd4mjkq0UUa+QZny
w0QoFj/KqtIvuDZiXRVlJo0AsxaJgtfqLx9F04wgzkJtOOnEpv/B16T1qDVqUjqBDoWT1rnwhFMO
IWyj/UI5ohymiU+EGSkbggPBke7oFAye6q7p28RNxDGDy5dKGZrSKm1jRr+z2kw4sMl/ccPbglLO
z996aRXf3wQAxQVrlgGnGQyVyyFAYFUgK/g/cpITtabTBDkhImXtus64dSKEsCrXLqhSgirfe/BX
JaEckEICjuCSmthQ66nSEjpkSvYacrCtTrFX4Da9fMTmBAgYIUEKnNRNHtwIIMcrzWHZ2N/kRsWq
R5SHBHJkCRsfRuM1Bt6XtiadAw9qHfT6DqGYhg5NVZOgwjLf7yMi5qkjD9XrIknWabgkwHUs2cvm
22Gl2aVZaMFWzKwAZagOsxiUFRpzwGXZp9MlMcuiw1wbm4E4XqHlW6bctB+OPjAc9S6E7pESGsG1
bCw2ma8YBAWRjF52rtKY+EsIC99umgkWnbT8fS0AHnphup2q5YBdhNBX63d+3BOBHT2U+0+uQwJQ
RgtpZSGcpSJFt6vLlxCXSjuPUg5P5DoGJ1k+asT5azJ2cw7gqkZ0dMurzlQG0TdT+gi81Orbeyxe
dprmD3EvUiXV+AYtWxAz59ONf9MiIS5VskvuMhO5v+rAobQOka/iPcKyMFIi7V6M9yJiSZBwVCKZ
qfxNZ4zZRmBtg79DichH4f+rv03DV5dhKsSHhy1mV5U52sjX3Y8NvaV17SCXgoCPt93TEqquBKga
Bw6RBT5pL2ZBSofI3o4S3gGneLKxEVhQQEeTPwxrbSCchZX0gzgVdprK88QYffCSY7EVnCKO3TCJ
98/EkeFIPmVsiLJA4NiAH8IlVvwCOuZvw1G52+Zeq0+6A9IX3zWtlpEayePeKugJuolVn3+QHyta
YB3/l5+00I5QYuPXAbHfTTZxN1afHxPui9yP0Yt31HxkJ8nNivpT14LfNo+1QmbddQsfE5tu4JT6
uqPVSDHah9oxSfaQJKdL1Vd/DC2hQ03If5vLl+VNTvhGX5Pf5d4F/YwlXgL4x0tkVDxhF3FeA1kj
B8V7UnFcqzAg7NaPDYIy39LQ81vFa4mjMCEI9TLoEsqYDvyXzLpFzmsxOEg5nhZnF+HxT9ySQGba
kkZE+SsWqS9mlA6zQ1FMy3Y0c2lnG8hTMmjHxwNdgHEHInggk/MIXToFYv0Rp9qkN9Caq2BrOYkN
palqOINpHyre81qaoDDrz7cMuJMbrs8DA2nDhoHpX3qPvIbq5bDgqBkmIBQ6J3l7MR+4pw5OrSay
UAgzb4vzES8WOjDsbauppHGYz+USgLH5hDDeA4hfX4xkF0zzriAQQMD3toT27it26nCmVzEQHkGE
a/wNVIGVXf79dnvy8NYVd5eEqdqwJcIPjgLsMQ4xuHlcBXQJ3clip6XEIgejhpvDCmF7nUKZPZmD
T4CkGQTSoiwJYiQueHN7CekN+whe7ArBVpecn89ZCB8xuVTYn47+AvtfyLOj15X3rNGbiJkFpJMx
DF1k/+LCbt/j6clQ7RvEybjZOlm6KwCPKsMEGqYh4YjfAN8ISOmtLckqpD7mdrhHM+aElPTMSrxz
7mL4K6x+Qv7MT/WhY6qjK7z0TToBy7C1BR+/dub6wFzML6F5NSHRYP18kGZ3SeYTQySmxHgA9f20
+RQFNV3mu/tb1j8lILgkZP3i2khWqoEl8/N1NDwDpTjad65aI+HNNGFmj691kurxdk6h3MsfKDjQ
XZh12SP2D1ModHerN9n1Z2pVBrwwX3eYajRpz+J4IhoPwwRVcuMHBDRFFNlGmqMnS8Yu/nR39MuX
Z4cyuMaWcTqREgiaX2695zYkEeczp8tRnzcOgmW+IS7usoU+FAwEMn+OqAPSZsIwtsYojtviLZTV
aP5Wge4BahFCrNeSjKvDFMb8/BKcMtjODF7MBTl+NI80npk3hEtqSU6q7sPSu2d4wUs+WsTlAQ/2
jTeOjowIq7r2SxPqZO3xgzdONtItzIpe6yojlxArgYNp290qOlTYKErS4KFRv2HLYqKcSDZmt/nc
DGl/ofP5raauAyrNv9ElNU0ULFoKC+i73fh48oeiQmRKYpocBNsAc9Ic+TWVAdFaIrzCNlIEeJVe
kxcI0h3TGiknqDi9zzqXcU+2VtI/CGexerYtZsmRHnW7RF2hlCfVI4FJS453ZIJZJzZxyNdQryU+
KvJIWetvCwaIzFydK5yorhF6blf3WvKzLohJk4LRZW9juB4BVFmtE0d6GxeHFkLDkZiakvjFnLUe
CybnF0swFhmH1z2XUNqzaC0ZCOrpMqXOq+9dVJM9Fm1WMRZ9lXCN+C7mLp3xMOeub5F0cm4n/Z+5
NH0XGd60hAS8WO0N3uI0oauyTlQ+79tCgkzohjV6gpvejo9chI+Ug8z6p8J/aTmCvwzoqxPwi2Gi
YRp1no80Ah0FyxeN3LaZSywX0+Hd893i89GsEfGMhSPvQ76piCqWy0I2AMBv88hgXWkhihx+Siaq
jiCmlN/efavL2iRPxBomo+wUEAcy8FC7MXUC7vSv5FfqiLgl9P753IcTGdvdL7kDI/+0bxWkzq8L
cr9lJzp7KIkCT7QIOGm3D50j2uBCBURGiFVLG7uRXFphaN1xPSjtm78ROQxIxWVQ5qkRToWg9ur/
NMQ3ERZ3tgYiCiH7glQOG4OwgUEkzGuFzSQnId0U4+pl0uUdC68W/J58JqBEO7agKd/1CjxhNGOt
7G3WrZR/vOsgpReFSIKiFT/LZ4HGkpleYERkDNZ5/9yr9GU8h8l/Ulof9LssIKdldgbUcNSv70tl
dZkXE2Im/JpuaLrafKAgl4rC9KYM7Y94tKt4Qh3UrBux+C+jdJ8hh2uLIpFsmKxMf1kdXdL9+3gm
P6T7wYh7INJ4g4ZFRNasOed0+sskXgWaFic7Sd6Hhd6JGS/QewCS35eMiohc8hMOoqmIpYOExnJJ
bkJ8acYi0lF6n1phZAuUuXkTG44jyN92b2vRb4uulofbg8KzIWw6OEt/4gjB5aGWQ7G6EYs4pikb
69TuEmsfZ0m2xnNxq2DHidPHFo/5zY4ppfnknpcmUIDVhxc8W0YHQzJfMUQjnXcAZXtAhT+n+fM1
K7LEcGwaXhiqAIrErchpM77qdVvdlq8x5SbJcbDvmMlL7a0hN3Mqzt/DVY7K7/bpxsHF+0GE5zPr
sW7HDkDn0lB8nPdazrgAw2OZ3LPmik9uPt9c+1S3Ek44vg0b3lyudD4ytC1vMa265TA53wJjsByg
1aPSDOOQwRWs3DPc9E+qRZct9DvowL4tKtNuiT5FM7Hk1/pVCYRVXKVjkB/cm+1yT5CREjplLz3C
3d/u114AnHbt3sIoFLMbCjAtAPjjlhCZO5T8tSRNgUOsgibrEJ9X92oZ3NkJOkUqLOdgivyFACPh
/WOGtuimXlZz1vj+qiAt9nVzpNssyuE6jHmpv4dPJg/h+eSUpptw+9b8rSfCBsbTb2AU88K6FOt7
TGcK965dL9itXW+vpW4GA6ULm55R8f3vzFDSIS83i9G3RDHBuWcNGjEn34i1nn9Dwx+qrW/u26+r
H5X01D8bI1eey68e3OKr/9FKMp2mYiM+Irgniy8uBQnzVrMl93fbXQzoO0C71FTlc5106KqCooK1
MWepKWewGZVJDmotXm2DjafcwwjvJaRVptD4hM78Wg9V8rVHbKg/1uYS71r9jvi715S38kx9PP3u
DybKjI2BKM0dEUMetwuEJwO6haWiPStbMnSvvYNXzS3Pzl5McHnb3Vy1zTPau7zuf/zugDuALowT
t4ARjPxMONm/oAfD+U1h6VqVe2UpPzK3PQ/Rn/XI6SxmtXbJbw1kTYEZZ+n5brQpc1g48jg8MIRy
6FfoMmHZzNiP75NnOaZmmu0LpQEpWlaiTrYbp2aDanETP91XSFuHdgPvxtboNoS9V5hm+Xx4Tkmg
aqzmC1wCBk13sWGuu/lTzNQNbbjK6STRlY4e5aY9ynrdpHCNFXJWOgW22FhM2D6osSbMdd/M5tn9
TrcxNGABuOQmUYEx+lrRphWSn38KdMJz6W1yRQ1DQ9KQx08oERAnJ8kEVB3FjofB+xbgVTj7TY6J
yhDTjS0sRY5Ld3p+fUr/dRUOV8w0b98exosf6UCexWi3Zeu+5+D4frxZt/HPO86wr+UUnlDvJ+7o
aVtr2GUAXJaJVf6s0PCM86BUz2OgepcpWcszVhMSyhevWAHjJAGSHRacz3DbG9G6p+Fy3mVvn7XF
FJPbJFDkKH1mV+3pHA+kuOkBSKQfxBxYCon9uMaqzm0ADkDXkfVaV5gXEuCQDI/UCvuttpanKAtu
c+uNDCRzzsuk/BqQrv+g8wnJjU5yyp+T0HVghUIT6EiQ+Vz6JQPtlORO95aBnxIAxzrjsGv120Vf
oLlZOYim7fucTZVAbVMBe4WfOnliOylV/BqYPurNHnA84J7/Tu796mB5foACs9MZ/mMsplZMMSt6
7ltwFUjM+4g664knOAzR5yz5f/vt3NdkhN2yyOx+fvOTrPM7HYjJv24/eK9l7fjSUY+MEIu8VL7D
6S1xPCCdUJ1knXKGKSkJuw6RR3sJZzxQyGX5ubMBzSIv9I44rpabAokDoWH8iyK4G6X6PyjMYdMq
1JlMEbGWkfEJvffFlWOBkZmGe1ta6boam17CLKz0KrAo9hKVjazVlXKHnTkTDumWuR3Y3RWRlau/
xgqB21EbEJ4g9ZSmYCuovIvblZcVy6hyEf9jCrGNyjw4F8nxkgYWFI3Nxvj7toewXat1zPP6zrw9
xtmwboGCvopzhBNg1af/628Q2Yyn2ffRUdpXodxY8GciQkXWrSuq4RZwm09nk1sHHSI5QisI02T3
aDE6iMD+Vlz2QMtV2g5oB3vzwHF82RYXCaoW6FNOaXLYpuCIYc4zW20GWnRaY/aOKX7HmTq8mGP/
vDqMndJ+CG7ar3Cfdg8aPpX50caW6IqbaOTETMBUGd7F2F42tDgiEitKCm9RrQQ/8za454tXqBy+
VnRnU556pr2RSZmTFTB1e3Qf0VgktZLAmxX5oVBQ0fRSI8A+RSHDFtUbPJS2TVfCZa3J29EF55Tp
gwXN44AhqtwG3IIXzc2Ecob5hW/PlTgoTfdS3lRfrT+DWQ2wjMU7fRoxV0m7hZmPpFKXxBS8GXBT
cpuvffTgpGFIqAfXy9TA3rLrPuarWsr4ZhhA2KnfklEQeXOEqHFiCzGQfR/4CMOXLzQ3ZHA65/ju
fCWh1AQQrMMm3LEOhkeUgY8wywJTEpQMh7GzPHU69bV3D7aON1ZMVjfGw9+UvuAbTm+kEwZIxoVJ
XOxI7oouWL18arlOAUxEnZZP+W25COimWNi+VC9aZwDqvBDOhIlbVbPBvIHqjl3bEkAafMPGksZt
I0StoX/pfsdEkWKcRaMgbawKtSB6Kd/ChoaLuLWRc65b7rD20SHReqe6c9XIJWWeNA0r/m/GO7Ok
FxHhefqcUXbNIV/6YF0hA8d4d0F7JIpcnB0GVteqAoD+sXenRUEZi3CVz4hmwXwMIa3SwWxXnyvj
n5GsyuGhEpIWFnnGOQjyNgTSi3cSynZ0KnDRkjnU0G9L0OXBrN4lfKDvZJ4ThgqMMCz9PoWSRWDd
iBWJrSacxnFzQYSOIRZkAuj8oJRg9OVd3gNIYQGVIecRiIL3DqORqesrcUglvxNE7+bxm4oczLWO
kRvleYzg4vNZCPNsIHfm8nugGAuG8XEyG4jdUbzpc30DLgeGL5fBbL6phRUEv8Dlsw2AXHjpg5aJ
WVWLqeG8KdrLeoxkG+aYffMaoO/m1qpKQYEsbHQkUE/YGC1YC+alHiiOBVusvlTk44y5ZPGrNI+a
IGHDcK9njUlWPnAhD6ZNxeNvaAharO5BM0W824Lx4nbFz0gadDBTVEFPlehaav5KXhDlFGLEx9G3
yNHijCAUePjFppphd2nPH6lhdfgP4LmMPaR9aDTUezoKp2goWaZGoHif3TD+ZROfPPBc5muuxXYm
W6P/0OWlKgDQKVEevKJCQ3bOF5W1Ho7mhsMx/MoA50Yc9Hur2OPwyCA4fuynzR3oqr8xk+jabrve
Y2tZC59rIm4RCkUxxOIyD3JL7g9gD6Ry3Xmd9lavJHxarYrSS06esChRHMo6Nkd25vi+QtmEc4mg
q1/Of3ynZrYG6yOd/XFoD5aC+trLlk5EtBpkDyO80E9A6BPq8Dl5nlfJXVg5utJ4CbnHBHYltxE7
EujPB68ofQxl+XhbseegKNmiXKK8a4Kqt5x91Njd3p0DkdmPQtEVar950mB3jF/exnk8XBtM6e6D
nlPgJhT/dGA7CbQOfjcDI8kMVKm3fD+bXK4Yw14kVI1FWPioR0GkVfmGlbFxLKNRDlH8D0r5VH+f
X1Xxn1mJpgoRCzhPw4SV3X0MTLAbbqEGEBAUhy46OK4dhTucjoJTmJtV/X2MLXnHl/jQYx8fEtrt
bRgAO0m8adpEMkAoWRfR5pHzanTQODXzeanLklCTMQ5JfwHV6220KWlUFWpEiRwlxGLC5Mn68mDr
GGZKmmY0jy/HXEGSI2zfYBwAylCA+PPqAHo+gnYWG0UWIWPMGN9LKs5JDo3hGSIgL7Y/dqq/1tji
7EnijBOXlJIxDW6NOAI7FXFBXR9gNZwnvz+kyL0LvXQ2g0DPeQZBfPEpv79gxVR1pKblsC3YBeb6
/BbCNDnFlMvGwa5sSYXrWH7gMJJUG+a6G2TbFISMPF8X6qMZoAzfCPnkIqPWAh9Jix4rZM16E3Ar
3eciaGVsmMFJGW95zPJd0GGa9BZCHueuspMpr96UuROwyTxXR2XsztfKyLYsgf2KA3zq7H13a6ON
+9uuLOexZVJPk0iwh9QS+Kh97FpGr2OnUsSR8Mez0zOf/kS45vG0mp9ONiqOPHMWlmdwdjWgyw1u
UDf/PrWXvgrss7RWMsmhb1bJAiF4hc2xKZ4ebqZkyWgFTMAj1yI/laUH/t/RA0ujotMl96mnPxXd
a4zvtnuOiwUeyMahDKe6fCCMUy46paS2BmhsmMHqJSD7/uq1Tc7oipCZ1A0ykwvAMCugB4GTD4N+
1ngUHuFpBdk7/if6UoT9x301GYiPWz0qsB6Waf9KDqkYcMHfOmedmOI0T5A9GEyiufnBhCc5sW19
uEtGc+DQdMuZhVjs2/HvdVnOpMW4eU9Ea5BSnwDf6HVNm//ltBfnCCX4I62aIBd9dF5N3MfOrItB
OKnewqFI49Yy+7tF37loMuc4BgWwkM7kXsadkqteKFas83QjPLkBCIgjE0tq/4gaoLfM7NScnufb
Dj28XoyFApUpPgHLowDsiEwAaXh5kHZwevp82VBHorUWW5UHdoax5Rygr0A+Rvn5ahdnA3ml1U1n
W37518mxHdQhbRfG6ERGi6EduRZCIDnpnWfSQpU2RywCEQpvZGwTLktcOgJF/bhWqRoF//4yuZSo
eKoWz4Q/MZqMAh9AsVEUjBLwkmFNeyxQ+Q+kxGDrO/2omUa8nQMxWBWGTKUf2YiOy4VzQBdabCD1
pgy2ZwwmJ/lakDr+VKTpLgokh15Sk/vwLdv+bZIZoP6hAuWk5fd77vCLWI6HYefa2MWpy/P8hGjl
ObjXGNn7YTDj8KjNawA8nW6WnPagJmmwdaVyKQnbq8s4BQKC6coxC2z9p0pS+RLZXzmhgN0YAz+2
vv7VmoQSRe6HIlgrcQaMj1lvf8VYFSWr779ePvaQK12oc+Zkumvd7h64iUP3rJSIZf9Pl5G2o7li
GIMPJv+2JmwT4+flFNvM4CiPbNe0Rmm1zcwxbtq0dRO8b/vYRO/Mzzc2scPdg1UF1DTh1E1J5S+5
OY/T+yL7XhslbuTNI/2Q+uR9iH3ui5KH17F+4Ni1eUj5a27+ScpluSv3UmQjiXoI4nmfwYaMcfWF
DukblPeSbPURgPipyfkOsG4x+Ez2G0sM7afOTb4jbRYLQmAwfR42XNV8flNOq3o3OSP2rDyx2J29
3w5/O+iAJQKuA/++NCea82d37s/hRAMUN8Pt4z7BWfxIeiIsInqLg8nR84pZ3QUoTfw2acqg5CGt
MxbhzJoBSM4hIEoHUBBPxvfajLzYb7xbYvYccEk4migiQfAmoGS4SUDi65qQP5r9ZY5DP1JABCx0
dLk1+3NA6MvmIBREFoE/HftF9qI1mlU6OL30dKmKDcf0IR+pn3AqHWNRskWlwCr5E/0n6Mog5V9n
5qZQXA+30XX84iGAdB31VdtqzLn1BURfEe2CpJfLaBbn8ru+EzvtXb3zC71pj5SUzmzdLFXeIYw0
sQ86QxXpl5MU9ZuJjmn3heJU+cweyHNx0JJ3EX1yaLJsO7KzShfqR1HyZGJLDmSN6Ax8352At/7S
2GsHHQfinlSWr0bzbu1W9C/d1nquVj74PPNXZd18zphJrDXCQcpAqkx47GzYdpCc/HLF9MvcKxX+
Qra2Cq2gYa0n1UGokfDvRVcB92MELi8uHoxNtRpTy+dZ4mw8MAVXqb7kBRF4oUeDoyFbRTdxdtqm
NeLvWxfsdmQYNnlsUjdbb+BMxjxTNtLlNOceUe/Kq5xKWdQt9JQ/BWHpwP2CeGn3WyeVL+Yl9Jxj
QDVTCQyZ8BDKlYd0AmxtWRkDG/w6MRyJ1W3T2kAkZgrCxvf0/aZL9qEB2f+noCwMTZMiT3SuES13
WA0A6mn7DFE7u5/XpwWmco2FFiG1jPv2HIPA9qI7iDLpeNvMFu3S7/bgsZ6kRmDeZDCf/26X71uE
ubr1bcLokiGA0VOB2BoLbW6DzOjIJqvba3H1bGzFjdcI3Atw87cjVgOs5s7m3zobHMXZrV+Vf4tL
3ODGwcKNfKStDzvPiYMUGVCiSCdBAP4YKIIQWa3+Fwv3IiJT6HQn7MT1C/+p53J0pabikIc6wycK
Bhoc0J6u5fjKJ1H+2HCW5pmpHSd80t1AQZZJLu+9zqlwC6aWcwPWpXyTlDnZt58oVL3srbSPRMTA
OmGWB1Y2OqN2n86QEwgE+ykZp/tBBr9YBPsZIR46GGJx9Og9DXqqYTkC9GiRyrNmtRcuYTOvo25G
nVjLnB/xfLjXQE3KoXaynHqGy4Z6+OyD1Xx/8jb5Rd2DhLmllzYRdUOXKxhrKuw02gTJOQF38bwM
MgvVe88DSyiUE+NqA3PzxzXmqbLQ+iS5IUSyASQASwdqedW/UFV+k5aMpAXhlGWoCUmLe8dPC3rt
Itl3PaABVxCsERs1OiCtkdHcvzaiqdX2lWsPWbLNIUIaKcrcYrmxsr4oZq3jzW5jWELRQm+w57ds
bwyh/pxlB7uWAKf01mWq4BFO526ls4x2I1gpmXcR/EQ7ph2ox5vqKuWUc2vfQyZlWacPSQFFDpqO
40AR8JVrr5CV8QvR6yqno5PJ+ediudfvAI2bLz5JiR8lFuLgxqKxXLlFpWwmd62d8NstCvzhdo9u
qpLqvT/7jgXK1Z8ZbS6w1j7VPUFSUUdehde4LtyzA6EfmKufqL3d4hVnFDRc0qVpFe1qIM1jyn+M
ESakRt96huTtlWuS66UFC1zfJWQnuREyXw0sMWDblF2CJNBOYGBqinvD7FTB6jKKMyoJnr6WlOBs
HQm1Un/QGBfUUJUdLQDqaT9mq6xxXXVRjV2L91v6EeqSo8A7OCuCaoY6Z4AqTfriVYwrI4o8sbVn
JRE1fI3sGPyOdcPEI5V05A8hsL9cf9nMAVxKXHSf2BL7/gudOogj1cYtaQJd0MdmHAAibGwQn6KG
yO3vP979fFSw7JBbl1f/MKiEhFWzJd9LPNwHx3MbPIVEeKUoznWNHzKzo+aKjlSHxrqvL5iQN0JU
LwU/98P3FHp+kjEEBl/ZqXJ6SleoAfhYkIhaWo58LZJBicLfkbmQTSiADaR1Nx2eUSf6qrEBBx1V
gR/HfBd9QDTCy/ZgSwX9eGlC+NCjXRgkBf/kc/vG9k+0pdP86YU574mEvavVlZLykXPxhPyN9Jhp
oGa766qMSyeiMI9/AkdRFkD6BSNyxKWS90Ziwg1slfezfYyVf+RrS8n+q1hFw9o/I4okoSVPciY8
1oPKVvlhwxnqU3lYDsI5e2NNkgeOv7ptxoekRFAipOBvvcvRdplPRjSjXfnCIPF8eveI/sQ2a+I6
T/ynpK1jlziC8ZUwyMBZNtkRpt4vmDd7ORtHvFQrMwgO+80e6zpmWyB1h5x+eVl+dYlEssmzCzGX
x4r+bhc/Pkt7N2AQ4r+q+bG/hfwtzr9WYHP5d9o0tpbzsULTSR5FNR/5f76i+71yPfJdUcDpVFnZ
Q7gBQTpgNOwBkw1eZjwhyw4+0WZ5FXxBfwUaBa8r0WLeM1d6qC6KB4JlZmbJF0T8g3PLCD142y1H
X9RyqCEeHHHcv/SmTsVzP3LZv73h0q5TlSx6KMHY80kBKVKH/pmiBofO7Ha74h/RLXb1Ws6KP0Ph
6aZURmNXEyfiw8MJGwIr4lBMXlRvNkfOMnb+cKZUUthmsEIeuT9afdVNYO+o3RyLPSJAdAqpnX7o
L9Phd/PqtGnP3byDAMyGuUQScgXckE9JPV5+huQMtQnuySaNd4vwIt5Daf83SvbR2SJinaqxAlBs
mBWziKRw/DJsZ8kSaoMhq5XOqoEpFedQSRTyWBWruWvcw7+3ADgQkNbNoPbECIIIeUBHG+aYhosv
tD0bSCRQYWmhmTrBSP01KdWE5p9YmQY62bPf330ARdZtIdPFsHa4nfSyPc0DniEqfoxszfAf7FFH
o7f5osVfWQGbdHzylxFmI7ehPmeTb5yzv8C34lhhnDTRFtHG3gKhYi1ZvpV2BvdZsBhuV04179Yp
55gnszs8Yypmyakhat1U5a8h4Y+ItVGa1gv4EyisXLKk1YnhvJ2Mf07ibS3Nwa2x8+pKsqS7DFKL
MS5FVHR6fwikUcXLXZqU/qbOERKjPQEYSuKItfiMRdwn0nFFvcOyYb6ER10bMexl/oiXLjug+Gy2
w6KOwqnQkz0lEOBbLqQMRpX8PDGNHK17z7aRPufbRqrha93JzuB7LV7hldc/QP2tqU8cbOUhXsd4
/ImL/ApVOI0KpyhF1bEjqwz/TDw6oZJq8GoZoSln3nSWaPu0QjG8ouSJ/7CIFaousSjV/n7NAxCE
MVhV78p8B+F7S9rj6BZc6kxA+AJsPRjszf45UEx9+p9sjPYdvhnU3uI85nLjz+geYAHN+LGF5M34
hHHa6ZjFQTl5XvgVZF/+r5Li6CFLV9MkYfj4EsUm1GCY9VyYKzDYNFvsGrNsxzcsH37TRG8Le1Qr
JSJCU5wZ8GnJC92Pk33jPApzzzKwRlqv0dToZiCtDmVya3Tklrod+x/YtK6z6amtWFXif7ZCAQXm
m8Mc2Cv75s2m0tiUb9+5fID1Rv7tinlVZHd3cJ5eobtUpFdmbIwcfiHXaU9kMfPAjjU86i1HuNsd
0Uh8h01QT+1vQzE5YbYQgwm3/uuB3dj+uEen8SccJQT0H/NNA1GWFmSah9GTkoWKw9cOoStswD74
aPkQ6zfWlbcQB06GLkHqYF1AnKiAiHsoab+vnt/tTXwZTaeDzl5pMrpit+aC3n2n7dM0Rz5DgL/3
foM8DdwCv6GsKaqBxEuvhdycrQVHiwRHT7CXgkbDyTvXP4GK8cUAEhLR7EWpLl6iOaXlOFBhnpEP
1iNagOmvkYNyu3D/gZDV/7BusnB5CYGQrggpdaqSyb7f70fgdlQ+DJs20nbK/Jr2rvie9gnjYo37
+MrZvQYDxhT4eDv5pKGrwUkqKaCjDg7+uEMmxACOIVwfJ1a2CQPPvuSm30aSAM7wmj8ROVerBJ7U
x+UsHsN8GZnJzqshgumnuvyDJxUYiir0PvMMkVdJfoDNdeAvcEUejwBs7DpWmkbLTc0BtVehv2nn
+/AxJ9HZfiHPAIHe4oZJVR9ihe6QIjrW3sQHsMThubZvqyKF88t4OxZcinN4m/jEfusCwGWRqTza
wLMXRLKqfXthMFHCnjzyFLo+jB9fcr3oyejDbn7sdn3bxF6/oyiGe70R+ZvKEUHXC9Palfm/K0Kb
RypUaho0APdqvCldwe9wIfJf11ceR+gcvgUpJLgW+RzRdrU0MkGLtvhbd3ikSfBSDLTm0MHDyiz7
xj86xtNUd4Ru/0s1SgXJ0QaoOLEs3qX62rhuSJOBJLodTL3c70jy7MKOXKp1aGVnpGrhsmh3bOAb
C5IVwQqnrZfjuezmHsGbI7aijmYwa5NEwNCquoF+N9pTxhC6SGemD37GQQZguKtDJASd3fEwOT9B
VqyfMfWUH8ij/TljD10aSnFTJXG6+rRi8d37yj1eIuyeuqPOP8IB0ZyMWx1t92cnQXuJulJCSK+2
2tkRS5lunjnHSZOfBfTJKAI6OBYNoFRtzbIdVYYrigfShBZRBPyB7+vr9JAnZ8/NJV/cq7GCu7bF
el+iHtJLUCckNF5z+W4bfb0jvv5J8JfBHUgEjGjP4bplUNrEonGy/6MWa93qTyStUsSLmwJxUFLx
h0DyTacMcvydIqeRkYejcRYkHJka8ZKHwa4yFRc8surqeaNWiAS+wdJ9LwKFEUk02IzqPyfD9KD6
Wd95zdUKAsgdRY3bj2x5S2fiYPIzGad3Sm6iy9PvCBlmnml9vQo311W1RyTmRRleRxa1C8rUkBjp
LDGcT5e87G7tCvjWGfh0iFj7CxWGWlptr4l7kQu9UeUQhaZkJK8Ug3GLhQEnnPH4p6LuJL3Wqc0M
LH6Bh7J2qAzyVRiNiLSNaOOz/NXTPubZ+TSiyGZo++MU4wxDUB7ztK6FEsKNYBPAfHwKeGQM2L0u
h3bQAmLspduvnoSUGF7rIAg1Pne29NrrMgMNXJoPyfmnLFe8ZkL04lFpBkpC/qG+2fllsWY0DbZE
FTjgZ3uHLF8nL4qhPQ4nSoXU64xV8S3VOBGTIbJkxelm+lO4C8pEUSjShvDkV4/Y10kIADBGXkc7
ArtsUp8JsH8jZHGId23hn42GRPF3gnozEy5RZt11HVp88Tq7VVPu93p0RoGwG95bjgdZei8gZO1q
iaz/FZcQT1vtlgfPN5NEb6I96hv5Nyfpv3ZWGq0uZ0lMb4yzVq+IG/RzQscpzd0zJBZ+flJRoftj
finv/X5P8Of5QJdupRUSQYDbi1FoNcioVplmOAXYOEdiqHaNOh4SsjKal2cYsxF2mWMkiS8L3QLx
SPKx7kC9TX/inVBDxoDmFta2pqs8kgUOT6aXDPzIgrPgFCkAfy22S/OSZbDqvyJBZGKhidfGFGmL
9lKGbnCa4/203ur2rhTc/ry7bRbViS66f/PPgVqjfM4UdSbaRPzGZF2k5cGOjrHEp+iEhAe3XfGs
sAha80c2uBjwbyxCDkPYGhwF0/Wc7dbt03utb4D+lTL6otM1PGLMJykG7kwNk+P0KN+4hEqq1XfE
6MUxNmfWxUEjTtLlgsRY405qpjlLfj/HXtpUei3V8QX/4pC6VapuDHabgMNT6IjeQ2qG3p5RLPHK
gj8fPNMoIc8XzQwObpb9MgPbqxhZh4dI7Xa06uaftRZ3oWPh4w9/oj+znKO37NBkPylACNioniYY
HTBfjAfNj/jVdexsOKuJmuUMp6BnLtH8VyeqlvE6LGA8yMMoRIgrPgx1282xLUc7ypmdwCZzPYnV
3zSUtd/Gzi5YEDdgOFsvGAXlOolbY95pMqYnM5yz9kyX3Vmv/brQlrK0vJr6g/rLzxqvUfMC+Pbu
9LSD7KNdHZG9WkJeepcnlEwmFrko78VniNeVcQXoY4SNx7NdV5y8PxNBu67qNiuPby17nnUMOCtG
6DH4wq9OQykcGYae/GPhlW21EW1l7XjkjGm3ZfEOthJTQPbKYR9ejSOrk7jkoFUhSNMnNr9hIFx+
FSigjEhfERKXg7eFYDiIBXhT+x++ex/aoIDQNpWBY1glEQvc00hamKxLuPc3tKQ2DZi5UHItJ7zY
EKO8ti7iG2lV/ZNdRA0IYBu88bALPMflGATw4V5SOeXN3qXAx/ViT5j4S2x+90RDBP+LLYIKeCOq
lk70tVB+1KMqrEa9eExPwxT2yB3Z064QHFKgAcXwpk0d3RgVRAPjrP8duz0Vo9j4+JqlHpjrjtOq
aIx0BiS42CtNPQ/ltVbFMPVr1HwzWqedvhrqydw7mqy0PswkRmVdZ1f8c0L2BRf+qIunL+0bvOAp
gozv7TDl+v7WauGbadfCoZTAnWL3EBt8iRi2J7Mxv90OD3y7HmK5DWcVLCWxcNyqyvt0cqT8Q8XC
om3clegW72Y8WGD4d+266vN5oRMWhMP+6eU+B7H4ovWKJflGBQ2UBf9SBDBLK8CzZ+mMcqf6oTpT
EDExLQsMuME/BTUMt99toRb1LndGKA6FEBDF+FwigS6WILRQjuqZwcbHpymPmcvhXDL6KB2w2olp
2j6k3GZzdUhlYbvomHkOH0gjSqsPxKfX+owesf8oAhyJRltZ3txnQQSszt73FMNli0ZCMof0goBH
yy5zHtYGIxX0J5vU1frbz+xu4K4UdSL3sak0SAcCk9qc9/OcNtaNyJdO1gTiBhXMsMM9bVaU/OzS
xA0U+qEQMj1bmqlb0d0uxbzalvmPM9DkDxQuLjoIUA3JRKpKIGmBwAV4TZFoH5Lzn1XxqAEvahVt
57W5+r4vqpKLU1oCjSsBLRTrC2i9Dfh3Gr0StH++5WezMOPjAiatoBs5emDsxR/UvVw8dviKWUww
1uulHK1Qgv2pliMGadbm9XqRsV1lO4yNFuPjPjkB+dvn5DQJVDzdVK+hBTfB/U+DtQBxhcEwS/AQ
kCZL3MRSgSTfdXcRe5Nl52dK9N/JUD88Z5e1rxVCNO8Eaqgzrf58rZXB77dl2ETIB70TnRQJ3w4g
7xcGDRqK0rgeOInUL636X1c9qxN8utYzGkjPtPDteCBiSlPoe/4bTKsr6/6ot85bM6AwoZv9jIWJ
8NQndlu6pDBtBbfcbrWQNNfu2cA7VlBPyj3UsZW1SJ4eworYbDoeNelLArCuV0EGkdlRGPytxi/5
GfkMaZPhy2a13imdDw0oYRTx7TGlll9aoOckRQU2vnCbbOJZ79KoEsuRPkT/Uavo3zM0Z2DFQhbM
rd9aHQrq+1j6zxTd2VxGmhaipzSpOZNB/0l1UAalW9AYNjyOq8wTu18vJUYXPm7fgc9qeZiV2Tvo
mFrPsWZYDWLCQbRDB1duIGsQ25C91ul+mRBeYt6Ki4SF9R7lA0r3wL1QNNQXokwc1YyxS4QgNMcC
YJzCF9c2Dq9/r6rMRbgcfZetvCGgocu8BqwuC2J9G8cQLhZtVqZeC/vjqXapOovhWZzUOqXn9mHN
MobBEv4psOIqMryrJ8VAKuqTyKRwjv24TIDW2oohnru+2tQR1YXSrMMH160Oxx/u7Yl6VQwR3C47
wSkHvvHuHXqfLQUmt4DM7H/v2DZr/adEAv8+/t6nC7WsNeDzqajJMtBRLxenCfvkP5zZkbkEwhu8
q7fc2uwfacaIC/AvKbYBFDMcbdWbsysYdE3W/wtLeeqyygzWn9VMHoMhk2m+wrlZDlMAbtqW0Pbc
nGFotg7aAWZnsWhfpXC9aOqrSQ+0uuxKiDORifVemry9O6RPkIF6KtDviidJCUaw96fjAEg6j4d9
rLyqTxUhnSH/TirH+QvM/tnZn5LtX0qSGXeu8JTAHa5Zx7rFZj70Lf+q0fDPjoNrxTMmgfETwsxk
G5OGIJouvSwEz7HMTdXBr7fNPlzuXJWcIBQ6Bn4vnxKRMa7lNNNKHUoqvIq6d6L1n5jyBqYOhklU
phMaiP0xDuC9kZ9kLU0xAX5UqYV4Tfw6QC7V+s4cvmy6Jovc1mwMtbCwlFTccvKgiHhMux5RneDR
5A1h6MIWtqoCiNEWByaqoWdQLMV2URPkPuV2wUoNRPjiAd0Sv3zcU+1/kkyustJBn63nCfwrkvjs
Tj0Dh+zVlg0zI8gSkGCKIB4g2BsHEehtfoDqjCcQQEJ1+BOOPi/SZjm2oMdcEWA50t5PIMpOMPVd
WKf10WZMQrd/7Az5O2yySZMAbmu7X5BHiIWnOurgNjA2h8ZT9wDlNgYl5vwGyUsHri9QU2QPqy32
POfm2XjDyk8dZzPuCBZ+38xOnB/x0K2h9Zl2e7/OVZtQF4ZNnjYiuvp3eKjE4/EnIah460NnSLku
OIsGwqMo9ZM+PFr3k7JEDV7p3cpvZu342toxWC1ZOboIX/ZucyhSL8jxnD0uJn9v+wC0iK/E5vly
m/zW1IzjhriigdZsek1aNgW8Ka0bleMtTcw00gHJ/r6FPtQ9nryyOd+YqZvNnjxMRJOFY8LbFRYW
GN/8QN/kd9t9PnGi/2m9q8vjDrAWFHhaV95nlbcC2FoIUy5gpfV15k/Yc+kwh+MWyttdssfI1P6w
2AqB7C2Gm2PabRFHMOgNrSLQrgkwU1EPCSRRrC0kwGRA/NskXAU7Es4pkm8IqIHrz9GWQbaeVU/Y
PdRgz8NXNo3WtPISrrnJ506vT20mpbDSBl99PpRfQ+e7ozOaSjHUrfMKz4MUWVsCjWQlu+HXG2YR
OuKWYzemHiHex0wSoOmMbUNFct3PHh6iNIj4T81sOFPlV32Qw+edQeo0kfOp/Ncdo96IxMRJpZ5j
3nMRHnvvR4r+BtmYpuD0eX+HM2ghHre45tB2I99IcQKH6P1B3yk9XHqnR0+44ANudoDCXLICIy5g
03j1nCWV4Zssg8LNU57PZwtuWEN8Pw7ntpC3y3yMCAHPRfOvzVcbygzbwAablSdpKf2/1+svsYNd
xq1vtIXkXz+toTG3QszrNJvcmHybJ7Z6r709leDQPAZxEPy8P5Seg+qO3hoYLq2osG+5P6NCzeWo
HzL5JGgEgy8n9Upt1HSqyCNerfXZyNzZLxjv7DIH37a3b63tSHY+13Z/0+Tace5dTfP0SOUXU7fh
DrY9Gl5Wb+IFjlowDuxB9vlsgrMDHXYgB0Ql/0Tki0rY40rRi3GIT7IDNb8jZHSpZ5FEKeo3LpPN
nxDARueac+kkitqvzuZCrFzpzlYAtx8SRYs/V+jmuqNwgTFtITsyF/1xIGoPiRn3CtRWcW1Xlg/4
QkPFwOaNs7kSJYTKeDcvVnGOlsJoV+N6MfXwR2TXjVyEShZcrk58vNtT9zywM4w21Ak3xjunMana
U1cYX+MUQaqeJCpsZIgQ9Vr4TTlamnxfZJWDnRxTkDmFNDayMXLAV0UCt5VcglbEI7qxvi8C3lnb
LyIyCYjOx3J8pbKYr3Qi2RI+5BLGr9lYmJ5hmnfJ6VU2zhiKWDFOAWpO+/K227sIuLZ9AnrAoZlh
AJYKjzVo9ogdu1vXtLc6qSbbqbOfnisJgqC/98qTuiM1JPx2Cqs0QZof5wczGb3SWyz2SUZfttRS
SN2ziWqTewUNlAvTtbR+t2hVOhkSFDXgyuUCmP9U78vV4Wjo0Bcv6tS7AKxZDxRtZrbx+zKK33KE
CedFBRsWx1u8SQ72Q+UYPlLPfR8JI/MA9bzb+cGUuwVIjt8Sdq+aE+CwxhdB28ZC68bdjvsGlxik
ViIKj/X74+SOI02xpiTjIEzCCn+arJOPItTAQJYlKRIemhKdv8ejiwx+Bww+8WLpORiJRoiOdVTJ
UzmHGXTR8aMkIu0u/fn5zXwJUnUypKeom2MwoD+DdJzEgnaw6VOABpeH/0bMT0Oc7woSOpJbogl+
RUXv/nNDIvwAmUNtgTEzAhejNOXCA0bQfLWHcTYjCpmGRLDtJWfjInslj5JS2tL4DJQ8AOfe5O+q
5vgM3j41ANtrkcl6nL2/3akcKVV9P4FNhD8SD9EqXD+AOk+U9ZiwoX0opk6A784dAFihwfx/IIJP
u7g47Zgh+wXwbzQRVVvUYw9ky0LuktuY3FkJoBA6pks0NZjXcuxwC30G3313P8IHpo0OasBmhRod
cm4mWlzVHWHtguRkYy0LbBm7rfX6nbV7CRVVPaxQV72pgeq6NubIdcAYIx9gx+/BRFx0f0XDBlE+
k1FLmCSNNlfIUoxcY4d9RJUYmG9NVg4Xrco+KV3RLiQcbQrgvTeJbAKaaX2bh6l/SDpd+skVAJjr
5An1g1wbN05EqLRde0mgLnhH9swzizq7vO5CHoHhOxO5xBwKKF+l7c9lbBA1Jzd3QdLMf0clVITU
hvPLIEv2QtBksXHDnUqiHgowhmcvgWHCwdWdjTFpuJ/1ynMF53Tzi8HdzLWr5dgPdF2CpinkACN2
7weKd5R2xSvWXNWB5K1JI0is61edbp4s2bsF1XYYVCZlSkHW/2CrVHoLzQFV+A5zX3qc1IGtnkDA
n8JJdfMZu+2IphByB5wGav4QkjToAoHovbTE/7c9/UujK3kK90LL+ZCJasfdSSebt8x2RHGrPiSq
Va/7SrTvMBJSA14cQdbQFRKyslx2tIsA8eYNgug2ix32iK9UUPTr9kb/j6+CLLtiRBFBEAv9am1g
mftyojEZpZ+WEcTCZAmMHvDHfRf8OgdGROZZMmxgQ/OA9VrmY6HSNSUnOEBGdNl++WQGMPDilEAL
LpxW1fLDgcrI9+hBOX+8rYqVVWscJOiVnpkuKJloeNQDrVDypmMGRYLxU3r+v5B/1dYu6/FkDyIP
mWrCaMXaEQq18HF+h5Sp9jh/xl5dEr/ZPJvYTIKjfVCLG4fKrueTJ77/9csnzNJWNxEXzXTGX2zI
3irPtaEo8aB5wRPwrDzD7k3lgNT+MfteScJeBaWtNvaqkjBTv2B9BllLfAN65KhMFU4cKwEKpeeY
zXn/aG7BIlihBubb0jKt98tN/189/vUROf3oLUQT07t4TlGbrGEn09h/dzB2Sx0BBDs6ZfjFHVTp
2zG/4y6ohEC4LnBoJUxXIGkYHhczPN9hgar9lfU9hiLpgqTx26vN6MbUHByTuOsHVQ/HKM+xxZ48
QnLBwEp5IFTOstlq1S6Hv6ewx5RATp0i1bPtw8hXe1W96z0Auh25tpVcYpuiigAwe0dDr66dnyFL
kEZax4CKmZan+cnZr93ARlJ31NhkgGtjPL/daC05Aens8EJARKl43YG3aNn9LfUwvyKBC/RN9V99
zO/UkKW6tWTSBZxk0wHeLT4TyrWyjMw6ZOi2vHw8DQuVa0552dbfmuvXjtYasPooHXMkTfPLezQf
R8S5kiXPOZsjqjwWtFgaC3mUjhutox4JOITumy6H/gUP3nah9pYH2SdsY38B4tvulET2o4nc+z4w
NjKVhc8MELqTXhV8OuW52vFbGc23GQ2RR9dDmuRTRxvz+4BeKLarUpLF3SOSh+rJCmi//szilJSg
uLv5n/XvLZMOgciEDD3OKGY3lhatXKJksg33D8uZ7jPDIT0ynrbRBTL/+CFMsnWAepClr/KYvk8p
EbzD2C95RWf3qksvMwVSSJ3wYsNTk7fHyuweqkloBPw1/da9EJ2/yrgkQMLdc942KfQZ+d4ws9Qi
lC48NwvMYzsJztk55ckYl+5fKfL3CykY1QZLJOsoi/Sjm6lN1i+tRUdgqEtlPiGQmdRU8QByFilC
3qVkeRR5ojWcHEcEJOBxFMXvCiBAuLvhoHxQg9GlWrcmkCDPC5iQ57wD4fff2FVoq6Lq/kO3Kfbe
rDOhNcAAyxUqU03adtuCaMD9tGNJRfzykTOcdmBV6ghmJKpLrVoCu4S2mZTTHQwZnwpS8NKl79Um
Q6JN+5WD+izh7MCkTdeF/c1AjO+A0QOWzPUTasNbdvmqGAWfoLdgNDlum4PVrVuoyXVClu7qPpxv
n+AhZ8TsP5OsmHwTdzHsytvpBFgBT0CkYxABHKCWZpD6628vefJ3wYfCAEukr+oe5+bweiwpz4m2
8vroRTPjnBkkPK5bLP88PXLVZ/Pjnr8HqnGgtR9/Kif6tJpbLBpxFxV++v4d9FGMMhiNnDD70/mY
jaeasARclEemTUaGQbzp9mXpYHAeszblZwWB9q9u6q/80mULomSCaF1elglv9BXAuYLGcOISLKp+
jhzmYt/DtJEwGW7hxixt0ORu166HNOEuvCGlDw70cWdF7o5pYV9bqxBdRG0Uv2RflUJSvJJPMbQR
mEd+x+GP1XhsUZXn6ujiw1dEYJBgb/ZqNr4s1gZnvYKtTJUiR4biU95GI08IJrk6L/oDynvHX6d7
9nsJvpmKgaveiE4ziDi6bqnEx6HymPCRipThBEWnakjZuavR4J5wqoChEJ8qh2ruCSilDwMA9o1t
mz6GGGRbMdy6Y8k9uA2T0gZIHsrH2ucvZCJoviUDF2KpA4Cwbrp2Oz8zX9FIEmWwpVKl/mppQXse
ZKDK762Lvpw9sDAYnw9zYq3a+/F5JuU5eEltWb6S6F9q0t3nJmuhiBq7Uevl9FBDIpVWV0gm2BK+
bL0c9BBvn1pnTnxkXeF+ermF4S9z6277WOt1lw6Wfz3xUS4w3TJXLeKYuTV9bQfJ+aS5lc9NJJPm
H/8JX90Nlebx+yMmUatuznKuVaM8T8/9T+adJrSycMeak/FvwmoEDaiWsPIy0pufFLjLJq+RJFho
9zhNTl8CdUtSG/PzpcNu4W/ZpkLxg486z9oCwLHeWStqjcGZjRQyVHtBMxF5XELsCmax+VTMRLKH
hR2tK/ZwvpCCENRzH/F0b0SlTpx0C3XcGbnrp8Qpy2GHwlzb/Htl5+rdiw17SaLYJeWKwZWMIWi4
/OSlOaXNOr3EcUujgXJCZmX1Jy0TWOhxXcWaJOhjP+ctUrfqaHZaqHepuYprSyh0rtAw/X59ZC/G
uh1wRvftAPDDx06xNITE07lkLVahq1KQAzChsjTUlnl/KsiU629CUYADhey4g52Qico8axpiNT7V
c7a0w6WpfiFnkf3l6dYQkVg564fhcN9GBJOx1nMcU7dxOrMc8gT5gAC4JXWR1pfoR32OWLas+gt6
X/hELPYVDKupfORDrewqH64opTolZ63hs4MHmWfRTcV1nQ92oaOPWcu5ncLq1POrAjwjL7BiCPkk
WwTVW2FLTausKWkv3hRtzGLM7uAerjMOY2F7akngBK8v/xPaKXEgx3P5kYqvtvhfqjIO+g7ivHmW
UCq2u+WnA4x8DdjTPdy7XTuEHNidTMr5BYTvqugIQ69NviKmSknFd39Z6//J/5h1P8lwksZ7ZYs2
E684fChZ5OHFDvG8Wu6B3BayaCYlsfQVPcagLZopFRoqN7OOGwWlsz6JD1OXsVGh6cOqPurupQFp
LC7mUbw8mlEftD4YbX0j8Z54xkjULEOJZd1Vb+HFSnT/QgvOq1wj8qALb4P+dpSsqeOxQJsf1J2g
pvGZJOGZSqWkF18YgWEfBHqo8Cj4GrRpqgYjrVApscd9tID/dRrQYk3Wo7u9R5cRztXOrFGISAbN
z31+9YHKsJWYfmlLxTNqyHNOJ17izct5G/qkr3RVmpcnwSHlJKV6KjYK9bwIGVw+3Cr67I8UzPvu
igpyyKLkUDoY6pGxvCH6qrolJutevzM2natlyCzyfhcLnARlMUcZIoa0/dWZDT5vMv1FFJF01GgO
Fc07i4qAjC2tJJ3DocGDiTuAcCTwlXu5GT+eyAaARLKPzJDOjEaLibwLPw2Bz1glbGK7mcKXirxY
AupasbHW/ht+Vc0QnRoSosc+T2RyKkHzDotAwgrSZWe5XWaZKBrNeerX8OWL+n7RS5TV4h0zalHm
66AsalGHOG4Lv0trrsEp2iNlNiDIeNUUrtoH/uatS7XqjAqMxbMGr57PzmrdMhiFhyzlOtKzCtPn
xYKpppA27LUM6j2gaRk349Uj6ajvzNZWWb07cDD8FghhI28DczX0XEk2GnMH44+T3Nl1nhhswJ6T
oii0ZZ2u7v1xwXwRRk8rKonAtJPjUtyPpLR0cUwskxtWBLLtEsIdj5hiswqnAkpqrkxNXFZ6nEZ8
eX9bBGuTxGiWT3+1e8HidIDOATchycUIbDujqBq53d5tMSAh99g5FZy05iS6Ddgf58sg0JYxAUbp
iLyGNZJbcB5jcHUvz8vU81Ez6pZshQo2HJUvtJvid/2fe6ITNa953YyNrFN/pnW6/htXWZ67Uy7g
+aZ1hSNqtQpoN0+WBjyQ2CjmPqpt/eUKjDMIlEqMBj+e255WLkwJOiw/wACzvxqrHpM0j2FSXtU8
DikBsxDH0S4QTnxq7tsBSl+Ox74XzmXMU+ZNCmOBw7rw1cfgu3uKLHLznatoDkQJvXtWs1Cnbza2
G4wxEiJIQW4mDPa85p3TJKsDgbzZUO5gS3tzhNqYkTRBp7Gui2B/Xf+M1RL9sdU/stORgCbWI9O8
UykIU4rnWDUvyY0Ba6lplW9n3Zr9hzVEF28DerEqx85SXNRqsZ8YRMuGizglvKxt7A9WoVSiPNfs
KUaRTtCyGxfdmXlJjoQBFW25JaKMEwCK/QyE0efLZBZ37yn+0JupSrbb/ucoo9QPRNbqmw9GlbW5
wWd2dLhRE1PNOTCKigM/e5OZ30MQk4lLxXS73jaKy2urBJKcr6nt7O+qN4kZzh0tJxbrtI1XiIfJ
7uu3RUagg0kAxyRhatpPt26ie9W3R3P5Qz6mXyH286B2XRbNKUJTvOdHVmWfFpbB2lYKrXD5AVjs
srSA0xycR1nG/RbCSkBSu20PJzifUYKosvmRN2ZbHuLO0mTrIhENRDNoNEfe+xhy6QH9MSvFXJeb
X77eMyPOa1SqgqSh0fSslYJ0rRnc5eWy1Frw7TIFryjPWLjKUc9cCIjoS8njrL0yL11NfkyWbIuU
tSy4L1CQZaqgGGUnuy9oFJqZ9f3l7acPvTsKXTC/gnHWkg1rTccYYMkEY7PrA897VEX9N3+SO/6F
PQay9TaYUZX7Lfyu5GLCdgOmqB17XCxhuxf+/WcFxuOUJhFJZUh67dZt0vsPYcjuzyGmeDJY3Qy3
FC3301KhZawDHxlciwXjoDtRd4E6HC0WuLus9xUubFpn4S/ILNRpJCaBvuoKPEvh3GRfoMTU6Iex
7DgyFXgAeoodFsWO2K164YtlrI0hbcooZJg0IW07RBUSAbAwhTVHnhfozq448EJjqogXxD2Em7h+
6FHgLIIfxzuE+rzyBRWnfzoxH8ZuIRWHcR5+3ZfVJJ4eCUEKwd2c44uodwMJ+gbNUPRjm74d7ZMX
tvFQHf3Eq8Z+GDklrRiyJPiccGkib/1EcnyYlwopecKWAtJIUAbvAS2xupp/TG13m5AmR+h79QqR
S6iLtulqeziWvHAn7W0iLYVv/CbikKy/HYST2Kz2WK9lTwYUW5pcfg922BfUGFy0RllnNBG8GmEl
kz5wIZY9H+1dt0jQrAqOFmGRR1BpP9LG1LBHTjIbVq/4uBtecBpgf++8J/TxVjojnd004h4rH1LL
yH4yfdV0ruq8oZFsGZ+juH8vGk73bXvSTpkjANeee77Oys6rwCsimeu6LGnmqFdewMxqgZT0zm2a
t0YBYgF0rHLuPs3igb0eG4Z4WGPeN0lOBrkIPdvkcKJpS9SL6c1dLOOpFnr6mDsSVycK+zItMs1g
t1SXH5yd0mTRR3s5EQFU4SWZ1p9Ckc6C4XaUEIrpbkNKmF1OukUkOd1ZxtvE+DhtrOX3tayyS3vq
ih2ONCZxjkvJwRxcLsEDxigOAaFaXV915P0W0MrDscun8CfIuZwSlbVpP+ohdri/GRyUg5AGqoCh
KYUU8e8EEjaMneigqKAgVM+2cxzqtVHSuEIWq1eJACjWKeac6//XGlX0H1rbRaegrw0euO0m2p5t
wQJ9G2H9XOZfTCzQaDQisazGJ9mra+gfSenF0xBJORsOxN6mlnGZJhyF75NeKX2UFB7eJennMC9Q
Y7VZZ78bxR7eTY9hqZMzyof/NFc/w97ELTL6BI+4rOcz+aa2JVgGrUF7emCSD7BIRPb6YKeomGD+
clJDquJDq9xqAEUYHHm+DprPNeRC/8wcSVtI/uN9F77kfZGotu9KxXJF6jKcL4WWIyNF8m7ojy4e
k745LrslKOwxu1BTpn3Q3tfxPxnX0jZTXFgo8cVctj40DyUYjS2UNBGIXJvT97WzArMRSybrK2Gr
1YuSlWOUmmmJCkcsmxEseh5JddQsyHEzOZRH4XfuG3Ggy2HBtWqN3OKAvYyIn92MGnNiozubCJy3
/c/P3j0zEpq6uZyh9KXoztdX+2CEnBV7QDHcvYPQC32L27Uco25BXBmiVQEfr/LP3CiOdnrLyvki
p/RN/uM1nyyGDG6qRAqDNPOBskJU4aPLvNs+YjBBhqMASsCFcibiO9RPGrOAMZg6B0gEQg6mQ3bu
oCnuSN/8X0aVZ+XBmTTJBKe2Pcie+oMjbw6qGP0j4oa0beR3hZ+cgALcN6uDk/XxAZAqGM51ShkI
/eQA+tlki9KSQYlPYSoVWvogN5H/1R5wybYMmS8IVTo7Me2QsbNVn2Kkp4h3hteE0fhVmAAcnTIi
ZEaWkq4Rm//3N3UUUznI3v+lD9INDY0zR4b2mrhC9QZgJHbesPw0HkjBHtP2eJyADh2SjDYwhVO8
k54L2S/hUmrg1Gx+/7rlTEBJxRMFXacVfYXu/+n3HaO/mTbeMX64mNhG0YXDJLzFc7cZ+YvnlLR+
w36fZR9p2Kql35cdkBzfN+ve3eewNrjoNxBrVE00pI+W629ZDVG7Jq+LCe85tg/7Q5bW1VwgzGW3
fUOt5Trxt0hotjGdQhDG/Ob1O0cUcuKDTCmVGjyD4rtKH1371VwDthf+gd+/8pFrM067uEGlXTlp
h8Jt3LwZHdTzkIAIjRLzmaxdpWtyARdfINbafDabGdAUHeje8d+T1eFNRCYcxhj6QNIlNF6x18Se
PYeFnKeENFp3lnrlBH1axWUG20UXRePgtq8bWFmoFi3pzbrrQAb7CsP96/nZA0rQC3FNo2SninDw
mg6KBFJVMie3H0ro1c8Lt6B5O/tggO8J+RYZM9HQjgqd3b5zYaCOWrvup0aJPJKSUhubRB7pvqN/
SqsMEQyDHhGi6RE0IdCYL1rmQcR/gDZ9IdARTkF+H7SyMvSt7rGdkGSm7KSkRyd28n0ayQJx4jwe
Tc8Mpuek0IbDAAItirnFWJXevzcKZTs9VtnAnPZF32YT3Mz3/zMUwV/MI1Z7uxRljGen4WLOia0q
45Bg9QiZkYnFf3g+uyWCl5Xxsn+7rikWy843xeq7ygldqrFynZUoIFqepZ1xqj6D2DAbwWm4cLA2
OxTJndHFCZLUyvy6oILe7awWvxKk6LOLq45cQavywv4aDGycphElnzAyBUty3nz+T86s+uEM0+uz
ogP+tv6Pg0n8ZHWH/W9IPsFwuxYVcNrgke6JOgxjXlws7rTVAjWo1aIDgEzCj7b1SvEXudKKmTh2
ghlU7kW364ihZOCmJTW5ubWCC0aofGt+iW5QTo+p1PRU9jITrcRmYhCywjf5TwSjlnfr/WqYA2Ek
fmucK6S6h5d0cxS3eF6k2zA5+j4eHU25AiWp0z/0SLUcMskLw1VFcH3R2jJtgzhJwEhzdGCunbKz
Nd0np1PT15qWXHjmqCm4n3hYuFBGfKtLCbtQK+KpO5KAQEo6THEEL3Yuzafnq+DuDuumwL2eCsMX
IlMmILF4TlofVoNylUAylwmO4NaCpVvXG6IkvORTCRjEh0p8VWzBiCbtFWgX7nL2gIS6t3KmJ6lK
gVkXO0yCQZgFV2zrSl5mZDVsHWjCZVanxKeb5dScoPjVnMcl0++/m7YcTzUEXS0o6xHbPIOa57k9
9Zq/TfCTCbU1qZVfvNgsh9ZyQ6mv9gVBAnFVHRxARfDLKe4bAk2y2Ur974lG3kapA71V6e0A4WZp
fEkC0SSztWiKjVFNIcHLoCY9nitNjhTInKyAUyuSIrPbohmdwUcO60oT5AdFf7vXK7+uCpPdmAoT
N/NBb8okBCxmJe8M3wyDmxSAujieH7fcOUh1NQXDQmYF3fggX7kixiotzYtvWdL1SDD0RV91BevR
Vy00W+3AO7xUTywCldI4GrYaQ8BQO8zqKQv8m48dNZlBEYx4lc9oNbSnTWHjiOHM7JyEMpPGGJQY
+ascrwD61yRA1wu19aSPyKHZfSj4XhtFMZPkAbTeziuPyiBCemAbCiAeGE6OflWOsLHEh7zYmJQ+
gTGXqlZpwz7pS5MWvz8qlCb+LLRfUVhVHrDa+cwnhk8r7+KcT6Inop8DHqwdYu1idom+Atf5thk+
vzCWmslymaBhlSetcmfQByAueILgTQGaHuy3ZrTy3ZMN4GksJVQ7Sql8+VhJYGYE1JGW1ycHtCdA
oulZnx01L7JVVenArDNJAG7JNQE9e/QHoQup9H0mTMQqJu2LU6szjhqkBohHMDWxPar6ccz3W2GE
7+4cz7+9CgaOIDLGTbocotdV7ath/KbMTW3CMVJXyKW8pGRz2/UN+oxxWJkhKEhV/DvxU6pwQHjC
XI04ASJAZznn/nDVsDvrJUQSsHDDEfaMHdc+QGcvcGKwZAQEoU6UxSfnFQjvl6o+uy5CS4kyK4Ct
7Ub5wxCWGd/2g1DPIzACQA3y9sDHN3cEpma/LREly/sc9P6qcVU8Pu+7UYDY2kVLMVAHUo8pLSMD
Zn3BQNywQ1bCVNfB4+x32bmqSwyAUi+yLj21gwO5GeSq0Waswco6wbJFw14PJmeDXnDmxcZDzsIH
33BIq/qx80J/+1GBtVvyQxKlOXTPtE0GYBUQ3bQYEVu439nUm1YlmesJUXJb9ILWvuTrcc5V3U/R
p4fZ3h5QSvYHObRaWX43ymwRymc8RjKy1VS1Vty+2xcAKTNNU3cdBYHtZ4f/kJ6TEyoGh3NbL/M4
diAGmmbebctQRMFlwpoJmZ2xcEGUNiep3LQ6xtfUzKBCjvySt3GU8k7sfnIdADyu3/A/aV2fdin1
psTU6/uPGpK+RMSVn4/m0bFa53JU1ok6Fg3lBmFgKYK+ZvwycxdqCvYglmoOn0uHm+Ru3vtQk3qN
HHcQMG6nNoXW1rgoEvoucJ4kiho0ASzaTm4tBY3dPJog3m1l+2VkKX3EX6WaR8nDsPYOg77aadhp
40TfqRlWq9gqKIdKODPY9E9AmdeW9wJku5ESDzOF1jdMAnZO6h+lh/CIM7t6DRPq5aRRhf/quV5I
cwZn5Nuogpw/BTN7T0lAP406iDhwgQ+UedM//sAQuJStSrrPBOEZNgYeF5nt8rUBlR/KRmUrQX9B
Dp9oFxr2RWhT0xkpjdQ62fgIoDWR4ADXJBf9mBaaPEwoclQMXoURLWKidkX5tE5B+h0qitL32DG2
+aMsF6Ki/H0xR9D3hkK+ULyZO998MATtoEKTV0GF9iRLJ3Z5/cXorxbtWxlM1OVfeXu2mssXKzkN
T2HU+QNPXAf2JXO4BZSQ10FKhVw30EmPBecfv4sd2hpky7xiFPFw0pYJH8zJqVVuCqbfKCleBJ9g
f/AZQuQADaBeTxuafwZsnrwfmcmHByYdzSG9AjxEsTruxUVR3FXhZKV9e86mV1BrbY6tZHuZahsi
c2LWVnoZ8TeltCpdPU1rVBsvdrkBVaEtBtI/jkCPfUAF2s6kBzMkGq3bRaGUkYxLJ4KyIYKAbY7q
Tjtgna2gfwFDZSRSQfxGiieDQKuNUOKoZeYnlLq0Sc3k5D0ua6VBJ59R3il0+ApRqMs6aWbbFXbs
ejEAcQelfk25y1YVtqLCuxRp3L/c5AhoZas7iZTi0OwdcqdvMM3JmXv8ZOuVWGckBVd8UEj5n9W2
BXQRvhUWw6dzC7UGH/q0kehlCbh9ir67pQJGpX4tC4ILz0IKW6IhYQDO6nTfJks2dA+Xo68ykI1f
vmkBw+4oeN0qRSxcCkF1dyfgcNr20iGazFZhOs+PMI2BZBupETQVgp6Ha0M5ry98Qjw+U+ViYQoD
pLpnV7xjEZp6YJlkM/HfyTYducgU4B1IDvZs/BWhnLchGOyw8OLTLSP0eEDIJxHNTbhbx1UfQDN7
IYmDDIGmg6GPTyOgcXkLO11Soai2Su+/3p50elGJWlCNvTIz8XMf2EL46yjT8OGLkPl2wV6h3tzQ
RrsTTRVvbP8SvkT3s2fNjmsFVyPI+gPy+2NyP38HQlZILpif0iGatqwhhcEDz/iFpnREqFmF+6eh
e/+BdIOJbUoTlwTHCOT2TsqKuguNx5Q7otxaB8jKV4KBViXtsHH3kLHpBG1qQAAn6igZbW1MNk5S
Uk8wSaYQ78k4TvQawqRP7Iy2Ujcm30wTKF8ohHNSd6SLxQqTzQYBq/of8Uj2SFWhjA2GofFPqXTO
SncM6xYGcmwvczLFe1kepu8sz8FPiFTEKqCCuHCR0F4ZPSVhUxZn7k/CWdRWu/isRIgoRZvlIKQq
LnHpfkUYnvDvQpZ7X9410I6yyJft/+04AhguNUbR22YDL0dahstdl/Bg7Hqj/ulV82w0qLYK0deg
O5N3ZMwlyjvMUdtMjBLjfwCGbAgjxmmSLDnAO8rcxDbhFvMywWcbRr/lvMhfHwuRMeWY8wBYRDsH
9Kmv2FmSa6tBNv3s3PUcly1giHeScLVFpZ1jKuvAs3tiMO4EUdEfHmP2whZMReOwrxQJBj5oNgfs
QvIWydSn5nwdO5fhepe4O2jVK8ywN1RvcVGjEwkH5ccWD3e9Z1rwLDWCa3sk/NCqz3Z3N5HgOWJ2
sTRYjQTzY7wN3uEkaCderu3kWYPJ2IkUw6zMEyykNxsQO4mSH7kQtCb0ZfvWr66iWEF+xfzc9Xes
HL0DoPV72/bDV3PHoNEH6OxbGgubX9SXKOfE9R7bzZo1vnBbUSrqUU6gRccRAjkV3oNy9EjbNj0o
4w70vOscmfS+3bP8g+a2UT5uHVxW8DECiNUX8eSMJOIYIAxD3sk806pl/EdSzamauOgQJP8qkFZ2
12byLNHFGKnoVKIdBmMixSai36e3U4dUfriT/K7HvswjB5QBhv5+S7dTlNNMplnlCRrguR++Y5iV
jgKjle/3p1czEM5jc1Qlk34DJ7AHSHxcmxBbPv0yjGlhF5GJsI2C64v+f5QcSqWh7kT3UkA7qDpV
GACb2QqLEzEOdQipFalT5SmVcNPfsG7lT7FiQwbP09B3t4UXSW8LidVas6R40GHd+jkraW0fSLAl
8aK/KTw5fAmk8sqDVzNybLL3WEldA3J0qd66d2++oSPQ4KYTzexS950Li5I7ZCs+zhSn9KAo6pgn
A9jdxMfgu1/aosL/KwLpZN6hEzkAT8gk9XDA6OY52kmd3lnkAXFfFcHGrK5z3A0scHeR5nqIIl+P
utGOMO/ayyRoNrV01pHV2c3lLlkVRQynNWz6/Z5Vf0jubX2ieL0emhgbdI+RZ7WgKBDeNgZsQPCT
PFUnAEgVYWcPdW8UbsA2fGy5YBTERMNTCJJSc9/vow61CZpKCJh2n77LwlPFqPGet1d+jH6rAfjV
8AzfG+AjQl8SAcZsp1Z9MZrIRj7FFL7OXaksW2VQ454jqZzmBQRV2PpYvfCbOJ8M72ftDVnMjGxr
8pHTcSVdCjPcJSqR7fGipZ0a6pS+YpHdrbtecrVUzyO0BNbu9aKHZxOLrv1WOwPXOxQzYrKGYYBi
kwCIFc/ASNUVlW9rfJ0GVVkA+Uukd7hvkNGxs9i7yuZERFCXscKiPv10nfw5ZS58y0pH56Bbvy/b
cjoOdM5Ipei5aEH9hg6C24JtsHnMOufROkGI1niCgFrr8CauYNsXixVj8QDfZr500optif+8qo9T
QUc7FGD0SeQewUgkxxQi3BbZH/WBLz88mO6h1iTgeMg20xhlsqWv5XIUSEO1oruXu8GuHYFs0ZIC
OBHB79UqOyPnVCoQS1OcrRbjClWi59U90BXPra8BZQmdDgiOVkzOkDgPbtbb9maTlGyd+mrnciQv
yFYGNMwG6gyIyrci8Y7ryaOXDf3sGBEfa27GCAu3otWONvjqXmK2XDUt4IFXuYGiQuMbhnZjVhjg
Ut04z6q5pV4UgLfmwTiCqQoj5DTgJVwsRyeE+Yjd2LkbddC6WVpQaGo0dSyyZd0TrzTZPQfgGGlU
GQv7vw6zN2nPCOU9Jp6tM3+jdwUySWEE0JpvP6RvgfbRiVbBXqhOtrIGTIXB7HrOjZFLfP7rtSu2
GGQIUcREjUxtV+VsHbffyXSQbYTuS6cwypv0wkDG13cCgP5NDa5gL+rJqu/KB7MC8kZQcsQVhMvi
78MY4G5aEe5TGu7CznHJJwHdJ0jTxxj5jofFtJMYTJIXewzva77JgLy6eojKsRbaicd9DVcpQnTi
uM54mW1cwZwKjv6g6/S8AZgRcff9tGfq6Z8WkJwTSpffc01ejAPv1pj/b7Qw74ycpOaVzV4WDN61
Dn66kD1UsysHmu8qLN7FYPOZzvqqPvjCkxNnYJZquMKs71OhX4x+HG1SqY0SjqniVYgMFu2mBL6w
tvoDKJ0/nQFrHFUxWA8apa6RxgLghrDeRR3znvn+/8AyrFOtubV8qH6juh7yjvhW5qXCcJe733X7
nCHrkp/FGwpVBi3hVFNtKqR2LW/ngNBqKrRXFLWvFsJedzPfEXNzrFImHJ8+iHf6V9dvRinHhv9O
zhUqJjpPfxP7/W4LRpQLv84oSEKYX5J/UZtiYfJhRlYe1V1vXpw24A6u1OeWMVswf4hiEoB68S0H
MwQ44J7Lc4t0mpqpKNyqzD0Tg/9GsjmBvggu9xAf/cDb+PGMHHnZsjh5vlVvjz1cKNJHiRGnyBxF
5QzcGTA+kmG80cIxevsGRdTeP0alvMsU+zfK/pTE1765qBmYhLs1J1S66alcH1R1RAWYGQ7AIlWa
PQkA2MT+TFr+hOQCBpL8nz0bzD1hnJZm+a/k4NKyJdNXCJhBNxFzQVqc2NKPTbfgI0Ej3RFxapCI
83BoTzkDVKYut3phA9OSU6Vw+zcosJwBSZYR/p/NXxQ5CzgaWRNTZVEoWzeMVMtI+jHdKlA3Hdt5
ZFMEw+eb7HERZGYWFTox3qbC74A63f4dKiAUlpufoRgnCLN15YB5Qghx8FjsyW66XVxJdjUrpGjZ
ya8ubAnQ0qfmy2vwlKSAOZVaQIg0KfWngTdecDJCuFKBLBcDZPincEclsxoDvyg15OQHf+1WQyax
akWnYBXtEqLi1KuS7VSrkfPeBF4lKJD2Oh4Z5BlWr0i6vJ1GcMoRjGUxqq40Io3KprXQZK3RBeUe
SC7DMj4mDhNMHtRRKyfkdkvtxDGoCwbkQU5zv4cXRDdCHI0QYPNG8vdxOIx6L2PUPgbOM0FgY27Q
GvO3VefNCfoFJV9FclYnNlam3NNPyVzLuvoR0RwI3Yx4Z3cnvhyHCgBiqjVrq50v7VxuCvjTLyq3
yKNMaUIUVf9HQmGCXZz3GZEqOfNFarFGrHMqLTLjfhH8KShMPOWHfL7Pvf8tRc1PHoXROC+kjSa7
2r7rNmawVlSgr5QIRJdOugFgK+0rjytdtn05w3dFRY64qOmAzLZJ9QuTB6ps/D8oeMb4+b0afN3Q
5V9hvVPQgcMRN8G+H5iuwVIvaH2EHrRPHnJaVFAqltXqOJxtOFPbUctzs1WvKB4stxgjmCmGsrl+
vu0Jxx6H+MsPw1FAsoe/elVjTYfTpH5KNJgdZNXgcSem04UkM0JFhwhOgIF8FIuShJLKkQ8IE4Wt
jFtWdx/sv3bos5LmVu5dDesGsdFaFwzq6EfddnadGw0bBDu+Kw/GHYffmjDmyJFmhYg2N/oHqbSF
s4Ebitasgqyeu8ZEUTejLyMiugCtAT5Y94nueMwYcRI99negAvRrPoUnJN4VhU45cb5bP6e2XFLo
X+oFAOqI2gALCj1Jf3OtdKgJsMykL4cAEhZ6EJ+JXe4QCNSnm+P+WfhC5PHPS3IN6nqSh+9X3rsk
0PY5TpHgCj6Nw7kFN0N1tbJ1AP1/hQBfNkJeC//5wMYHceRa3Po0oTObWE5NJDzTUhpqE1q+WCqN
2RzCKfEQzC8sK1lUNXvlenxN7Umwobeubrs36K6Czt71CDVw1+RNWsxnczqTdH+AVVHux+UwAkJ8
CH1Z4hkPoHkvyHbLEC96VLu1YiCwQWhUJhw9aZY3PwEJu+ocgsLcKCsSpa4QNPMNyxcZ91QdnLDK
HFk4IWifAomS3pfJEJJinJqvurYOTw5tLVIbf4HKmvkfcDNmQhPCKQiDPtausPWVNMolFmWwUzuC
EzMpi1Nm4+HjL+5Pszhe/ff3KqxdybtbTWueYnSp6j9tnm6OXhZxnTy7W2KWydahHW07Cv7SFFgJ
nHYFKUMBPArhGFM6Ka75+q1oHFygdHyyuFSfegHazabsvLVf+2nkb0a9VN8G5qF6jcCi5McREVFN
xEt63ph1DfOPEXV1BkcFpCzg3YgH1GeWst3Ls73NMNSdFJKszsP5zZQh/bfhK18xjbHKCuQw/9rX
8xCa0KK1B99E6LqaWRhz1ggN6XYFUZFY0e8ddqvulcRv/l91UD8Hhj9068Nz7LczZBx8qXVEW+eD
CFRRK5CbF+F7Nh57ZZ+t6/2arq6Hrh5hCx1vyCUBZyk61ysLl2pt3Gi09rH2QXv8DIPtmcdwjiRH
u4q8uLpIs/w90q4iCA1VW9VCCPQ7haYDJa0ZJD0HKLkt1IJDC2RsqhRBr7cl6n95pSTg5Etcj5jU
MAL2JPsmqEIohNlQSQlcEE0YGUqVqYMPhhnhoorET6MJMSzEmPq03HtO/DO6Jv5Adl0CB0PcOWh+
py1qpuXMnI0BAI22EuIViYwMurBcYo20ZmUX1+is2RON1+v7kG78R0rkpmZnqIUCpVLV0n1tSdPo
S8IHzysLS8gi0bU+Mv7/k0UDZXqVzSzTF+bvALssilhMZuXaPt215Fsvq4q+qFaCd4D0Vu7UKAkY
a2Ye8wUhn6prHzTW0P+JRpYBOk5Q1QEIL7BoNta5preSdHajzXwNB5SxMVEcsHZs8ygtthmd80ap
PKob8EIiDitJcCYaThxuX5R50dTxRa9dbshZdqBDIJMTMI8m963fLQdOiiyhE1fbIctAnfFgubMM
OWTVowpYO4yDVVElT2FMz1ov+Urie0OscjdcWSSiszMpN08s0etVUXDkeDWZx5tuaKM7Dw+mAKj1
mC+CtOUeDkxKWKRSQMijdoItCFUaYgl5uHElj2FCwkdvqOUVf/t7iqzceCZUv3l1P+LeIRCSEJfO
r9nFf9mYTnP7Xrmzk/4ORUM8BVUEm1Lj8Zq2mvqKjYX4niGdlF86sMJTrfwnbprYgPHpm4ccrVH9
yTdBksXxruK8qLnZ7CLxgjSYeUERoIWIMJDQkIVvTxyI9nAdR1lI1Cz78QKcg5oTyZL1BPEyqCxb
5VMhpRv/WJjwd1bL4UeGFVulHMskbXYIGH6nm3fLiJuttgFslEXJ7gp/4C9wMIcRSX8uV3x25VlB
LntwsawfeZ0cC7XBrEJO5RXddAc5cnsCGhz6yKXmY/GsH6MEYqmyV/Kw0cBweBoPX6anHxk2Nf9Q
RaJ/xzWRc8juZ7BsvVjm/qh4/LjZEvM5jd7kT5bMeF2IPjQqwTv4O4NTbOiyI4YiIHx/0obbroAN
VCLCkiquDruFneQq6HM4fSKt3KTfTmOLboU8XqGHZcl0vU5TuRAHNfyVQL90DpLNH88Eu43xs84H
YRQNg6rIWA+iTgV2yV9v4DO2njbAW4A4YFdMCAkbg+ETs5PjVpDiF2d/GcKrpFIKiT3NYj7n1137
fHO1EEaXXW1dm4YRhuQ48ntc2g8mboYYv9E/da0rWxm7EhEyzrUjY+//96XiqaizdWYTgO4AtRqA
i0sqTRY0HHjrFVwP2cFlBuxo6GmNnF7UNWxJTqSmyULM1KqjmhmryQkdyYiuBMLOx7rfzk/MJCLw
Fl4fy4jHSdLERj0PvBKlaqcclcAIQJpjsmGtfBoIub5q+t6eB4+dnfKHy8aS4bUpMPBres/26l2e
oFr4oM8dwp2QsNmCZdmyLfveBft6v1j2C0Fu7ldhzwXRyOl7OE48UtdyYQBBESqRsUopfhB+A9NL
BzTk4Vgqmosy3kY9YRfUdWjs4CPnBpcNmQHCvHhDMDkMnpQof+eFfcAXMGfaLuOghp94ZX1rAA/j
Byp3V7HEi9dmyyOyYAP4nvLUyTl1PGBAVclFB7fg/2n+PfnUoRAwXa7/6yKCL7VEfcOm06LDGPDP
DR6Xtu70Z0p2GBdxkvS2iMhh6V6iVQ4haYYay0KJKTWJLAC1KkOxPwVJwZubGHwSZ0+CgOQFykAv
9GlpiMZ5gZteOwAVzUWsvWX/GQVuazw/CzmkNp1h0R8lIo5h3H1KBdBAzHzXaaDYupZqNZbIm7e1
5YowzQGxAhbS7UlYF6xJL8QYm/LTdIQpbpSLU9O3D6EIEEZWxxy0msAAaT8Ya8/f05b+USACeVu/
7X8G6VhHVfoDPInFkYGr73fPLpcot++tCUh0yqA0jymP44r6nYVki/hgkTEGxOb2RauVq3vVAaRV
Tjc5/DzZJAYzgrev72iZH5Ro72uPWnmwzWJ6mCzVBZ9wH6EgPz0zQlMlgweLcaOgkaMpzbjyFV9t
RrxzRUJrVlYCuWp1iH241PtRImRGXhMDWDSvQbfTzDnYIRh57QMI7dHxHrPnuPUIoVgIFKYcO1d7
4J7t8wtYXv8RNk3cRED2PBD+C1kN75N9i1Bc7tjhAJvUsOKUQxfqaly/PlSBbqw6eD7PTM1ohXUD
FHbU9KRwWB2ACmWyAWOuv9dI6gN2ENI0h7YAcI8SKwODWDa6Fv0otTzR5/2pjezkROMbfEYNwUzJ
o84tnwBsLWK9CvqvdZ5QfiTToeYnVJ/2QGSPS6BIEMiey39fCIY0lFuh7tXatY1/8kL/4odygGZj
nEu/U29oL7iYIoN9vHAk78HH2QVkIqyJh4P3vHO+ikNd2gBKC/Y9UYamEuOYrN+oo8ZuLbuSV2ST
EipZ4T+geZhQu2ZWAATBNxHgY8kURsjZiXw+tayXMbpZN0DKRzNHykd4Uf24/l2SlkvuQCszcBrP
vaKd8R5SSrL3VQU4x1yzLKDDoeVYNQAlA6dpgk7lLdNmImJmKYncdBARNmw1qz/MiQyvD4ZXWi3z
rzFOXXXVls9iyGAiArCK3PcZf5XwE4NG/slQDbstb9KqtobCpVVHKkVDT8UO6jk0oqlYJr13hx/m
dYOfdKhyoxI7o9TAnJdPy+Pk1hOJcAT1NOxzfKxR0GHsc1joiVUPnEz+CwTMx1HkglXAM8vREOJs
SvZgz5HCMWDeDm6wP/ndwqsbFwJsE92v0HWw0u0tuXlAZJPgbI8IrT0jfBVA5TeM2ivGoIhp8UoT
d2PnEqRcVfy1+dLxnN+KNVE4Z+K+4d7MhlvZIq5+tXhzBDpsAzGIty/Wf9oK/aK7BXjl2o//1WhY
8TYp91AxYfgWLcxzh28r3494CDGeETjUtOLm3N1PlRWqE7HneiINhd0mDOAxHj2HEkhP6StVDMlS
WVoU5zv6Zb+RkYj2tr7Km24b4TbeGcxO36dTzSrR/pEWN4l+2tircDEc9W7h7aL/76ZH1yD9XbQT
3gE9kNrKPG6dnN3eRHFKyTxzx+i/bYvj/F2D6PHW7jbbNuMw20mkk8Kr+LnXqweSB5euk30bv0NW
NftMs4PNs/Fxo5Wnrd85qTYEBefvzpxmVZCsgbgYArP91SG5g0LgBBsJxMtVBDL1iICE8Xy9ldoR
XUz32nEryEhz7yB/O8cCTnep1ibfjda7mGsVt9skIhqX73HcRP6YwFe3D6Pt89nz0ylsgp05GEhK
FYaVGgDHC4oIOPT7ffN4gtvmbPvk8xkxZ62NAZzc0TDEFdQOqL3Z6liQkClABx4ZvYi0N30KqNKJ
omr3b5IxObuGoVQW/ISEhECiN3kBWXG4a+ik26Sr1CNzs3QWQcBlD3q//z1oktJ9rRCN7Tck+yaQ
BgofQpj2mYWz1GXSiiLRG9T9CoCYfQcFmnaLdIq6m7f2HKKpISsGIFxSDZ56s2ZVyKRhNXoe+UCx
9shFjTleoSDNNNpx5BOqjzh3sQqDIzsJEr3bJ7vMADa0PUwOqwlq5jxcX/uTVL58O8IwiRdnpsP8
GSNSuTU13DhfafNLKjeZZbNpbl+d0iiDRdYYwMUaEhny4Aov6BRCBhcyZRdSTPqqRm116CHa1hV+
cW0Rm9OwrmYQPaVXpRpV3IVKHvbCZ0bqPz6hsJF5ziH14D0ms/gVGavhrNObdo+Q+bhMf7PpAPDY
zbUQbvnh1JNcEYBEwZQ6YtDmHHVmqEKaHuqe0z0ozd/WYTRfC3bTx9iCfpjjiVEvOZpAH3O38VsB
T1GHi/6VuP7Huu35SthXb+QAKkMB265af9DP/fzPDkXP+CZuSldWSHqBXwEnzZwVCCC67c+dhaQ9
z6735CXFLiPFSknFTCvU4hpEVRVNodUXVf95Uz9aCUim9XAicocF/xs+bJParmyNwU73JymHMcsC
3/IZgwQer2RiY6laKSN2s6whW+Uh6A7n3SPplOCh3r2Z5IpWrYg7K7SGpSUdgUIrizaovNshzs0d
8JSJ73B0M6pjDzP41TTKfuFAmQ0g7dbCN3eaHyzAt0VHVl8hJikmutFX99ZnIJZx+HViinvaVUyO
lnbhQl4tF0yQesQHgfF+D2ZUX9CVfcq+D+Wh5VXZNlQgxpIZ1HqW6iLXns9zw2YuIGqPTvdMYmqc
3rECZr/a6QcpBg8BZKuXZnAlwxfxmppYUAAvV9asHvyKHYM1HmJMIL/Y4PKw3pSJicmUNtfgCzwF
ulfNvRfCL71gLW0qTAvgNI2oY8qx1DubUhG43SaSnr+OENTAcMx+ihxWXxD63BTv/oz8PWh1kJtL
4BFX1WMZ6qh/vLTjIDK8NG6Py455VYbVbHhgQRYf5Xv63bLTKq+qSiuVQ0I4PUs8+tBhz1O5VBWa
K+x9G6GnfZEXKSEIvm9HrtLnIs9Z4vXNVKA3lx5jLXrw4JruyNf7d6K8EqxkhlmH7fErwGa5GUms
mNQTwG0GuZ7J/aeZ+p2N3ul9G9xoZsEHsXg/rxSRGJEF7InPbDy9obD8ELEWeJf5of/xE3B7Cmdr
EPJdJftyOVljgYE/w9c1dI+rkgFqyhjA+FsuAL+SotmN+2gAvMFQWFPY0BWUGxvIPw89xTXvD6xM
MPBLI9gYy7NmZ21yvDLwd2WuFXrLXqskKTxCypwZ7oywQOrVMO42wwU5IShlXTsiQ/LqwvBzUPBR
F/GsxPGG2snTTfUxxRT+orKicSRuewBxsPa8Kd3TOUdFR+3VPMZC8ptRp2iX3Ddj1nsa2AcDRcuz
6PCajM9iU7fc7U1cez6qiFcg/cIIki4u94HT/TWnw7M/6ThNT6wqADTjYNJ1uluBYLIWsgYK6ma1
t/NNpDg6641kASwAQ5xaswTGSBB2R1ybz+c8LQf3pbvv337lQ/CqZzvPyQeL/6Y4qirhIFySUGo9
UaJnl4RjE2MGXr3pX7bZHNDholVFq+yvng0T1s0C235mDGAMwYz+dt9LIwtCTUtcdRcvLABvuyi5
GDw1aemFDfSXtjMhIwTNbiDpO6t9JJSfQcEjQXKq8grCyT6zdCYXk2hzurHog0jNgO9rr5Dew0G8
yVkhQ46YOZ9+TQolXVj3MroWkN9snnvatSas05yfXWlAzS1+LbIlGFTA0diMYBjpsJPzKB8qX7es
xSxoey0FKDtJ/TgKvu3iKmUDs8PCIYcPHRvHjZeVHwUICaG3aJ2HP4nsr0fHmVHGwOiIuVWVAryF
hJCDoeG2k6MdbU7EwDnYKQI6Ca0J16LyFfbWrzGWjUz2LDZyUFXIxiw1pZ0NIJhBjSp313jGBLAz
cUX/HYxmaXy7/0/nNUGu4O9qPGtsVI5xUWYN/bHYJvsdK0azZQyDLZ+1jpufu3IxEYiAMoa8yHR9
dnqgeC7HoGrd3nFvsdixGYjxS51N+ivG/sKq7Ut5M7Ox6Sx/9UFncA3idQsIbXl2458LvmMTr2Ei
KdDmSTegsBND4veQSeu4k/hSZovbdQebajgI8T89uuEEIz3ROAwlcapKOWFrcGU47NQ6DdTRMpD0
Vb7SfqiJuwt76vAWHxou+PO9JkQSHbiLwVf6GuZnyAifZ7unJHNcrznPqa00S7OzDmCviRp43aQ0
ZR15wcoKAYtoxRZx1ZQO0iJlPyhG70M5b5odF62FbeGDpgpkWoAB0WbPUd0lx2cCTm72EO5jV4Wx
OR/LOSQBKk5wyfpNXBxSV2j3z+Y+tBxsGTLzrJOuP28gE6dCIaDWArnTSVfeHuQItakdZSf4ebhP
4Dzrxi4Ecl9xzfhfQuD60gxhGjpG+GzUi80CoWpBzlfaF1X2uAcOR+MvQOf5N+k5LbllPwrNJQ44
RdzQT14L9yrKeqzfJEVcAsJvCMOsBQ9ToDWQ3cjHc3Finrb9eTap8uyoNP8N6IUeoxBlgPC9KlPx
q5iMVbvrDLntL9mLFE+GdIQAN/TjGrN9ZHTFVjcRKR/mcKRS1JRgV/6VLtuNMclHGARke1plcTcY
/nu+RHBCRyZSNTEJS6sbNfEecaWdLHP2O9fXP13NWzH1oCc7lnKkbfi9Uea0e2j6lTMIZGmmpqKS
Y46VvwHexcRPjbGGSEEXoKJRhtdWco7seH8re4CLOspIaAugL181Iw8jUVUoFqw/BUPBISpa26gx
oJGVcIzeJOHgvj7rooAocFEYNex6S5l1o7mp66qpeH9Z0eu10MLky0GMCJc99S8zgNLTAlLsxwmr
YZKPozP03lEj8ztZjDd4r5m5JKmWaaQRsyfnwQWGj2fac9+E9ELuO/q/KRwQFmKn7H6up+x8ChPl
lSG/5TiJI0joMPjYCzoORrnyvyUgG6DeF675cRnlesLIWLSQwVO/XP7frPztCH5T5JebQUupNK3T
Oi1AHFpOT08/adrOoKCHuWpNKfB3oKMN+jzVS+gv4bCIeRPv0Do2tAnndLIqnk0zLMoz/lVDJ5Il
xrWSn3csMOLbar8MopN4X0SFgZD5t91D8Bm3T5z2wGW4KKGQENS++XJXKj7RxqCqeLutqby0zPbo
m8+kJDa0mOhekuRs0KHev5HfUZWxmHS8XoK9s1KN+Fu9YT57mgMCmKJv22BXsN8Zz2VelmogW1c2
aFcYFfDgSJAf7FYqQdM5Xw2uD4pXbhhZmbCEXDdV6m3KtgZOSIqsfXrXPAfNmUGXPLi0Z3WbXI+S
VXnhqPYBsdUxNjRBfdxoecE8h0pheIKle/3IAlhCIs3FmqUoEoqkF9oBQ/+EG0/lRlePP97x6FnV
tWtFMyngK9+kEuBqpaa7UMpGRHRumSCd287oWUXVg1aPuqJ7hJbKk4AK351bOh8DnwIxLt7SHMm6
J2S2dRqVRmmAW8C8Mx9fNkem2qqJeuDJe8Mo87a8nTau1o4zxgwh1ZvPFKUKZ2xSX0m1uiIjZnsg
f/shCmXKigAZPalH2A4nc9ek9B+GbcqDHJUWIwsUnHr6Db/GkXt+MGJVAWXoXiioh0jryx57sBce
lfWw+uQxwPsmBB0uiazE9eLuPXRLaBrtd6SFg27fmEsKtVjkc4G6J1ceeuOF5BMMznG5ifmcm4MP
bQna2HoUOmUqDdJhcRg5D4i40TfkBzC6vm+0PUJTxv3poJuJSg7/64hsyV3ih3PZNuAqcQhxNjR4
Hy2X5XgH+VFFvSwuU3XXgRWnYI9Pt1X0hvT2VZD337v4Wb1TrVr+8Qcw3NdU+/5s/2KgVa+YleS5
iTHedNvuU8TZJwogAe4afFsd0ubhG3X4Twb0wfGtVFMAJvyMtmp10iWLKO1f4l2J7VMML3VphgYU
bz6nNQG6GCVxMpGbN2/sCviu2GpoTkv/zCRMyFLJgWiEZLBwdnZomx1WSWvI2oMEW40rblZBvBd5
CA3Z3RgFCn1h5pPoiLlEF81qMxZZgF6yXaT8/YTEOlAiV7xiqPs9PMW8G9xlfgGgT1ZGs1SXwI7G
gLurP4j0HnwBweS8eBXuwbPB8FkEyYwdnexKJ/uwvOlaDt8qlHpUYDP5wtFRdEcU+vNriuGW89mu
IiWQ2b8x8fSjYKMu4hLg27FI1Ty2tK0A5h8dpskjbhMOeTxd413pFz5WoyIzQeOIBWIRxsyXHIXb
bvHgMG3yLX8flXaEBRPWCVlITGuyDvlH1dpx82nSbJEReGndo5/EYDSGLwyKfYRdE6EYwonZU6Z8
eBsSSOtk4ydVg5hIxim8+0QruqD/YlBAXQMG/UiuOFV7WLXETey8nK9oSEPiwwxGHJV8DuEoKqAb
m05Ch3Av4YPCqF3UBPPgusbJXetm4IEP+alhv1QF39Z88q8kmwqZQwntnI7as39XuxB6BdCoLKFR
fylN3osPUAtNXnGYLIyy7ZdfdS6l4gy+hTsJOSDoCEoB7b1s7Xq8EpeFl2YFq/qjNJ80AphqT8O8
/0krhY2WH9CydHLLFeo7T7Zub6/EC6A3+wc/8ywdjrpjqyuzVY46r8vEweZBjPUprPgLN1uUDXgW
iV21bE0cmfKZkSKUv/rAFEloSID8rrPm0kHWg13SIJR2v2z//GUnQn7Sy5YJrLSJvBe8623tLWX5
lcp1Q7YwRUg9i2YoiBacU7AepWBZbpd7wwj+/K/Uqt9HrxJrR6Me+hJoMzBPqOcPiuUB54R2k3+v
hyKZ44/g8jVhuDemE7398tuxt581XzCj1cp7kUB2BO+MP0R3QlshILOo2ZqJGuypECFVZh6Kxl5b
1C3NYSWzCkXMgT9dXEgUwBUDp/YNoNz+Sdbe7/wp3bl4lhJJAGj9ldQ/yuSDsWqf4ghGuHsHlKBH
In0h5TRm8gfNRJ3UZgiTpg6gLb2H8TN1VwiPBT1xRNMlGSgy6dmTQUmcvAWGsJ7w8W0kbkQkrzCj
YznpvsneapfsnTDOYGFUrJZx/+8PGcVFmJjkP6jAIG88V5IXE8OISOkgfWfhTrEYuNQocbArQG9o
gV1mXzp4GEirqzcL1oT3aqAx8AIfOb95JN7zQyKyN29zioibBgnxQkzFtEZXm9/I+4FcKNInm7MZ
jHhds441nGShkaWuEH87+tP1ZvQdQfWNRNUw0MR3GdJSgArSmtPYxoxoJVIGgynKaoi4GsaH8iRJ
VmYI63CNBo9ovTn4VTUqkWsS4aQqPjLOVYVs1is0+kyEPskeHcsh5KyJQT83qz591LD3TN89f+Go
wNVJBl0QOxZibt70zALKD8ni7o0dTHyT/u08ZQz9BOYL01qqIIPZ5pIUb3imIdTZvRCE0N368d7F
3C9LFqP9r8Lhr4cg8yh8VDqgFta7SmN+diBy3jNkBFM4LA/8YhZN1OijM5EUVUYyDZJXAGObO9UT
O5lB+dN20uWnWMIBPq4y8oMtVAFuZErISy3HBkZiZbqGGkmfw9FrBXcQzc4o81sjLfSbWyjOZQXx
UHvGgBOYMeknvKc5MnIasXN6V3WsXWsdIxITZ7wYmPq17/V/EQZ9jvuLFegulcphtgeTIHqhlibR
TKmY60RExv7+/WxXAruHKP6aTIFHMHBQBhSH1KCa3fV8tzS4ewW6oRU5WRnDyOwoIEKSKUccmyKw
PhW11AS6p2xxkZFC1nL524v+xd/+EFaCM0suPKwfTo0mUjkmmOeteUXnlSmmoyYkkt60QUV5yBs/
pUtmLfxzkbOaKpOJDmavAxb13axXBceKkwTbx9uZJyP1sPOkJ/+9xaQ162S3PHmSkFVWw4/ObXGV
uBdTekyYdtSadO82DXGqUtE0/ikF2UOrW3270EzARQsCPVAZClds6Nf01vYMp7OUVA2DAe9T5f8H
xofhd6cdpvUp78J0JY/sAZqf6N0mVKhYRinxCGxsP9/SbJTVYL5L8RV/d2iwCw5mYUN57huoYrY5
O6/95wnPdSGUaRofeKj8HhpLp0o5a2oC1hejO/vVIAWbXY74AR1emSUP+sbeGSaFjMVJcUgPp1eh
x+bG6DTX7iL/qDENYjtEs1tQRnQCidWiLstajzId8gfGtz8d52VluAhIzMtM0N2z29mXy/eEIQrK
oDhnqepWVa/V5Xa5FOrI5ZnNxSYEcVFJAAlCx2zb0GfNVn2Zp3+IBIKHyyZ80uAGMywKpF1j3pbH
o1FLvoVg+kwkgvJ9NnWhI3flr8/grgTwyvxnVeKDw2biAUPFZSjxym2aTNYwjCeUhGHsRZ1vA7Et
SNc+6wGWMCa7+NEb1Qvgt3McI6vgAOkTejGl9uwsPOLXtotcYKaNqbqA5cWboyZ9gU57ryvlaASs
9KemXbz0Y8rjJ53U5hKwhlSE3I+yeEEWirCeUXBgXIxNYDNb97BWJIfBIbrkar3MKZ8jfC438sGJ
QeF+7pbEmiGyyol1m7jnvliy0p5K+1vVPw5LG/wYaPYcKv34jHN0ocgBzho/42Zv0sYJcQXuVyPt
Js80xxupPf7AGilstJZ6exFZcFGbXb0OIIkGjsIQ27kODkfiChmwfh6VnCZdfZoEipg4qRwvOK08
YvVJuV6BPH3XPJpRlOx72B2bk1qyN/YEyXZ1+GGdRkp5G9WAYmOdrYbj+QiM/kACgIJWKN2UICZ9
2X+FJ68ZFskn6VKV9G6Y5Zd/1TC+EeHXYRWOc9iAAGtPvmSVi0aJlw9yauXk1iQVUJW2hPBQ27/Y
XUBS/Ti+iM1Mfu/FiAqwM9/ntu9zcPJg2yQnWwZnDuFQslC0phYxlpG2Bnp+2Y7e3mYg9hDM37VZ
eMPCU4loPNQX2JYEQOtLHrNVyK5JW784g6WnLHk25VIiL6ihkAGFlF0Qjy71WhhfY2XcvOUdj2Cb
P7J7Vo1bZU7T1d6US0tKilY9jz3b/2QLzh1VH5ZxmOvrWFlqj4BFfeegvAxRbzZkIJcMTXOeQ+/4
si+M99o3G3xTooTdfsg91MCfAGzKraiGOeQZ7J2ed1nIZXbLjiftg4iQg3byCgZxcMzhL4wK6YpW
HQgFTC0DTDO6PfK0AwAfSMZEl1K7P0C0uGrjtej8dz6QvbzP+mgThwf7V5hIWwmsqE5dkwtKozj4
jS32i7UwI3dKy8HjxkpIXwPe8HWeTI2QTbkQIwfVJ8H9tHPLTuC9bS09KvU2Yy7B1wBBAhnXonhv
Xrzq+CtDUdoTN9mEpJQCEN+eeobRIT8XXbVRD77QN5DXSNPLmlNLz4FarOc2upGRq7mktYLHrPAe
X/6p2nVImAY7IaGZNO5mLzs+tO7khikcsBr4U3msSX8y8W7l7wGBq/b8QJlTneuCUKNd7lHt9ePW
7M0d/EBTCuw9NLK3lIWbTcdEYXpHttpW688hPi1O1Q3WBcrXUkjUr0/23NfQucy84mK8fd1HP9CL
YwCZw7pXrVrUYXkaqByQICxJ5YisLhV1xmA48EAmiRlZjDkVi+z1oKy957MMGRUBZfYqW/JH3yvQ
Nn64by2qWPyHtBAxw4hmDg4MlRip589HqSPK3g6s3E6anJx1ji2cPbyfVywzaoxsRCYgj5J3nvA7
V00OWQvYTEohb8nBSgKRBb2hg9pAcBBiMu+2JvurBB8o5yS2ByF966nXgvN9JRSSvUBFrqfzxb7s
QGHOI6FcldwHg9TbUvbSZO/ohden4b9tm5rVmT0zAMdHCKDDoKsRMJ/oDYCv5DTfwlwcCoi/4b/B
EgxnefPm21rLHzmYKSGqnT6cj4KyvdDKmIlSFCUU3+3XShupsi4GPMcDiLhAWV+bgfQWNuEMXgaf
aFO2jzivE+fSheQUXrGk/+wg2gmxp4FWvt+5wJeMbMuJv1y1uFR/BF8RN4WdnaonFqGykhzIlQyY
q3nB9oqFSZOft21XpTqSou1gUecP3OYki84MSAl1K4t7OawL545lxUQGYNWK3XgP782Syf68zQFX
rRRzM6MqMCRjgnOhdgcywmPTo1uwQOiyuyYXQhHS2SqzOTtxpzJhkXA8CxxhPD7wfx6vUdUA3FpT
K6jEYpernElCy2RKnfTNySvU5+5uKfHZTtotgh3jqPf2YUW7hrp0ko9VJfJ9DMKfp0iylRrx/EZP
BXPWMEkLEBLsRvUC1fZiB2fYyOT3+QAFq6ZLBlKcMGBNFpeVuuWLEpy3R+vmjrCjBPI9NmDr2OPf
rns/HXOeae0Fq4v5P0Sya/1KHlV8M9r7YEBypMGe877GxO4FPSGjj6VY++WTzeFOJO0BfmwxscyK
mCvUIFqFH452FOjhR6yMhdsoMORFkvi5x2ZuN+RuC6d5Ld70Kf5i+Xvk/dwAs+8/S+X4p6KAoflr
xodVAVZMSSM2iHxQl6aa14maVUKFZjYzzOpl32TRijbNS22wxfxlhLodyEXviGvxaAZXmhRSZxFq
ydvVK/y+NW27XoqtIGOL9cItxOP+CIC+nawbPhaA3HN5Az2PSGBMpi9dhq1A60sNb0ohxK5f8MxD
0mCKACRxeQGNxhzTLf9uFcox2rr/KjPzN9A5kncvg5EHSdG54yXPj2HM/5qppQP7BI6W0OPQo/U6
+6HeZFOjr7gP+JmowqzthIJPnwzqxybnX5MXtQfj4Jyv/aenJhKGCZcPuYdA5EkNZBr0AHS8QMxv
TMzOheyaAeWCMkJ0GacyGsAau5YZM78F4ACO78cKR5BrOpBUiSMTKiBw3gGSQX0R7onjCeetE1fw
hZfwOVNoU6LqLM/X/TN54gWp8ykzjCrFhY6dwLLlned1Zl0ZtThka0me4w5l9hR+XWVBumUj8Mob
Eh6jDu4YEv77L+BeuOIQhlhOLR0dJIyOP17ousR2VJiasAL7zVdYgOZV8jvL1cM2naEj5WGebvYd
cQIu1ScynspuYxzF/slS0M8ht3Ocz1DjAbL8f+Z8IbJNrUwx4AjjqUvMcOTwRfKIue9BjFZWYvBH
Bp3LVn8qGC+OzfrNoiF5cbU8J2L36P8E8v5vexyox9/YwQKCUZhGn1xepw1WP5vMGmO9FE1edVSU
kcuS8tGi5lfi0SVQTwzagt4pVRPUzHCG6q1pt8sBf7v/2kV9Vol+7Tr2IU7YpYeFqEL+lpaLn4xk
XQ/bBw456wbv1NHN8wTdrYvQvXv0AcctS2BFZXas7e880c2jlWP6aFnkyEzDHNNdiwrTzw/etELQ
OK89QwzrLnF5BZOrDCS+W/9NTh9Ze1nqYD4XAUgjhZqsLLAhtnHUbNSgfRHcbMPO1BLb8hBfBdMZ
lbkDqVXT7D0l8PO1qjt1d/A6zL/MXTyYd1ev9bIMkUa+wqBffdPr3tGppPjG2yhGkSLYgCnn6QQK
DNDX5NBx3kQ7TPTJ3jmKtNANOZzj6B38SSwRixnyCHvXr7c3DzRDfrQXqYZTzxXcbpC2aPAq9SIH
LAe5VxqDnjDIDgiJKdSZDeP6UDdpc8R6wP2/Jjzxws07rx/SMYMGypI6Z4Hxi117XEVGA671AiaH
KtT/r2o0XmIhPCNV+VAZs3rdjgbYh6T+kx4QoqW716AP4MqVfFkCDnTR1s8DMudv0VkKTInea6cm
H1muo8OgmcQMxkz9K9hdolsPW5NMkL4ggMDMY1CM1mUsyzu6GSyB+O5HjSLSe8weYJf//YP2j9GZ
7ybWK4O9mzLRVFolUTS1Q3rADCohQ3NILdSj8EK2cSaENMIZaB1UNeUvlYOB0cVsYGHfg8N5FPLb
I1pWIbRjOooOb2oYqBL0Ymt1IcG02D8GzJZ6KC6kky/e4vMaVo57sbSoWa+CbZU/LW5pkuzH+VbC
3hfp/5udKGHYTC22siwHqEUZ1wwKOQu/wtK9EN8yk1ve7QReZ0H3mc3c4JxM+Z/F04XmKQQCT/MO
P3uzFnDL03ISWdcL0Biy1fkQinYtrPDRpeb8JsuEqpqgi9707jNZuA2wuR+ZuLTpH0I8t/xYUZAW
HxDOTgKkn30AUBEw8w/sA8hjVomWXnmqXF03bjdTbAcDaterJVB8pdmsCDFM69ABIqfiCLyGFT4N
nU+VWuknPk9h5vk+rV9+GO0AM5MIDyZlJMbK4lA8oy8pcbBn1XPGPsBuB5GBpmIIUbpD9BLbFmB/
4uglECMmq3f+MccaLLJPGEAIoAfi44dIHsvzk5kZfZT8cDXcqTXV0/aFMU1M5nQhgfzeqatLB3N6
g+aFWxmQgDXRwhZkDIIlo+3OdskA8foepYR0PkxOvsVTPDZFXYRn4O+NfqoUvlWWkfJohcvxsowq
nMnMunSnWyf4uljLGyueEdeQjzgphO9AysgQPA8mwz8DaMy30P0bQMcZAujCZ7kfQQiWst7Z4ORO
K0hq/WiDwVFux3at9X6uXYSLcv95gXdGy2jrFQjln3OfEg4otNy6j8hzld4rBH26QXS6SeKPD9PW
LcpYFTUn+IRdszUP/XwH2+t92v6M2IYXzlFfWCV2X+wujmVU7WVIz7SzMBu0ecZDQjV71bQHJv7L
bk+/1YL8NMg+rdRpclwDldh4YTdrYE10b+4kdATTXNbPuxKo/3FaVrk4I188ZMl6SqfTxmykZW0G
eaf+dkKydXMCb1AcJmHnwS+pQxwaQnw7HRQFBRSypCVqFwLj7ddIHllmeqwHb4GUdDjJIXkXbiLb
QXE9MX0M1LwzfVxTTVUlhd04GllbNis3knkbIRW6wX7ZCdRiG0doQO7SMMB1fEoqiGlSf6r+5uOM
YueSno61OUcPtTPvtikzeHHj9xwUcRpKOz+oAc52UW/o122dD8oQhxGVRJIM2eK1X0a+97xCSpVb
mzV/ij45Trhn/2aBbGM8acfQw/XuJrUUg4bUludtgEWE1j6zKwgLdoEtGffeYbBwUw9qhy5rJOCO
uUy7RpMvLf2M5GZgMAJeQHVwCywfxEn4y7Jbjk9PDfUQJjIUsgogm2LYtwUa53yYi2KW0a2RC6Fi
rSdZNT1+AWRyHrNe0IXzT4WA9Zg3xAD/sk8Q3dbZPsvEfKCpeRQVE6JJjPcbOMjUDu43U7TnNUtO
QktzbpzYJci29m1sLemBlCg/9m+NNSi0Hol4RKZzqELU4rVQA8zk2q7mvKdftHqxd7QGXK2cu6Zi
otzkvqL2iGJc8pDH9XPr6X9IXrR1IBFcSob2yN9F6yE3C5yxHcudTX8oYrEk/PWrpALFSm4VqmM9
VEiFCPozWVt9A5XmSqXuutlIWvcQN07cNPTX78SNa9um6zyhFx4+Bg4JZp3+9uv0bpaRWMG/oOVI
u3hEqjdfVfX3EYbdvLDVivyOaSh6RSKwnhtx2CO2RpvdVzknFQ+5TJAJrblUVVi6CrXoba+W7C1z
tcH8q7whrOjo7tQTq8PsX6jA14CI18irQ68HJyLRlYnu1T2qWd9o1QL+JjDh776lIB1Bsrx3rA6s
PYFl07P1nktYdhW9kkb70oZ1SQmVSgZHBQxPBnQ+V7kS4NlQtRUqIqXqVF8vo/0/VXK4H4q8PoQf
Y2eUxBWYT1e2O2hJLjDVWlOjoonDMd1U6BCDYyXrN8RZzm+Ax+A3zKcQSVhZX4Ovl4tSukUcTAlH
54vbphn85Rq9jcJfAoCJ0PBzF2MLnzUlmau1jzjkjYyIIzaxZiyXM02QLCRQck8DlzNWXianCkAp
GYBUt9iJDKPj4yKEIVe1TZOPriwW776a3Z+snLD/vayqFi+pQUG2hPrwM8MbTJpe0AvCGbPKsVdQ
RjjrSzmbWrItCBDhVAMEM4x2IRCKSHecdoz/cPT6y+7PXiYe3hSrGnDCNRm4gInEBrQf/ZXk9Vkm
VwtRU4X+NE5FDPTcMJsZj+YqM662ItFDadcg3+XVUVoxsDJqGUqJl6Xie9mQee6mH2O5AUL0AEX7
NCucmKkgSDTs9NvBtULGs71brjYkKNfbggGJrJ5bKVLLl35kp49eC23l/LBv7NXrkoIEz6IKU2QR
dj922WikUSvDCmfhhXxOsudhpno7k7Lii2izRA5CspKqxwbf4PZyxQ20a8Tj70tnzhLMf9oBMUhQ
dVmfTMJA5cVUeiY/F6oyZU9LIGpp5OfLD7UvzL8q6SiS+sflzBSs+JWZ7R6c0SO2vko4SjzlOnWi
JEGiRAdAq80VKHTwQ99H4W2s530y9nWV8ARmekooYAevR5A7PgOxBU0Ka1OfkmkP+yioOZeuLMuL
w1JC+F1MEqKFPRsj4Ef4XqZZp38RbavA6o+U7MJHl/iiE4M4lI1QUU6rYHCmg+V5v71tFvctu8g4
+CZUgmhAyhbLW8ntBCkfqm9qUpAH/w5GPrrDIhVKPTJBFP+/xbapNhjDKG0A08dN0sX0Dv+3+NKC
P/xLDaq1yHd6UZitRDsV5GhhHEJBKuXLnr2KM8eSj0nng43MO537fCoLwm32zS6250uVGQ+cRICG
60cZBoV/cQPK6jsvQ7M9XJg9cc7+tpwav7YUHiqkGhFEXYWHQO1HgINamteB6sVmH7apwzUTdO8L
YYqYumtjZ/JIi90pKecZTcEjlnRvOszV/gcUqxLW94KMHrf3r0fK1Sdega3ynLIyGj6u5Y0QCJ68
0GUNrlmnMeQkPyvXbCI+cq85UJjp+nhmnmMchmroZgbZwLiV/QlTL7iYk9eMpJkSf6ueF0Idvfwz
fpkl/yKwJiiaOmlFzIDNoEshrsq9upwlUgE5QKKLSZC3JhA9+HQWslb9MMFdcdmnV+S1Ynhyl5/L
7/Gpoq3f1xGi4DA0Q7AEST7TGNR7V/6jrmRLy54Pd3GXcnswvqC8w8jNRoJlzFvub3AVZtbCgmqU
ttWS8EsGOQSKl2mauiYK5gSFbMAUDq1FeK+JW7f80hIZkEEISQcpKBWvxQC2YnoXB4F0pE3c4F2I
Z+Q+StHy4xxJ44Z4DI6WTvFt0MPFUv0mbLzcmTwzVxHL/5U2Nzg8JI8bz/aHi5GuWr++ngDSm5Ts
1Y1xPfcVly83ts5oLcHuJAChBV/UhfzLX9ydBtXYVzdLu4zlBxP5kILq7NP+jvA082v656olHMlM
SPD2IkN7GIZVM1/Cv92DrEcFxmShFJ9mzNOAlgOl1ItQflEKpMZqV5b/GHeNaLeq2F+LWqHtwvNV
Z+hW2uc4jWXHjrnRNsewTENkeg2YP50jdb1ZVk+gGXz8Qi+id4l/X1RO2UKinNq2MRxuB9ujmDMa
MnDK7slxzJotBKlhWHXitVUXAqGDnXOEeIbdtkvnJCQOHLSO4+wQKrD2LthDF8gsK7cPh6nVOnaU
KDDrMujzdObV30thQ4jtzX/GQB731mP9lPnjUZmilJ20r/qJtF8A/G3fEYHAnC1i89CgFJm7IHIW
VhT6BuJHx3wQp+yeY5Byf0QJl3OBTCSu8nOcP62GzvgK8SHdPqB25PICvG+1YDj5iDjUJZTgaMAr
tyriPRRVZrtGLJkRDL1976goRy8KDvy4LS5HWaeGybJO/Hqp5lvrQcddtJekDDjqmxzdEXCvuhVQ
nrRnPBB7aLA4AsIAxJPhg92QAlmqsBH/uj6+6trSKTQY0I9DY9PwvMEsCxEgv/2b/TeNcjkJaAnB
24ZlNJcBtFdECUwhkkz3q8wH0T9dCrmbWDadLmS/QZqC+il2PNcLuEAk0n6s0nyFki8HuKD20sts
i9cERAbQMzy7TLKhgxCkSy+fIVoHAVgy2Iay/zUSnBvbR/Y/impQYPtmMtoZdMhNF310eWQ+wvS7
S9Dv2V13OShwvS/x7oVcPT7RaF8BMzW1ghMLATkDmhb6WoRFIb29y/3tSs2fams6YkuL5p4uF/tL
6cOXppBSpd+7/o6y0Bwx5cDv8MBNuv6UVG+gSF6Q3vf0eJ6tepgskqaMvt7bWR5O7hg4PgMb3Muw
6fJdqXydmAoJ97pC+sFwpQGe81lj6trGeAwI43ufm5ILfaGEeJEZF1xI9OF1c7EY76eQn8KPm3Ev
AqPBN4eEL6JD26NYWBNvlYnT6r4MbxJG3lLqNrn2oJcxZymCLyyxDIzr6qGvKKrVNn1oRqFZj+tH
B/SNfQPrdCEASNRiFBbUd86CU/6Pp9PdvbQ/u+OIUAVGzlQYaBUVJhhvOPVjQhAtjSgS63C0KGWS
+I7ALXn+0ITTwejWSXvZRbKbwwKopTw5IlhfKpTFpy8cgP+jb886cOp7tMos+N/f5j0QMOJU1daT
c6IghcUqlCJeGO1yPqWvryxmUBRNDUrHa9waRnh6P30jUoZ+PgbhhFtUbAEZINDj0CUWDaU9iEF4
I/Z+NQGaneAMp0IdGj7YseZLRhzSrUMt08LZnIf/LcfM3vcSto8543IfnJyXp9ATB0tDzUpmN7a/
z3ErE5HvUrYE5SrjXeLhSHrL8KyCIqgow4UURj5oM7+htaeuSNV+OhEo8KOYDeOrKiD8KEqK6jb0
13mrR+FxjcpsTYK3PpqCJyC+7DDU2B/h+s70YpMwBbKt6K36ko2M0kIz2AEzA9Mru5SpUnhi6S8A
89uT/GsxmYm6RhLpayIj2XJ5XjE7h7fDZRxUKq45wu7WoQopAQsg/xhOGOm+AWwz6OLuKqWiQx9X
e65YvugvTVbxzrOitMoaA5siwTrnVSjTY+UxKhxI/ZxDsR5IzEZY1FaEQOrhUsYwTXgiceD3K+Tj
wLDcwpy3Hc6oRMr7awfu4C1uVi0pA+7tE0MuLvAl1bqfQHZx2teWqwv+cck851HAUaJLMWZNVDYV
GOSrd282gG7r+LiA65/HweGZyL7VVWvkEBiqUMkOYaHHXs8L3a/dFiYnjDlpbNOBmzcV9KZk1nk6
3Yy0qP7zWrEqNM/Wd0nnYW3Xnu0fvkGnfLz5/OQV9jkIJnLvBs+RTsAtz1Ft6Olz3nvdMnNV8Y01
qjuJkVnV+2x+HS5OW0NlkoMTdFeDdixvz/7lFPY/HajKotXKiwvcTxBKTZUx+7+SVbl7km+fLTpw
aGIyw0jlF/ebKkfYkdJuxz5O6SY0uyJUwTW1faBpJKwDuI4DW+JZkDNoQ+VXcX31uFuIObfL3CQm
ekVPuTC9OcNLMS3L9RYQuzwkARLzNxniSpgJuW7P7jxSoR5A3MfH3ktj6subEXidlCVK/RcoUtWD
9cE2H9Wyfb626oq0Xksk2gbR38OSYPgmhoH8hnks1KY1oNbp+QM3/we3c5rybPsRzW2zNW00LiJg
VEhW9c9VKVCW+JuGyZ5I0fSqqLh2BgEzfoSqUCzTxI8tAQaelnGbBpuLHSiPqNqJy7EvIWnatV9r
528NE8HIIzjQLiAqETH2QCm/C4SoWaej9/0mMwkGqJsifG4O73lc0WBAw9SXZ7lHyuVjSLJAdCxq
yYwiXEkWPO3W36Rrv5CKw2Kpk3V83d2nfyZjdIY9RrLk1jqhQMWenGBTixtH3Uwgz2jou4kZzkrC
Cso4MyVxRx9vW/tAIbFxU/vBR041vO1tzjDg9LQPYEX+JTTCBReDYG7xxC2fOM0zbO6z08gmKRkz
rxVjbWbkhC/mZumVkPTekWfRHUTD7lUPVhYSq1qdzQCWFZqh1jlOwMeW67hr7s/NU2H/87Gp3FD1
N9hgS5eJZLElRKO/PeyZ4rgeybxZ0994MGZS9+w4mB56OjFQI6v2hsln53RTWbnl2AMQo+Tqn7gd
kFToP9KveP5d3ogVwdotPg66CJL6CdJm9Lsa18gxOd7fKvbqnQvEvJKeNsIZj2s/DUb9I28CQDL7
uoeIWRHMcfTVdhIvM6bhpTkXOENJiuwRYLh3wCdnU3tox1JXEeRaBYjH9j7hNT4LvrWziVIa+u97
n6lOVMrA+Ioez/PLC3xC6Sqv6wG9KrU1bhPb6buvL+LzeMmVcyE6ojtBGUbFBTFS+3PZuG+7mgdX
3sLn51GH95PBuRDKsDgeqrfPG3eK6vPRdhOmaFlyiXiff4fxfdrOL7PWW7D6w0HIA/rX6ADcSfiw
yac4OAb4LADhC1ZM2cYwLu/mS+S1FdEADiBENAlo0xQxATqEhsELOHXgbHQWbk+WXv/5ItiWzd9l
ahI+hJfEyRM5kY18LkMgpSN0W0vYaCqz8YZ6JbztSHHjPomaStzRYLqYNhQXRUmlHSg08lYOljv4
4X4hTjvKQ4L/MbRi9g6FdZZAsObQ118yrQiYNPQJa4q0TuEkCWVVxk29Sz/WjJ1H1Ve8oR6oZWV7
y80IZ8EaYkul7OQLC5kAC9qyBLFNdbJ3O/gJUUhtt/nD5jJtn1iZnVL/fCloJ3ODTwRwqZWnkVK2
RmNnst+bnh4QhM/kaTZIfeNoj4YvPeJLBQ72wDcuS1vougBn8lgVkNZ7vfvdGHotOBYU4TnFx7Rd
YYCoWmLamoj37KDTGxCLCcloim5ji0Jqrj/4LkKhT7vbIPXiC1TxwpcqjmfeIm3TWo8qJAVXf52T
l1I02o2Nhgzva4mxVlpMOo/PSnaB1EM0dqNPYuRfuAWf731K29X2AdQHLWiyLERff+0iY6/y7N3v
blXfWOr442Igfi81bf0LfTf6+4732ZY5JIlwKB5ewSgpCG2JrEemV9UpkaT65s/u4iEXlfsuF+CS
MwJllprjyDejChHeXboCeTJDrpESM6BEC6MSxxlAmvRVh5yX/JpCUcLoQTJQPx+XXZ72iVC6LRSh
ZntqSx2fvrcsNsOvxm+ZzN11FC5oAwJ4mMPgmVOMS/30z80hl78x2J7mK5gv/e3X91RMyfzskqy/
uzq3nOvLj2TOVIHhcmdHrA0MlOBHPC3Fv2NDdYklPgSy28HyQMu6KnrF37AiEh8QgkJyoRkW0+3t
9mRoByQI79/rR2Af3l0DpmIMajR6HezTkTZE3ShgNgxwmOPwdZV/kYOSJtZKZ5G8bOeviUJpbVYn
Y8LkVhk3NDTMjJaMnRx1XVYnWcgEN1ozF+c3pM6IIKuaWSmGgk2UDxogGZXyb0tz6lq+HJbmvDh6
dOCvAjGG16y/cMuk/sHHsArOuDRbju2TwVai1oiizzUc7IqP61RGoWvuD9JzGw20XdWp5sxXezQM
HDUHpCtYrP/I/ZstGOMcm0ZKp4BTSOhRy2KgVQ6KaEq/nMNsy10MqUsR3XUfD7wTwVxBj+92CveE
fImkhhlE2ZiPzmkXZLC1qP1CTF0iKOH9xc6ypFzbWvyKpsW8FpC2GURR+u/mpGPVyDtDgIEZ794M
1e4nYzI7wN+GwLkpsgrZCMZDGb4TTG4RSgNoDf2jXpeFAyYydrCZfCvNBHWruidP3YnbdYJjeQId
ZzZiRMIqVgIOVXLvtXBfsSh9evFHo4YaMyeljLHBDXQN0LJXvpdoe9d/pDvysrGpdzVQA+4tT23w
/nVBAMMB92KZQFtcYaAm/LBjdW8+xnkO9FWe9j3uQGVPfTAm3blMMbxklduMmO+6RowZZIMOcWp5
h56W6loxVIx6fMKuB/1Nth/a2UFn2nHXWGzMA4mKI3xXsbxYUXkxHZejBECTKgZkUDMHUuaVJ1P8
dRcebxArEjaxdmjdYm+0bcJWfALwYM41Q7IdVwgbaUQ+dAd+fvhpUeUDlKJZKFuanUAH1Zf7uStn
9J8hSiE975GpTG/0+YDAFXrQRwLunqL7pmcLeppga1zEuvuDRlAmj/IKKZBCtDwoHAcDA294gcWZ
XEG8KIO5eV4bi00lyVppkSnRvElMesZXoq0aqY4Nyw1q789ThLqqSUZHtOMlX1HWnLCrXYykP3da
Gc7G1ZzHrpujbC+s4wrqt5196HWSk5VyWy2LTcXMJs0oW3wTfp3QzX0KE8eVUTBxJSwZ924VrsTD
YPQQ01FPdy85JAcsv1gKyoSWBw8SVkA58NtzA0TQ+htcK9qMMm83LLJiz7ZXNlJHy3sWuLld73x5
W5WWcTY1ZfgD5xpAT3rtwuaAZq2v/OQIQcHqZflhuQry9WYi7MD2MNBXnS8TgPL1r8/mpelIqICD
pftS8n57dURmw5hzXY6TOW0JlloGa4sfJfXTq795tl0T7RS2fL1/9jtSX0RGKyBwSqRBgktylSSd
S/9/BIUDP+cCf7A3WYhsczERVwrQ85vUMQSxXAiio7GE1e1kYCmGafmYz//ojGfUISoZyLXg9m4l
XlFHDhQt32oG2rdIEbR3Wjc5hYqJpIrTws2NhctO1OQBrfD+8wLYtpCvjQPbvIE5x4B6NVeBze/O
sa/zvaWZAxCD8qLvSBkpf+4xTM6l7PatD0RYbcIgC4/WcXGSZstTftPwiGdJHawTUboqI4vBhGqP
sSExJ5uTILYUgog/b3L5+/557Mpt7YW93rbWT8lCcx76vooYkNG8A90agnwZeMrsWJ0AJP75GyeW
6oITl2odwgBJYQ++Jz5BQ0dt0a/GTmagivamGpkxeqyw7WoCnSCp4iSS5wK5CNEx/kVcGLs3UxbD
IiAHJgMpExNeRB7PRNRhwrHxWXFfnIzs4gw+HyiaH/va4z3oNA9VNLnCQmu+9MJasbYzzNW4AXh2
oX7L8q2QkHX6mn/oYNK7QJeMi3xSElF+Yj1R+lA49I+K2IihcStWhwe3p3n98LxkyvM3nVBWlmMc
ERY3lSO7rp1B4Y399R5w/xDKsd4lZ1nBLVFQuuBobVra0BQnyeyskuqm+f+eODp5rxi7lSYwNtCJ
hUK9SFhBXTCOEEQoQnwvP2Db3Zc+uX/McHlDqsBTon8JMBsp4PNGEavRQ37OA6rE+SxWdHeNPFsQ
xLoDSfptlBhpz8tg17D4hngw/mwaGkYXlrqwMz9fC/SBtEu4x1Z1EbqCQ4hV3Weg1LgcEzyG3Lnj
HRdNHcSMEfnV0ZbAOOwK1gIL0Gk75FwI6GLcjEKAbuyUN+conTi3xv9gR3zuDjSypbdjY2NXDTEw
horwnPx/ibh8zwtLTDlHUs1ViXCfT/34Mr8zGe9khYXokcvuG10bJOcWwgRiPlGs/lSpspbHIz0g
K3AlqvXl51+WuVnhL1ySacZ3cRmdj11/GTHHhAIuad0ErimHOLDyVAM32rXMAdyMnn8yw6Jr6L0c
JU0hR421oVhZR9SD+kHB9zlheqLHj0dz/Yswk5JkULerDbdNZ326j45IHblj3aK9C+GA51Kgkm+I
6Mvds2qX8M4ovkCuaLbc4eJuzM7lnRJvQj7xLQCCEoGx9DFaOHx6wELCBeoPPp4zslVBz3k1GWNb
uCC1zOpI5/0JptV/TFiEGxbH9MysLXSOR0YLyx1RWCDnzf/0KOC5H8X5xrWjrv654+f0KHi5fq1P
V+KaaKb+eXNyQ/997ZBVjTNhfA/MGBkLUURWRDOCuIHBwFsHP9SDrVBoCD1kryHIZ1TD3Fbbhsym
C9t36cg8jpZ14818LmqDvObR4eCciJXp0a3XXQ5sLZtds9+57bqf5dLxAOnWo2nvoiaDJXX41pTh
PtVLIsbSLphWlSV6dEAlZ8h4Q5jvge8zaU/kNKtMRQ7N1+zuMp8Uw5nS0Zt65YgIf7vWZNz1DOt/
zq5tVEmW0rrMyxBgI+qrT2gNAgHEl6XssP1gD4zm0pV1d4l1PALxqFdtYiyDnp8yK+cU/DTmglFw
dqJTds3dvSsE+rEWulToXQvGnDAsIQxY6IMwp8hQAiX+01msAiRor9XRB3CExa2/YwWQKDV/Kdnn
MBEBwQd3S9Zrt4eyrgfL/qoRjcQFDWmxj+wSmuUi06i4hKqP7f9SXO63dIKyCtv+v9v15B6P0Iic
/UZqK/BVvPpeFQCyx3IreGS9FFDjL4nnkMm3e1eY/wthQ2AV8tT1dYlQCnmRrApUXRNup3xYkijy
AaG25lEnpyEAZTPAhrveUKnxyPmbFicF8QjOwVTsf2zfmLOE7mNGO4BypWxjReS/Kip2uemnlBfm
FHb7NX6/J89sdtYcL6Dte1Z/7WhRfxizluBWQUZVjG4Z+7CG5ht5Lo1Hwq3ZkkdEkUJ65PXgYeN6
LKm12c4177lmP0MAi2AEkfWKKU4zRJx1WLYmvMKw811lyE534sB/77G1F3ZqVZQbZ+XvwF4W2yID
9nPFZiX+/sqMD3ydMFlGqA9Y6RH5uz8wQlbSTWlbC0pdBrE2feTst/Ml+0NgLG3616JNyLM2dUfp
6GDPJz9hQl7ZKIBwv2Wi88DpdZU/2fMZooY4kwG/9nJo2eNgRI232YxwVH7iApcCejBDpfpMIhpE
uBkAsWf7oCNM/mUQwXkdRgazbwuvSbgfilTeSZLvVV6dVbaif3/rBtTbUsIenkUtmULTAUALjTjX
iuIsAKMAMu7meJCoLGB7bmjO4zxobH8wUllw9Vyr5ybs5bHPmDvLLgG1cNifV/hn4zIJaH+75Hbg
T3Eug6yEH0o6TjsCC/MYhkQCAZ28O/A9esMLEiYYgh+GqBe4/7ygUtTENqbYBY56A01Drc6dh/vU
4LZLxlGHZe3qmzgc4Q4WE17RutK3C4/zczBY09OErjNrSKqajOc0uRydMLKuObpOkJLmE1GluYgs
l3UknoNT/hATEZpj/rCAYp/w8BAFc5EzWN0u4Ei6uQwxTiSwfENOAuGobktNhGWSP1xzc0m9eEQ2
Pa9EPIOB898r1II+b98s2UArTgaSb+/iprLcIYLeVNtyVM69sdqU3w/GFfsxwLeKw2ZzmCusiud7
2njgmwWH6WDTBUjzI/fnd1fCZlR7FOtMoWw/x44mW3xxVvhjV5XMQ3LOVOp+1fDDMHTo7LZXABca
HDldNXbogxjsJScPUPrpRbpwb5uvYV0nDDzbYRC4g9Gzm9ARZa4OhZq+lKoLlEO7SMd3IasQlbSN
HGmeYSUjFl/x6EmBRYGizeSOHkxff+6h74080wZCmh/i7o3GMGQ2SSjKLopwYGIyc0tuZHWH1HDr
ejd0S4s7mTKeY7oLCelo0rKb66pw5MsHIkKze+j1zDzoe67x0LJF54ZHfGliF1NstS4VCZSKaKSG
ayfCWlwcN2bSztt5HzqlsqLEieO19Kj1C00wHJoadYBqJKJyq0PT/lz/iJgFIq635Q8mqgp8z2J6
5EZD5nLyWwZqmefgXdT6mFUqVs+/3tJqnW6ZeW+7LFjoCrrVtQY8mvfH0F1zEDyjjCy8hK3CiHm+
zxgJL95SUH6MqS9NnwRAMRFsPZOAxa13cNWGYabzLi8TxF5Jo7BzZa9Sa2eYbNnHzybKvMCaWaxF
StIluLC0+7r6tZTZPgFWdQPc+Y71G3ujZZ7zQ4Vr43cEKI1aPzgSiEknEH60+3wnNwEofelDYqgT
Q82NFRKkX1ySEnppOkJI+r6dOz8yObfyJ1a4bxoRj7YxFZ1ER3Dzz0VHDa6QbAj8Ts4hFcISu5g3
lXV6twtWzCPx+7eQkgeyVcCkkmdxm8H3hJF0+bV0/524mBX2BSoKFrDZSbULNKiuZe2Pszn14Kfm
CctU1p0juqYZNToSqr0pCdy2JOLyYbtx49+OaeHX7qlJWoqCg4s0wXWkU4IEp1FZ+LUP6enF41ZN
Pg04KLKyLBg/btjgVCwWKeQHRVV4C4vGIZ+KylU2rbk74oWa2Nt/xcpSzDHcLZTGow0lH++l6A5K
GR5srgyDxSALK1D8G501mo/ldQvmtGxg8ZQ1mR64t7EzTGwge/vnw1JZqS83+k1wQHae4/SQWFHT
z2rr/grrGCOPzzluHAQmxKalaAOYEY7GzTXwt2JtyfK2x9q2kMO9/E420+SsrIO7PHJXWuZXUJAj
zy7q1HNlw63H4hDFeYgATSGQ9m0LSEt5TUHcAJBgtjqRJMYQ8W3cvCkEacu9Jb0tHWno0YvDcy17
HqmTN4ubWkhSmkx5oNIMdBImrju7bHmNwdN0O3YgR5W7EUJY6/1ewr35z+PjnqGX83ltRH9c945c
eBi+cAPE8C6k41H5K6CuX7AjmuYZ/C+cH/V1FiKTMlmBLZmnc4kmVHm6cfGs7JNI0C6GpwBIM9kT
E+NQxZvbnXegkxYHrS1RE9u332HVUqYRL7RIeTtsxctUgMGhb3UWD+bffq5JN+mbgyfeyklXYtOO
knCNfdB9x6OW6AVFfnwZwAFiACcxAiP0zuBYhfJ8r9czYy9GkbxKlEAMfoF9YurBYOPDWiRhVOvh
o4etkFxyTaTflQwzU1bWscy3phLMSEYwcdShgAD/w70yqE5NSAOd/orZ55LX1A6ZIg9+v5xMyxv0
ZWKrnzh8LyeVA6dlsO3ysVzunh9IVPHWOK++DhDLyHBexFmgkBm8t9spEMezGJG8xfOJO7sxDsxm
vurT8hCiqa3Jpl1CFacTJvlSGAJnJeVRM4h9ML/21+4oojWv1O3Mkv2rxb/O9E7mWhsXidQHfoDp
HpuC4DKPrtwcUGRFOMqWo+yDiT82/PW4/GrzSPjgdc6iBpTMuC7/6OSztBa9XiHxKFSctgjzLFfm
6eSes3yN3neGPhHLasZAeGbfYCvfskNffDUaKawGMX4RiUFwTYkYYOi0Erx69mbMpHnWlIlHYSNG
wB4MgSDim3DitHiy+jP4lvufWWn27kvD/upO8U38KrdAQwZyQBRchSi+bWLV4GYuTOvUxFdXOGZp
eqvdLLMcDvUXIYcjSQW3ycnvjZTrzurPZq8AjsieU53kDWnclOKltDQWmNwFzCFXNaNZY21/EfAV
pUv1g4xKuAFvvSBw6OoYA4hYtEDs70azarRdrQYVLeh5tlVXSmt4x3ayFRLXQRjYtevuzv3rwYvJ
w4VzCDo52NbuUpP7b6nQRuR1f18vKUN3q8Avu6wRvn9oTrhkO8YdEtpiti8TXvhHF3yEL71Ozgkl
Q25k15Y27HNingIlRz8ALsa4m71iCFudWKAtIKjOu65Sxj/TSk3HSFtSTPutQDpTgJc6Qb/aLlpq
goNbM9eAgwmMDWvSmj6EvY68wcodHVNR6eZHUsAngPUZEVgWwymyh2TS/nZpuXJdW+rae2h19hHc
30VYFPpIVN2ac7hGREkP6PV/5Dr1OkWyrdlM24ixt+a8TjtufNAfmzaZcqsTuiOpXe6rV6asvy5c
iiUUBJWjD9wXpQyvNI56GcaXZXseZ2FiOdyonkFflIntHM7AoAnfuUmNvqUA6gStHwBx2L5TeCU1
SukzXemewDg9Pqrk9sTatuoexE9L++hpVv/Yth47g9TACExnbZNHCBWlDLBujCmwfl4KcdvctBqO
CtU1XwQdiuf8Iq86O9qLgt+TsawVUNmDkk5qhq6eHSzLFfyPBsFkyl9+ts8+miHSL08pKu8jx+br
ODR/ujwbms2e/wnOF8ZFlKDbnBCP4dyOoCsSGGls3qqTMDvRWV7mTjXfla1QATAgp/P5t/buTTEY
R6swuQqbkOnm9+tFKLMAWN9pCOEp502KMj/2aju/2YhkHZ3xrHrEIydkG7qHfeyJGo48M0+MPk2E
EgX8pdAACHRFEH0upqIkzJ36Js/6ffbwijAMXaeTH+wHmJvqjWrMzwNRN86m7mRfLC+1ZePkfD6I
GiWJwi+Sc4GTzow2Ery/qNp/swwPuttPL0kjGnDPnRZfTrV44lnlPwBzx2AUDwKTP4xYAtIikEn6
YdrZXMvTaIFrEtzKBfqFdoCWOrwOSW8TolWDc/SQ326kUvBSdC4v9AnKl/GHME0ixvzQa/JkSwLZ
kGGKA2bJK5hpK8qoJ6kiO8UTQytpVjF0vbpCwZadplyms4MBjIDn+rho/53IqVgwlM94YwELUMe2
PFRmX4zkFfjC9nPcUMV2KVegyzxNqGn7HjCp/PNiwh5cQloayA8oR+MfGLw/6ECkHJWJmK/VgXsh
fqYXet0kNzkG/ZCIDwn/irpZyx3Z9KnBlWdHWbzgvoRCZWUYlS9K/T1WhbICQ2ij/iHUj+wQth3W
gHXMS5RzqCaAkDxzPF0rpbOuxWles5y4UQp+tlGccnExIn8xcfZDNVguGw8lEYiHuldojOnfsPLV
lrSQfu/3T14JaM9trh/WXU8ncXU0TztF86qAGvzryerJlyZ1Pf8n/CR6DeQiE1ARCJdSjLCwK7m1
MiL75ie4DeAw3I6XlmFBV9vvPJsi7RLjeCieHjXXWeYrWlircUFsOh8Db40DRED+c2urkwTQ0F0M
BywqcoCWGqijnVTRUJi9W3lwa2uYI+BjAbXqk1FUDztuaIeE0/7AL1pVZeKhOV68ll/a95XrTfbt
zDs+9+gx6BcYuTCyxJorLrTYofKgfTGyogByBHsdPABLcT3nfZg3o6JkQcnW+pbAdCm6kg4qAYlO
oZDAXJEGIgly0w1nZmy/qKcUS2j0KYP7k9qxSrowDfHknxaNMgUetSmtChbTfwkeXaBdVbFxjugQ
S0U9ezrd3XLGHD4KfE29nJC4rl7oj8oFhypDX5IU7uSkgLUKdY/xiT/ew4yvUM/V//qYZ3OpJ/Sn
IHXHOpOM/DVcw5/otlxywSURFHVpLfW/hNcCvdrH1steRMiGKgOMGule14nidKtyqLL/ExiWf/uX
JgKhP7zd3VAi3WPlsLtFAG0UCk9n6UHt7ZYQNrOwXdXDYC6XgHqHS3hgFvS6Tzwi7dOP8ad7jSP4
FrxohSrq+DXRPqRz9qM1cAS+NHymaOOwUlE+PhPt3kz/PGiLV+Ux9LqtG1KX3ZCxcTjUBl+gazpF
EfFiKpf99hMDP4LgUagK6yKaalRJo+1n2GIJYq2Lmw1tN68L6FrlSNqn7dPAbQ0tD9S2R+1B4Ybz
5P/oXGixI9ef/k9Trd7uD/fFL/VPMLY4JjvWEaE4TJv1b9qlcMw1jrCWJWCL9tuKOmZ/Q4bz68SV
Hu/oeSSIu6bfN83rS6EdH0kWVcQHSIuKCiVu4R515P950m2NKjwMiZuez+vfH2h/mn6GmSbe2hBf
HviunoYvl1w1gOAquJEGSm6Z4vgNW5jiHt5BC6h0lZwrrtpGKGLPouNuZdp3dx5jVkRulFXO8B34
BufC/igxN9191AfZyJdjiLT3zVy1E0So3A5Jvj3VU7QgJKzFikhn8m+sb/jVkOugF571Cz1DYD5R
93hB5ok16XIvPXcZsZK8HyDOu5G0FgS96knBrT6jQij+SyfAqA7SpHl2cG8ndKokN6HrRTe9A6z8
LcU8Y4rLcgRpYdflxiC9rGSTuokBA/WjwtpIyfLHn61A/KC+PMTEgHt4QoFLjfiivh04+yNLTK/S
TO/GFX+iBq66uj4MB8m4NVtGo7s827vWJ2B+qbQdylGjCcURnmamyZkh2/uzNWppKzJZe1YuMf4D
iA1y8V0B1xdXyQ9KnAk648a14ARLt9F5iW+Hb15hkDUtK/2bbYytrao5VodtAVd+SiVTcrV7Dhey
Y3CQJDw2M6U2X3d4ak9IknUtepFEEkXnmY9K5y1h/y9d1UkRdaS0A1tpsKWZn9M9+MgbNzU66CA5
HQ5vVx/Z6V+81TPFSRiaqpoKrf9fUnAaJUyGY4epcIBfJqIDKYImmnHXReMLi0vbo6WrHQNZmeZs
nw12aTc1oUDrsHFjiazuleXEROvtFDZk+24/gQeU+N7aYreg4fw9/xtzO8tqIEmQy+6USkFna2wL
YUGQCQnuxCfoTYYuq1ghYGYUOp8aiEj8oHIqVn/11/YEeuh0JC+W/PAY7tvzPv9a/1A0Z3U2+fmV
4GB1fyZSAnJrWAvJS93gMOmRj6BFVMBt6f6kPOG4TzuNDrrdp0BjJQaJE9ZW7/A3NvPcWgnW3N20
xL6vrFOt4wDVVp1EyBH8C1awN7qILzamOPLnaeZ2kShKSOQgma5KeEPCb1BLMZdk0ueCyLoWVwQM
WG0N8JwK0+BTUTh2RqfrefhefA3PbU12ms0PhV53V/DVK8k/gJQObYybeH0J+QnTNXIyV0pErgLu
p9jp2/aEhQM4Hl4zxAfIK0peDu/lTRaFIxdxAo0Xe000KFAeBA4b2KxNMRF2qrGnQutoh1cVkHrj
UTD67D9qj1nxFh3h6W/0rw3QPvtJ7hqkIuMXOD6Tu0WgEjgZFWImCagDYM0e052LoBnOJE03ZIyt
H8jjP2RhUEDgvDwYr2gFss+/osJb0x2pAhuTlby87StwPALSpAJge16utFACHuu/g2fkgje/JOT1
NlyrmhHlVDdv0jly1uzfUYdVad7kJ/J5W9YcsnPDeHZxMQ2pIt+aceQ8zdXyGxh9qXxcShp1pDS3
+k32S9crJ+XhVfyLmr+MYRDMqYNkLjZZujde9w2qJEybVe1bHKCCubpdpsFY+HceCwciA/uOe3Ta
2NN7J5u2SSxb0a6VPVJNgLQlxZc/UPmSq0ZPlUvdXnF1n6RwU0HoSk3DzFZ8jYcRbkGiOugLvZVs
U0oweRbesjRKCLIBx2/dNu4hY8q6w+YxIrdwuvjCT24owYCqaEYJRpPC5a8xWQ+yPhtywmDSGZ9W
laNu1HVnhEva77yXYIqBZwUDLhppDDENLlnFzPFwvSjQeFU/w7eg9SY0UO416pACswFuxNjMrMrg
7BEmSB8+MPV8JBUVbZLWqHLoScm4QPLMhLCUP37zZP9aagIbafp6lSRDMG8x26HSOAJIGFQAdt4J
b0+0/hM6XhtzU36crAjFmwW6tA49ngmH+VJdsyF1c4vHwxr8YRk2cM6o3hNzWi7WWvDwnEGDj7br
+r2rV3HT3DpKOew5FWInhp8G5bMTGdgbEiusJtQ2ECi72qmxwJHCgbsH5R3tMKew0Aa14Bqb5z94
cGR7mO4m67WALKO/uHdXO6KxLHsEo91tgfEFVB5fk87Ax3MhzSKRH3wU0TBNXu8Aes8sUZ4dwhVi
aZWS9C87wfApQKZddWrVB0gn17QEAVJ48xRtD5NJIYbS9PhK/OEKelIgyTXw79JERELWw3/pgE4a
PZokhqqtIp3AoF2mWKelihjdp4Au7aYldCbXVC8l/YLZyatSg6XnjPd1svcGT9+zchFuhCl4ixxS
Hy6P7LaMLcxOWxU4iCdnXuzkG/R95rOJQ5FCX3HRQcewSilWnRcqi8jyvTDqh2caUQDIMVoj7Ea8
8bIIsjB+MzkLrMmCbkp5MN3mZWcFQyo8IPAT6Uh9C/Of1gDKSC56MQbkDt0iHIiuMwFfNtbFewm1
YaRCeYJBk6mPQ1qsu/m2IwGEm7SFVPN6a5tgwYri7sgCs7eUvhuhGzAWh+hL5biiPBwtkACXVu6s
1zrzSuF1ahaWnjSZjZzDrGv3COhZbYwE0dr1RszPsbT1Ko0z6izIIWtvvv5/qzU/BygDeSdLjpqs
/JVRK5Q+VLQ1A40x0Hf9XxGw1oa3+qiNHlBXVfID1x+fc1IqsWM4P/7rya/suLd5YGcszt+pSI20
2Hb2NtF4C34TZT1ALK0WupqlBiIpYwQBdu/1BvKGakGOStedqouE38CgNNUN59v1vwMQbHq/HAMP
+F7zirb027uSqxjG3ZIry6LayIdtKbuO90kRu36w4gQMGL4U60OLAxxu3AVU22opX3BdeOaKj9oB
KTdslK1A41lllWFMJ3bpYcNSXdXCN2mMeip2mc+8pSTXUl/0JXCvzoMKnabx/iATBMEI7iUAKthe
wE4gX1hR3dngGQ9QaFBlTriGkz0SZlPQ/ZmIIV9grccCLV4KGF+wEXeDDmzQ/Hb6VX1K2srKHT13
l8UtwA5v+r5wgTAjGWLRucG0mACh8Y0Vuhn6yVT7QMCTaPosqr8wN2NYLisMDohb6Q0X0ltZpN8F
ytaRdACvx4vF+ufwQHs+dYwbaMdITtF3swno2KdQ744TRkbPq/26H2kw7HcFB473ubNLdclIQMZh
X0IxNdI5PS9SYpsF6WthFW3v8VVVuoIJ9ZNlHOwep6X2sWNM09o/FVTkG0qqyYtGxz4+/u+457eF
dOf6VC3WnVG4RzVDBg9QtvYAufcHOaxxjECSAxOpYQCr7O9BTo7zfoVItzS3fZXmG/9ro6MSrBKz
zorqMXL0WUUb2vF/F0UmGsddsazt2C4088QfKcPC77O91VituxYW4+F7ZGAWT1KLru+S7Zy1UXjD
u8GypKmO6aSMucdbyzUYgn4GxPIc1XbOnYXL4rHZJZzeEOzqFmuAqzbuTlSqy3nfck1TURGcFATP
AD/UL5a5gRe2QNnWJmwVMWIESYGIvjlFPW6hBCdfju4ntbY2VT3EegaiiqsBFP3Chg2lNf+5P7Ky
hWJOj1oMUJaFfKtpP2C02sFFbbXVJA+HE240czsVfhdr5isCnt+/7BRv8DZf7qWv6jmR+B7tQ5oC
+g0npZmzCBec80ZcBXPHt2NASArVquLggk5sPAHlEd+s0yW7Bf4Xoerb52eVwWguIDNyyeuICWC9
QlBxVGh2j/2GuvZD6c+aPJIz3TL78Gque8ZM8bMIDP9xM7QKg4uCakeArsn1NHkiL+Yi96JwYrnI
l3QtcuHup+vfiGTQToPXD3Oji8CuTkYReR99uHPDmz4/CuRB2XZLfTaN9ngOeZSmTcnTEkQjydFD
nr8nJZFuLD8Z5YfjLpQWlpDDDC1tu1eOnjgBVg1mw0P0eQmhOsnuo5Oju1GOtV8dExevqhm6xIi+
8KcjyJoz7K9tEM4/NjzEQ0LI0Ssy7LmPbPIw2qX+NjL3hwLgIgFeygk70HnE0m1oD81VzztSPm7x
Va6ijabny7yo63ONb0nubawKN/fldFWxfMWy9iPbESJdjRs+cWUV1vSvURuAsRFTT+S1ZXMVbZkL
DlIyE1fnlq+UR2wZRuiY/xbNOhh4alfVs6S2usSunsYSfBr4k8Dsn3Fua+I59v22fB7rfoDJi4pw
gHZo0v5WTBOC4ZG/7jkDLO8wbsLCGH2XEnogLqZtXXXSpwHec9/A/miOgUfsoNEk/WC/HYu5qJx6
4txu1+3LlmEJLQ+6Q5y+o/WvZoHMn1sPKQ99obwcwChleVlVGdfNBYUCpRwHlr7B/h6PYMfZ/A/I
9XGB140yhXH2r3+Ey25a6WQH2Z2YWG4JAasG15m88yStq6hQPt3dY3vX4C0tU5NzpYxujZXH4LfY
q7viPgcNGFwVLU1lCGiF/UItNXiMHAWX+lG8gx8tw1SDO9c7g/kqbdPwovxCnCxmdWT6ZhptMEg+
2SGOH+EMryT/VBItJi2TifOGrzDYJiwTK1q4UxXcbzxvgC11iGuthaNuiSjPAJ0gKt+tbtMTpJOs
cR+w7pZJa3Uc5DcaEMb/tptjQlO35+JUvBS72rRyM92/UjFgKkxa3W6RAWQuRp0YIhReiu/MLJCF
7y2nZ8jsKyXgpE7roBOpNOWCd6zV5tuKiK81JVKimq6LFDH/Yu8YVKGzEneZuAxgUDkb6cr6DwYt
Y8hAc9l0pT2CcEpuuTB7MICNewSKr3TL7+uI0Ji7TWE7oDQL1dSmpNg82U1MLr75sYneg/5Orh7x
40ZsegDoWvkMj2mOmoxu6D77VZ/W3q/8ASHkYCjN9Fef69PM+HnGhtic0jTwuUyRV50MHrpdnJ5f
U4dzn9FsCeNt1rYS3q0Ao80J+8XajvGJLzjejObRT8eEDqudOERJlIag4hL/k3pKaqL9gBx+2bQK
RbAVRuz5jkC9MQXS5gzn4OMOfPasiV7wy5EVHM/fYs77fJeQSvwNp12i66L7nb5r90dnJklixTQh
2a3KRGOJUSuF1viATpZRDEdFga7roPVW6KWankF2Nflct8CErvhPsP6+StB59mVFKP5zKF5PNfQC
xLPW/g7vmXORJJt0UbNwP409mU5TpNaKt6tTxUiecrddWfvA4zVzFoaQeRloRfrCFi+iyrFzed6l
kCwceKzpi+EGGZ3johWrHZvtJ8za0j2BUCzf1aXb9uA0VwhHAedYNx9mHnGaN4VW9NTaTKymtT7T
mFY2HtGItKpzY9GQPSdNq690vYYb86kuuB3eqGVpvhYx4ALP4doXnWeAcVO8itF1jJRyOO+ei85+
Qma2FQlfYO6tyGziU3yogOtIPyCSVTXn0Zfxh43bH1D62+QgQ75QliPH0FsVQOdOwhgegm0Km8lQ
S/3T4P04v45XTBAwh+g1nFiMCnyJPw2hrus8LEgDrv5q8B6ztJzXKXyZPQ9GZ2FxqPiAH5g60HKW
HhWohNLPj9MV7V3nUVW7gZsCVLVfRUfMx9EvkS6hBSyrPi64YYevjajGCSjzc9v+m8uUJ37BYnDG
KUPwUX1QUZMidjT3ig2tnDTTn+HmgFrdtvTk6vmTKY/C7PgXebGLfyJ6WOr40LGV07cIjMJ+w+V8
os3d5dS+iERd/7NKJIH1HPCQSw4rB5MGMSEkhql3S5EmE5Glx3ZXf8nMcb2ilS97hT1G3SoRRomJ
tSA3/IrtXenurqPIeEG9dNg+s01jkHLGy274rLc57muaYDP7TsSfUUxP6i7Ll0f2HlMSOCT9tUtM
xBaaVTTMw7j8JMqv7WYO+d70zvqQEHQjzePHklDBSuKoNYLf06Pvtv/tAcDUXZlFkB+vsTS1gqwi
aJNP1KAyWosb5GMFdkfqZ9Hh/8O66UANXzl9ESq1TLvNlLeS1oZfkGIQQd+0uWAZ48mhN9MqOrUb
OGmqjE2IyfeQmpvxdelm77Zs/rc8wZtpfAOAhDa4vJhwBaE5pUwCX4gHoSTP20opKJFyPOtH1A1C
tmc0bShBmriLOJAXCQAfnsMQOUmAa8ayuCP07ZohAIpDxF3UJLc7EFlBv9NFsWU782dB6cveESl6
zcxRMbXdp3tqQe1y94QplREoE7lJQaFIqCweC6scOBNU6yIAdHe40ELKCu2NK9mTuAMd+jjjM+Xb
RTC2UoN9iZdAS1amwlLPXQCJl0dxVSVPqLd1puQ6sDyskbFuMCd9K23lbTj5G8YMT+206AXn+xCW
KKy8QVyRF23U5HZKLcxCFnuo8CPnsUJX4/ZUFA+Ev9gkSbwNxijg/yLsanSQTWSDdnSQ6+/jXyHK
bYeQp42YycbYQcaAhBm+k53CifWaXtQyXxB4hFqkZG6XXKsBeVLc8zpJWHgDNm/6DCm9SwhfHj4J
hQIU0JQaWt6M3nhGueWGY5dehgG9wMaV0Ur7ETsypMshbk1gXPXkzP7OY3ZptWseBH4aVqSNkJPz
tQ+WIdp51xWQa96UlrPZDVDckBJaYcgBrUgs5TjrPcRfAxEnl5BJOI8Ew4W6DKj2sNSajJwBerXo
kPKSssDBCrvvFqgFWzrl4iw3mYmyyGJzKnkbl6Qc4lV2qRgDgz7JNYpR6SMmNHa1XLWnMhVH2wYD
2L93aoctx1qekg8bGW1tZvoF8F1PabGL1ltdw+wlFgjA9ae3VJ8h5wWVCfjtT/h/diLkf1PIWooL
JbpYVK7E0Bi883smrHRQy8SLgahLTcivQUO9o9+tFXrFbu5zHkc96OXrxDIEcY/tlVSBXu7Tryvi
lnWfwWHuPacjBnR5wyhJu2afMUT5VxcJikFwU3UIWT0yRY48wH0a5Kyeq05ObV7rSxsAW3xhGDIt
1C2MEc1hk1UrhKMhNtCHZY9A2bN1UIwxL9tJEYPj3UAMcu6VPAB3+5xVVY19oRYq8hQWR44FV6oC
tOV90/tp1xMIQj4zpykZaEk+HGuuOBQZAs+RaqatufUfLnmF5giTl4QhZz0738QoBkgiq6/mCPOo
4MpC+6Vij8Z9X2dnE1IOjzLsdeWtosa3jBfJaSxgrwFC9y9dzInof9XBzpHCQ58QCp6W3IephsO5
WyvzjvnJd276WCu8PYP2iP5hpwi94IW3EjpwCFzlcz8qSesrpdcQT4QYhkuT6dksqvwcQedXhOZK
VsT2HMyc/UDsZCiEoWdfyWBiTfZw/Mq9d2vGb4j+kGeP1qhn2P/7FYYZUG1qzsx2bPnL92NweWSF
99VytmVt2kTqcogV1FRsrbOnFcuN4p0BPapGZXCErIssFBbvgFsWaZu7dJGfy01O5o3HwBvvZWwg
vk0ZT1eQ8142WsjZIwpoWvubr2sEmgexk4hCmQijbLct5d9yqUhtxcPn9+cyE0SAhsPcmfL2+Bhg
0wSzQ6RPjBiqcT9qV/2GFUVAsZ9H+EnKOY8M5xv9WDEky0JfFovbM1L4K94YYHqtVcqhYBCeC50A
I5bOX0kG1FvmccuLDLuYqhYCgWVQAh0XD3ajyu+8MP7X0MENqcGDViZFu1ZYrqCg1MvWna2cidK8
gkvbgVdziCLd+oulCCEc3BFjqABVhVO9DrXKPEsH47X5f8VS3j1xdJ0trDROUEkYgaxCVns74eHO
bzUFSICg6Am967MXWZZX1PzuOyFrordzdxGENy2O/Eh6ukiQKit8Z+GGKucSNnc6oLBUKILeY6Hv
usX31rockl5T04+xrDzeh1Wqc5kY6hymrqrBVoDvI9jOVACxHtBj+nuOMvo7ibYLE6h7EHlqqIGh
oK/Jib4wfH5I1edxnAF+3eLqBhCEgC/PxZ/Zccxj6W4+vw0e6GGOzJpbaccB1NWYR2ldK9TSqaw1
7H1qB1Mx6fgsP2TT46se9bbxKV80OwfAYc1RqneHWZaB6IQ+pjsHGMwG057g+Q05zBrRvi06ERu4
mJSNCLZ/ABvPO497FygXllLhLESgHyHvux5kqT/FPGveXMFAubW+v5w4kv45ZIzsXq5SaYxVpAEP
VrXvGpDA0GcyI6a+KxgJcIML5m/SuvstZQ31etZxd/uCTcM8Z6G386xQ2Dddijf5HeHDHCg+E8/n
KIbLjUdbZsUfrZ0M7xt13RZVf5AdnKkKpvyI3J7hwaAHti5zgXvImFbTsrAY4bG1ygKHauiWDui4
F3HUL1SZl5RJJ5HNIAMe+8OX5P4eiiE86QI1EyrWYvmKFiz+svJi4ywrZc2FIZ7x19FzhEgCfp8B
Qvh1d4/gXovhJ8l/EW0MfNevWvvh2PY8C9Y9B7W4TZMqvTlFUddxuUZKIA8PgP8uqPsnAXTkeTLq
UZAhuULxEbX1V8odJ4C+AnjoYZHspcFnJaYoTNBXHm46/sWLcBmOzD0nIEehObTUgIToevTHOS9E
fjBeGqaEzBFqEdjBJU7DuATwc9wGWqtv71ImB/LW61tokq2R634o23PW2D2+yrX9PqOr8L6hxujl
4aiW5U9wFSXmMqRUe9k6NTSaPKjaakioy5PBiHlwKf7mw3/33vrOplxDPdvWGZ642ICTRFkmGRvY
W4mkispY9MEwgp9zyo/wlI+NxD3+z4Jf+oalbk2xGV5mjrfTqtol2SB8YZAv6rKejzb2I8iFfbwk
gXAsCJNjI7o2oxnCa5IubF1jID6bDVEVgyZz3Egx5BpPpoO2Be3LQoKUiIfdyqifZz4QWsD6rnbt
cI5kP+sR6mHDHr5ETzextnznDiFHP9aj5hkEk21A34/F90PyZxEIigPKd8tQ/zrZKumti0LxF8C5
0hRrWyVdpZipbT7phGVQs4DGZL04g5SfBj5pZMb7tNNvwgnSqv/GQOQ4sTOwUGhMTowie8ulHKlH
Ew0M30vzOH4P1KAxVnLXIyH4bitRkGa5mhXeuBvDZzh+IXeiIVZNnq3rKMLv0nUWv2c2B78Hmeyk
u/YMxJRIIYkS251NcpFgAfBpB1GQ91iqjIN2E6YXEkWcVp2k+TJkM+XTrWIh0FLOhPHX4QvWz0Hd
zP128mxba3OGnaqNr+Zoxv0OGTZDte8KCdQ4uZSODl7y1K76kqtVN+rrbaf1DWwSYrXoJa+OKd1P
GAUwub1wy8lOv0nDisZDFaewhmc2lB3rW+5htkLvITB+dothkbKtWHk24xwd9usr5aoHhiz/XYfj
phSOdM/sVMWjmsk9N/hTZKujDqdCIvgFRhy/9i5EpY1FkW1H9pIWieJU/9nTMaRBWagnhhfQjsCs
JverKSG4zep5P83fD5qcG7kmPrcEkCxPodA0wdS4FOHTWG2v9parcAQG+cg9cdDhP3gWc3JATXqW
sKHHJExHrEkhSWPchMXdoXnjYKmlB6RlNQjR39ci+Ns2iACEEK4rF4iEewmGhrUBLhPtv3Bk0u6W
YTMOtvku9OYZSQoBBMOUWG8TMvC5fn2F9Rk8cqR1MqApvM+743XXM1woQgQH01nHOh5GXfSpam07
yr9sJ7qXw/6/owRXHJSt+e9SDr57JV3947C2ebeucuUlldzuAy9qhe9vCUAJYFF3DbLzjba5TuKj
sqHNZImPHA7vgsQ1tq4J3TPVsQBBo2d0YI/4f9TFtR8rWAmtO0GAFpM8duviOlW6yd8tFwg/AdLa
gqNWspSescSZZ9Q3iWrZz3jsX73O15uXxXsPjSzQmrTP++u6iIn82Cm6HlFOa+++PGcv0GMyeykf
vIs0UAw+zlinPwdjGMwcKeQ7opQUrVj7vs8u25ESr5BO14FdPJ2p1i1Oz+iJAA5bZpi2HhfGRh1r
UsLfUBCvAlT2vlHsYXuR5t2Vpbo81GgalHz5libpLBBcL+SSUITjSdjnfiw2GCx3XaKsgkJMuMxd
2FfNFzlp+KV5s+6gMeswoSRYNFZ+hpBFnHm0pEJYpX8RsUQTk19ohBFbOxtGcyRM9TEeaLHcFXBJ
AZuzhAt/QMEtseplU5NrgpRa2hYlvuGwsXKh1mOsCBXAYfKPW2xipj76rlC6q4iW1YAQBB7rHE4y
I0CfYP03YfoFpgdY8aLXrtlgbJf2ETtDsWQJm6u47sx1PDuK0G+stOq1eE4BFvo3hELBxlJFPG96
9mZohWOebNWKuZ2kz2h4TE2Kau8JwHv413iAXUUTngfkrR8DdGx8deUCqT+L0iT+MVdvqYulAACA
KAFizDGNV7RBxeFaVpV7onkUu2WIIRU9Ab7Prx2OuFVMSrKYPFzBSL8xPCckm3fAU5EHxPP62rBa
Aodxaspqd57aXtUhyO576BVVTiRwVVD2Chxco2BEhKFYcU5A2hZP5dqd+aZhmpAHKDrTUC8Wahfa
i4IgO5LeueeN80khvEna0XpLkjYkpDlCZLSOzu5kQAZoMz9IDzBh0Z8VUzNwbM6w047LS/BlcNNH
EThwZmsJbMCGs0dKeyWVxg/ik935B23xDHrIbGiA1Ma7nMdIW+M9Wh/1x2ZVSPjbfIkYe8zZCjv0
jA9fFsqA8zPDhP1lqiPi0JH87NFs9ujAl7+p7de/BsWahI4IbwmwOXB7Mz6v/HeJuUfzQbXeXZDG
e3TiYcrGrJ+9MX5txpbJw8E+ZHHbC5I2P/C8B41NPsgUJ52KzG1lnufxZ1I+0I8wn+Qb+fhfLN9A
Q72DslyMtk35QA9eptWpSJ4Ln8rw1SpjRp7LY9unmFXXudU7GXyPwuNs+mDq9Hghj0ei0EZs21jR
SOd0LgcWKSaT6sOAOhOV4xovyDS840uJJP23D48c8i+h+tTHaZ7UiunneTlV13/P58wFCam+fLFV
RfD0DZwjwT0ERsmsU63vcfjtKWczptHRrfweDh+rR1pAHQ5amradlOklYATDCjc+JW/chj7Th94o
lThogfur95tA7HcKa0NaFe/gC7pkpTChf650eZBF0Hue55V5PySEmgwmukFD3ADcN1pVAEjLMMcY
bFlsyFNi83UESEMDO6DpE9ZbPgKgyDWyAEHXreRt3PLtna8B038CjedCBskrsZXYTGlHB4JKKHII
LmQa5lK+BEpfHb3c80X08rI0gsNHkvCTDUPQZ4c3HHGzQ0ARBAap71aNLV8vHJaFKX2VEcbaYiVZ
d4oZwYDGhjOD4VJ7s/dxl2ZQHbf0zZNjL67g9yZS6zORUL+yWNoC08ToiT28FMdaDbtFWCCsvVK0
zIptd8I5Ja6Xjr7Ovh/1WzSrEfVOX0bpBJdRUzhG0qvmTeHil4ny0ICbFJpLuXXFNbTMetKN6dc/
CQJwo6hi9Mv7eJXoab86kd4OciCwaObW/VfEfymOAsu8cYhLEZBpzaNWH4b5GRPfYd1zhp7cTDEd
HKZqSwrTVcBkM3OMz+r7fgW1EZYrClaCZAWG6beptKQkxmRhg4Hew805XJw1eFvvYqETEnL9y5xa
RWMfSRb+t3O5UXngDcksb7/cthwB65p7AUQlv3892rt/oc+0MiyQmURnIKP25ch5d1QWFOd1+HlY
iig3Nt9TkGn3HyALGd/+YMDX1pnnQZ7deAgx3P3tFzMCyxHGsbO+7G9DCG0X0w9s8SWCf/Ifsv1c
7dz65hERcHJ0nsBj8+01dodZK1uEX2BBTcRxGIVoJ7UEp00CF5HKwdAWTjC/duKWRmtoojwLAuRS
W1otDA/D+3LR2yDRWuvrcFpwcbzgqVPLdfOfg/8YcFyRiobxHHemQnUd5HFzseT55H439QV9fzi/
KGTtIIGA0O5WXOR1D0yUdJU+GH+qMXWbfAB5BLELsmA0D7J4OQrvPuclk57XKqZoceAef3dQqBB1
tDvG0LcPUMx1GzmDbN5kCjo9Fxt0Atc0ElJiPhSV2GMRzx4tTg4IJy2eEAxuGzYtcgHAC0NRQams
QJr9eaukljGr8ozWkEiL9ABQtdyPI1dM+7rZh/qOHDcwql1+EDI8tlybSQ7FqJDd7n8L9med8YOo
uOmuc6ZDeGfiVaWrPKTEFMSF3f5Jbfrz8MFa0O2jCbws0vPNriyRRO7KywV58H7wFcafTCUeEGol
/kkU+vaLBA5l8mlIKA2DJ1XkbOBvjBm40otgJrlEOl/9BX2N8vwL+jWRvmpNZzF+iEkdUfg6XB/a
daNdcKGEP9YkMR7mEc1ZpNaEl5HmZn9//d6XJrWJNGgioOc0zwhxH19UQWcHEWg05umn3tGpSOex
Om+MmwFbwSUy8Ln+XewMqoAESLCATJXMw52FeXGE8FKET+QYJDUdoRNs91uZEgZbr0+s+Vmx8nQR
tinTHsCDrnnD80c6n03f3a2tYN+6xO8alSF9GpOwW7CGf2GjOkP4jo1EA2VCjiGQXliDzHN4Jfeq
qrvB5ZEmIPfy1wSPK9Ep25PbSsudMQgsR31Xx+7k7l398wE1qdTciWKBxvTSF9bimxdwYtNGP1Z2
qt+K4ULC+n+S+M5K2vxgdqcZklq05GNzyE/ag5zo77BX9YSxs57eBwdAs4v/BmJ8VYuTFbAEdETl
O0kh+qCVKXZPj+UrNjpDDj7SGXimqbWSCZ5qbBQjxDaBofvwdojHWc5b93uj93dMFVBfDKknihJN
PetPiBTSsQgzjq1Smy72lo/LML7Jb0Zi4WRNIcA5ei8aXurtY7f2j6Yn5KRa2rsCNv3i0W/Id7mC
lku4s9wgqYD/CHl84CPNAapCymXrh8wjkWAm/9biSs9W3/iStdSvGeqdT1JBNBFjaNoTzsJE2X4l
0Tk/eTSjMBAogmIS/b4b6rb25OCeBMHRCuhlrAM2MAmiOLR8XP+RyFwlvvfrD6I2BNfcU6scMgNd
TemN3AyrHduqhHJODO8LHQu3Y2XH1FGRsowt6kkxUPzW5egT98p85OYaSmodqvAjFjqjXqso2v0w
5mNpuAtYmkHpwjcdhv65h1TE4vFPcjb0wazd5VlNl37B4WELJNXC9vzyiE9qnSQQk1OAossbHRCL
mte8c5lNfmi3RjzbbGt19amvCO3f+RU8fMWxuR0dDYGGcosnLsbyoXmoi4lXhSAVUOPu2B/LNujZ
FkS+aAM7S4CBMsh6dj8Nh0SEW+0CnM63ZSXf7cwOwBbRo1CI8uSjmTTs3ZvXfSJfB5SFg3ZiWNIg
7gl2Bpi8bvw6QqR9eYP+EaXdvWMzZrlie1ETUiJgfabb8ZSM0i25fAPTL42Hqs+4x49VRP2gHbWS
aUAjbAJGYf94trhvhXFNtfCFfHXClvdpN5mqhG/HnCbrtWzczW/45MgOpBQLOzo75ZBX+AiVFYmy
N9iefV7gW8n9II4AVaHVZSNh9Hsgs/E21nUkMNBJjmQ5FSvCdXJnoWFgrxLqjF/wcL2JGnQE9V/O
lcx5wOfl3puPOV2deYFpLcROa99UsbB2Tq+z9ZXBAx4Wo44cLJpZOMQX2sWomLG+MVk1kb/mYNm2
7PE/hqC+9C2EwZsNMdeqK+205JZSDaSm5hxlmLu9zjxplZgwo6kIcWjwUajSJ0pvzY93h9dwK7lv
HhBGiPHtfXEVBqH+smg/E6bz52NNHRZl3WO3kpi5Ul6ca+9doTiay0WtFwsuG47OdZwhYc7f+ysU
BNJ2/iul9OHvNoPvegulqQYUu8RJ6Qt44X7twzWRCY0rSRiJcvpnzJ2WMYLI7m6YS0zoYru83ZUk
otUjbrHTPpPON5CjObjvfNRNdaaBt9YxVMbbgYu/PsygAbaGZTGt6Sn1IQ9EET8ruceiWSUTpjWt
mkyPPGb2kAiSPDuTA7/lugzkBHNUWaXrT6b0qi6GP9K7eMNMQ10trI8/kKbN5ha4St5IBaTtyU6Y
xDuzrf82cFTKLm8CUHeUAlbs+OGpYA6Zp3QwX5WDhoeGBNYP4Ps/Sni6v06+1dlsiQxHjRYPZcZ7
nG7oUn2m/MS59r7WrIlOseeEe+WBOmxwBUoXtm+cKVMvK4W0n56yrinqo5i674+6NM8+iI0zBgIr
0E4GAt0nI9eMXkItik5XstzcBu6ziZMjCBtLKS54pha05hb8l4G++NRgmqmqLLhZhhUt/j4ViAcU
ZjKvs8Sj4NKEPIFlPrYza/FZYy/4isTtzJtG12mj3zRC7x8K+vwZ7bx+aJw92s1i2+X03qD7ok2V
/9iyXzxnn9Idy0jymhxWGbk1NGDCMJqlGijkasRvufOTZVXjZHZQCKVV1y/eVzJx3dq+QzNwadyt
f+3RbWEsS8d30peMORiS0Fla7DBA7AYC6fp+5dXfph+BUZNVD3+LhpaOQJng6R+chjObdWq6knaH
mKRErT6NoCq6n2kmlfmoTkuW6cZLfhkDgjWVYg8dWX20j2X2pYCHHR0My9aXGHAsoRz+sJ3xx3HO
6BPezN3dQh70zlEfD4gVDRYGYbVdhNa5KOZn/JPq+R9vr7oXgKNWgos79XzoGD5v6osFrxibqL+U
dBAFodW2DHoPDHbyio2tQ4uTB8wqne38HGtPDbUvLZ82JlR/PWV3qdxd6jhrizQgP4QsVxnCc8+9
RnK2s+WNu5OX3wlzBQu/O7tjcIqwarRgV/UJ1UmJsa600T36mkuy5Xft4fpqZDLSsbV9OYDDB+tB
aKg0TYewRCWU3pBtV+KiE77sOmCalebYbpHoOaCur+uO31+I1DQAXymbp7MZnyFRV0ht8+SIl99F
FAO3SixqDFCvbaiM+ZRxNniL1xJdhleZwSVxbk3fw29+NXajM/oNoVZrjTTPlGN2/0B0zKz7/B7k
0u3UY/uTNOYuwr9WVG4h2gWd7tP4b5BKiBHyzMlIgIYDtAWETtUmrUeL3fNjNAPi9LmN3E8bEtiM
ZYU3nnjPkSDjTtHmfnbtMnFqDYTfWRsCb5cRXTR5v2HYU61lax3VhtYUA9/33rIQLTJY2nQc73dN
uMOCa1XvpHfLqXZg+uldcCaqHdM0wAW6rTTP8kE9sAvJE5koBO9eiioNcQQuHYxunnkHVp3CK/yG
VsqHOWXnfLWW3uMl0ukbyHYCHyCECIaak5z2Awcji59GOVCAHQXUwUXP8osF1car4WCGG/C+FOg8
459amvEDQdYYqQ4szpU9pCLDkpIsZUpUw6HIUV4qAeKM6r5fbxkgcXfaEK0he9YJ7dxc+t85HyYc
J6jTMmy+k4gor5P3ogrMni9Z1StZESYpDqqckQ0tB/OA/0rsV6fwaH34eXEr2WA7VxD5sakM5I43
CnF6KzzCTqlhEX60ghqZuL3U0Qwbt314+g1ujOIXiemh2I+t7imOA5ox9WwFhwWUk+kbVZ7yR00W
dMCqX2D0rllLPseEi+DUE3nT5fJPdxVs2LBrA5Omwogk416zV/FFxJa2tq4QWLsKND1Gv9FLHipc
Ope0lWHk5v8+Wrg2psnvQvjltg/Zrd9KiKOiA64eycV8DgCXJhf3Xvgbj5aLrugD+g7r51SV1wX8
P07j64QR1s5kLih6SoAXwCSSy4pnp9u/0f0HmgEoI2MPFuLDi92vMwdm8G3aMQXuPlKovsD3fCrh
szqOWP/1mMwv0ZKigh8ai3RN8E3/1zC9/HhwtphV/G1UKpjmlQM1EhDcVTpEmvRfaYaP8uz2vuzl
J0XPpS3zPJhFSojZLomKSH2/jfc2FskQv880jg3Nbc5gZCTjXI2w8cRZ8IAuCu8OeDAQQCsSbXpO
nbqb+kJGhPLjmeMNke4Ap8Re98fnUEmxzVk41hamJFiTAajyAkCoo0h2vRyfCNauCqua8wzJGfDF
NIH87/g5EfyemgYEeor0q5w7ct1psN8wkZKRCXXj2WDWWWQ8xsWwyd3ily8uVA1eIJkskC+vFaAH
f6kt9/PDNhovKo5hM71J66iiJidgsuYbsJnfpWOEp+awAjFK9cSU/fbfFDNzHl7uCIXZhZ5Xozul
3c/Qm1r+vLV6+4IFEfxJlm900HhreTw1j6jTd4wX8KarScxtixPRG+0+5BEeBJFHNwS1OCvZ09nV
L6niQoF5S741OHKhJDMI39RRC8uUdWFk6VKPQFGPt/YAU6j4Rfl4lnDXr9fxnc5ruW8U4FrZeVEW
0vsx18GsSLXZ8I8gJqlDFddLQk3dXwXnjg2KIIYSHjY3G5Rcs98OqBPni+lgFvtoW4hcglgy4cXb
JgYlx6AMhuQistnLtjWzJYFl1KC0JRyR52Q24uZX8st15aUcvtbGLUewdtUehbhP3vKemwOsBDPD
Uxe3qApOmge434pmouPBiPjxj5YnIdhpCW5TaWeGh9Esk7XpsjludAR1EuhKbe95+V81UjYx8o8H
KT/Gb+UlmFKGgmoBw1XEFIUOjNKO/s9TQHODLTxBO7+gm2VuqMfLRWVbozQYwLNEhoIONkPUrnWP
0uuPQTdqU7YR7LPwqQvATmE8jSUHNDodgh1Z8l6dlAjn5qgFzKQ3Lt+mMJ2+aL+5ofdsh8IjDVPt
7q5FtE3KeNwYnpI0UM2d3RdhAPBv4Us+joh1JMDdhi4bGSaiBZ9i06Urnaig7fNR8Z2WjKa1zyQG
sMwCaDoxQ7fQVce6AVBDxTQ8vTouT4ZINPtPWT/u8zqPA2MVjNX1lVFZrzM62dP+8DQwFf3/7owz
TNh9LTATV42bdGqhnO7tRbIeDOEGzfFb4GtuEFUNLa2CbpHs4aLzFGR6H4GrjhBw+oWUgPB3/3FB
ySSLd92Yhd5ULeDy2Kq3QC2dE7Ivk4E0m8UF/R5qQKF0VCYsT0w3atxKcfl8P5WqIowpuLsKDs3X
BmIQqXxSD6/5t3a7vzCVKquB54qwky5Q6Dacu/Ap69W9n0ZfKGjrqZI8rI/JgPi80Dcd9n2jHoDL
IKz0G524IJPHArWgfMQR1s8dxAskn2BBvJj0CTQgqfBGl1Eym2ri+b9v908EVcafw4NG+Fnr2A9c
KxnCugf10TDiF8AvgiiX3hawpDK07NzKHMQsMJab5SlEu2ViKmCuGikBqhjDrBP56idHm5aKRzTw
/Kx/ptDNzcEhiQXMmziplfCyREsskXHUyEnT65QuNo48x2P/wR/6jQ9oOpWKg+ZPa5x6xUS+EK4g
BgUZ4IecuRmY3OQgseA547Ex6bpfAkmD2MFsMCTHfKkNnNqTXhf8p/9lf6hMOHgNwAj3Yyk/UQey
i26MrwrdgKbjMf32DgEGcHNnW7Rm9Au1pf+yID8FFyaW35wZmDCZmSTIjns7Fg2a4o8hIZ8tL4GN
GiiWCIcMshiVT1sdFRAkkCYzcUC+D/pGNnxL4tjk0QGejwYW0P3ED8+tgtepBL6ETCCRLw+li8i/
IpWlDjTQENhjc90IbYG0E/QZ6WX2Sn7LvmBilTAhYimsFo9ne4BRanoRe0mWXsi1yhszftUYoZg2
/x3m759NNwPQnhJ/xwL6BTHxaM+USX8u7y2D1f1nRvYyTZ4yvdpkwj2sSotGTD5PEJ6uZhWie6Xz
RSFhJfdqMAYtD02945ju6Zd7YmA+jhpp0syu5FNL2atsAFgcPOmuFG/oQ3i94vwxg9DB8Q2u7uwn
hxlFeP8AsNQhcgIaSTGMogIfM/TMc7XeKl9BkWA2+LJPkPRvayKUZpBomAyn/w6MfVdNcp69lL3B
gpJl+o/UWiz5jDZgtp2mLdncpB+L2H0hhO0QnMRlKh3tyeZuI5ePDrFIE5ZI6gFHB5918wXi89Pt
rMFMK4QAipPAaL2jbECtpzakzP6sr6CtoPiCki3TIwDQgQrD9oGEoaxTFOYHA4dzbSlVIlU9gWoA
29r6D7R2wnNcxQAP8Eno2QdUCSXaEGJoyTndxdDjN8B5xODG+YZaDu4AC4iAgmf9P+2i8hjUx0la
UtOlJzwljvF9JO2/iorjZqq2DIHXJ5LSOAUnaDUr0XyFkxvgl7Jc2jAyA6RkceR3fnOx3g0N58n3
2MWQG5nK7F9Nvs8LmdAwotAydU+cXEucrWDvRNl3c5hR5dN/o+xjcIJyPH5cxJpnkxChIdfFTt+F
7c7ySD76m0sA6WXmRiDpnjNk3aEFVQaBxGasIJUXgc4mUiONeHQ2I6Ofp6nYA2XDh3sTRjNKgqDE
Lt5/oTyMxKH6pJFfaSfZFDGD5oFnXZ2+iS6Yg1VxC9y8paZtYUbqP9vIiFCY6NeoXu78ZLCkM3MY
tgSCJEw8gIsskuope5fUhgkULkqVCY/dJB/vYbopct/wJEB9ksgdePORYUMXJwaqQFXa2PnWK/l7
We6ZJMSijE4RG+qXzP9padJe72b1JjcYsI4f6rHEBn+VRYkztIaDltRuIy83MQk6IcsWPJFmE2wP
JUhJkv/N+2kjnVMS2sHTrOtwNUntcm30uga1X8JBZ9+UwwQLKvbm/+CbkhH03eA9uUZiyOBxLD8K
uqCso6sSWRMBlTw4MnQmL9mIdioJl8yAYDpwXPJUi/pjE+xowqT3Vhv+HvkaddjfwhTMmxNGwqNd
nTvCQPEfUroc4gE69uLugyQzIR7ox2W/hE5mA2Bv1jFvRGpg2WPlP7RTutWV0peoqc+KLZoyE/n2
uLsKt6+Oyam5d7IhdUTsPp9DYS8FE2c6xuxaY0p93fNXS8LiQ8kVpkq3oZt7oCgcjMhYc7sRqLO1
o3XoiJBuWmORtwdfhWnASywYgoNAGGAUr5837iNs23ZJJUynYwaGa575Z7XkVkf77OW3Enees1eq
DdPl8fuQOnMb0Sb7l6skJ/gknKKhfASA0fhunXSeQ7BrrEmvK3W3LqI+vYNWTc34jJ2zFTALuUNa
anLbdOkQW2SXOEyWcZAphuOYBr5lwkd2Bymrjt4A6T3SrDvj4FQdV8wTbPzbMEAXDWfyu6Oouw4P
wgnE/qNafPDac1F4Umjyj9UroRLHedGV6mdMxBUxxaQvvdOwxJKYZb0qsvjBSLkwPoJznKBNiwTk
ArrRRSFSmScK64qlIMrREivuyiqHHx40pvMVqren4ATZflpR3NxOhX45jUUH87efVSpHnF4HsR9a
AfsQaxbRRgU4EFu2Js1A3n+FbrZf4rk7BZ4thyTNvhQ9avqLr8pJeSghMquvC3//ntiLbzi7SvNA
7qZiga5t3SnSKIMBjRVWpv7HD0iQ3TkQD+PnG1zaCgNRnd0VAB+mZvMeBMZGLyPdoqhQyl8WqAik
NbSsOiVN3b3gD43+QHd70Y4OXPvELsdQNRyHTqIXbT52Fm5y0nKiAKYcanCEZt2ehddSNlm93VLT
HUsSe5TUguagfxAn1xoWJBhFD4azhMF8Kt/G/Xn9clj0jTzftkEdi911/5yp7nCnRP96p6uHmnR6
uaQF504vekybyZw2rWnBx3G8VkYTlHqe+fX++pe+67paG3ZRnh7EOQBwX/AnCc+3BkCl6Fk6jm5c
qi+OznOTSld+8I0cbWw9Rs/P6M5RLTGLCAK7CuAnDybiI4NpS/pScyBbLCFnHi/lxgIJeHgUXvz+
HE0iLwQH0exA9BgtMTdqWyIqyYa2XfbyRR/R0Tx7eVrz0weDuIjkXQuFsByHDwL9MlzRXDbLv4bM
Tj6J0VjMNL7F12z61jN5Ue8Hl/inHcslMaHCJqImQiE0QbNrlH7SnqMhQENGz5MIYKwHT2Gr9MjJ
YYTE5834QCdIsNK6vCeHMCSaDG+gDGG3WzZDqG+W4iBFYXT+NZbtEIeRXZoWJE7/OaTcFu12A3jx
Vwdnz29Myli3I81Jhd7VoerCnlxvHZxlUVqsx3YOJgO2sCODy9OOWbGS06GIq+Tkh6RR588fJdfe
RqN3cVXayAf2lRguUA9cQsV869/xjVwdkXXmJVCzPrD828J7DSoKKltJ28Fo2rVIRKrQUuZw+7Gu
eYtdVYeJY6PwDDXZQK3GhFH32l+KUN05mcf0iM/GJ7zafiYmFpEliPJ3ePFE4fBP7MpocjTE+wnL
EhGwdMOQTQqkzk2i+8xn+ohgM5ia5Sd2qk77ODBY9tpNWgfrjqHRodTDbiHp6xlcq5T7J59Ax07i
kAUpiyZgbyeio4NJHp1Kr3h9oqHMY1Yi4C8OMJr7S91C2b/K58fTrJLzLgbCX4IXbEH1JUA4p6wR
rteylhoS5Lt1XrHCctMoKjCjTu1O9RHIcejh7Hf5FX29hZq5hHN7cKWQ5q2nfj4FxykMasrEflkX
thkU+8KV4evJOkSPrnXmn6JjBtrWVulNnNHvoaRAQiAWTRl4fNSqlTO0GyGuxz3Gb+dQnj5Jzjfa
p3QvBmyJCAs+LAR5CmGiq5pHtN5td9X2yrjKZ41dsL9dxBbIiBNd0pzdXEd4/GKlePSmzxavvSCV
DF4aDX2ReVyRi1hGNGYWWvKn2I2U3gM6S7TioFuOCwRqUYNkoHoCq7uHEkv0AybQaSKfW16oOsol
yMwv/k14lCVVbWchgm3OpCX8GPHSnwH+LEng4GwjxXZ9ES8VsOj/fiZ1kyH8M2iz0iOPf0YPH5jD
2M6u/LLpHfqF7XgL4CIM2NbKynhdHyctLhXMobfyv1pabzuk6fSKrzNNwCrv5A5/P5c/lPi9hTHb
l2rma+6DEY/f6Cg23NtAoFR+kr9+4Fk5F+cJD+seQIJ/my9AEy0XNgvGOIRd6lCurQKPYnravkA/
xA6MCN7JFpuQyKu/dY3cyUXqBmJ5f1FwQCkDFUIWkriuWlaZ5qIdNnqsMStpCHuyeIj8bY8tBlXf
qJAq6gQqvZjthhjbJL5qfClOLA1hq2+gB4A2xGTByFqy1Dy0BHjNapjRFd5tpx77DUfBumC3SsDb
drd2Y6jyexVvbmCxs78/ag2Gf71JTbJHhVV1cLLzf0G3NAOAsLAK/WwCEkG4RIkd9FuoJVvAZ/Ny
Dwb3fksA0LEil0p0vaDvkWzUx4ps+Ew6QLdkEyFa4GPkRAH2LbZU4YDn7D0/09gLpefpz5GDevKJ
8c1FdiXffQwV1A5HNztjq1cr0VOgXg3lmi9kBaAUGcP5ls9ECghfl3juBDSYtsYcvcKfbrMmGbxR
qunGGFyq0yIFjtFjER93xeqhYIWop2hs6hkgZMnQTHMO+zusR9F5ydu7nQfyph/Q/oNer5Wj7eYo
halyQP1/oFyXim8Z3NEriUPUGqiclvzv1z2zNQ4c2K6iMIOw73S/1QWJjp7SxOBDkFgh3Ob049pZ
ZcxoFTX+/ZdHKquihrCwv9wRee2PkpQuk5KEDrvoIfP9ZnvUHh239aw/khbP8OdSWJRjPyWpoCwL
BUt4nYur5PkjKTLFaKkYJl1/W13EoKTmfmJuN8zgvdeUXDfdtb6ZF/m9QL2hgCM6A+cLMRl+INyl
5+XQEjzSULshXzIa7P3yTHEdUdqZedOKfeOms160wQ93ppu5H1zyzN9IHAFjEMTwddDj/tWC2XmV
v8HhgSO5hi133OGCDyzj+ek7GzkUgGEdwwZSTAB78S3rq7+GBlUz7i8YSZ0n649lcfaLbTrMWILw
U6oZcSCDUXye94tig1uxMLLaTPIr/qIyF+0W73JSdm6UByfLaL2Za5y3FXqMPTRm6ItPiFJ2ajsJ
xSw4kg1pa5Fe5hEF1XosPFy6SHSw6yzi4NcS1YntaJTJu5Hzsxcy/Ff8vuAfq5gLnUob3W9929Uy
XHXfXFmP1I05HxubSnTkwX8oBARlp9YY6RPzDyzzMVgqyyVpTQjpdvQxLN9XmxRwM0u5MO9hxmBT
+xQfZQ4uvM/z9yku2oFRdKp2fUQXHjfg/JAw1K4PUBoYhVKfjGNlAATmfTKqej9bwBRWk9mAN+dq
QM3lj0/J4+RWWN5TUDMK75TEneDhZ7pvn2+lSpA0MdYE8W++nzBqaeWJlVoc9ee5iUJdP4qqdKVq
fD2+LrRMWYVT7cn0TOh1YoMuJZ8+9JU1ip/j7hWDAkQYX9nHQ41k+QLEfdtqi9vs1saGwBb3I64x
lvZxsliQkJjMn6LRQ5E0ogVxsuAytL/sICFHLN7hnYAmf8sLgHTbf5vSnG5LQUtFdE0OfjDM1lu9
GWI/B9S64FvP59AEcIzKGdcDRwiXwzVfYXCKRAU+5HpGIRGYcSJf9obVe5FF8X0klz8kerD9MvAz
VTnGRhMpYOTgIvPtABxqOiqBtH6NStkOCJavMvJfX5zeI3sBoehxIBzwhGTxYW+O7DY+GnzLM6fw
F5hn6m/Ie89+eBysyRmsilKEpH8bXOdt/UWKanWRupEImUL58y8HuBFJbA3vJjfVjAnAbsm1OP/y
O0dkw6Ps3TMJQkMkBzlfHYCPNEo0IEd/npofhiCT1a8RervfU6sZsHU5+ACZJjTfHvDrNvdImrlN
Mlsj7/cfdAciia7faHQ3n8fkBu2AzVqOTlLVDUamLUUkhAp891N7JJJREs2Kx+nqV+Ep/F9GkL5x
EH492SbAj7uBqrVNXBx4HQ1/ySTFix30gnw7rgJjFh/UY86JarLNJOkJQknC2kbwl/SytbCKjgRu
beGQyDuicYTaTSl46+ZVeaEoI+s2m5GwsHiBik8Z4SnB5i34U7bUtd3ZOj6y32wF+rx55nWsDL5u
a8CMAavoIzRrkd80hSv04ANm5mPcbxExigDgYp3yD19OLkYcMsEjGUo9c4sqIrf7GKdO8uJQJNhz
W4Gep4ECKKTgLyPbt4SHhTs3TjD7RywjcnPg1nCd1vVgAWH8loZxsYg09AlqqES+n9tn0TBV/Tx/
LHyENdICM7zuReQkHKs06tD4xo6r3zI4l3fMNop4gEZ0ebsBGuJl5PeOARCrPG187EKvuyUBph5q
5SOdWMx/eIQkx1I8/YNhkJMuYpw+bKy0KLfHtV1K496YUbF8fHUHvA50CUnq6koXSZGSxuo5RePW
1JBge5QWPKT1J5BXzvmKiuFfVI7CLNPar5Xx1lf0i3XomWo/8kxWCASmHUMCa1yZYaxEsGz+ijbd
DttoOd6+QppsEIJtLEcKhQwgxTpBiMW8tDBr4fRo8dzmMS4dWCe7yZkIT8KZ3dxCcER/2w7AcbAq
16RCvokMwFUPxMsqRzBk3rka5vj5pdDYH2rzv7ty3Zt26lElaj4TPFxZQM/5hjpxBLMsD4WoISpN
FyuT9SDgzDYdywF3lbuh19s21yBxWk0CivNx3lzJrIuxY4Sw5FzZ9p4nH73s9QDOcwzo0LFXlePE
k5j1PgALDdfnHKv5npW8yQodrRTO7dVPqTP3wGImOcESGkxepwJUSGicEv1vbJWZY6TP7eF0UJfA
Zeib2o8lXMJEVRqsromHliM/2tqDIVke4Lvfd3iaMHHerZUvpKUjyHtfy38+zX6mheltJD1aza0a
BA5XMxIao0+WAiLZ5eUQ9n8ykkulUz6dtEmeUEm/CYPXm9F/SslA8TsqnGbHMH9Xe0mXFYqTf/6m
+F0T+8St3vQ+2RW/ZR2PwWPVPXJOnfvwDdNpmV/Ph93HUOPjt2qLTUhQnieBF51BlNejupMwWg8y
LB7c/wrJZRV7OCqAX9/8RG0Hc0wBcGCuTYv0G+UjunQScu4nE01lS4FrYAiTkY4s+GSHxeHMdf6I
bkYPCM5xZxcUWhIDkUochfK8THa1sppNjFdEa02X3hk//eWzlwLaERSqVrenj8u9YBGgSHU4rIkP
2dqxkuVyrGLRL0OAPnuTxZgrm2QCk9BlHh8S7z2LxPpgQylISgeOg40Uu97DX4A0xyHayKXJ4g06
juniHYfdzD4jqoDBZ2b8lbLsQwfzlgfnzwIjOuIXoi+SYBAGcV/Mwg2zUF584Ma/AXxIMnHjZ78t
JlNFQ5RWqPee29RmpwXABTerYHkuR6eJeHPaJUK7dEdPTTnRyEb+R6n1iKa0AP3RHoDgCqjcm0GG
hzvORsuH1YIceN70mQc/E6f33iTVVeGrJZzEaNjtbSud3cOR7oAxCjNmN/nMtwz4KHHdVcTxAuJ9
0pQu1vExh5zIPaTR6BOmwnKqz9GzCQPfGnjcKjjjmecaeNVZ4uIqvduGelgR42xY/2w5iv0c81ko
O4pzbLxSyDcxtwMvtBm5xLobUvvqhyQ2AyA4LG1cDVBLQe700rh3DJr38IaM6BpSRCEZrCCQPRRW
7Lqdxx7sFpuMwqecZkXIRb0FNu/1YsUiVDlGwXx0Hb+Luj6Zo4Yx2U0ywZkRW/h6p1UuKeEBRLGE
ETJ+KWFGFgt4Lk8zUCZlMVJa23waY7atFW0Jl04y/dgkEVbxJ6EJaE6aGVlAWrt6w3PT90dOqt0a
tsVBvwPgNoUrlnhXl8IkS9+mnsVDZ1uB7cktaEy34Us3ckq+esXEgmLP/7X66oikY+zytgTlgINu
c9U2mmwI56GxISnr5LUsXaKiZ3dVl5JNjDoiXh6N05SDnbFwI7/VVJZXDiThI2KO2DBSS9BUGhwD
T8oCZwgLL/xgis5BXTfqp5SEIDv77Bd++a0WBWO/npzQRbCcbLQaFrrLFdINni8F4OpkEi+q7yFc
yp2KbDNQ4roCicJRedMRFxtjUhiPWmZ0gFddsROkk+pJBcb9Zy0g+tAr4uvhV8jhKpHBvRsg5w1v
7cGuHeY4BIShr504yVH6fXvZYDtquQfLSeBbW2yt+dYQrtn3aOmXUnCuMfsHOZm38Xgc+PP43O7S
CknBTKZcc/6Gj5OUPMzS8qEnQfuoM+uiZhzKCM7C2Wj08s1lSIcLlv3eTa7Z8VDRkIiQMnV9afte
sFpqhFkkTBqtR4h5yJA6DB4WnlxofLorjTfZoEvnp0xMKNTwUxLPWa9VSLWOGm5kYhdoDRx6R/40
hFNa3AklqGvs36bIckC7hB4d3wKH2TWF8nZ9hKQex+bQM73jYwauGqDJsLTY6Akxmvj2mx1vRxUR
1PsLpGIKF6Cdu15ncTtDR7Uy9j9c5fv/+aA/Ps6SGHCAmq9ckr66lgaaKIU/2vSZJ1TxJW5YZnSx
va8cmZJqdIFPRkXnroh9msdjwlTPYFRq1vkOOdEmwrNVRU9YfN68Yb/9d4H056IieZzOzkw+AjqK
Ndqf8WrVr4Hlg2EhPa88sdE89i/p1NT/4RUa2YsT7LTi8tGgEWUQtKtwiyGyVB6nmm+nEhquH2b1
Zg1JRQZNHeRHAAIOiWnbl7kmXB//DOPo4GZ2Z9DSeMxStG1vRelw3OHrb18eTFM6ISBjN+Q/LQgs
1j2BB7KHhisuEEhB3pHsHaZM/pvl85IM4hI6tI6DifGzKUcTBzG5UmzfsrBwPTECYAHqb/5qzxmo
5VJb86IzUkL2ci+zUtrru3X1HVaY6XoJ5IjmFDabKMa0JHjbnshZ9EY7bqIDmdyd+NhRPD4+zTQM
h9VeEtUx8k8n428fzTNnupmXEAMygZDDkj9pTeJn/Prty6SjDsx1DOZnwnjrQUBzLnoW2Xv+UIuR
/cyMJO68tFxsEeHV3l7e3RTSw00LxgiFJm68qysJ39UPBMjWMXcIodwxQQJ0W6V4Cyx7F7eUJzMG
QTBlbia0J0TA+cDWQyinDnvtm5VIodwgihmoWHaHpGN97agYLi67Xk0C8IKPnQ6eu4zSmEU80DJL
9Fel44+GPA6JymIAmO3ZoePxZC5fplcGiMBsjyIpQYtrULN81eeVrK2RuGKyxoSLfMhTwK+w1RH6
tHh3Cxg9TK6NGrDOpgo1o8pV+xP6EoyLIwWJvXCu0W+Enh26/IUFdQjamXFrPLYQjxNrgYFqfVSO
hiH7iin07gJlPz478JYzG0D+rFyx13bbSBpV6y2bkpWDt44u5C+dDA1+1PpAzksl2aZ/BibWaunT
aVlnCnegju8mKICnTs1fhDmTf7fnx0FKpYLXJYsVRFTSZfZ/GCRdObfOEyTPkI4B1ekUhgHHyz5+
ufJUYxhqZ/PzpJU03WmPetpiRsP1ZOGdVlFlImgy27mBpSGIlzWrNFOOTpmabWKB3k9NJDYCZuZm
P9k4h7ohPcB5NmnAfzoY7GE8wRx+MM+jEzDQGsPvyAPbKEMRVE1HyWuO63ZdwBRuQl+JCkO8hs5k
ewJWf9MXNbJ9u6YfAZ9dnXBzrqwjUOd0XftzYPhld5TTV19Lld7RZb67c+xsMfX7Qch9jdZpiiUj
8rq4z/elNLkNngaQ0uU57S8k4tjcxGPtLltn3iMeD3HiEY2ZwMrVR6A4KNZkoQVfi4BGqR6uEwYb
bq0NQuFS9Q5ra9khWwwQkjraHHkjYA+9+pE08utk4qO3TRaeSGs1rozBmeBlNAWKceCgbf2NkgE0
Y8pmLnW3YNBYaD7UMFeLwhb58JS/kzyh1S2zXeGx/kT/0U+zTpXPLsFDz7XbUafohvte8u9sgD/n
HRsZ3u6G5+cBtt6PmvEWExWYpRlNX9uRqwT45wcHtmX6A+nfR4k2zKZr2kZkFtPm8tzK2D7TmB4r
RGDg+lbXFqGYFOEwWfZEWTgfsP9BXN6kwi8w7KS05yYUozL9wV/jRhXTNk1Hg7u5RwDI50CBac/k
IeMb81xAuFOZbyO0r3TqEbRR/PP2UNouqHa1JcRaNpr9Ys6xPjn5NldOj1WCpD0=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width is
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => p_3_out,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      aclk => aclk,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal \^por_b\ : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B <= \^por_b\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^por_b\,
      Q => ENB_dly,
      S => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0)
    );
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_3_out,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => \^por_b\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(10 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(19 downto 0) => Q(19 downto 0),
      aclk => aclk,
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal \^por_b_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__0_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__0_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B_0 <= \^por_b_0\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_0,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_1,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^por_b_0\,
      Q => ENB_dly,
      S => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0)
    );
\SAFETY_CKT_GEN.POR_A_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__0_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__0_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__0_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__0_n_0\,
      Q => \^por_b_0\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(9 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      POR_A => POR_A,
      Q(24 downto 0) => Q(24 downto 0),
      aclk => aclk,
      ram_rstram_b_6 => ram_rstram_b_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_1 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal \^por_b_1\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B_1 <= \^por_b_1\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_2,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_3,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^por_b_1\,
      Q => ENB_dly,
      S => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0)
    );
\SAFETY_CKT_GEN.POR_A_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__1_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__1_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__1_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__1_n_0\,
      Q => \^por_b_1\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(5 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(5 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(10 downto 0),
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      POR_A => POR_A,
      Q(16 downto 0) => Q(16 downto 0),
      aclk => aclk,
      ram_rstram_b_7 => ram_rstram_b_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    POR_B_2 : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal \^por_b_2\ : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B_2 <= \^por_b_2\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^por_b_2\,
      Q => ENB_dly,
      S => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0)
    );
\SAFETY_CKT_GEN.POR_A_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_3_out,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => \^por_b_2\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(10 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(19 downto 0) => Q(19 downto 0),
      aclk => aclk,
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      ram_rstram_b_8 => ram_rstram_b_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_3 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal \^por_b_3\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B_3 <= \^por_b_3\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_0,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_1,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^por_b_3\,
      Q => ENB_dly,
      S => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0)
    );
\SAFETY_CKT_GEN.POR_A_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__3_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__3_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__3_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__3_n_0\,
      Q => \^por_b_3\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(9 downto 0),
      DOBDO(13 downto 0) => DOBDO(13 downto 0),
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      POR_A => POR_A,
      Q(23 downto 0) => Q(23 downto 0),
      aclk => aclk,
      ram_rstram_b_9 => ram_rstram_b_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_4 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal \^por_b_4\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__4_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__4_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B_4 <= \^por_b_4\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_2,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_3,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^por_b_4\,
      Q => ENB_dly,
      S => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0)
    );
\SAFETY_CKT_GEN.POR_A_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__4_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__4_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__4_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__4_n_0\,
      Q => \^por_b_4\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(4 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(10 downto 0),
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      POR_A => POR_A,
      Q(15 downto 0) => Q(15 downto 0),
      aclk => aclk,
      ram_rstram_b_10 => ram_rstram_b_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ is
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => p_3_out,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      POR_B => POR_B,
      aclk => aclk,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_memory is
  port (
    \goreg_dm.dout_i_reg[40]_0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[40]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_memory : entity is "memory";
end vfifo_axi_vfifo_ctrl_0_0_memory;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 40 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.vfifo_axi_vfifo_ctrl_0_0_dmem
     port map (
      D(40 downto 0) => dout_i(40 downto 0),
      DI(40 downto 0) => DI(40 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[40]_0\ => \gpr1.dout_i_reg[40]\,
      p_19_out => p_19_out
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(0),
      Q => \goreg_dm.dout_i_reg[40]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(10),
      Q => \goreg_dm.dout_i_reg[40]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(11),
      Q => \goreg_dm.dout_i_reg[40]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(12),
      Q => \goreg_dm.dout_i_reg[40]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(13),
      Q => \goreg_dm.dout_i_reg[40]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(14),
      Q => \goreg_dm.dout_i_reg[40]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(15),
      Q => \goreg_dm.dout_i_reg[40]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(16),
      Q => \goreg_dm.dout_i_reg[40]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(17),
      Q => \goreg_dm.dout_i_reg[40]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(18),
      Q => \goreg_dm.dout_i_reg[40]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(19),
      Q => \goreg_dm.dout_i_reg[40]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(1),
      Q => \goreg_dm.dout_i_reg[40]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(20),
      Q => \goreg_dm.dout_i_reg[40]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(21),
      Q => \goreg_dm.dout_i_reg[40]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(22),
      Q => \goreg_dm.dout_i_reg[40]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(23),
      Q => \goreg_dm.dout_i_reg[40]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(24),
      Q => \goreg_dm.dout_i_reg[40]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(25),
      Q => \goreg_dm.dout_i_reg[40]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(26),
      Q => \goreg_dm.dout_i_reg[40]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(27),
      Q => \goreg_dm.dout_i_reg[40]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(28),
      Q => \goreg_dm.dout_i_reg[40]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(29),
      Q => \goreg_dm.dout_i_reg[40]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(2),
      Q => \goreg_dm.dout_i_reg[40]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(30),
      Q => \goreg_dm.dout_i_reg[40]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(31),
      Q => \goreg_dm.dout_i_reg[40]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(32),
      Q => \goreg_dm.dout_i_reg[40]_0\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(33),
      Q => \goreg_dm.dout_i_reg[40]_0\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(34),
      Q => \goreg_dm.dout_i_reg[40]_0\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(35),
      Q => \goreg_dm.dout_i_reg[40]_0\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(36),
      Q => \goreg_dm.dout_i_reg[40]_0\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(37),
      Q => \goreg_dm.dout_i_reg[40]_0\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(38),
      Q => \goreg_dm.dout_i_reg[40]_0\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(39),
      Q => \goreg_dm.dout_i_reg[40]_0\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(3),
      Q => \goreg_dm.dout_i_reg[40]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(40),
      Q => \goreg_dm.dout_i_reg[40]_0\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(4),
      Q => \goreg_dm.dout_i_reg[40]_0\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(5),
      Q => \goreg_dm.dout_i_reg[40]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(6),
      Q => \goreg_dm.dout_i_reg[40]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(7),
      Q => \goreg_dm.dout_i_reg[40]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(8),
      Q => \goreg_dm.dout_i_reg[40]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(9),
      Q => \goreg_dm.dout_i_reg[40]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_memory_183 is
  port (
    \goreg_dm.dout_i_reg[40]_0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    I135 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[40]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_memory_183 : entity is "memory";
end vfifo_axi_vfifo_ctrl_0_0_memory_183;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_memory_183 is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.vfifo_axi_vfifo_ctrl_0_0_dmem_184
     port map (
      D(40) => \gdm.dm_gen.dm_n_0\,
      D(39) => \gdm.dm_gen.dm_n_1\,
      D(38) => \gdm.dm_gen.dm_n_2\,
      D(37) => \gdm.dm_gen.dm_n_3\,
      D(36) => \gdm.dm_gen.dm_n_4\,
      D(35) => \gdm.dm_gen.dm_n_5\,
      D(34) => \gdm.dm_gen.dm_n_6\,
      D(33) => \gdm.dm_gen.dm_n_7\,
      D(32) => \gdm.dm_gen.dm_n_8\,
      D(31) => \gdm.dm_gen.dm_n_9\,
      D(30) => \gdm.dm_gen.dm_n_10\,
      D(29) => \gdm.dm_gen.dm_n_11\,
      D(28) => \gdm.dm_gen.dm_n_12\,
      D(27) => \gdm.dm_gen.dm_n_13\,
      D(26) => \gdm.dm_gen.dm_n_14\,
      D(25) => \gdm.dm_gen.dm_n_15\,
      D(24) => \gdm.dm_gen.dm_n_16\,
      D(23) => \gdm.dm_gen.dm_n_17\,
      D(22) => \gdm.dm_gen.dm_n_18\,
      D(21) => \gdm.dm_gen.dm_n_19\,
      D(20) => \gdm.dm_gen.dm_n_20\,
      D(19) => \gdm.dm_gen.dm_n_21\,
      D(18) => \gdm.dm_gen.dm_n_22\,
      D(17) => \gdm.dm_gen.dm_n_23\,
      D(16) => \gdm.dm_gen.dm_n_24\,
      D(15) => \gdm.dm_gen.dm_n_25\,
      D(14) => \gdm.dm_gen.dm_n_26\,
      D(13) => \gdm.dm_gen.dm_n_27\,
      D(12) => \gdm.dm_gen.dm_n_28\,
      D(11) => \gdm.dm_gen.dm_n_29\,
      D(10) => \gdm.dm_gen.dm_n_30\,
      D(9) => \gdm.dm_gen.dm_n_31\,
      D(8) => \gdm.dm_gen.dm_n_32\,
      D(7) => \gdm.dm_gen.dm_n_33\,
      D(6) => \gdm.dm_gen.dm_n_34\,
      D(5) => \gdm.dm_gen.dm_n_35\,
      D(4) => \gdm.dm_gen.dm_n_36\,
      D(3) => \gdm.dm_gen.dm_n_37\,
      D(2) => \gdm.dm_gen.dm_n_38\,
      D(1) => \gdm.dm_gen.dm_n_39\,
      D(0) => \gdm.dm_gen.dm_n_40\,
      I135(40 downto 0) => I135(40 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[40]_0\ => \gpr1.dout_i_reg[40]\,
      p_19_out => p_19_out
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => \goreg_dm.dout_i_reg[40]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \goreg_dm.dout_i_reg[40]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \goreg_dm.dout_i_reg[40]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \goreg_dm.dout_i_reg[40]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \goreg_dm.dout_i_reg[40]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \goreg_dm.dout_i_reg[40]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \goreg_dm.dout_i_reg[40]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \goreg_dm.dout_i_reg[40]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \goreg_dm.dout_i_reg[40]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \goreg_dm.dout_i_reg[40]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \goreg_dm.dout_i_reg[40]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => \goreg_dm.dout_i_reg[40]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \goreg_dm.dout_i_reg[40]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \goreg_dm.dout_i_reg[40]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \goreg_dm.dout_i_reg[40]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \goreg_dm.dout_i_reg[40]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \goreg_dm.dout_i_reg[40]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \goreg_dm.dout_i_reg[40]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \goreg_dm.dout_i_reg[40]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \goreg_dm.dout_i_reg[40]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \goreg_dm.dout_i_reg[40]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \goreg_dm.dout_i_reg[40]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => \goreg_dm.dout_i_reg[40]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \goreg_dm.dout_i_reg[40]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \goreg_dm.dout_i_reg[40]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \goreg_dm.dout_i_reg[40]_0\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \goreg_dm.dout_i_reg[40]_0\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \goreg_dm.dout_i_reg[40]_0\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \goreg_dm.dout_i_reg[40]_0\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \goreg_dm.dout_i_reg[40]_0\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \goreg_dm.dout_i_reg[40]_0\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \goreg_dm.dout_i_reg[40]_0\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \goreg_dm.dout_i_reg[40]_0\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => \goreg_dm.dout_i_reg[40]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \goreg_dm.dout_i_reg[40]_0\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \goreg_dm.dout_i_reg[40]_0\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \goreg_dm.dout_i_reg[40]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \goreg_dm.dout_i_reg[40]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \goreg_dm.dout_i_reg[40]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \goreg_dm.dout_i_reg[40]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \goreg_dm.dout_i_reg[40]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pkt_cnt_reg_reg[3]_0\ : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized1\ : entity is "memory";
end \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ar_fifo_payload : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^goreg_dm.dout_i_reg[4]_0\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \goreg_dm.dout_i_reg[4]_0\ <= \^goreg_dm.dout_i_reg[4]_0\;
curr_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ar_fifo_payload(4),
      I1 => ar_fifo_payload(1),
      I2 => \^q\(1),
      I3 => ar_fifo_payload(3),
      I4 => \^q\(0),
      I5 => ar_fifo_payload(2),
      O => \^goreg_dm.dout_i_reg[4]_0\
    );
\gc0.count_d1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[4]_0\,
      I1 => \gfwd_mode.storage_data1_reg[0]\,
      I2 => prog_full_i_0,
      I3 => curr_state,
      O => empty_fwft_i_reg
    );
\gdm.dm_gen.dm\: entity work.\vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized0\
     port map (
      D(6 downto 0) => dout_i(6 downto 0),
      E(0) => E(0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      aclk => aclk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      dm_rd_en => dm_rd_en,
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
\gfwd_mode.storage_data1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAE000000A2"
    )
        port map (
      I0 => argen_to_mcpf_payload(0),
      I1 => \gfwd_mode.storage_data1_reg[0]\,
      I2 => curr_state,
      I3 => prog_full_i_0,
      I4 => areset_d1,
      I5 => sdp_rd_addr_in_i,
      O => \goreg_dm.dout_i_reg[0]_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[6]_0\(0),
      D => dout_i(0),
      Q => argen_to_mcpf_payload(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[6]_0\(0),
      D => dout_i(1),
      Q => ar_fifo_payload(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[6]_0\(0),
      D => dout_i(2),
      Q => ar_fifo_payload(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[6]_0\(0),
      D => dout_i(3),
      Q => ar_fifo_payload(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[6]_0\(0),
      D => dout_i(4),
      Q => ar_fifo_payload(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[6]_0\(0),
      D => dout_i(5),
      Q => \^q\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[6]_0\(0),
      D => dout_i(6),
      Q => \^q\(1),
      R => '0'
    );
\pkt_cnt_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => prog_full_i_0,
      I1 => \pkt_cnt_reg_reg[3]\(0),
      I2 => curr_state,
      I3 => ar_fifo_payload(1),
      O => D(0)
    );
\pkt_cnt_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[3]\(0),
      I1 => prog_full_i_0,
      I2 => \pkt_cnt_reg_reg[3]\(1),
      I3 => curr_state,
      I4 => ar_fifo_payload(2),
      O => D(1)
    );
\pkt_cnt_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[3]\(2),
      I1 => \pkt_cnt_reg_reg[3]\(1),
      I2 => \pkt_cnt_reg_reg[2]\,
      I3 => curr_state,
      I4 => ar_fifo_payload(3),
      O => D(2)
    );
\pkt_cnt_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => ar_fifo_payload(4),
      I1 => \pkt_cnt_reg_reg[3]\(3),
      I2 => \pkt_cnt_reg_reg[3]_0\,
      I3 => curr_state,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized3\ is
  port (
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_1\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_2\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized3\ : entity is "memory";
end \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized3\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[0]_0\ : STD_LOGIC;
begin
  \goreg_dm.dout_i_reg[0]_0\ <= \^goreg_dm.dout_i_reg[0]_0\;
\Q_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFB00"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[0]_0\,
      I1 => m_axi_bvalid,
      I2 => Q_reg,
      I3 => Q_reg_0,
      I4 => Q_reg_1,
      O => \goreg_dm.dout_i_reg[0]_1\
    );
\gdm.dm_gen.dm\: entity work.\vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized1\
     port map (
      Q(5 downto 0) => Q(5 downto 0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]_2\,
      \goreg_dm.dout_i_reg[0]_0\ => \^goreg_dm.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_0\ => \gdm.dm_gen.dm_n_0\,
      \gpr1.dout_i_reg[0]_1\(1 downto 0) => \gpr1.dout_i_reg[0]\(1 downto 0),
      \gpr1.dout_i_reg[0]_2\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpr1.dout_i_reg[0]_3\ => \gpr1.dout_i_reg[0]_1\,
      m_axi_bvalid => m_axi_bvalid,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_19_out => p_19_out
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gdm.dm_gen.dm_n_0\,
      Q => \^goreg_dm.dout_i_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pkt_cnt_reg_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_state : out STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC;
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_fwft_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pkt_cnt_reg_reg[5]_0\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg_0 : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\ : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_empty_fb_i_i_3__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_logic : entity is "rd_logic";
end vfifo_axi_vfifo_ctrl_0_0_rd_logic;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_logic is
  signal \^gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
begin
  \gc0.count_d1_reg[3]\(3 downto 0) <= \^gc0.count_d1_reg[3]\(3 downto 0);
  \out\ <= \^out\;
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gr1.gr1_int.rfwft\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_fwft_172
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^ram_empty_fb_i_reg\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1(1 downto 0) => empty_fwft_i_reg_1(1 downto 0),
      \gc0.count_d1_reg[3]\ => \gc0.count_d1_reg[3]_0\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_2\(0) => \^gc0.count_d1_reg[3]\(0),
      \gnstage1.q_dly_reg[1][0]\(0) => \gcc0.gc0.count_reg[3]\(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      next_state => next_state,
      \out\ => empty_fwft_i_reg,
      \pkt_cnt_reg_reg[2]\ => \pkt_cnt_reg_reg[2]\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      \pkt_cnt_reg_reg[5]_0\ => \pkt_cnt_reg_reg[5]_0\,
      prog_full_i_0 => prog_full_i_0
    );
\grss.rsts\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr
     port map (
      E(0) => \^ram_empty_fb_i_reg\,
      Q(3 downto 0) => \^gc0.count_d1_reg[3]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_reg[3]_0\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_reg[3]\(2 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 1),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_0\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \ram_empty_fb_i_i_3__2_0\(3 downto 0) => \ram_empty_fb_i_i_3__2\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_logic_173 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC;
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_2 : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_logic_173 : entity is "rd_logic";
end vfifo_axi_vfifo_ctrl_0_0_rd_logic_173;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_logic_173 is
  signal \^gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gr1.gr1_int.rfwft_n_5\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gc0.count_d1_reg[3]\(3 downto 0) <= \^gc0.count_d1_reg[3]\(3 downto 0);
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gr1.gr1_int.rfwft\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_fwft_178
     port map (
      D(0) => D(0),
      E(0) => \^ram_empty_fb_i_reg\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      aempty_fwft_i_reg_0 => ram_full_i_reg,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ => ram_full_i_reg_1,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\(0) => \^gc0.count_d1_reg[3]\(0),
      \gpr1.dout_i_reg[40]\ => p_2_out,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\(1 downto 0) => \out\(1 downto 0),
      ram_empty_fb_i_i_2(0) => ram_empty_fb_i_i_3(2),
      ram_empty_fb_i_i_2_0(0) => rd_pntr_plus1(2),
      ram_full_fb_i_reg => \gr1.gr1_int.rfwft_n_5\
    );
\grss.rsts\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_179
     port map (
      aclk => aclk,
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => rpntr_n_0
    );
rpntr: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_180
     port map (
      D(2 downto 0) => D(3 downto 1),
      E(0) => \^ram_empty_fb_i_reg\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \^gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]_0\(3) => \gc0.count_reg[3]\(2),
      \gc0.count_reg[3]_0\(2) => rd_pntr_plus1(2),
      \gc0.count_reg[3]_0\(1 downto 0) => \gc0.count_reg[3]\(1 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rpntr_n_0,
      \out\ => p_2_out,
      p_19_out => p_19_out,
      ram_empty_fb_i_i_3_0(3 downto 0) => ram_empty_fb_i_i_3(3 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      ram_full_i_reg_2 => \gr1.gr1_int.rfwft_n_5\,
      ram_full_i_reg_3 => ram_full_i_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_rd_logic_181 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    aempty_fwft_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_rd_logic_181 : entity is "rd_logic";
end vfifo_axi_vfifo_ctrl_0_0_rd_logic_181;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_rd_logic_181 is
  signal \^gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[2]\ : STD_LOGIC;
  signal \grss.rsts_n_1\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gc0.count_d1_reg[3]\(3 downto 0) <= \^gc0.count_d1_reg[3]\(3 downto 0);
  \gcc0.gc0.count_d1_reg[2]\ <= \^gcc0.gc0.count_d1_reg[2]\;
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gr1.gr1_int.rfwft\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_fwft_188
     port map (
      D(0) => D(0),
      E(0) => \^ram_empty_fb_i_reg\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      aempty_fwft_i_reg_0 => aempty_fwft_i_reg,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1\(0) => \^gc0.count_d1_reg[3]\(0),
      \gpr1.dout_i_reg[40]\ => p_2_out,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\(1 downto 0) => \out\(1 downto 0)
    );
\grss.rsts\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_189
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => \grss.rsts_n_1\,
      ram_empty_fb_i_reg_1 => rpntr_n_0,
      ram_empty_fb_i_reg_2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      ram_empty_fb_i_reg_3 => \^gcc0.gc0.count_d1_reg[2]\
    );
rpntr: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_190
     port map (
      D(2 downto 0) => D(3 downto 1),
      E(0) => \^ram_empty_fb_i_reg\,
      Q(3 downto 0) => \^gc0.count_d1_reg[3]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_reg[0]_0\(0) => \gc0.count_reg[0]\(0),
      \gc0.count_reg[2]_0\ => rpntr_n_0,
      \gcc0.gc0.count_d1_reg[2]\ => \^gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      m_axi_arvalid_i => m_axi_arvalid_i,
      p_19_out => p_19_out,
      ram_empty_fb_i_reg => \grss.rsts_n_1\,
      ram_empty_fb_i_reg_0(3 downto 0) => ram_empty_fb_i_reg_0(3 downto 0),
      ram_empty_fb_i_reg_1 => ram_empty_fb_i_reg_1,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[5]\ : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \gc0.count_d1_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bvalid_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    aempty_fwft_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_fwft_4
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      aclk => aclk,
      aempty_fwft_i_reg_0 => aempty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg,
      \gpr1.dout_i_reg[0]\ => p_2_out,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.curr_fwft_state_reg[1]_1\ => \gr1.gr1_int.rfwft_n_8\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bvalid_0 => m_axi_bvalid_0,
      mem_init_done => mem_init_done,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_19_out => p_19_out,
      p_3_out => p_3_out,
      \ram_empty_fb_i_i_2__4\(0) => rd_pntr_plus1(2),
      \ram_empty_fb_i_i_2__4_0\(0) => ram_empty_fb_i_reg(2),
      we_bcnt => we_bcnt
    );
\grss.rsts\: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\
     port map (
      aclk => aclk,
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => rpntr_n_0
    );
rpntr: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[5]_0\ => \gc0.count_d1_reg[5]\,
      \gc0.count_d1_reg[5]_1\(5 downto 0) => \gc0.count_d1_reg[5]_0\(5 downto 0),
      \gc0.count_reg[2]_0\(0) => rd_pntr_plus1(2),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rpntr_n_0,
      \out\ => p_2_out,
      p_19_out => p_19_out,
      ram_empty_fb_i_reg(5 downto 0) => ram_empty_fb_i_reg(5 downto 0),
      ram_empty_fb_i_reg_0 => \gr1.gr1_int.rfwft_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC;
    ram_empty_i_reg_3 : in STD_LOGIC;
    ram_empty_i_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_1\
     port map (
      comp1 => comp1,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c1_n_0,
      ram_empty_i_reg => ram_empty_i_reg_0,
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_empty_i_reg_1 => ram_empty_i_reg_3,
      ram_empty_i_reg_2(0) => ram_empty_i_reg_4(0)
    );
c2: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_2\
     port map (
      comp1 => comp1,
      ram_empty_i_reg => ram_empty_i_reg_1,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    \ram_empty_fb_i_i_3__4\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_3 : in STD_LOGIC;
    ram_empty_i_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ : entity is "rd_status_flags_ss";
end \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ is
  signal c1_n_0 : STD_LOGIC;
  signal c2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_13\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => ram_empty_fb_i,
      \ram_empty_fb_i_i_3__4_0\ => \ram_empty_fb_i_i_3__4\,
      ram_empty_i_reg => ram_empty_i_reg_1,
      ram_full_fb_i_reg => c1_n_0
    );
c2: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_14\
     port map (
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c2_n_0,
      ram_empty_i_reg => ram_empty_i_reg_0,
      ram_empty_i_reg_0(0) => ram_empty_i_reg_2(0),
      ram_empty_i_reg_1 => ram_empty_i_reg_3,
      ram_empty_i_reg_2 => ram_empty_i_reg_4,
      ram_empty_i_reg_3 => c1_n_0,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__4_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aempty_fwft_fb_i_i_2__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gc0.count_d1[5]_i_1\ : label is "soft_lutpair74";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0);
  \out\ <= rst_d3;
\aempty_fwft_fb_i_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\
    );
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__4_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__4_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0444"
    )
        port map (
      I0 => rst_d3,
      I1 => ram_full_fb_i_reg,
      I2 => E(0),
      I3 => ram_full_fb_i_reg_0,
      I4 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I5 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\wr_rst_busy_i_inferred_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    ram_full_i_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ram_full_fb_i_i_2__2_n_0\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__0\ : label is "soft_lutpair69";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1 downto 0);
  \out\ <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(0),
      O => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1),
      O => SR(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F1FFFFFFF1F"
    )
        port map (
      I0 => \ram_full_fb_i_i_2__2_n_0\,
      I1 => comp0,
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\,
      I3 => ram_full_i_reg,
      I4 => ram_full_i_reg_0,
      I5 => ram_full_i_reg_1,
      O => ram_empty_fb_i_reg
    );
\ram_full_fb_i_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst_d3,
      I1 => ram_full_i_reg_2,
      O => \ram_full_fb_i_i_2__2_n_0\
    );
\wr_rst_busy_i_inferred_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair81";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \ram_empty_fb_i_i_2__0\ : label is "soft_lutpair81";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0);
  \out\ <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      O => ENB_I
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => SR(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\
    );
\wr_rst_busy_i_inferred_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1\ : label is "soft_lutpair5";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0);
  \out\ <= rst_d3;
aempty_fwft_fb_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\
    );
\goreg_dm.dout_i[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I2 => \goreg_dm.dout_i_reg[40]\(1),
      I3 => m_axi_awready,
      I4 => \goreg_dm.dout_i_reg[40]\(0),
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
wr_rst_busy_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1__0\ : label is "soft_lutpair2";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0);
  \out\ <= rst_d3;
\aempty_fwft_fb_i_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\
    );
\gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\
    );
\goreg_dm.dout_i[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I2 => \goreg_dm.dout_i_reg[40]\(1),
      I3 => m_axi_arready,
      I4 => \goreg_dm.dout_i_reg[40]\(0),
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0070"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => ram_full_i_reg_0,
      I2 => ram_full_i_reg_1,
      I3 => rst_d3,
      I4 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I5 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => ram_full_fb_i_reg
    );
\wr_rst_busy_i_inferred_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gpr1.dout_i[6]_i_1\ : label is "soft_lutpair9";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gpr1.dout_i_reg[0]\,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => dm_rd_en
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEFEEEFEE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I2 => rst_d3,
      I3 => ram_full_fb_i_reg,
      I4 => \gpr1.dout_i_reg[0]\,
      I5 => ram_full_fb_i_reg_0,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\
    );
\wr_rst_busy_i_inferred_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_sdpram_top is
  port (
    aclk_0 : out STD_LOGIC;
    ram_init_done_i_reg_0 : out STD_LOGIC;
    \init_addr_reg[0]_0\ : out STD_LOGIC;
    aclk_1 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_addr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    aclk_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \init_addr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    aclk_6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_1_6_11_i_7__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_sdpram_top : entity is "sdpram_top";
end vfifo_axi_vfifo_ctrl_0_0_sdpram_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_sdpram_top is
  signal WR_DATA : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^init_addr_reg[0]_0\ : STD_LOGIC;
  signal \^ram_init_done_i_reg_0\ : STD_LOGIC;
  signal rom_rd_addr_int_2 : STD_LOGIC;
  signal sdp_rover_inst1_n_0 : STD_LOGIC;
begin
  \init_addr_reg[0]_0\ <= \^init_addr_reg[0]_0\;
  ram_init_done_i_reg_0 <= \^ram_init_done_i_reg_0\;
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \^init_addr_reg[0]_0\,
      R => Q(0)
    );
\pntr_rchd_end_addr0_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001D00"
    )
        port map (
      I0 => \^init_addr_reg[0]_0\,
      I1 => \^ram_init_done_i_reg_0\,
      I2 => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      I3 => sdpo_int(5),
      I4 => sdpo_int(4),
      O => \init_addr_reg[0]_2\(0)
    );
\pntr_rchd_end_addr0_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      I1 => \^ram_init_done_i_reg_0\,
      I2 => \^init_addr_reg[0]_0\,
      I3 => sdpo_int(2),
      I4 => sdpo_int(3),
      O => \gfwd_mode.storage_data1_reg[45]_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470000B8"
    )
        port map (
      I0 => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      I1 => \^ram_init_done_i_reg_0\,
      I2 => \^init_addr_reg[0]_0\,
      I3 => sdpo_int(0),
      I4 => sdpo_int(1),
      O => \gfwd_mode.storage_data1_reg[45]\(0)
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^init_addr_reg[0]_0\,
      Q => \^ram_init_done_i_reg_0\,
      R => Q(0)
    );
\ram_reg_0_1_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      I1 => \^ram_init_done_i_reg_0\,
      I2 => \^init_addr_reg[0]_0\,
      O => ADDRD(0)
    );
\ram_reg_0_1_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdp_rd_addr_in_i_1,
      I1 => \^ram_init_done_i_reg_0\,
      I2 => \^init_addr_reg[0]_0\,
      O => rom_rd_addr_int
    );
\ram_reg_0_1_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gin_reg.wr_pntr_pf_dly_reg[7]_0\(0),
      I1 => \^ram_init_done_i_reg_0\,
      I2 => \^init_addr_reg[0]_0\,
      O => \gfwd_mode.storage_data1_reg[0]_0\(0)
    );
\ram_reg_0_1_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdp_rd_addr_in_i_2,
      I1 => \^ram_init_done_i_reg_0\,
      I2 => \^init_addr_reg[0]_0\,
      O => rom_rd_addr_int_0
    );
\ram_reg_0_1_6_11_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      I1 => \^ram_init_done_i_reg_0\,
      I2 => \^init_addr_reg[0]_0\,
      I3 => \ram_reg_0_1_6_11_i_7__1\(0),
      I4 => sdpo_int(5),
      O => \gfwd_mode.storage_data1_reg[45]_1\(0)
    );
sdp_rover_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_107\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      CO(0) => CO(0),
      D(0) => D(0),
      aclk => aclk,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \^ram_init_done_i_reg_0\,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg => sdp_rover_inst1_n_0,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_108\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      aclk => aclk,
      aclk_0 => aclk_0,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => sdp_rover_inst1_n_0,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      D_0(12 downto 0) => D_0(12 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(29 downto 0) => WR_DATA(31 downto 2),
      aclk => aclk,
      aclk_0(0) => aclk_1(32),
      aclk_1(0) => aclk_2(0),
      aclk_2(3 downto 0) => aclk_3(3 downto 0),
      aclk_3(2 downto 0) => aclk_4(2 downto 0),
      aclk_4(2 downto 0) => aclk_5(2 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[64]\ => \^ram_init_done_i_reg_0\,
      \gin_reg.rd_pntr_pf_dly_reg[10]\ => \^init_addr_reg[0]_0\,
      \init_addr_reg[0]\(0) => \init_addr_reg[0]_1\(0),
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(31 downto 0) => aclk_1(31 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_109\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      D(0) => D(0),
      WR_DATA(29 downto 0) => WR_DATA(31 downto 2),
      aclk => aclk,
      aclk_0(31 downto 0) => aclk_6(31 downto 0),
      \gstage1.q_dly_reg[31]\ => \^ram_init_done_i_reg_0\,
      \gstage1.q_dly_reg[31]_0\ => \^init_addr_reg[0]_0\,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_sdpram_top_129 is
  port (
    aclk_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    aclk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_4\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_5\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_6\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_7\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_8\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_9\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_10\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_11\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_12\ : out STD_LOGIC;
    aclk_5 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : in STD_LOGIC;
    \pntr_rchd_end_addr0_carry__1\ : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_sdpram_top_129 : entity is "sdpram_top";
end vfifo_axi_vfifo_ctrl_0_0_sdpram_top_129;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_sdpram_top_129 is
  signal sdp_rover_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_16 : STD_LOGIC;
  signal sdpram_inst1_n_17 : STD_LOGIC;
  signal sdpram_inst1_n_18 : STD_LOGIC;
  signal sdpram_inst1_n_19 : STD_LOGIC;
  signal sdpram_inst1_n_20 : STD_LOGIC;
  signal sdpram_inst1_n_21 : STD_LOGIC;
  signal sdpram_inst1_n_22 : STD_LOGIC;
  signal sdpram_inst1_n_23 : STD_LOGIC;
  signal sdpram_inst1_n_24 : STD_LOGIC;
  signal sdpram_inst1_n_25 : STD_LOGIC;
  signal sdpram_inst1_n_26 : STD_LOGIC;
  signal sdpram_inst1_n_27 : STD_LOGIC;
  signal sdpram_inst1_n_28 : STD_LOGIC;
  signal sdpram_inst1_n_29 : STD_LOGIC;
  signal sdpram_inst1_n_30 : STD_LOGIC;
  signal sdpram_inst1_n_31 : STD_LOGIC;
  signal sdpram_inst1_n_32 : STD_LOGIC;
  signal sdpram_inst1_n_33 : STD_LOGIC;
begin
sdp_rover_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_130\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      aclk => aclk,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg => sdp_rover_inst1_n_0,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_131\
     port map (
      aclk => aclk,
      aclk_0 => aclk_0,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => sdp_rover_inst1_n_0,
      \gin_reg.rd_pntr_roll_over_dly_reg_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_132\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(0) => O(0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(17) => sdpram_inst1_n_16,
      WR_DATA(16) => sdpram_inst1_n_17,
      WR_DATA(15) => sdpram_inst1_n_18,
      WR_DATA(14) => sdpram_inst1_n_19,
      WR_DATA(13) => sdpram_inst1_n_20,
      WR_DATA(12) => sdpram_inst1_n_21,
      WR_DATA(11) => sdpram_inst1_n_22,
      WR_DATA(10) => sdpram_inst1_n_23,
      WR_DATA(9) => sdpram_inst1_n_24,
      WR_DATA(8) => sdpram_inst1_n_25,
      WR_DATA(7) => sdpram_inst1_n_26,
      WR_DATA(6) => sdpram_inst1_n_27,
      WR_DATA(5) => sdpram_inst1_n_28,
      WR_DATA(4) => sdpram_inst1_n_29,
      WR_DATA(3) => sdpram_inst1_n_30,
      WR_DATA(2) => sdpram_inst1_n_31,
      WR_DATA(1) => sdpram_inst1_n_32,
      WR_DATA(0) => sdpram_inst1_n_33,
      aclk => aclk,
      aclk_0(0) => aclk_1(0),
      aclk_1(3 downto 0) => aclk_2(3 downto 0),
      aclk_2(2 downto 0) => aclk_3(2 downto 0),
      aclk_3(2 downto 0) => aclk_4(2 downto 0),
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\(15 downto 0) => \gfwd_mode.m_valid_i_reg_0\(15 downto 0),
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg_1\,
      \gfwd_mode.m_valid_i_reg_10\ => \gfwd_mode.m_valid_i_reg_10\,
      \gfwd_mode.m_valid_i_reg_11\ => \gfwd_mode.m_valid_i_reg_11\,
      \gfwd_mode.m_valid_i_reg_12\ => \gfwd_mode.m_valid_i_reg_12\,
      \gfwd_mode.m_valid_i_reg_2\ => \gfwd_mode.m_valid_i_reg_2\,
      \gfwd_mode.m_valid_i_reg_3\ => \gfwd_mode.m_valid_i_reg_3\,
      \gfwd_mode.m_valid_i_reg_4\ => \gfwd_mode.m_valid_i_reg_4\,
      \gfwd_mode.m_valid_i_reg_5\ => \gfwd_mode.m_valid_i_reg_5\,
      \gfwd_mode.m_valid_i_reg_6\ => \gfwd_mode.m_valid_i_reg_6\,
      \gfwd_mode.m_valid_i_reg_7\ => \gfwd_mode.m_valid_i_reg_7\,
      \gfwd_mode.m_valid_i_reg_8\ => \gfwd_mode.m_valid_i_reg_8\,
      \gfwd_mode.m_valid_i_reg_9\ => \gfwd_mode.m_valid_i_reg_9\,
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[0]\ => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      \gstage1.q_dly_reg[31]\(0) => WR_DATA(0),
      \init_addr_reg[0]\(0) => \init_addr_reg[0]\(0),
      \pntr_rchd_end_addr0_carry__1\ => \pntr_rchd_end_addr0_carry__1\,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(0) => sdpo_int(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_133\
     port map (
      WR_DATA(17) => sdpram_inst1_n_16,
      WR_DATA(16) => sdpram_inst1_n_17,
      WR_DATA(15) => sdpram_inst1_n_18,
      WR_DATA(14) => sdpram_inst1_n_19,
      WR_DATA(13) => sdpram_inst1_n_20,
      WR_DATA(12) => sdpram_inst1_n_21,
      WR_DATA(11) => sdpram_inst1_n_22,
      WR_DATA(10) => sdpram_inst1_n_23,
      WR_DATA(9) => sdpram_inst1_n_24,
      WR_DATA(8) => sdpram_inst1_n_25,
      WR_DATA(7) => sdpram_inst1_n_26,
      WR_DATA(6) => sdpram_inst1_n_27,
      WR_DATA(5) => sdpram_inst1_n_28,
      WR_DATA(4) => sdpram_inst1_n_29,
      WR_DATA(3) => sdpram_inst1_n_30,
      WR_DATA(2) => sdpram_inst1_n_31,
      WR_DATA(1) => sdpram_inst1_n_32,
      WR_DATA(0) => sdpram_inst1_n_33,
      aclk => aclk,
      aclk_0(12 downto 0) => aclk_5(12 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[10]\(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ is
  port (
    aclk_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk_2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ : entity is "sdpram_top";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ is
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal sdp_rover_inst1_n_1 : STD_LOGIC;
begin
sdp_rover_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1\
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      ram_init_done_i_reg => sdp_rover_inst1_n_1,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\
     port map (
      ADDRD(0) => ADDRD(0),
      aclk => aclk,
      aclk_0 => aclk_0,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => sdp_rover_inst1_n_1,
      \gin_reg.rd_pntr_roll_over_dly_reg_0\ => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      we_int => we_int
    );
sdpram_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2\
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(0) => O(0),
      S(0) => S(0),
      WR_DATA(9 downto 0) => WR_DATA_0(10 downto 1),
      aclk => aclk,
      aclk_0(2 downto 0) => aclk_1(2 downto 0),
      \gfwd_mode.m_valid_i_reg\(11 downto 0) => \gfwd_mode.m_valid_i_reg\(11 downto 0),
      \gfwd_mode.storage_data1_reg[22]\(1 downto 0) => WR_DATA(1 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[11]\(0) => \gin_reg.wr_pntr_pf_dly_reg[11]\(0),
      \init_addr_reg[0]\(1 downto 0) => \init_addr_reg[0]\(1 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 0) => sdpo_int(11 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\
     port map (
      ADDRD(0) => ADDRD(0),
      WR_DATA(11) => WR_DATA(1),
      WR_DATA(10 downto 1) => WR_DATA_0(10 downto 1),
      WR_DATA(0) => WR_DATA(0),
      aclk => aclk,
      aclk_0(11 downto 0) => aclk_2(11 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[7]\ => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ is
  port (
    aclk_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \init_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ : entity is "sdpram_top";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ is
  signal sdp_rover_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_23 : STD_LOGIC;
  signal sdpram_inst1_n_24 : STD_LOGIC;
  signal sdpram_inst1_n_25 : STD_LOGIC;
  signal sdpram_inst1_n_26 : STD_LOGIC;
  signal sdpram_inst1_n_27 : STD_LOGIC;
  signal sdpram_inst1_n_28 : STD_LOGIC;
  signal sdpram_inst1_n_29 : STD_LOGIC;
  signal sdpram_inst1_n_30 : STD_LOGIC;
  signal sdpram_inst1_n_31 : STD_LOGIC;
  signal sdpram_inst1_n_32 : STD_LOGIC;
  signal sdpram_inst1_n_33 : STD_LOGIC;
begin
sdp_rover_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      ram_init_done_i_reg => sdp_rover_inst1_n_0,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\
     port map (
      aclk => aclk,
      aclk_0 => aclk_0,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => sdp_rover_inst1_n_0,
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(0) => O(0),
      S(0) => S(0),
      WR_DATA(10) => sdpram_inst1_n_23,
      WR_DATA(9) => sdpram_inst1_n_24,
      WR_DATA(8) => sdpram_inst1_n_25,
      WR_DATA(7) => sdpram_inst1_n_26,
      WR_DATA(6) => sdpram_inst1_n_27,
      WR_DATA(5) => sdpram_inst1_n_28,
      WR_DATA(4) => sdpram_inst1_n_29,
      WR_DATA(3) => sdpram_inst1_n_30,
      WR_DATA(2) => sdpram_inst1_n_31,
      WR_DATA(1) => sdpram_inst1_n_32,
      WR_DATA(0) => sdpram_inst1_n_33,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(10 downto 0) => \gfwd_mode.m_valid_i_reg\(10 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[2]\(0) => WR_DATA(0),
      \gfwd_mode.storage_data1_reg[8]\(0) => \gfwd_mode.storage_data1_reg[8]\(0),
      \init_addr_reg[0]\(1 downto 0) => \init_addr_reg[0]\(1 downto 0),
      \init_addr_reg[0]_0\(1 downto 0) => \init_addr_reg[0]_0\(1 downto 0),
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 0) => sdpo_int(11 downto 0),
      we_int => we_int
    );
sdpram_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\
     port map (
      WR_DATA(11) => sdpram_inst1_n_23,
      WR_DATA(10) => sdpram_inst1_n_24,
      WR_DATA(9) => sdpram_inst1_n_25,
      WR_DATA(8) => sdpram_inst1_n_26,
      WR_DATA(7) => sdpram_inst1_n_27,
      WR_DATA(6) => sdpram_inst1_n_28,
      WR_DATA(5) => sdpram_inst1_n_29,
      WR_DATA(4) => sdpram_inst1_n_30,
      WR_DATA(3) => sdpram_inst1_n_31,
      WR_DATA(2) => sdpram_inst1_n_32,
      WR_DATA(1) => sdpram_inst1_n_33,
      WR_DATA(0) => WR_DATA(0),
      aclk => aclk,
      aclk_0(11 downto 0) => aclk_1(11 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_57\ is
  port (
    aclk_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \init_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[7]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_57\ : entity is "sdpram_top";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_57\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_57\ is
  signal WR_DATA : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal sdp_rover_inst1_n_1 : STD_LOGIC;
begin
sdp_rover_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_58\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      ram_init_done_i_reg => sdp_rover_inst1_n_1,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\
     port map (
      aclk => aclk,
      aclk_0 => aclk_0,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => sdp_rover_inst1_n_1,
      \gin_reg.rd_pntr_roll_over_dly_reg_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg_1\ => \gin_reg.wr_pntr_pf_dly_reg[7]_0\,
      we_int => we_int
    );
sdpram_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_60\
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(0) => O(0),
      S(0) => S(0),
      WR_DATA(10 downto 0) => WR_DATA(11 downto 1),
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(10 downto 0) => \gfwd_mode.m_valid_i_reg\(10 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[1]\(0),
      \gfwd_mode.storage_data1_reg[21]\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      \init_addr_reg[0]\(1 downto 0) => \init_addr_reg[0]\(1 downto 0),
      \init_addr_reg[0]_0\(1 downto 0) => \init_addr_reg[0]_0\(1 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 0) => sdpo_int(11 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\
     port map (
      WR_DATA(11 downto 1) => WR_DATA(11 downto 1),
      WR_DATA(0) => \gin_reg.wr_pntr_pf_dly_reg[1]\(0),
      aclk => aclk,
      aclk_0(11 downto 0) => aclk_1(11 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[7]\ => \gin_reg.wr_pntr_pf_dly_reg[7]_0\,
      \gin_reg.wr_pntr_pf_dly_reg[7]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_84\ is
  port (
    aclk_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \init_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_84\ : entity is "sdpram_top";
end \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_84\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_84\ is
  signal sdp_rover_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_35 : STD_LOGIC;
  signal sdpram_inst1_n_36 : STD_LOGIC;
  signal sdpram_inst1_n_37 : STD_LOGIC;
  signal sdpram_inst1_n_38 : STD_LOGIC;
  signal sdpram_inst1_n_39 : STD_LOGIC;
  signal sdpram_inst1_n_40 : STD_LOGIC;
  signal sdpram_inst1_n_41 : STD_LOGIC;
  signal sdpram_inst1_n_42 : STD_LOGIC;
  signal sdpram_inst1_n_43 : STD_LOGIC;
  signal sdpram_inst1_n_44 : STD_LOGIC;
begin
sdp_rover_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_85\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      ram_init_done_i_reg => sdp_rover_inst1_n_0,
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_86\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      aclk_0 => aclk_0,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => sdp_rover_inst1_n_0,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_87\
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(0) => O(0),
      S(0) => S(0),
      WR_DATA(9) => sdpram_inst1_n_35,
      WR_DATA(8) => sdpram_inst1_n_36,
      WR_DATA(7) => sdpram_inst1_n_37,
      WR_DATA(6) => sdpram_inst1_n_38,
      WR_DATA(5) => sdpram_inst1_n_39,
      WR_DATA(4) => sdpram_inst1_n_40,
      WR_DATA(3) => sdpram_inst1_n_41,
      WR_DATA(2) => sdpram_inst1_n_42,
      WR_DATA(1) => sdpram_inst1_n_43,
      WR_DATA(0) => sdpram_inst1_n_44,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(11 downto 0) => \gfwd_mode.m_valid_i_reg\(11 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(1 downto 0) => \gfwd_mode.storage_data1_reg[0]\(1 downto 0),
      \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[8]\(1 downto 0) => WR_DATA(1 downto 0),
      \init_addr_reg[0]\(1 downto 0) => \init_addr_reg[0]\(1 downto 0),
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 0) => sdpo_int(11 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_88\
     port map (
      Q(0) => Q(0),
      WR_DATA(11) => WR_DATA(1),
      WR_DATA(10) => sdpram_inst1_n_35,
      WR_DATA(9) => sdpram_inst1_n_36,
      WR_DATA(8) => sdpram_inst1_n_37,
      WR_DATA(7) => sdpram_inst1_n_38,
      WR_DATA(6) => sdpram_inst1_n_39,
      WR_DATA(5) => sdpram_inst1_n_40,
      WR_DATA(4) => sdpram_inst1_n_41,
      WR_DATA(3) => sdpram_inst1_n_42,
      WR_DATA(2) => sdpram_inst1_n_43,
      WR_DATA(1) => sdpram_inst1_n_44,
      WR_DATA(0) => WR_DATA(0),
      aclk => aclk,
      aclk_0(11 downto 0) => aclk_1(11 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[0]\ : out STD_LOGIC;
    reg_slice_payload_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_mask_reg[1]\ : in STD_LOGIC;
    \ch_mask_reg[1]_0\ : in STD_LOGIC;
    \ch_arb_cntr_reg_reg[1]\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top : entity is "set_clr_ff_top";
end vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top is
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  ch_mask_mm2s(1 downto 0) <= \^ch_mask_mm2s\(1 downto 0);
\gch_flag_gen[1].set_clr_ff_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      ch_mask_mm2s(0) => \^ch_mask_mm2s\(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_155
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_1,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[1]\(0) => \^ch_mask_mm2s\(0),
      \ch_arb_cntr_reg_reg[1]_0\ => \ch_arb_cntr_reg_reg[1]\,
      ch_mask_mm2s(0) => \^ch_mask_mm2s\(1),
      \ch_mask_reg[1]\ => \ch_mask_reg[1]\,
      \ch_mask_reg[1]_0\ => \ch_mask_reg[1]_0\,
      curr_state => curr_state,
      \gfwd_rev.storage_data1_reg[0]\(1 downto 0) => \gfwd_rev.storage_data1_reg[0]\(1 downto 0),
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[0]\ => \vfifo_mm2s_channel_full_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ : entity is "set_clr_ff_top";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => Q_reg,
      aclk => aclk,
      vfifo_idle(0) => vfifo_idle(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      vfifo_idle(0) => vfifo_idle(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_165\ is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    ram_reg_0_1_6_11 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid_arb_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_165\ : entity is "set_clr_ff_top";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_165\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_165\ is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_170\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_1,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\(0) => \gfwd_mode.m_valid_i_reg_0\(0),
      \gfwd_mode.m_valid_i_reg_1\ => \^q_reg_0\,
      prog_full_i => prog_full_i,
      ram_reg_0_1_6_11 => ram_reg_0_1_6_11,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      we_arcnt => we_arcnt
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_171\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => \^q_reg_0\,
      Q_reg_1 => Q_reg_2,
      aclk => aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ : entity is "set_clr_ff_top";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_162
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mcdf_full(0) => mcdf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_163
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcdf_full(0) => mcdf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_156\ is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_156\ : entity is "set_clr_ff_top";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_156\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_156\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_160
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mcpf_full(0) => mcpf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_161
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcpf_full(0) => mcpf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_157\ is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_157\ : entity is "set_clr_ff_top";
end \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_157\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_157\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_158
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mctf_full(0) => mctf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_159
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mctf_full(0) => mctf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_vfifo_awgen is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    awgen_to_mctf_tvalid : out STD_LOGIC;
    m_axi_wvalid_i : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_pkt_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_out_0 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : out STD_LOGIC;
    valid_pkt_r_reg_1 : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    addr_rollover_r_reg_0 : in STD_LOGIC_VECTOR ( 65 downto 0 );
    aclk : in STD_LOGIC;
    \aw_len_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1 : in STD_LOGIC;
    \tuser_r_reg[0]_0\ : in STD_LOGIC;
    \tdest_r_reg[0]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    tstart_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \no_of_bytes_reg[5]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_vfifo_awgen : entity is "vfifo_awgen";
end vfifo_axi_vfifo_ctrl_0_0_vfifo_awgen;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_vfifo_awgen is
  signal R : STD_LOGIC;
  signal R1_in : STD_LOGIC;
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 44 downto 13 );
  signal \S_PAYLOAD_DATA__0\ : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal addr_ready : STD_LOGIC;
  signal addr_ready_i_1_n_0 : STD_LOGIC;
  signal aw_id_r : STD_LOGIC;
  signal \aw_len_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[7]_i_3_n_0\ : STD_LOGIC;
  signal awgen_to_mcpf_tvalid : STD_LOGIC;
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \^awgen_to_mctf_tvalid\ : STD_LOGIC;
  signal \burst_count[7]_i_1_n_0\ : STD_LOGIC;
  signal burst_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal first_txn_byte : STD_LOGIC;
  signal first_txn_byte_reg_n_0 : STD_LOGIC;
  signal first_txn_i_1_n_0 : STD_LOGIC;
  signal first_txn_reg_n_0 : STD_LOGIC;
  signal \gfwd_mode.storage_data1[6]_i_3_n_0\ : STD_LOGIC;
  signal \no_of_bytes[2]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[3]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[4]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[5]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[7]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[7]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[9]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[9]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \packet_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal packet_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tstart_i_1_n_0 : STD_LOGIC;
  signal \^tstart_reg_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tstrb_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tstrb_r_reg_n_0_[2]\ : STD_LOGIC;
  signal valid_pkt_chk_i_1_n_0 : STD_LOGIC;
  signal valid_pkt_chk_reg_n_0 : STD_LOGIC;
  signal valid_pkt_r_i_1_n_0 : STD_LOGIC;
  signal wdata_rslice2_n_3 : STD_LOGIC;
  signal wdata_rslice2_n_4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aw_len_i[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \aw_len_i[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \aw_len_i[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aw_len_i[4]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \aw_len_i[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \burst_count[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \burst_count[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \burst_count[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \burst_count[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \burst_count[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \burst_count[7]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of first_txn_byte_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[14]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[3]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[4]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[5]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[6]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \no_of_bytes[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \no_of_bytes[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \no_of_bytes[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \no_of_bytes[6]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \no_of_bytes[7]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \packet_cnt[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \packet_cnt[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \packet_cnt[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \packet_cnt[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of tstart_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of valid_pkt_chk_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of valid_pkt_r_i_1 : label is "soft_lutpair25";
begin
  awgen_to_mctf_tvalid <= \^awgen_to_mctf_tvalid\;
  tstart_reg_0(14 downto 0) <= \^tstart_reg_0\(14 downto 0);
addr_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => addr_ready,
      I2 => mcdf_to_awgen_tvalid,
      O => addr_ready_i_1_n_0
    );
addr_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => addr_ready_i_1_n_0,
      Q => addr_ready,
      R => Q(0)
    );
addr_rollover_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => addr_rollover_r_reg_0(65),
      Q => D(6),
      R => Q(0)
    );
\aw_addr_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => addr_ready,
      I1 => \^awgen_to_mctf_tvalid\,
      I2 => mcdf_to_awgen_tvalid,
      O => aw_id_r
    );
\aw_addr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(33),
      Q => S_PAYLOAD_DATA(13),
      R => Q(0)
    );
\aw_addr_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(43),
      Q => S_PAYLOAD_DATA(23),
      R => Q(0)
    );
\aw_addr_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(44),
      Q => S_PAYLOAD_DATA(24),
      R => Q(0)
    );
\aw_addr_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(45),
      Q => S_PAYLOAD_DATA(25),
      R => Q(0)
    );
\aw_addr_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(46),
      Q => S_PAYLOAD_DATA(26),
      R => Q(0)
    );
\aw_addr_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(47),
      Q => S_PAYLOAD_DATA(27),
      R => Q(0)
    );
\aw_addr_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(48),
      Q => S_PAYLOAD_DATA(28),
      R => Q(0)
    );
\aw_addr_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(49),
      Q => S_PAYLOAD_DATA(29),
      R => Q(0)
    );
\aw_addr_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(50),
      Q => S_PAYLOAD_DATA(30),
      R => Q(0)
    );
\aw_addr_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(51),
      Q => S_PAYLOAD_DATA(31),
      R => Q(0)
    );
\aw_addr_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(52),
      Q => S_PAYLOAD_DATA(32),
      R => Q(0)
    );
\aw_addr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(34),
      Q => S_PAYLOAD_DATA(14),
      R => Q(0)
    );
\aw_addr_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(53),
      Q => S_PAYLOAD_DATA(33),
      R => Q(0)
    );
\aw_addr_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(54),
      Q => S_PAYLOAD_DATA(34),
      R => Q(0)
    );
\aw_addr_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(55),
      Q => S_PAYLOAD_DATA(35),
      R => Q(0)
    );
\aw_addr_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(56),
      Q => S_PAYLOAD_DATA(36),
      R => Q(0)
    );
\aw_addr_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(57),
      Q => S_PAYLOAD_DATA(37),
      R => Q(0)
    );
\aw_addr_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(58),
      Q => S_PAYLOAD_DATA(38),
      R => Q(0)
    );
\aw_addr_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(59),
      Q => S_PAYLOAD_DATA(39),
      R => Q(0)
    );
\aw_addr_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(60),
      Q => S_PAYLOAD_DATA(40),
      R => Q(0)
    );
\aw_addr_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(61),
      Q => S_PAYLOAD_DATA(41),
      R => Q(0)
    );
\aw_addr_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(62),
      Q => S_PAYLOAD_DATA(42),
      R => Q(0)
    );
\aw_addr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(35),
      Q => S_PAYLOAD_DATA(15),
      R => Q(0)
    );
\aw_addr_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(63),
      Q => S_PAYLOAD_DATA(43),
      R => Q(0)
    );
\aw_addr_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(64),
      Q => S_PAYLOAD_DATA(44),
      R => Q(0)
    );
\aw_addr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(36),
      Q => S_PAYLOAD_DATA(16),
      R => Q(0)
    );
\aw_addr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(37),
      Q => S_PAYLOAD_DATA(17),
      R => Q(0)
    );
\aw_addr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(38),
      Q => S_PAYLOAD_DATA(18),
      R => Q(0)
    );
\aw_addr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(39),
      Q => S_PAYLOAD_DATA(19),
      R => Q(0)
    );
\aw_addr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(40),
      Q => S_PAYLOAD_DATA(20),
      R => Q(0)
    );
\aw_addr_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(41),
      Q => S_PAYLOAD_DATA(21),
      R => Q(0)
    );
\aw_addr_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(42),
      Q => S_PAYLOAD_DATA(22),
      R => Q(0)
    );
\aw_id_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => addr_rollover_r_reg_0(0),
      Q => \^tstart_reg_0\(0),
      R => Q(0)
    );
\aw_len_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => awgen_to_mctf_payload(7),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^awgen_to_mctf_tvalid\,
      O => p_0_in(0)
    );
\aw_len_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F60"
    )
        port map (
      I0 => awgen_to_mctf_payload(7),
      I1 => awgen_to_mctf_payload(8),
      I2 => mcdf_to_awgen_tvalid,
      I3 => \^awgen_to_mctf_tvalid\,
      O => p_0_in(1)
    );
\aw_len_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF6A00"
    )
        port map (
      I0 => awgen_to_mctf_payload(9),
      I1 => awgen_to_mctf_payload(8),
      I2 => awgen_to_mctf_payload(7),
      I3 => mcdf_to_awgen_tvalid,
      I4 => \^awgen_to_mctf_tvalid\,
      O => p_0_in(2)
    );
\aw_len_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF6AAA0000"
    )
        port map (
      I0 => awgen_to_mctf_payload(10),
      I1 => awgen_to_mctf_payload(9),
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(8),
      I4 => mcdf_to_awgen_tvalid,
      I5 => \^awgen_to_mctf_tvalid\,
      O => p_0_in(3)
    );
\aw_len_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F60"
    )
        port map (
      I0 => awgen_to_mctf_payload(11),
      I1 => \aw_len_i[4]_i_2_n_0\,
      I2 => mcdf_to_awgen_tvalid,
      I3 => \^awgen_to_mctf_tvalid\,
      O => p_0_in(4)
    );
\aw_len_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => awgen_to_mctf_payload(9),
      I1 => awgen_to_mctf_payload(7),
      I2 => awgen_to_mctf_payload(8),
      I3 => awgen_to_mctf_payload(10),
      O => \aw_len_i[4]_i_2_n_0\
    );
\aw_len_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F60"
    )
        port map (
      I0 => awgen_to_mctf_payload(12),
      I1 => \aw_len_i[5]_i_2_n_0\,
      I2 => mcdf_to_awgen_tvalid,
      I3 => \^awgen_to_mctf_tvalid\,
      O => p_0_in(5)
    );
\aw_len_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => awgen_to_mctf_payload(10),
      I1 => awgen_to_mctf_payload(8),
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(9),
      I4 => awgen_to_mctf_payload(11),
      O => \aw_len_i[5]_i_2_n_0\
    );
\aw_len_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F60"
    )
        port map (
      I0 => awgen_to_mctf_payload(13),
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => mcdf_to_awgen_tvalid,
      I3 => \^awgen_to_mctf_tvalid\,
      O => p_0_in(6)
    );
\aw_len_i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF6A00"
    )
        port map (
      I0 => awgen_to_mctf_payload(14),
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(13),
      I3 => mcdf_to_awgen_tvalid,
      I4 => \^awgen_to_mctf_tvalid\,
      O => p_0_in(7)
    );
\aw_len_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => awgen_to_mctf_payload(11),
      I1 => awgen_to_mctf_payload(9),
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(8),
      I4 => awgen_to_mctf_payload(10),
      I5 => awgen_to_mctf_payload(12),
      O => \aw_len_i[7]_i_3_n_0\
    );
\aw_len_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => p_0_in(0),
      Q => awgen_to_mctf_payload(7),
      S => Q(0)
    );
\aw_len_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => p_0_in(1),
      Q => awgen_to_mctf_payload(8),
      S => Q(0)
    );
\aw_len_i_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => p_0_in(2),
      Q => awgen_to_mctf_payload(9),
      S => Q(0)
    );
\aw_len_i_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => p_0_in(3),
      Q => awgen_to_mctf_payload(10),
      S => Q(0)
    );
\aw_len_i_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => p_0_in(4),
      Q => awgen_to_mctf_payload(11),
      S => Q(0)
    );
\aw_len_i_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => p_0_in(5),
      Q => awgen_to_mctf_payload(12),
      S => Q(0)
    );
\aw_len_i_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => p_0_in(6),
      Q => awgen_to_mctf_payload(13),
      S => Q(0)
    );
\aw_len_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => p_0_in(7),
      Q => awgen_to_mctf_payload(14),
      S => Q(0)
    );
aw_rslice1: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\
     port map (
      D(0) => \^awgen_to_mctf_tvalid\,
      DI(39 downto 0) => DI(39 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => awgen_to_mctf_payload(14 downto 7),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.storage_data1_reg[44]_0\(31 downto 0) => S_PAYLOAD_DATA(44 downto 13),
      \gfwd_mode.storage_data1_reg[45]_0\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_mode.storage_data1_reg[45]_1\(0) => \^tstart_reg_0\(0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out,
      storage_data1(0) => storage_data1(0)
    );
\burst_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => burst_count_reg(0),
      O => \plusOp__2\(0)
    );
\burst_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => burst_count_reg(1),
      I1 => burst_count_reg(0),
      O => \plusOp__2\(1)
    );
\burst_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => burst_count_reg(2),
      I1 => burst_count_reg(0),
      I2 => burst_count_reg(1),
      O => \plusOp__2\(2)
    );
\burst_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => burst_count_reg(3),
      I1 => burst_count_reg(1),
      I2 => burst_count_reg(0),
      I3 => burst_count_reg(2),
      O => \plusOp__2\(3)
    );
\burst_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => burst_count_reg(4),
      I1 => burst_count_reg(2),
      I2 => burst_count_reg(0),
      I3 => burst_count_reg(1),
      I4 => burst_count_reg(3),
      O => \plusOp__2\(4)
    );
\burst_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => burst_count_reg(5),
      I1 => burst_count_reg(3),
      I2 => burst_count_reg(1),
      I3 => burst_count_reg(0),
      I4 => burst_count_reg(2),
      I5 => burst_count_reg(4),
      O => \plusOp__2\(5)
    );
\burst_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => burst_count_reg(6),
      I1 => wdata_rslice2_n_4,
      O => \plusOp__2\(6)
    );
\burst_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => Q(0),
      I2 => first_txn_byte_reg_n_0,
      I3 => mcdf_to_awgen_tvalid,
      O => \burst_count[7]_i_1_n_0\
    );
\burst_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => burst_count_reg(7),
      I1 => wdata_rslice2_n_4,
      I2 => burst_count_reg(6),
      O => \plusOp__2\(7)
    );
\burst_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__2\(0),
      Q => burst_count_reg(0),
      R => \burst_count[7]_i_1_n_0\
    );
\burst_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__2\(1),
      Q => burst_count_reg(1),
      R => \burst_count[7]_i_1_n_0\
    );
\burst_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__2\(2),
      Q => burst_count_reg(2),
      R => \burst_count[7]_i_1_n_0\
    );
\burst_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__2\(3),
      Q => burst_count_reg(3),
      R => \burst_count[7]_i_1_n_0\
    );
\burst_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__2\(4),
      Q => burst_count_reg(4),
      R => \burst_count[7]_i_1_n_0\
    );
\burst_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__2\(5),
      Q => burst_count_reg(5),
      R => \burst_count[7]_i_1_n_0\
    );
\burst_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__2\(6),
      Q => burst_count_reg(6),
      R => \burst_count[7]_i_1_n_0\
    );
\burst_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__2\(7),
      Q => burst_count_reg(7),
      R => \burst_count[7]_i_1_n_0\
    );
first_txn_byte_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => mcdf_to_awgen_tvalid,
      O => first_txn_byte
    );
first_txn_byte_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => first_txn_byte,
      Q => first_txn_byte_reg_n_0,
      S => Q(0)
    );
first_txn_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => tstart_reg_1(4),
      I2 => mcdf_to_awgen_tvalid,
      I3 => first_txn_reg_n_0,
      O => first_txn_i_1_n_0
    );
first_txn_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => first_txn_i_1_n_0,
      Q => first_txn_reg_n_0,
      S => Q(0)
    );
\gcc0.gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => \gcc0.gc0.count_d1_reg[5]\,
      O => p_19_out_0
    );
\gfwd_mode.m_valid_i_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^tstart_reg_0\(3),
      I1 => \^awgen_to_mctf_tvalid\,
      I2 => valid_pkt_chk_reg_n_0,
      O => valid_pkt_r_reg_1
    );
\gfwd_mode.storage_data1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^tstart_reg_0\(3),
      I1 => \^awgen_to_mctf_tvalid\,
      I2 => valid_pkt_chk_reg_n_0,
      I3 => areset_d1,
      O => valid_pkt_r_reg_0(0)
    );
\gfwd_mode.storage_data1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => packet_cnt_reg(0),
      I1 => first_txn_reg_n_0,
      I2 => \^tstart_reg_0\(3),
      I3 => valid_pkt_chk_reg_n_0,
      O => D(0)
    );
\gfwd_mode.storage_data1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA6AAAA"
    )
        port map (
      I0 => packet_cnt_reg(1),
      I1 => valid_pkt_chk_reg_n_0,
      I2 => \^tstart_reg_0\(3),
      I3 => first_txn_reg_n_0,
      I4 => packet_cnt_reg(0),
      O => D(1)
    );
\gfwd_mode.storage_data1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => packet_cnt_reg(2),
      I1 => \gfwd_mode.storage_data1[6]_i_3_n_0\,
      I2 => packet_cnt_reg(1),
      I3 => packet_cnt_reg(0),
      O => D(2)
    );
\gfwd_mode.storage_data1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => packet_cnt_reg(3),
      I1 => packet_cnt_reg(0),
      I2 => packet_cnt_reg(1),
      I3 => \gfwd_mode.storage_data1[6]_i_3_n_0\,
      I4 => packet_cnt_reg(2),
      O => D(3)
    );
\gfwd_mode.storage_data1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2FF"
    )
        port map (
      I0 => R,
      I1 => \tstrb_r_reg_n_0_[2]\,
      I2 => R1_in,
      I3 => \tstrb_r_reg_n_0_[0]\,
      O => \^tstart_reg_0\(4)
    );
\gfwd_mode.storage_data1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => packet_cnt_reg(4),
      I1 => \gfwd_mode.storage_data1[6]_i_3_n_0\,
      I2 => packet_cnt_reg(3),
      I3 => packet_cnt_reg(1),
      I4 => packet_cnt_reg(0),
      I5 => packet_cnt_reg(2),
      O => D(4)
    );
\gfwd_mode.storage_data1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => R,
      I1 => \tstrb_r_reg_n_0_[2]\,
      I2 => \tstrb_r_reg_n_0_[0]\,
      O => \^tstart_reg_0\(5)
    );
\gfwd_mode.storage_data1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => packet_cnt_reg(5),
      I1 => wdata_rslice2_n_3,
      I2 => \gfwd_mode.storage_data1[6]_i_3_n_0\,
      I3 => packet_cnt_reg(4),
      O => D(5)
    );
\gfwd_mode.storage_data1[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => valid_pkt_chk_reg_n_0,
      I1 => \^tstart_reg_0\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mctf_tvalid\,
      O => \gfwd_mode.storage_data1[6]_i_3_n_0\
    );
\no_of_bytes[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C1C"
    )
        port map (
      I0 => \^tstart_reg_0\(6),
      I1 => \^awgen_to_mctf_tvalid\,
      I2 => mcdf_to_awgen_tvalid,
      I3 => tstart_reg_1(5),
      O => \no_of_bytes[2]_i_1_n_0\
    );
\no_of_bytes[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F006F0"
    )
        port map (
      I0 => \^tstart_reg_0\(6),
      I1 => \^tstart_reg_0\(7),
      I2 => \^awgen_to_mctf_tvalid\,
      I3 => mcdf_to_awgen_tvalid,
      I4 => tstart_reg_1(5),
      O => \no_of_bytes[3]_i_1_n_0\
    );
\no_of_bytes[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00006AFF00"
    )
        port map (
      I0 => \^tstart_reg_0\(8),
      I1 => \^tstart_reg_0\(7),
      I2 => \^tstart_reg_0\(6),
      I3 => \^awgen_to_mctf_tvalid\,
      I4 => mcdf_to_awgen_tvalid,
      I5 => tstart_reg_1(5),
      O => \no_of_bytes[4]_i_1_n_0\
    );
\no_of_bytes[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^tstart_reg_0\(9),
      I2 => \^tstart_reg_0\(8),
      I3 => \^tstart_reg_0\(6),
      I4 => \^tstart_reg_0\(7),
      I5 => \no_of_bytes_reg[5]_0\,
      O => \no_of_bytes[5]_i_1_n_0\
    );
\no_of_bytes[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F006F0"
    )
        port map (
      I0 => \^tstart_reg_0\(10),
      I1 => \no_of_bytes[6]_i_2_n_0\,
      I2 => \^awgen_to_mctf_tvalid\,
      I3 => mcdf_to_awgen_tvalid,
      I4 => tstart_reg_1(5),
      O => \no_of_bytes[6]_i_1_n_0\
    );
\no_of_bytes[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^tstart_reg_0\(8),
      I1 => \^tstart_reg_0\(6),
      I2 => \^tstart_reg_0\(7),
      I3 => \^tstart_reg_0\(9),
      O => \no_of_bytes[6]_i_2_n_0\
    );
\no_of_bytes[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F006F0"
    )
        port map (
      I0 => \^tstart_reg_0\(11),
      I1 => \no_of_bytes[7]_i_2_n_0\,
      I2 => \^awgen_to_mctf_tvalid\,
      I3 => mcdf_to_awgen_tvalid,
      I4 => tstart_reg_1(5),
      O => \no_of_bytes[7]_i_1_n_0\
    );
\no_of_bytes[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^tstart_reg_0\(9),
      I1 => \^tstart_reg_0\(7),
      I2 => \^tstart_reg_0\(6),
      I3 => \^tstart_reg_0\(8),
      I4 => \^tstart_reg_0\(10),
      O => \no_of_bytes[7]_i_2_n_0\
    );
\no_of_bytes[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F006F0"
    )
        port map (
      I0 => \^tstart_reg_0\(12),
      I1 => \no_of_bytes[9]_i_2_n_0\,
      I2 => \^awgen_to_mctf_tvalid\,
      I3 => mcdf_to_awgen_tvalid,
      I4 => tstart_reg_1(5),
      O => \no_of_bytes[8]_i_1_n_0\
    );
\no_of_bytes[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00006AFF00"
    )
        port map (
      I0 => \^tstart_reg_0\(13),
      I1 => \no_of_bytes[9]_i_2_n_0\,
      I2 => \^tstart_reg_0\(12),
      I3 => \^awgen_to_mctf_tvalid\,
      I4 => mcdf_to_awgen_tvalid,
      I5 => tstart_reg_1(5),
      O => \no_of_bytes[9]_i_1_n_0\
    );
\no_of_bytes[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^tstart_reg_0\(10),
      I1 => \^tstart_reg_0\(8),
      I2 => \^tstart_reg_0\(6),
      I3 => \^tstart_reg_0\(7),
      I4 => \^tstart_reg_0\(9),
      I5 => \^tstart_reg_0\(11),
      O => \no_of_bytes[9]_i_2_n_0\
    );
\no_of_bytes_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => \no_of_bytes[2]_i_1_n_0\,
      Q => \^tstart_reg_0\(6),
      S => Q(0)
    );
\no_of_bytes_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => \no_of_bytes[3]_i_1_n_0\,
      Q => \^tstart_reg_0\(7),
      S => Q(0)
    );
\no_of_bytes_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => \no_of_bytes[4]_i_1_n_0\,
      Q => \^tstart_reg_0\(8),
      S => Q(0)
    );
\no_of_bytes_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => \no_of_bytes[5]_i_1_n_0\,
      Q => \^tstart_reg_0\(9),
      S => Q(0)
    );
\no_of_bytes_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => \no_of_bytes[6]_i_1_n_0\,
      Q => \^tstart_reg_0\(10),
      S => Q(0)
    );
\no_of_bytes_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => \no_of_bytes[7]_i_1_n_0\,
      Q => \^tstart_reg_0\(11),
      S => Q(0)
    );
\no_of_bytes_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => \no_of_bytes[8]_i_1_n_0\,
      Q => \^tstart_reg_0\(12),
      S => Q(0)
    );
\no_of_bytes_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \aw_len_i_reg[7]_0\(0),
      D => \no_of_bytes[9]_i_1_n_0\,
      Q => \^tstart_reg_0\(13),
      S => Q(0)
    );
\packet_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => packet_cnt_reg(0),
      O => \plusOp__1\(0)
    );
\packet_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => packet_cnt_reg(1),
      I1 => packet_cnt_reg(0),
      O => \plusOp__1\(1)
    );
\packet_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => packet_cnt_reg(2),
      I1 => packet_cnt_reg(0),
      I2 => packet_cnt_reg(1),
      O => \plusOp__1\(2)
    );
\packet_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => packet_cnt_reg(3),
      I1 => packet_cnt_reg(1),
      I2 => packet_cnt_reg(0),
      I3 => packet_cnt_reg(2),
      O => \plusOp__1\(3)
    );
\packet_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => packet_cnt_reg(4),
      I1 => packet_cnt_reg(2),
      I2 => packet_cnt_reg(0),
      I3 => packet_cnt_reg(1),
      I4 => packet_cnt_reg(3),
      O => \plusOp__1\(4)
    );
\packet_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => tstart_reg_1(4),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mctf_tvalid\,
      I4 => Q(0),
      O => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => packet_cnt_reg(5),
      I1 => packet_cnt_reg(3),
      I2 => packet_cnt_reg(1),
      I3 => packet_cnt_reg(0),
      I4 => packet_cnt_reg(2),
      I5 => packet_cnt_reg(4),
      O => \plusOp__1\(5)
    );
\packet_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \packet_cnt_reg[5]_0\(0),
      D => \plusOp__1\(0),
      Q => packet_cnt_reg(0),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \packet_cnt_reg[5]_0\(0),
      D => \plusOp__1\(1),
      Q => packet_cnt_reg(1),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \packet_cnt_reg[5]_0\(0),
      D => \plusOp__1\(2),
      Q => packet_cnt_reg(2),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \packet_cnt_reg[5]_0\(0),
      D => \plusOp__1\(3),
      Q => packet_cnt_reg(3),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \packet_cnt_reg[5]_0\(0),
      D => \plusOp__1\(4),
      Q => packet_cnt_reg(4),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \packet_cnt_reg[5]_0\(0),
      D => \plusOp__1\(5),
      Q => packet_cnt_reg(5),
      R => \packet_cnt[5]_i_1_n_0\
    );
\tdest_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tdest_r_reg[0]_0\,
      Q => \^tstart_reg_0\(2),
      R => Q(0)
    );
tstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => tstart_reg_1(5),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^tstart_reg_0\(14),
      I3 => awgen_to_mcpf_tvalid,
      I4 => Q(0),
      O => tstart_i_1_n_0
    );
tstart_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => valid_pkt_chk_reg_n_0,
      I1 => \^awgen_to_mctf_tvalid\,
      I2 => \^tstart_reg_0\(3),
      O => awgen_to_mcpf_tvalid
    );
tstart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tstart_i_1_n_0,
      Q => \^tstart_reg_0\(14),
      R => '0'
    );
\tstrb_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => tstart_reg_1(0),
      Q => \tstrb_r_reg_n_0_[0]\,
      R => Q(0)
    );
\tstrb_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => tstart_reg_1(1),
      Q => R,
      R => Q(0)
    );
\tstrb_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => tstart_reg_1(2),
      Q => \tstrb_r_reg_n_0_[2]\,
      R => Q(0)
    );
\tstrb_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => tstart_reg_1(3),
      Q => R1_in,
      R => Q(0)
    );
\tuser_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tuser_r_reg[0]_0\,
      Q => \^tstart_reg_0\(1),
      R => Q(0)
    );
valid_pkt_chk_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^tstart_reg_0\(3),
      I2 => \^awgen_to_mctf_tvalid\,
      I3 => valid_pkt_chk_reg_n_0,
      O => valid_pkt_chk_i_1_n_0
    );
valid_pkt_chk_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_chk_i_1_n_0,
      Q => valid_pkt_chk_reg_n_0,
      S => Q(0)
    );
valid_pkt_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => tstart_reg_1(4),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^tstart_reg_0\(3),
      I3 => valid_pkt_chk_reg_n_0,
      O => valid_pkt_r_i_1_n_0
    );
valid_pkt_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_r_i_1_n_0,
      Q => \^tstart_reg_0\(3),
      R => Q(0)
    );
wdata_rslice1: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_164\
     port map (
      Q(31 downto 0) => \S_PAYLOAD_DATA__0\(32 downto 1),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[1]_0\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \gfwd_mode.storage_data1_reg[32]_0\(31 downto 0) => addr_rollover_r_reg_0(32 downto 1)
    );
wdata_rslice2: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\
     port map (
      D(0) => \^awgen_to_mctf_tvalid\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      Q(7 downto 0) => burst_count_reg(7 downto 0),
      aclk => aclk,
      addr_ready => addr_ready,
      areset_d1 => areset_d1,
      \burst_count_reg[5]\ => wdata_rslice2_n_4,
      \gfwd_mode.m_valid_i_reg_0\(0) => \gfwd_mode.m_valid_i_reg\(0),
      \gfwd_mode.storage_data1_reg[32]_0\(31 downto 0) => \S_PAYLOAD_DATA__0\(32 downto 1),
      \gfwd_mode.storage_data1_reg[33]_0\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gfwd_mode.storage_data1_reg[33]_1\ => \gfwd_mode.storage_data1_reg[33]_0\,
      \gfwd_mode.storage_data1_reg[33]_2\(3 downto 0) => packet_cnt_reg(3 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \packet_cnt_reg[3]\ => wdata_rslice2_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_vfifo_mm2s is
  port (
    curr_state : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.areset_d1_reg\ : out STD_LOGIC;
    curr_state_reg_0 : out STD_LOGIC;
    curr_state_reg_1 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : out STD_LOGIC;
    m_axis_tready_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    curr_state_reg_2 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \ram_full_fb_i_i_3__1\ : in STD_LOGIC;
    \ram_full_fb_i_i_3__1_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[5]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[7]_1\ : in STD_LOGIC;
    \ram_full_fb_i_i_3__1_1\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[4]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[3]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[2]_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_vfifo_mm2s : entity is "vfifo_mm2s";
end vfifo_axi_vfifo_ctrl_0_0_vfifo_mm2s;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_vfifo_mm2s is
  signal \^curr_state\ : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal m_axis_payload_wr_in_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axis_tvalid_wr_in_i : STD_LOGIC;
  signal mm2s_in_reg_slice_inst_n_5 : STD_LOGIC;
  signal mm2s_in_reg_slice_inst_n_6 : STD_LOGIC;
  signal mm2s_out_reg_slice_inst_n_54 : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal tlen_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  curr_state <= \^curr_state\;
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => \^curr_state\,
      R => Q(0)
    );
mm2s_in_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\
     port map (
      E(0) => p_0_out,
      Q(7 downto 0) => tlen_cntr_reg(7 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => mm2s_in_reg_slice_inst_n_6,
      \gfwd_mode.m_valid_i_reg_1\ => mm2s_out_reg_slice_inst_n_54,
      \gfwd_mode.m_valid_i_reg_2\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]_0\(31 downto 0) => m_axis_payload_wr_in_i(31 downto 0),
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid_wr_in_i => m_axis_tvalid_wr_in_i,
      \out\ => \out\,
      tlen_cntr(2) => tlen_cntr(7),
      tlen_cntr(1 downto 0) => tlen_cntr(3 downto 2),
      \tlen_cntr_reg_reg[1]\ => mm2s_in_reg_slice_inst_n_5,
      \tlen_cntr_reg_reg[2]\ => \^curr_state\,
      \tlen_cntr_reg_reg[2]_0\ => \tlen_cntr_reg_reg[2]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]_0\,
      \tlen_cntr_reg_reg[7]\(3) => \tlen_cntr_reg_reg[7]_0\(9),
      \tlen_cntr_reg_reg[7]\(2 downto 0) => \tlen_cntr_reg_reg[7]_0\(5 downto 3),
      \tlen_cntr_reg_reg[7]_0\ => \tlen_cntr_reg_reg[7]_1\
    );
mm2s_out_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\
     port map (
      D(4 downto 2) => tlen_cntr(6 downto 4),
      D(1 downto 0) => tlen_cntr(1 downto 0),
      E(0) => p_0_out,
      Q(6 downto 0) => tlen_cntr_reg(6 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state_reg => curr_state_reg_0,
      curr_state_reg_0 => curr_state_reg_1,
      curr_state_reg_1 => curr_state_reg_2,
      curr_state_reg_2 => mm2s_in_reg_slice_inst_n_5,
      \gfwd_mode.areset_d1_reg\ => \gfwd_mode.areset_d1_reg\,
      \gfwd_mode.m_valid_i_reg_0\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.m_valid_i_reg_2\ => mm2s_in_reg_slice_inst_n_6,
      \gfwd_mode.storage_data1_reg[36]_0\ => \gfwd_mode.storage_data1_reg[36]\,
      \gfwd_mode.storage_data1_reg[40]_0\(40 downto 0) => \gfwd_mode.storage_data1_reg[40]\(40 downto 0),
      \gfwd_mode.storage_data1_reg[40]_1\(36 downto 32) => D(4 downto 0),
      \gfwd_mode.storage_data1_reg[40]_1\(31 downto 0) => m_axis_payload_wr_in_i(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_rvalid_0 => mm2s_out_reg_slice_inst_n_54,
      m_axis_tready => m_axis_tready,
      m_axis_tready_0 => m_axis_tready_0,
      m_axis_tvalid_wr_in_i => m_axis_tvalid_wr_in_i,
      mem_init_done => mem_init_done,
      next_state => next_state,
      \out\ => \out\,
      \ram_full_fb_i_i_3__1_0\ => \ram_full_fb_i_i_3__1\,
      \ram_full_fb_i_i_3__1_1\ => \ram_full_fb_i_i_3__1_0\,
      \ram_full_fb_i_i_3__1_2\ => \ram_full_fb_i_i_3__1_1\,
      ram_full_i_reg => ram_full_i_reg,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      tlen_cntr(2) => tlen_cntr(7),
      tlen_cntr(1 downto 0) => tlen_cntr(3 downto 2),
      \tlen_cntr_reg_reg[0]\ => \^curr_state\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]_0\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]_0\,
      \tlen_cntr_reg_reg[6]\(7 downto 5) => \tlen_cntr_reg_reg[7]_0\(8 downto 6),
      \tlen_cntr_reg_reg[6]\(4 downto 0) => \tlen_cntr_reg_reg[7]_0\(4 downto 0),
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\
    );
\tlen_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(0),
      Q => tlen_cntr_reg(0),
      R => Q(0)
    );
\tlen_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(1),
      Q => tlen_cntr_reg(1),
      R => Q(0)
    );
\tlen_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(2),
      Q => tlen_cntr_reg(2),
      R => Q(0)
    );
\tlen_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(3),
      Q => tlen_cntr_reg(3),
      R => Q(0)
    );
\tlen_cntr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(4),
      Q => tlen_cntr_reg(4),
      R => Q(0)
    );
\tlen_cntr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(5),
      Q => tlen_cntr_reg(5),
      R => Q(0)
    );
\tlen_cntr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(6),
      Q => tlen_cntr_reg(6),
      R => Q(0)
    );
\tlen_cntr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(7),
      Q => tlen_cntr_reg(7),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_vfifo_s2mm is
  port (
    areset_d1 : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[5]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gno_bkp_on_tready.s_axis_tready_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_vfifo_s2mm : entity is "vfifo_s2mm";
end vfifo_axi_vfifo_ctrl_0_0_vfifo_s2mm;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_vfifo_s2mm is
  signal arb_granularity0 : STD_LOGIC;
  signal \arb_granularity[0]_i_1_n_0\ : STD_LOGIC;
  signal arb_granularity_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^areset_d1\ : STD_LOGIC;
  signal end_of_txn1 : STD_LOGIC;
  signal \end_of_txn[1]_i_3_n_0\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_1\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_10\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_11\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_12\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_2\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_47\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_48\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_49\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_51\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_52\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_7\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_8\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal payload_s2mm_awg1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal s_axis_tready_i : STD_LOGIC;
  signal start_of_pkt : STD_LOGIC;
  signal start_of_txn : STD_LOGIC;
  signal storage_data1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tid_r : STD_LOGIC;
  signal \tstart_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \tstart_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal valid_s2mm_awg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \arb_granularity[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \arb_granularity[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \arb_granularity[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \arb_granularity[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \end_of_txn[1]_i_3\ : label is "soft_lutpair41";
begin
  areset_d1 <= \^areset_d1\;
\arb_granularity[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arb_granularity_reg(0),
      O => \arb_granularity[0]_i_1_n_0\
    );
\arb_granularity[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => arb_granularity_reg(0),
      I1 => arb_granularity_reg(1),
      O => plusOp(1)
    );
\arb_granularity[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => arb_granularity_reg(2),
      I1 => arb_granularity_reg(1),
      I2 => arb_granularity_reg(0),
      O => plusOp(2)
    );
\arb_granularity[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => arb_granularity_reg(3),
      I1 => arb_granularity_reg(0),
      I2 => arb_granularity_reg(1),
      I3 => arb_granularity_reg(2),
      O => plusOp(3)
    );
\arb_granularity[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => arb_granularity_reg(4),
      I1 => arb_granularity_reg(2),
      I2 => arb_granularity_reg(1),
      I3 => arb_granularity_reg(0),
      I4 => arb_granularity_reg(3),
      O => plusOp(4)
    );
\arb_granularity[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => arb_granularity_reg(5),
      I1 => arb_granularity_reg(3),
      I2 => arb_granularity_reg(0),
      I3 => arb_granularity_reg(1),
      I4 => arb_granularity_reg(2),
      I5 => arb_granularity_reg(4),
      O => plusOp(5)
    );
\arb_granularity[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => arb_granularity_reg(4),
      I1 => arb_granularity_reg(2),
      I2 => arb_granularity_reg(1),
      I3 => arb_granularity_reg(0),
      I4 => arb_granularity_reg(3),
      I5 => arb_granularity_reg(5),
      O => plusOp(6)
    );
\arb_granularity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => \arb_granularity[0]_i_1_n_0\,
      Q => arb_granularity_reg(0),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_2\
    );
\arb_granularity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(1),
      Q => arb_granularity_reg(1),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_2\
    );
\arb_granularity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(2),
      Q => arb_granularity_reg(2),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_2\
    );
\arb_granularity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(3),
      Q => arb_granularity_reg(3),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_2\
    );
\arb_granularity_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(4),
      Q => arb_granularity_reg(4),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_2\
    );
\arb_granularity_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(5),
      Q => arb_granularity_reg(5),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_2\
    );
\arb_granularity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(6),
      Q => arb_granularity_reg(6),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_2\
    );
\end_of_txn[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => arb_granularity_reg(3),
      I1 => arb_granularity_reg(4),
      I2 => arb_granularity_reg(2),
      I3 => arb_granularity_reg(5),
      I4 => \end_of_txn[1]_i_3_n_0\,
      O => end_of_txn1
    );
\end_of_txn[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => arb_granularity_reg(1),
      I1 => arb_granularity_reg(0),
      I2 => p_0_in,
      I3 => arb_granularity_reg(6),
      O => \end_of_txn[1]_i_3_n_0\
    );
\end_of_txn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_1\,
      Q => payload_s2mm_awg1(8),
      R => '0'
    );
\end_of_txn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_47\,
      Q => p_0_in,
      R => Q(0)
    );
\gno_bkp_on_tready.s2mm_input_rslice\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\
     port map (
      D(8) => start_of_txn,
      D(7) => start_of_pkt,
      D(6) => p_1_in0,
      D(5) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      D(4) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      D(3) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      D(2) => \gno_bkp_on_tready.s2mm_input_rslice_n_10\,
      D(1) => \gno_bkp_on_tready.s2mm_input_rslice_n_11\,
      D(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_12\,
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_2\,
      aclk => aclk,
      \arb_granularity_reg[0]\(0) => arb_granularity_reg(6),
      end_of_txn1 => end_of_txn1,
      \end_of_txn_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_1\,
      \gfwd_mode.m_valid_i_reg_0\(0) => arb_granularity0,
      \gfwd_mode.m_valid_i_reg_1\ => \gno_bkp_on_tready.s2mm_input_rslice_n_47\,
      \gfwd_mode.m_valid_i_reg_2\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.m_valid_i_reg_3\ => \^areset_d1\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \gno_bkp_on_tready.s2mm_input_rslice_n_48\,
      \gfwd_mode.storage_data1_reg[32]_0\(32 downto 0) => \gfwd_mode.storage_data1_reg[32]\(32 downto 0),
      \gfwd_mode.storage_data1_reg[33]_0\ => \gno_bkp_on_tready.s2mm_input_rslice_n_51\,
      \gfwd_mode.storage_data1_reg[33]_1\ => \gno_bkp_on_tready.s2mm_input_rslice_n_52\,
      \gfwd_mode.storage_data1_reg[39]_0\(39 downto 0) => \gfwd_mode.storage_data1_reg[39]\(39 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s2mm_input_rslice_n_49\,
      p_0_in => p_0_in,
      p_0_out => p_0_out,
      payload_s2mm_awg1(0) => payload_s2mm_awg1(8),
      s_axis_tready_i => s_axis_tready_i,
      s_axis_tvalid => s_axis_tvalid,
      tid_r => tid_r,
      \tstart_reg_reg[0]\ => \tstart_reg_reg_n_0_[0]\,
      \tstart_reg_reg[1]\ => \tstart_reg_reg_n_0_[1]\
    );
\gno_bkp_on_tready.s_axis_tready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s_axis_tready_i_reg_0\,
      Q => s_axis_tready_i,
      R => Q(0)
    );
s2mm_awgen_rslice1: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\
     port map (
      D(9) => start_of_txn,
      D(8) => payload_s2mm_awg1(8),
      D(7) => start_of_pkt,
      D(6) => p_1_in0,
      D(5) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      D(4) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      D(3) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      D(2) => \gno_bkp_on_tready.s2mm_input_rslice_n_10\,
      D(1) => \gno_bkp_on_tready.s2mm_input_rslice_n_11\,
      D(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_12\,
      E(0) => p_0_out_0,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.areset_d1_reg_0\ => \^areset_d1\,
      \gfwd_mode.m_valid_i_reg_0\ => \gno_bkp_on_tready.s2mm_input_rslice_n_49\,
      \gfwd_mode.storage_data1_reg[9]_0\(9 downto 0) => storage_data1(9 downto 0),
      p_0_out => p_0_out,
      s_axis_tready => s_axis_tready,
      s_axis_tready_i => s_axis_tready_i,
      valid_s2mm_awg2 => valid_s2mm_awg2
    );
s2mm_awgen_rslice2: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_152\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => p_0_out_0,
      aclk => aclk,
      areset_d1 => \^areset_d1\,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[33]\(0) => \gfwd_mode.storage_data1_reg[33]\(0),
      \gfwd_mode.storage_data1_reg[5]_0\ => \gfwd_mode.storage_data1_reg[5]\,
      \gfwd_mode.storage_data1_reg[7]_0\(5 downto 0) => \gfwd_mode.storage_data1_reg[7]\(5 downto 0),
      \gfwd_mode.storage_data1_reg[9]_0\(9 downto 0) => storage_data1(9 downto 0),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      valid_s2mm_awg2 => valid_s2mm_awg2
    );
\tid_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_48\,
      Q => tid_r,
      R => Q(0)
    );
\tstart_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_52\,
      Q => \tstart_reg_reg_n_0_[0]\,
      S => Q(0)
    );
\tstart_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_51\,
      Q => \tstart_reg_reg_n_0_[1]\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_0\ : in STD_LOGIC;
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \ram_empty_fb_i_i_2__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_logic : entity is "wr_logic";
end vfifo_axi_vfifo_ctrl_0_0_wr_logic;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_logic is
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gfwd_rev.state_reg[0]\ => \gfwd_rev.state_reg[0]\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_2\ => \gcc0.gc0.count_d1_reg[3]_0\,
      \gpfs.prog_full_i_reg_3\ => \gpfs.prog_full_i_reg_1\,
      \greg.ram_rd_en_i_reg_0\ => \greg.ram_rd_en_i_reg\
    );
\gwss.wsts\: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_full_fb_i_reg_0 => \gwss.wsts_n_1\,
      ram_full_fb_i_reg_1 => wpntr_n_1,
      ram_full_fb_i_reg_2 => ram_empty_i_reg_1,
      ram_full_fb_i_reg_3 => \greg.ram_rd_en_i_reg\
    );
wpntr: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\ => wpntr_n_1,
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_1\ => \gcc0.gc0.count_d1_reg[3]_0\,
      \out\ => \^out\,
      \ram_empty_fb_i_i_2__2_0\(3 downto 0) => \ram_empty_fb_i_i_2__2\(3 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => \greg.ram_rd_en_i_reg\,
      ram_full_fb_i_reg(3 downto 0) => ram_full_fb_i_reg(3 downto 0),
      ram_full_fb_i_reg_0 => \gwss.wsts_n_1\,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_logic_174 is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    \gc0.count_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    ram_full_fb_i_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_logic_174 : entity is "wr_logic";
end vfifo_axi_vfifo_ctrl_0_0_wr_logic_174;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_logic_174 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gwss.gpf.wrpf\: entity work.vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_175
     port map (
      D(3 downto 0) => D(3 downto 0),
      aclk => aclk,
      \gpfs.prog_full_i_reg_0\ => \gcc0.gc0.count_d1_reg[3]\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg\,
      \greg.ram_rd_en_i_reg_0\ => \greg.ram_rd_en_i_reg\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_176
     port map (
      Q(0) => \^q\(0),
      aclk => aclk,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      ram_empty_fb_i_i_2(0) => ram_empty_fb_i_reg(0),
      ram_full_fb_i_reg_0 => \gwss.wsts_n_1\,
      ram_full_i_reg_0 => ram_full_i_reg
    );
wpntr: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_177
     port map (
      Q(3 downto 0) => \^q\(3 downto 0),
      aclk => aclk,
      \gc0.count_reg[3]\ => \gc0.count_reg[3]\,
      \gcc0.gc0.count_d1_reg[3]_0\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_reg[3]_0\ => \gcc0.gc0.count_reg[3]\,
      \gcc0.gc0.count_reg[3]_1\(3 downto 0) => \gcc0.gc0.count_reg[3]_0\(3 downto 0),
      p_19_out => p_19_out,
      ram_empty_fb_i_reg => \gwss.wsts_n_1\,
      ram_empty_fb_i_reg_0(1 downto 0) => ram_empty_fb_i_reg(2 downto 1),
      ram_empty_fb_i_reg_1 => ram_empty_fb_i_reg_0,
      ram_full_fb_i_i_2(1 downto 0) => ram_full_fb_i_i_2(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_wr_logic_182 is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    \ram_empty_fb_i_i_3__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_wr_logic_182 : entity is "wr_logic";
end vfifo_axi_vfifo_ctrl_0_0_wr_logic_182;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_wr_logic_182 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gwss.gpf.wrpf\: entity work.vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_185
     port map (
      D(3 downto 0) => D(3 downto 0),
      aclk => aclk,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_1\ => \gcc0.gc0.count_d1_reg[3]\,
      \gpfs.prog_full_i_reg_2\ => \gpfs.prog_full_i_reg_0\,
      \greg.ram_rd_en_i_reg_0\ => \greg.ram_rd_en_i_reg\,
      p_19_out => p_19_out
    );
\gwss.wsts\: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_186
     port map (
      Q(0) => \^q\(0),
      aclk => aclk,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\ => \out\,
      \ram_empty_fb_i_i_3__1\(0) => \ram_empty_fb_i_i_3__1\(0),
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg
    );
wpntr: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_187
     port map (
      Q(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => \^q\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_1\ => \gcc0.gc0.count_d1_reg[3]\,
      p_19_out => p_19_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    aclk : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ : entity is "wr_logic";
end \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ is
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
  signal wpntr_n_8 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
begin
\gwss.gpf.wrpf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized2\
     port map (
      E(0) => E(0),
      Q(4 downto 0) => p_13_out(4 downto 0),
      S(3) => wpntr_n_7,
      S(2) => wpntr_n_8,
      S(1) => wpntr_n_9,
      S(0) => wpntr_n_10,
      aclk => aclk,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0\(1) => wpntr_n_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0\(0) => wpntr_n_1,
      \gpfs.prog_full_i_reg_0\ => \gcc0.gc0.count_d1_reg[5]\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg\,
      p_19_out => p_19_out,
      p_3_out => p_3_out,
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\
     port map (
      aclk => aclk,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => wpntr_n_11
    );
wpntr: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\
     port map (
      E(0) => E(0),
      Q(4 downto 0) => p_13_out(4 downto 0),
      S(3) => wpntr_n_7,
      S(2) => wpntr_n_8,
      S(1) => wpntr_n_9,
      S(0) => wpntr_n_10,
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[5]_0\(5 downto 0) => Q(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_1\ => \gcc0.gc0.count_d1_reg[5]\,
      \gcc0.gc0.count_reg[3]_0\ => wpntr_n_11,
      \gcc0.gc0.count_reg[5]_0\(1) => wpntr_n_0,
      \gcc0.gc0.count_reg[5]_0\(0) => wpntr_n_1,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(5 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(5 downto 0),
      p_19_out => p_19_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_full_fb_i_i_2__4\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ is
  signal c0_n_0 : STD_LOGIC;
  signal c1_n_0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0\
     port map (
      \grstd1.grst_full.grst_f.rst_d3_reg\ => c0_n_0,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => ram_full_i_reg_0,
      ram_full_i_reg_0 => ram_full_i_reg_2,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      ram_full_i_reg_2 => c1_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_0\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => ram_full_fb_i,
      \ram_full_fb_i_i_2__4_0\ => \ram_full_fb_i_i_2__4\,
      ram_full_fb_i_reg => c1_n_0,
      ram_full_i_reg => ram_full_i_reg_1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ is
  port (
    comp0 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_full_fb_i_i_4__1\ : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ : entity is "wr_status_flags_ss";
end \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_8\
     port map (
      comp0 => comp0,
      ram_full_i_reg => ram_full_i_reg_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_9\
     port map (
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => ram_full_fb_i,
      \ram_full_fb_i_i_4__1_0\ => \ram_full_fb_i_i_4__1\,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_i_reg_1,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_i_reg_1,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
DGyv/e99m5LREs0VEi6Jl4RlcDAGZw9ScYtzsqID1kkVYKQb+tJyo/oKljjNla8cTngdwz+D72Ql
tHGdEFtbAg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
A5nVmQT4jX5rtOo5laslrLuf7jTnq6hJwnJfREZDyZ8Bl1ue+OgkVeisAxpBVI2fAT1pAn+QnHWr
0bUekWFkOjPCqNtghWYxZ20bUlSoJu/E+CFdyZAoe/z20Ug/FNmt1N5UIjvmc0VavCYKin+zuQtZ
rT+ZjpDCmgnaCR/uhGA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SaCjWjj7WCShovAgcEi+zWlGnR2i0HX6RiLilkMc15YWkMWsX8eRaeHUUjlzBjhdPJ5HD1txSKS0
DgH2vQwbO1nRAbcr22JzG89qvDQ/uvpBWSxjMwAVZIz4riHIBY6mvJtJS4uEz3miDM5g2mKE5YfI
mtmwYzxKKQwOwL1Q3BugPIuRYIR3HSQOBq/no0l64+89qK46lTs6b5qhsoKdOHUCpgrGaCFVPox7
rhmcSBYdd8LmAZ9W41kHwNRcMH0l422XGyrc80pmpDqZUlQHAK+w7k82mPVUcvl+IVDGzW4RI01P
blCPA0pIgSkfuG0t2BnQqs2eF4aQy/pDlEICRw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pMvYbJU/C+WP4fgnox3tgW3NogGesSc0qsStq94uMKih0/YVeJo8jouzfwnQe+vQao4u9dhM20dJ
EWTVEF3u95ZLeI6vbrfj5fx4a1NlRmKqLt21cw/RB/H/lVgFT0XgMv921k/ZUBS5yGwT5Ve5dciH
f0IkS/8ERcnuZ/+W3nZPz2HLnM5T143mMV4OKShkWpn6nR9+bqS0sMe3AWXCET6mwRlKQCZQAKEf
2lbK7qDZf820jdndiCOTJYC+JYzbCatQi9yXkYQTQBAhYYaqWW8xYl0YhsGSHhZ3o3Nas8b+/097
2ETsglmp8hjyupk3l0hgBEFU3fQtcvpiIlLmRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eJCjQ8EoJFQbooW8+AcUEn4z9WKAZNsV3jEceqBx1ZUeF4OCl1l+sVqRizSDh9d0h288Xy6590Oy
d8XKqZQTH7kbIW6Pcz6iym52ttGj9C4VmWBDFr3ry0x/LMFvbT3z14PISxUfez+fTUkaK9EvSCNd
eQBL3qex0w6mgPPrXFRQxIBE9QX7R6Mcfgs/d02PvYsN3e8VilxrtFQjRTr2jbMgdbZdCgfY2BG/
3vI/SveIGIdlac8Llom8Jr65mI/jrT1Y2+J3N7vFah3E494YglGPhngvuiX7RJw43yVMM+m21ZF8
I4oD1FOa3gxr1BchbAvZ42l8cQOa9gzF3+jjCw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
YE2XCADVIy3Q3WKcZ2cfhXf0u166DNGuwZEGTKdbvfoqX5uMPeNCooFA0HoUjztCIK/VZpmb33Ta
c3JEknu+ugzsETMcWZz3eIra222trQX1V2R2hq1Q7FTyHANw1KliRagesNTD6xmRCmumbVvKlp2h
BGqQtG8FFkQPGyhmbk0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GQQua8yHd/po5lc5tOkxup4W+r5iq0c+m4vDuy8ji74YsDtUczw7GEFX+KUSRT1O9yPBl69BkckM
3rV20MrxG4GOyXsW4ApcXrkJ/FE1mj8z3ZrsTyIElKPmtSPHbuICp+38ML0Vi0tnuLSXi39lRfAf
VnswEo4JBbjv8xHKLQtuWB13x09ikcPa5HLBDfBmx/o7lVNQh8gvTJoUjOckMVafNUGUh2oUQeSH
ilkDSsIVhLHSo1xW/x/PxAIOd7Onp363/oT74qmKxH7t9mkK/5Afy48xGGvTW1UHFbzJP9XRNSZi
A/PDJ6odxdWhmiGg9ZuqsmJ6ahHaCX+eIMSc7w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fM48fcLys+8+ncFAZD+GOqLYLrpWmgGc5zR9ommp3n5jJY7g2o8pP1lbmmgafzc6HGnCP4TPokuw
sJXIrKRjZKzvpbAotZNYRp+fwYxZfVieXcFzCaomWFejeSsj4LsVGIMAlvbiBrE3t0DO6i26mlLu
alp6GVMOsma+0K6MnaQNs4fDcjgmsdrQKlvfqpu+qebBteIQ/o7QAE7qutpjV5r8VUk+OM6ieZ/M
vN4COHRDPgKnvzQfcCE9TFd2kdK8wl8StqE2VT5+ZZ1WGKg2AAUDLBjH/+KkEeWzmAcWpDwD+UdD
MW0CzR/45c1Mdu1h/U9RZVaNqPj2e2+sbiW4GA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OvftWHS0zIdd3HMtyCQqy7Ic+5vwyt9GdjY4X2ECGB0soMl2daOFGo7Y2J0GuKU7YeRvmVy1Ytup
8v79LRWo2A3k8Viht9Qr9GgnWIIzPBpOoVzWMD/3KGIf4DmWe1RssFgJJdD/sjz2b7i3oGRsBpVr
2fG1M8BdhZLfHgn/o1IVwuc7gDleCAhLbyG3X+fY6RuZgvA0P/DG5SpLGO/QtwOtk98FXyTi8xG9
jLfHdZzt6AO0Ze4KyEkXFK+ALqJm0kuYJV8VfjP2m1rPAlN0xtKylwqy/H2sDsH/SGyUKTgnpAil
cq3KduVxqQLngmhVjGIouJ+K9N5ZMkYgxswm/g==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16752)
`protect data_block
uARzfrJuxzkp2nn1fv1iBiYij0uTLRjo/UuqVckAqrbqQpCmImN88T2DVT/DmobaLD81PRe5muPU
paIm6HBRkkuezWKc6DLYMjt1EtzLp4O7tIx9AXWIm6Fqd0YyPSyYPKKUkefVnPdKc9k5sxY1QixB
KUXvN8a6o3jYioYsXxmONBgo8SfB0Adz2F4N2L64lVB5haT1vRW70LOgCSNWYgM5A/7O8ltsx7kp
WkqFcONpO7Tj0Rb1EShAAxSo4qqJLvy9Uzb8O4bH++1wLHC2qwpZU87XkXIvGmRw8hBlLXmTm+ZJ
wms/L8r7uzeUqYFAJDhwntxKUIzQWZaNSk7b8zhqqDXI4TROAdlsNrL8gYDhyoRiEOquRxZz4MBW
90QXxuFjzM5tnKvY0COaMnbu9zE5AH2jBeYuRE5YyhjfUhyCnFfgbvdb4sOAvR5/5HYNiYn+jeLw
cQo48z+W8Fasi3pud6TK9tSpLeuib9UmXIo8OUh3MgAb4njWQp7QwHkgo1282sOuqIj0xFlCxn/0
oBmDSe3UzVsdGfJIIwS/TLUS/mjbz6x4qxG1WCNVFmSTtfeQ64b6g+ZI/g95gDPJcXNPUa4q54bE
afMrMlS2AjpHthasIMXGGC6+eSIUmRp39KatIdJIqJS5Xfmu7ycs2umXrOf3ylw27Soe61NaW7nM
FQQONtqSZHkDxaM1uee8FQGbvhdkh5dbgUNkmczL7u37yV5G+EmEEzZykDQ8ybqPF/Y4l16VjgyM
OxDlE/6WiTlQ3az3j9tfJJrqNqZbYpSYL+LSW9Pm1OD646zmlX7b/Vn/jP9ipSvfVdHma3iTm/18
R58nBPILG1rPOgAq5FHPFw1oNBsXxnd2EzYaB9hr23p6ez67RWEgkKjJOCLu/5TmgD8GpKZmQugm
1lVBu8vq+KMfCZPqVCggwzzOkTRkCX7B+z+iLVSV6raKi9RBsdcKY7FbHMRWCvu4C1jW47nu0AcA
M5G/d7n3B93M2yoqF1VbNfzj82HFGIZpQRMFSCcD7oRNp2TsLkPCWmp6heGBzMe33AezjB/KUIi7
zhXP3FQroeTcgVCAufcxsmWcmtIc/Z1dNpcfT76EVf+KTiesoCvqQuRD9ilAs8KpPehZh5yL0SyV
vHqL6BdHgtqKfUGuSkBTi+vbrT+88GtW268Bko4tbn06C+V1+bGCkzOmWsfoL7UeCOKAIX4yL5xp
rxCCJfjCLZJdwepNoNrDbKoZiLit85OX9nahWOTsTgnXso+SSYWKXZ1/1omfbjc+FLsDdsDH9hy6
ZtPTnGJqj0GcLz1ndgBRv0hnG7+zTYfZZECvEVSWSXeha+31rtcCwJy2GHYYZyugt9L9cGX66VC7
x0r/UoJmlIb/YbdTD7L32QQYAbZte2lANhOfb+0Zy6GNluFDJR82vVxFeDvBOn3QpPNgtAzN7dLl
wJoOmPVOoQYmhGzWshgMigBGO/TnuL1cdEqYY1AMnr+XOeTFFBh0RHDgN6H9C2+rJQrjW5sqHwsG
jIUXDwWBehRbnmkiCGt3vBxpiXTn3keAUZdj8gCmnimrpFcQksKaADoplJu7lnXuNSanV98/76AZ
iWhXVzCJ/FGUrGEbxtGnAZ35CL9yPWqqvc3mbuO7+FSCRbLeirw6s9zdbF+VH4mrnQ8p61Ch6I2V
cFlNsk8psc3eksIlEZ4X4lOtdd+u4O5vTjvZMKKRIfurq5HPTy9jNirSad/x2oRjyk/C8ZfndN7H
8DYKFjuRPrC7y9G89fzUMFicKIrn38nQN6b5+ZrO7r/NG0YNi1jtJ8XruddN912g9CjWrprGrwHP
pHPVxX3rw9AmD1gtd2SsM5dClVSFXX4Tlkh4XgSHTBEwHWPcoohfU9Ote00aFTsWxo116zv77jpy
EsWRgIbtjsxVSVb2p+Q7M1ZkBpy5Lh9uirhyOMJZk4B9cIzxP9pUXuF4jWqGSoJqYCi7+aWBAku6
nE9/u09+lcv3ggBiBWg5y3AMLj+LShCKwhI7aICDG8TD4tqT+XBhbJiI2K5Nih3izlrRRDdsGZKa
aQ59FJdaKtBz1odMhd5n9jznBMl+tT+s2mOZzkoZwN/wvSIxyiZfPos/bPGZW2AhNzM17HzmnpNL
cjWNiA+Yc7/rp+zBpxf8GoLQUO9fm+Ug8hVbmYviTrh/N21v6XNrbwm8y+F2GCKBaQuNqm1dqvlM
wivyC7igvkUcH7DUqeZvfw409Tat5Il917koLaqXmE69vwktppDyvBKd9atsXdmnIWW4PrHx3uXZ
PtcWzIXhgf6oUBMK//uLiolwD9Z718XyZuhUX1ThYr2Ejt1uwWzXTFdj4yxVz13Lsd7RKH22Ab14
SayPi9savFUEp8ZMMUgMJhOHe79Rv9J3VGPbRBs+eubTjeG5SAQKJdoAiGObUuDsUGjmKfLmu/BI
xVx4tMN5Q0JHCHEXFDAsmnDiyqcSwBOBl5TYO7DfJ/S5LlAq4jVWbCHUoVxFjd0PBGIiATf9GYAv
FRm/mbEmyJNudtR4UPb3v/klH2Q4mcNCOPp6uXL7dBWrPE2nXXsGnFPSwajAwNLZD9AWuVVXkikZ
l2zKoVcaIzXTwtukJKiXQswZmBq96VSA++WMQ4OXMFQsy7PJ/KgvbKc4bVnGgtE08lPyAzNz2Vxa
M4USKSbM57LeXYX7GsjWbjIcQ9190GVpzDk/D4//7kkU7pDIh2VOR/pg5fjOpesoAfNlM10m8X4E
vEZhygvZfkD1tnVh8vbiXwScnFDleh+rWa8jlVvqQf2fONqus4fqvBP7UJWJSLv8WYiv6LecN24e
S6T/IwighmS/D6HUH2ozdgH5JIJTjhTCTtrJZDlSlej6Q5fcD80zg2B4Ogp7N5F/xszP5wXAl5FL
nmVTw8thNOQDyq8/K+E6cSNEv2fU9N+fk93mOquZXw6AfApJIQCzbDvSgJvmFEJnx+eIkgX10fBG
wA89/+84MNrBIi6XmZx1kh8V9mOj819GINp9LVIFR3RcKshDXagfdPlmlZg27LCP/DsojC7OMyBa
vPuhREXWAl7MpXih3B9Kp1TahTw7gQDgX+sMuU0iUKYHoaLLcllJ2iUZJHpWsgRiS36mpoLzRYzQ
Gxo/U8HOVtPSzT1F84o1jvOl1ARiyUDaqpGxWHX+bRzsktELZCm5RH+fkvE1i7EBTM20m2HNVVst
3/XCsomsXXfN69mMwLlrMZdbK2Zq5hI2raZfddBk5jOgUlC7FypTBgeJDPYijhbUU0FCZvKUg+7f
PDUy3903gUf1Q94B6O01grURchqM6mFxINu1UivgxkbveR+IwyaWVkK+HaVf+UOSglU1C6ZRFu3J
O72qbDXLGbKvjO2SxvpjYhp3UfFfNMIgWvc8I2Sbl5qwFQzlOOPqBz0rcWerwWAqJCbplFulgXxW
pWDo/Dk0WOY+8gqsAOar+D3Pfd/e++eaQZB6fHTK3402z/Kc+AhI8lfKlFx29CHxYjJ3k+jVcut+
q+y6/hOALJ/fHNWrTGaS3ojT2ydvCdrK0mnFWyUrZCrgkpGgoBBPVFQAf6E+ues1WOG8bF5Yq+lg
wYVI3XQcWRGyZCwabdcmx0j+VaFWcytBOEcZacYFRAmvl1LIAD+vqhOphS12zGCWfhZCCl497C+p
uNuB+t5p51m/wo2Eh0a0gNA35gxm/vjkX2u1m0ZZcCodI9US92O8wKFpeAkjFIXsl6zaphIm2o0C
WUvdMR0sgrhWk46IBLjmH/VE5cXZ/zWj8RZfjjTqX5cGYg6BSMu61g7dLP0kO1JYgZyGqebF1aOO
qWf46yJqCDztczv51xaTY4stTqNrUNg4HLcl3F30k4aynowxj2VEhOC8h/59ytPbI6L9l7cW0TkJ
DEEnjGjNPCqPKkC344+vkGYP1LKq8NEwn0/BZTLtdvHItZeXlqupOpm2KUm+GJ9I6MTyPLDxevkM
KEzkFC2z7QRTeqozLhD0GwL/01WNDeAYa7MjD1GSw4IeiTENBdyJngq/VbUtsSTnCHaXx1Vi+4r9
Id/qzUz/Vuuq/mN78o4G/d/l2ifwpsZdz8hNWPPeStV2n3mJUFkjAWgcF+lgG1vB08hujcoCGaSB
keH7OUQnrt7aVUNzKMPF72oyAuOHLxdaPZ5ZLfViuD7p9Dcp40uq+mWXS2LC6XcaeOaC1qzeEuTW
hXhbqDD+8N4mnt1IdcMiCWEHIkVrjE7Juo90LIZJBtdXhtZVij/uzLttB414RLmXwEqMPAKUFZR5
80BKOffG8/ICO4KlRGb3nz1ljCFtHGMs3xGBka4KZIJTGv14Pl5k0HnZhv4f/EDSdKwxoFZKYGgd
9mK/Y5UUmzFyp4VNI6Rk7247bEnMziafxAlH+5pJ+ovDywDuqjPVh54izJs+QYDwasVh/VmMNXz8
QGmROgDXA2DkyHQ9UMN2uX/zdvZLfbPuZf8foH9TpX6kGc9UxN8OmTJ76RxROa7FRaIkySTTH631
OE+uSi0SbcxIleApUb6UVBzi5WU77xyBDBC5t7MtCRAf422SadLa9HEZ2SrmrXQnYpIB+U9eGC9A
x+tseT+ADFlXAU8rMIE+dHpdPZmg5ayWT05frfR3BV3Mm5JZdCqPUJQSY4xXtZevJhle/NC+/EIb
WupaduMpEGifkGLB3ACfd+lWi49wZUTbctcJhHXDBaXr3uWCPG2A/y70bW8wTfSkOH3ARbv8SSIE
ltK+hcZUwqVCQEQfVnoyaz2n01gp6m3etMkxvCo5lpNzp2dzrPrXppxudyIO/abaI6biGoqgZA27
+ecoeqxRBUt3Dw7cNMCZ96HBow2N2P1NzOLIMrYkiMdeRsMIMAzi8VaqsXjj4yZa286EMRy10XgR
JowDLqSnnSuuCkC5pSqBe1iqeMrchdHXh/1v9T4gCItQ/BalOpSJ86QjhO3Xi5ldVjU+tJCfWxfM
2yVbxIJdz6jq81htTCCJE8/UlB+yoyU77HqAFpLI2tSvXg2Q27UiIJxrolsbHGwb/ZlLP1GHk4mC
vhFWviSdgaJX6VF8Hgv74y5KcIFiRKEtkC3H0Li0U2WdR4+16jIBKK1Cf9M+9zD9pZREvUD54lhD
a6kMvlTpUYNe+5qTd7gfEh+MZISO96xlyCiMvO9ErrltcIt91JZFpVOuDj2T94R1/s6R30lBFFn0
Dw1ITLgJC9V6JvXHfP4U/gDibl/aDi+GSq7FMORP5n3v9M1ww2832Yg0Ct+Ara0ZqO5PK9y72mwf
uPFK5+x4i9UXct3Z+wG1e0e9mTdik7+h0Atz1oMIJf1fwX+IWJHpu8pZZHb1pgX9lZuOGmrP8VLO
RVL8t1irKyAk7w1ImWtF8L2oQ6ZY0HlH6PRg26a6exFzxwT/7yysVBZhkAvkpIBmDwiGUg7Q0uvv
DNdEf+YRpSWBCSQ5aU7O6Lv93TsaIHm1NK50NO1Ml4OyEQmirXk/KioUVaYfbVwgSK3i/M7Hf0zD
GUtcKojoryIpkoBUCsfiCKSDepU0QNE00JJoMCQPOxlYK2FpMDpp3NMrILk2V68DRrLFrmdR+QhG
XdnmnRBbfMd33qugHrNVmrGbeJvodkpiQs/uhlv0cfFp/rRBqXeW71MNbkgyX1jRKy/zCE5nN7vQ
uqIPFZUktpM4oGw+a+d9gMvCHfAD8cqnKF+o1owAhvgHO7JtB6kyuhygBz0tCFx0PaykAzn4Q2kU
5AKOB/91Wo85oiWJUcyv5oInc7BC8Y4kWG6OBYLTXqf7UV2c4MEp2fEGNIr2NGDOtWCrzE2g16cW
VmY/VBpmuWXXhA0qx1H73AyloKC5g/dSK2mZvvjfPQ/nC0Pzj//5O9B+gUc5lk2xbTjeQUPEvMLk
qHj7lFke8SdElOOZEQ1sNnoQyavuUTvYy0bNgDraTB1Scqw5t53jITJtpu3duSAz50Y3j+eRBm9B
cskxR5PFx8Z/XlKgdX8ELfn3ZWXBZMYOhrCiGOpSRs1gpQdviciCz7hPAqPrrUlSg9xmmWdfsn3R
/YlY5FFwNSk2dyv6XWKSbUVigW0/MJdQnCcAglwRCzkcyLomKnh/la0SId1f81eqiWIa8jo5ez+N
iKjyjAsvpFuN85YXR0MgM6Q3b+Ar93PvrJc7lTrlIVbmW1xW86Dp3b8TMo3jnneyGzLHdR/eEn7w
wlR75ZsFxcGk5UcCNuF9w0BnWOze71FYSkykTAfrM1G2Bcivgd3tFqjshXEEa+cpeaA+wOLqf8Gr
RxFGySPOp8s6usQTnghuZiU7UxhTvY4dfMSBqYtqQaNGofULQscW+53WmLd5lXnQyt3Zu5Iwd1oj
15Z+bCSyoikwPn79Qm1S1BXfDJA/icaX3Y8FpkDDo/Jho/Vt6+eaa7+zBoxYvVez6FDqCCGq/KiN
JQrH9NCLpUlVHhan76+sDRlcH+Vgj65VhV2Jm23B3yGlamENJuRu0KvJch0VTzvmnIbKUDuiFegC
oaGvS/jOhKBbhAl/MEPvObYy5FyyaHLwsTKyIkntQe27LAr2dlW2GGHO9NXppVTZV0ZtmlkyD092
KIGDPcGGG0Ldc5BWC3AbnBBValwNvErkgg0rXtq/GyhCAr4jErVc9FGACw3/H6UlNsglFhKJxctj
yq+FemJlal3kQbK5tSeUpm47WmqQ/xP3j2PGWRSZcpvd8OXUt9e6G7Bo1o/1CpKvW4QksrVHU/0p
+8PJzsbkkZdeMH/2/GIPuZPMve9ju0XaEROT8xwbZh60TfcEirMrI6McR9t25WBavll4zYX1YmxK
wWHpQh9ALEU92EuNirB6Fn589oF+jhH86OIK5fHf4dWGBKRlx79/5J/xFAkoegEc87I/swFTNlx9
rpp5lBDEGimNshsA5P7oXKioZlxoRkN7eZYoJPBjYfRKFeDMZOpOd8whb/grxoAx84vO+YUE530U
rZxYyEF9nmbbdpEfl1B7zX3+gdZ6bSh3yb58+NNkawSEyk3iUdsczqQHG59/LAc7ajRFguZI52MM
ZK/ucwNOUn4kof4qQp/b+VckOUTpK3AtE5WMDGViDNhv/p1mPdYaO+HxYuhn2KojLCL4MyEKzJy3
1F5EIp2Pfhrx2Y8D0RBnX6yRgbd/5q6YfYPv91HdbM+7os8jb7eP+HdzgmKI2A1uhav0obDBwiZj
QkeMbqbPCVXiGz/1xo6ky+FxbY23D5dT5ih2CIDVTv+6RVMeMPXX8vYBEtle6aELsbjk6x1ZzJci
AzhBXt/5BtWlJRn/SWO9Pgl33hi6C4vqZYVqT8SdhwsrSxthV1HcMqsz1iXBiOJuCH/HQZbMXCkd
aAM5LQsk1bTG2m5gkqQiJ6i2fThKszSlEQrR4BtWJFsw0ce2jlZt0nsRxQwAkf2JqYD0JWKu1gl0
IaEdE9iqsJDFHw8WwJmjPe3GvmCVL60wXdr8OLXhz5eVFEE6HGl8vkndBwP1yj3ik5N/N9Frh3qf
hqlz+xag2sJzvyOzxp5kIsnkBYRlejBjf7QmawOlklo4ozscbV9bkWhBS77WFtyhQuMCnNKKiuVW
McgS6JYpiPxN0/iFlY8BVMLThmFJ9V3H0KIQ2tgqRDgU4E+wmNZ40cOg6dbIbgmZgtzJQLWLG1wu
fobitWZcFiBqmtu4vIgVrzmzR8ClcXERQqUTDl8V0NgtKjB2SAmd46j+L5iiWqpmSyem3jptV3W4
/RDgM6A5D7TrppgQVlEiC+ETfab7tMcJXnjNNkJjAcDhbgfF80cbTViRJ3mHPNJDLpQeXnBWJw+9
6EiXtJlHL6zlH05Pj1Ql/qwr/Zi4t2FhYOUd4zZngapTklVjfZ/SZtb+C7qOh3ruU1v+E79Zf0HT
A2uf0p7nzVh2Js+wiFcAaJwOGk8f08m4l9lNNDVuMiP/4OreEFfa/P0ja3mG7OQwBxmhRy3Qd2vY
ELQCyY5F3OSQ/WVBr0VQHUn256hvLzTxm5z9RwwRxODJrscViphCWd3XzzZKDTlt8CdYoneRyzcN
fWIyfhkFoyh4nAMw7CmN5FWwiTCfwimk39dJgQS5mNe3K2HWAJlWUiubF257JBuXoyQZTyWBaKVf
NmTLLzaxVZB/CfPdx582pnh6G0KnfKa31mt+HtjW1d16ge7ahkbBkoTaPXrDakZ7zYNAHlUjhyoY
G1BSCpSTVcun7INUtiA/LKse7YX99W453Pv4OBtHkrbnuirkLzycOeTeWtnsqAAeN0dHo8A1L2el
1wTFzOnVquMYICmGGgls5GxhO+782+MxeCN6hFuGdUGyixiVZPE8IAx2kuSFHL+VNNHBduxzvBxr
0Y18gkxTLFe0Gfkv8EyZIxaZZozGSHzyDZa08rKh6M1H98reL+tQqMBBdmKTULm8pSLyTI/cdyvs
vCMUa91hPiw4IXBdagYuiHCl0i7vvWeg+aM7VGx9KKH0ayIDdRj6neU3eCTDXvShv2Z4g+VWGAby
yJ0F2wnJ5VQapvLla/p/3T7N7m+o4y36O+muW8JT0gnKFqK3lxcYfnCS6rRKL5hUMJxSDhSk1HNZ
/X47vTtL4g5vyrmdoWuww0AFtiWi7NOWnZonqUSXwWl2bCyBHxCVYqkE2aL0KEeAr38IQ3oBb9k7
vzOBRhak0Q8/NOA4FjR4m6p27v2P67TuePOYT8QfIzpH9zFCWhSv3Yb7wuk5RGd4cjgMQunSEb5k
lyetoigMptS2bzcIwIqWVOOrY1NP7kq/LHU+qClgSKcdbhGesDDS2LP97PdKU9OoP/NEHVukKv1m
bftZ554/VHVk43hxRGqGW1tLQqi7LeVJC6md7H4E1DcnL/xatn//i5aEc7hL5YwWE/14tFlNZnzK
VETF5lYy7NJFpIp2EKZZP4trmzEwWp6WLcWgT49L2hoiuHMCwI28AlVm4I7OQlXGFaoHjncI+OTY
NDJ//J/CUqeZ6pUCwQa7wxU/6KTcLTqjVTfTVBsQidV3p04SFiWFgGb/Kk/Jp0nA/1CXihAb/5Sl
x8RRyfmAUZxv9unFopIYh/92k04F7xLsaNxhcNXqMOwSVUqFYSQDHnzTbM+btlUWmy5pkwUoC738
OWOPd5IrTbOdgYJ2IGRVWAmISnE/WXZFCWTEhpwT/06DdHNlXk6izK/UufA7RR2hp6Io7LL4n9RU
kZOC1wnbbuuIBHpY+fm9gmquMH2JWAAwzEGXoz6njhnMCnGa8zne5JnWcpAgfd9N4J0m0eqm8Fdd
qYin/ULTt86ZiQAUMUbQMPKreKtsKdgIvjES9aijMe61LLyweTyhpbx7HG/TYEESNZwhrQVFLSdP
zTXAgAAonge+6f5vH8iEMVlFvteHy0ZeJMqTtkH81OAxfnAvTySb6uAxfPZaxB7Sg7G/YzRifKwQ
bm3li/oqJ4UMYJfa9xaWvM366Y5XgdgPc/q81o+zfycJRWyr7ZdG3vMmlKwRZe1aEacYfN7iRedV
2wNEmzKYg45zK+soT3l4HPqLqYKKvmppBAjl+pFqGEshrMf76POglnhCEYWoKkEYdD2JgVRDrqFB
dDuFipO+qVj4ROvo7q8crh7U3Ubi7L4OdCpI7WmKaVK9njjvbfeYqaLjuyo3PTWiORHli35D/k7d
8xAW39rGmo97w55y1cN5znMsXWYFFhbRIh2B+xJ7PDE+OCtSMBYxq0qlaNO68Yr2z3WLaXez0p7v
IwNgDrNp30pjORD7JPwIh6BCaZeHBvbP+Alevx7zGdECU/YzDlUEBHC1MeeNWel/xar5SfaSorMJ
f+axPm2mThe07fMVNwSjETdZX7fM7wMMJOPJuqnuK+VVRdBx1kUIETQAL7WpZsfCgMo4kmTd1opp
SXbWZiA+pilYCc9EuS+gC69t6TpXTajA5t3q809NyZ2DTPSE6+mcgC9tEA2+DF/vr9xy+MAulxS1
2IbtjKNA5/c1hMCrA4kRvaSpk3OWfmvFiCoSoIrLx5oibw83AikBLwPR1e2a5nDs4g8sII6BJaVM
b1mICWqgfSvSlACVuzmkkmblQ9GJlMfA7/H+7urIX3B7OIjcFzsZWStAJpyMUAwGeLX2HRi/3YOZ
JjkiTOFDGxBukRN8+4VRKaSZ4ltRsdqHZ2x9AncQi78Y6smmHU+5o+dvhOutT9vVWL4yp6+7jO2W
34/f+zh+aYmbwmR6EfUk2ALalCIgegeEpszQcOgXGRVHEVqsdZKP7U1Ye4uz6Kc+jY9vQDJmYK6g
uhHInYvWbPvDK3iDuCp8d06jSslC/5Qas6d+7Q/xag8hSj6cvCgbnXpAwd7nb++7LZ7JNsHAYTgS
83B/8brHMSJv0shIaH+6nIbaWQg825b8IyWgRxThQ5ZBXLOatXcNUc4WqDqqFz/g0o1ml+cYO0XH
PkEXFIOmwjuhKO7ISVdJPNvyvmPL9RvZojHGve6r7D3iVsiBIl+5UHtcZ/Dgf32pr0IZ8K9JlMy5
p3CQwoRBEkdqSkwMr2D7gG2WOzvhu4crz4I3wRdr8R+p/EEsTYB0QzBKRuOCHsK1GsaV/bguAyxX
fdYNy5FsJKl68XBNaQy6T49mnB2gr3PnebIw6OnBx9tljx/ONKMf3zYYqB9B5iFwFB8z6Q+jWO9F
9XL3qJhpRI2TtW1ZKGbX3I6FXyTrA/NF/VH9j7FnMTJc0PjYBtnBAVACgxhsYRMdtDDBg2EKjs0w
lv9L+WwgrDjoGE4cFw31vOOcCQZDOTRptliX05ff+5QeI750+VaQ3ZxM9oySr4qFhg3ebtEmyRQt
q+vOyT0DZM6M9IMheERQLLqNIa2g6IsDXJmYIrzFbjgAIBw7RPyP5f3xKI91f5rVbWvmKL0jIdz0
+xIo34pMqJg+vVgvwkRMH1BLfc2/aGcIu/2jUjslECCflJdC9sMy69RycDIHdaXWZwKQ+nN36Uuf
3Rfoi8lWH9T5qg6HcWW+2IwQ0oXFFXkwrMAOYuRG9ifEdgCgWSOtERThzOPB95jpCLAld4CXWD3b
XdZi6YMxUs15fwAXhulkleG2ux9VMBLSHvpDeKhrIuC523zKl1N2A3pKIDyfW8Jc57XDR4xM0tyz
GUPApO0kG8FUuKzvvizTnkwiwHbl0iNrzfr8ehbw2L4RUvpvX2N8RbQhxLo4VPkm7uVtxFU+eb1R
Wc5HOOnb1EVxdXWE8XPvfJqhK4i1P/yycQFVZSGnBBXeEjoZeWxmE9j24B6QooSj0nvuaByxf9CD
l23N0iiupAw2a4d7kjihtc5wj/joiowP15Uz6UHqIpdvuCcYrdb47Gl0GAAAvu/uTYdcZw6mGG/s
KJ+BDRHrRME/6wYFqe/E0Jz5UbQDml5bfIdHCYTAHz3mf0jmVW72SzWkMoh3KfVZ+lJtaT5CI7t8
PVEANbdbIhF7v4Qo7GeqfZeI62FND13zvVNkAAQKhOMdU1sV29FiUCcsnldAtFdwpIKSg7SRxbGp
vXpcWMgp4/hq5iFM/ZsrBR3MyDTCeDr5o4HTjEl1C6UDdl4fqwlEFQ0GGl15nA7j4eG2i84kOLS1
J/4mUw47PV8QNBHVTDwSNGTSkUUeYIL5Xl1iuG+Sn0B9AolBWp/iQAt/EijdixxUTwtObm4FYdtr
9Lm+mOMeBgPmzQ7gHqQEZAMmvSNyuxNtk9wR+4ze81ny/gPTWO74NvCZ0fSmJMJbVX8SdV2YK+D6
dXV8wPSylf+jIvK76wcuzfSG5LrBhELmF6huOPej0Q87BO22rNgnzWXTrmQHHcmVXf0Lc/YtgdYL
exWVzM+beXmnvUpUiv2GNgRKEt77bY2AiB9F+qIZSsr9YEMC6vRRwFogI2kymsovFMmHrWrOI4LL
QgnZFwCnxAxlvZmmuko+ibmya9lHCCQxmXso5JAZ1oDV8W40fRHTSxMNvBlg7Ixr1T89TgvFRtnf
sI0vlSza+lJzGhlwhKcj9BLgUiX+K0hViqenJGrW8SFBJUebIrUvkjnKOPQEdNHERhwKjzAqIZ/L
Sw3Mb8vYaUqKWl+bSWqhKL8kpzZmlI+SSw7IqGNJZxX/r6Q69ZtjEaROQD7/swqwRgCNgco2jB4T
j66r5BYDwsZGC1nZ9V/p6H1aN00h6rkMTtASnXdwPPssJm+2nurLp246DiDOLQkS0i4XzRu+hWui
BQBZHxx4ll/Oo2YwElkIw/D8hqo7byPxddjjMnIMJeH4tz0y/EnOyx+ItH7cuVieFG6o9rgFbf54
63iCh88VtxF7ILnaOs8sAaZsHz9icuCRQHiYn3354kIFu9DB+wFZOXurr3ADDHFsIt6MTKuzxW9c
B3c9zGb3VoeHnd0W6XOqIrYCqFV+nD3SLzVbgD23P2ozvbsADt44/yAc8XsCeLqk9AGi4adCBxuQ
voQHpVdp3+cPDYNNVVUdSeo9BfD/+T0XxTdKHBVQrSziv85eLiffubJn0xZS9scVaNVSjcfo6rGW
++UK4gKfSshr2kG+/Zk+XtiHtinIlfGzkQDjI6ARYHC6HB7IruJOLk/3ZlvgtXVGocZ0+SKTg35u
b/UjxQ31p96ZW1uTueslGFdZBsyuC2sI0tTDZ5RDvXZ/vRohnrjgAoaz4/pzVNY4VdsmTUqMnpCA
mt7Z1WnShmrYiHpmYroi9uZw2cfaxUSRuQ52I6jwLu5udmgTlG0yA7gx6KlK1brjv0w6JPudTJ4B
V0OE3bKHbhHoggJdT2s4zADcimkDlbVWnw1cSu2JqZApn+X9lyMFTI42tbR63RP3zvUw+UyJmvf2
xHzP6IunuQ8eHnJKU+9rPlaFtzwi8AHLUm/dlna2tD07AnUqrC9/WW0Vn9H+U+vFWBOlorEdsIM7
js6hAW35FA9o/5a5Z4JT9QLHVEmUIRpGGqckgjmQn71Vdb+UJxrs9llEfWAk1Gik+bO3lf/VwIpQ
qg16nkfUK9w13Z2Tzl/hrevCSy2t4H0dznPdFhh+Ez7I9c7XA8G38D7XN5gjWXO5fXOy+0HGkUaz
a+lBs1s6b1XN6Bf961pDwU7/xvmdpl+6SSDrrTpjhhR6hvDzJKj80mRwREPjQJO1pu+OPzC3qcxA
BeASUacgdBIum+zYWNnqtuwIakox5KnwTtFRNNd0vDjgeyox6+/8Y9wTWJG+xnY9GLcOATSjlXjn
ptzWZElVG/LhrNnMXe4rAQEN9bV3ThIr1vzjsc5gvgBqdAgEX796mBopH/COfHJsPqgHE1fBRm49
QYYM7zl09PQxgWRO69Y3U4bRk5oup4wL9IoxqJ7Ttx8xzJD4+OZs8YVPgu5mq9LckVnG78MmwfN/
twrzFs+NqLpE7RpfVrN6FfPYLz31H4l0ZcNWQzDALemO149S8OlwL22qLmnPlVGkuAoOACPrfN7+
XngCIfr+si/6S7h5QhCSdAAPi3Ydl4nPnJTt11s3ebwn9jQQ2odnunPYIjYENiEgYzFca+gB5GR3
U+g/5KadEjGY7KxT5wv9eB5v/jKnM6GcOlTOpCFxvd+/ANj5Ny/UrK1l/sqkGFCj1APSZR+tX2X9
vJip5BGTauiljXvdEsfBUv6IvkGg3E5H85uQS5dMY5GSMFk1uPquvmGcU/dpZjVAJgOmCBHe3Tuj
SBbz/q+LZwKBncsEEo4rOtGhNTOwERT/8OUNudisT/ZqiA9wdOGul2fMeQ85rx0/IN39sAstL6ux
eWD4jN22H7P+Q9zf7lAdjwVYqpDPF0Gu1Xt451BQSR4R2raxC+oityoVkjJ+ChU2ocJoIsvi6Mb7
Z6r6CUxD4K34ImFs11HGRO93+UTnIKaNwSwxaWpJYzK3sx0/ZqqheO78H9U4EyeoVO6CDm0eJdYx
OaeXPcknLR1buX3mxbyidYI2ENHIKRQ7P/byscCXMhDHAv4gWXIJTbGkIT15qn9VsPi0xXxcwj0K
QJyGzRaz1r30rnBnWkoouWkqulOGK0Iqj9EHd8TlItsIw9Kg6DcEFvnRnAxHbz1C6ucB33Bb0P45
cf+u/qOMhxdRc4YbD9jT7LTneyOGnuVYb4KwWHe8c03o8K7WC46prOjjcm3OEkV1enLdFOeV0Z99
4CH2YDTLPp/VXJGuAPgBlgjJrEQMzss3m8CjJQPjCdNgXF81kNkOWkff0vvBXPf9VloUKu6lZ8pN
xFEu0NJ36j76xn7DPcOim1fgw24PkAnZb+q2HAOhjyKM6+e+uAwL2VRyrrrDpIW3oFflgSGegcXM
1C6216n+PH5jSELpYaz9l2OtWDzjhvCwjLARGZP29XOqG77QoCff/O7mo4qoe1qNHlu6pamZpuJf
vg4L9j5b8jTv9b37bqLn6T/K4uYqvpSCmKdTpmI5faxUOiGGbmL41wJ7x+mArm+C1WGbuCn/YT5M
+XPf09HJ8qlMpIiOJYo/56ic/THCEs4+6uCrk7d3b6oQndP2PKBclHE1lC8CKB+sLQ2PSrqYYEHP
IfBajeflguXW4Ps9Nw9h28IGAG8hoFBlnFX2EwzCmd55ZPKMpAWcAGQ39mHUkD7L4WmuaG9SZJpR
lL8loHwlTiCK0l9u/ZDgCJyuvvYcFO3DQfucSrtBX6HGUsuKZWSJuPab7gMf0zDl+YhVH4xOgxBn
50ITehcotM7yphWBU1C6F/RHalss13sVGl7zOrm+JKTOVM0CqxCWfnQcfSaiSXiNtsaCOg6kXlRx
/xAiXqiddbZdBkNjcUmCw/YjvOLI1/zbiju+Jr9kv4BLqJgSROcBw/L1m9B1TwulLU+kHb0hULVv
ef4zvI63VKflTQG9UjZ4H0/0guZp7FjsgGri5H4H6qxBqsjx9dsCmyjTfJdy0NTEa85XB9QJIeaV
mR95ZsgsK5hoZ648EsM619ILq/kqAnNjA+yMk2m65+yFLOwPvoOmPWOKLWzU+Nmnm5TvScygavvE
Ws9b2H/PEgVh28ILkXREvBNYdgYE0PrUYfyyfk/yffSMb28scSVfjxiECF4yGsOUF2IZP1Q2UISs
UeKqj8PA60+XjVwZDH3MP17jSRQXsUONeN1tC+PM5DvYmm/MGsJjMsSun3To6XAQFJcbV1knvS/o
chk5F8kOihhdQbLKMxAeOzF52x5g1+g9Ck8QJ7stPDb85TfXfCPkZX0CiD31LiuaYpKMsWRu+bPx
DKmmiIYzoecFQKvY/geabaRYBsHANBUHXWk34N4pYDE6b/Hnu63GjxJ3Hx3qoeShfLu9YaVoPqbZ
egch887Y0tY7ZXOOh/ETUldHb+QksxmHyz391hfkXGKsKdrdKclKkTE+WZy/N0IHgbIwwCf981jK
CKEa/UaSWwQvWOewLFyMOD8CI3yj6nij9aX7ql09ETFoCVswLaJ3Zl3FO9c2WjPYG/1iuyDMWLOD
qKNqBChtySGsRtYwwmNILkcFmcrTaMrx/YQyUVuBWErwNw2nj1PXvexQsENbxyP9WJ40wVLAvbtf
pMylYtpjtaLAhsZGdeWTc/WrsQ1mqSjeT7QpsyUJS61bxPJobRs2sw0IyTzOh9nNMWQ69izSFJ8i
Q7aBsNHmJxjISGmiyYBDJo3UXOfDRYTqBESyu8XVh1umsTDWmOoW6rBNM6WMIzawy4K7+sJpobKx
5//st2+D82AXSrArBIx+FM4KmWQorGehQdX6oWzBSmYS95/jlTg1cj2K+rsOJBDZtznRDrqbnY32
1VywAJtdJHm6HrQjtDNYX5b1p+z0cyPhmaXA7xaV6ke5fNMNBSVRx+eCPGnVmvESSf5EVTXMEs82
JXt4ZT1DWgr2STlKC+SBgamkElQCB4kDR6uSimfLxLxZDtr6rkD5c3ZRQY3ajq94J7wN8KaGt+pt
PohlfKwL399IACeLgQLj3VnIC0WaPOkOf/79ZqjRxsLDpC3L6x4cbHJObWlwXG7G0fLLrcMMfF3t
FDcigGcVJ8Ae8Rri69NyAsgAjjKjdQxbjJS/Mc9LEvZV7yHvdo+eT6mw0p+YOijU8m8yunjApG6E
lYoQhBPjP25F3wnNnJFEkSNNBJvMJZpesTGMk0UmTFw7hXYxiBz52yST6jptXl9RrZ8ydMEJVVMy
kEFhywn+Luvfc2b+Np0VJrBNGEqoJuS7inQ/2TEvU4T8tRkfrN7n9I6jWqyARPqnqUJfvgKCUHV1
mA0uBtF/lCOxO1QEwr51en7Vf+O4qHyNG7GMe2W1n51v8vUdPjXENDMWadB9KQvUp6OeECo/2VEV
e0COCxmzqPBg0iB4qs1nf/c41axccYslxWiRSBIAohT98dOZhCcLPHYzdCsdqPphocyf/77w8Nda
REiDhoV+ivb1CZD3YjHq8EbXyTOUy7gV6U2xmPfnmdwES9eNfvpm0pDpWz14514UrSGnGzsNFx/R
0pjAyfpMLkRGKfD/R/swxcM1pJyZH+zpGnWc+eM+5TPF5auqVhhxGAZrpenaHNZjLpnc17xci+TC
FyyHu9OurfsMfuRMwPV/DpABwfjPNOxuceZlWYmDHYICFou+A2CJZ0aDZlSBfqufaJiOUj23DYko
uA3UFcooOZFHwQuBn26h9Rqo+bxycSmbhCVqzvrT9UnnxvrnInME4QDHdNTM0TfcKeuxDNDDOSja
MnYX9NUY6dEpWqVJXOQz7voNFF9BQoFuuaT5/9+DjevEZ9B7oI4GEmCD7UfUKFb+WN98wrehgt2X
RKGToD4++C/6Xnc+ApWkOnbJGP7ndo24W+r/QDnkuWH05ppG3hvPZ8cueSzeCirBQabRWpFIj10F
SW9T2EyyGZX7oqNpaPBb17M7rfD+AYZqPH7Ilf8tzY/xcR5XiZW326QjCdmC/Hr8kODZ05Gx5PVG
xAW+mrGwMv9XzwQzV2Q1J3HegqBToJDQ0rFXge2Djx+7sHb/wrtpCn7+BcwxCHIgN0c44TML9yYy
pGq7vQvBvmihkxNHYwcocodkISG299xT1y6cfkMCIP0KD0N1Fl/dZEjUxHbrbetX1dd3VzfLHswK
lOlBM/a7GWSBq+lCc9tD+TrCyHJp2rA39Z8QIpWGuR9W2z6r4QkJW/1o1dJ442IMVuWAV++XYzs7
UwWu5+sjMzP8CauQ62BoEcWHm4BHA6rdeTjZVA5V8n2dfm51WIQyl5BYbr8ub3bUo5EdwAHIhjfw
KrqIisCOFF3fz1eunzW5zZjxDc048eKvrlhqlTWLRqf0iWtMiCk0wlB4lxpuAdQ4NdZ2DESwSRI9
4D3lAxJ3QTnDeuJe/+ZVh4vtns6viwFtqCSPteNOo4O0OwnL+nLy5dvJ9rRgCuHrt8SZsuBJhDLx
fUJoecq97cgqsTqcIubjFA8Ng960y7w/ptacAdWFzsOy4bm0e4Df8tH9CM8FD+RlTZzn12oqwPqr
HYg52GfLlIIh2Cpmgh4Y/1ZmMuldAWZcoO/4MXx/ZW1CGW5M+cD+uTJoqrs0qfHpGJTayO0fDdxG
BIatX1dEme/IHofGh7bDF+ar6KpvmjHCp/SJJsfn4o09/NJS1IP5wtXiSqigF5ZPzjm7Qc0D8GFo
gS6Fl9ovZK8tQjkFpsIhRaec7O9FrIcViNHvkqWDTya05iLsYV/VgNNUkkN3Lt3oAzJ7h+LfJXIZ
/32ItPJsfEEkfeiANxkabH+++u/FDkbYwim2rxZIdp4NtDbhhF2AOCu4wWYlwDmMG1izV7DWbtHU
zW/AQXpxKK13vey3oEHA08JsSFFfOq3veFOKpYQm8gJ/64Hq/NlKlXnH7Y/oUH8w8qBkDGdRj1B2
FIpM74YajTpkB1JRhDM1AAcTJ1fmUVYkAK/wUuvAooUxVSO1YWO21d2tmcYFZKUgdNxhUoCLevVS
QWDcjLV4QfR4Q+8lgHKh6Xa74wxwdIXX+FuPXS1jU6glyYWEcsUghIPhPeDwu7oOWJWvwuvxbdDx
OOf1k1wSpw36PaAQsSadpYciZ4BGCFuIYhWd1DIAZhYQswUsxc07wOULlU94y1xsEZ1Pc6PiFFV4
konxGkuSvy763JpgYQzyIw52nKSRTRTq4BVEOKI5BnUMwg7pXKaibvq5ZynfpDZmlNTHOBGirH/o
OaPDs8Mef7KToQ8BvgELJ9zwXubtyXb6lMKHwC4JT//l5B/MtNUKhvz/UFJGp06zHQAyGXo2BeNq
lbPMGg7R71+iqtGdfwnKixpBInS0e7IfoPDNGeciY0/skaMVjWQcsbe5f0M8kP1gi29usWUuGOsB
LT4ZaoBQ05oupOcEhxlnDJhl4ivSUKm0Vp/19rUGDP+yttHVhEpFTGuUIIT1SFLNCjynbcx7KwVm
e1THiu8i3SD12WO0AWpJjYYXq5DSkMhS5N3wHMRkr4rUfCkG8A4ze0/JGl4/2Kc4EHCnFBCN8j6D
Yy7Up+KLLCWrRX+GW0BCzh5skORy/GdyRn8/fLckv7zdV3npnOHawihY4u6vWu3j6WFLsLkhBs5Y
Qh9xpdtQYFEVNBf6fZb6P/9fsp1eh5QZL0pR6entYyjj2nNsUz8oqVoNesR9Vz1yif2qqTAuowiN
CZCrNmPo7SrJePcR5rq+K5ib6FSDTZhDUZcpB6fN+x7OcRGJZYAf9XC0oSFTCOuz90j8T8M1SaV6
vZWntqZDLU4C72qWOMvc97I9dhkl8PLaXWTD1lcvXuKaV5eVLuMjiOnVb/a49hGAOpUUfANVxVp3
K2p2J7VFehQ0YDDttkUx/IDEGH83lHNuk/+xRwns1HmTqBfk7jJ5sC49p1M2r3+qdFXvryOtJqUw
Ye/GuxFvpKh7GjHcWaNBPxv1rYfSRfPA4dWAvd3XFW5aO06qPl9VrZp9zZuICGrixb6KS9O4cVlZ
Rfd4n7M9QUnFhdzjTsfozBUagGDRh5wep4CpqZR0Zm6YwG+lkE0mA+DeWi0dxYSV3yyit2y56Rdu
qUyB9+kwtd+ng2DPXvk9JwVn6Rv33WED45nlXqlUjOw6vBp9wUPIKDr/ARSunOFRHzL10cwm/uRy
5CvgFUmsfW1MaZruaMNOtcVNBTVW5bBM6vVLlBHr/EAYh8xA+eAjCVaprq0/oD4D+9k4LUMDL0Wn
yn8e+yjgITRBIj78NXYhWPK5i4vuv6bRIY3Xf+BDDmJoLtbGY/SLZVQ1ieCbTSjEKFGLyPOloqF4
gmjvXP/Ce3pmNy3NUidMhGTfcd7oHH1jwUYkZGjCFOsvweWaqAg1w6eRI7xQT1Y84zYP+l5ztL0b
IZyYxOmw2XROK1qwCvuHb0F/XcArQNlZ6p24mA6zmdGd7sjM+9sgxh0Oda5dXBO271HTm7ianaAE
gETR25fCDDKHWuDcJvx9D5o9QDJzfvhyOYq/LOiNmcaNj7aCEuHr9ASXE7McOCPA0JfNkRYAQV1+
F3bvDtW3KFv6aQ9Ok9pTrW3RtoKDzD/eWuDtdWCitUrhJcau8hUxodVtQCirSk1Mgh6CJwf/Sm7L
CMKB/3bsb66ZT3DdBY2JDspu6WdV5qUlKPXgQoR7Xzx35uDf5cmmvPJzgd2wEx53fzTWw10qi9hy
/DUIMipPLHg1gk4kcVsijicXYvN9aSFIdnecDPH2pFVTK7Szl5vwhbq8jl7oBlSEUOcBvDOzqNZx
oz/HXkPN07bvba5DuPa8pfHwv+DyF2jlfXSoCfePgeg1r+SnTUjxl/RFBcpX4BBVPbtRV45NDb0H
ZapfNhIOCKg6z2hGD2gb+ue8iKDuc6s6w7YtvSJzN5okTZYELgCQCI+PYMTzv9L03UBnRsieCKQ9
OxGr4qwkXA2kSIjM6XICuEBKfQXYOZEwt5MUmr7CUtzNNE8XFQytAcvBK4+RSXxPZp7VMeQofzZr
/cT8we7hKpChKsrT1TY5WNNrfOVI3Ry14mymroktnmdsrQKjfHDtL275YD+Tyi0uAguat+ZJZXdh
+CBxJSMmu6rJl5CsFk2UYvnjwaSorCpB2WUH/xnqbMrZLPLHV7GdCKxK2aVpQvCwYp2tB4/xNmOK
Yw+41QAFnNO+HRkFgQjxqf2tUsUSnJnYg3ze/5a+18wQEJtrxVZYzmsYBSmOLLtO9gejeXLO/71n
h1nPgBnLnI2CxJebe8AqqzQUC5jk6rz4v1N+K/HQHbrbcApQoijd3AvY5NOb71M6dgWrh671YGdt
MWJts2Tcjzxlm7hFBQl1eNZ0+EoMjr6kTOshKy8Jrfyk+9HUN2zswQa4FoseMzzCucvxBv3Kbvds
4l+BoiDP+WdYstofxve7xVXjSkdHDYD7gThN50mQkVFIWnbze6i9cBMUBHNpA79j+n31gudsMJix
uinuEYq2Ky7mQR9DWbjNt6ZfYoPOrsc3LqsfHIiq13fYFVZs249wJhJCpt6ACSBHqQe7gETuNI0x
daX/s3YTN9NU5BiI3qh4WEJByToh8Ly8wyNFlFHLlZdL3GZB6t+6ucrQp27bDLQvLxyiGyMKJ+YB
LPQakPmytgYaxKvKAIxg8YM0jTeLYqPn/pgc0UbkcfppGlYnpJjMT8ww908PNSkX2q9/ou2+Xkg1
EQLRZtjawNXzpSFeWFB4x7rxihftqJABKkMZ4w46gT0FF1dgCdCri7nZv4EkymtE2W+Y8qkSSzQB
j03m1SWxZtc04ark6e89aQoybubtFraQ2VilompSlXVYoWkkTn0eoPbd14q4bB+1mzV4GGFw9hwJ
/KRgRFDGU1CZm0jXObAdmaL46WL+/DgQJZTJ6WWMwJUyHGlQUvqlqVAyaYBdu+pazrIjzIUCLFZG
6ueK36vD6IQgD7U3a82LiEzpIcQ4zxvRCAaPNEl91tW/58Nwak7pkcynEXb7SuYpB8YY0AwXie1j
p0gCiY24qLz3ZBQ2392WTeiJq7yLOYU7wJ0KL+70w7+iTa+z6d9etgzdDO8myjiZynrDGdNOmFpP
jnOWszqzKdaW5kVG/F+qPSXwoC86BBU/oBzWADqTryGyvmpsMu9nUUhqFrFq2n2Gsb8Jt0pRxEvJ
xu03w83M8XOhSB+GwbITD4gVAkrdGT0uboQ6dtpszWbLFf8HIvg2yXivFQx+LGjoDGXUn5srioyK
UlD90ap9drC6Y/DIBiDq58cLnEfH5GsJ4z+SxnHlm9U/KgNXEh/VuufuEkW/JvFqqX/f+Stb00Fb
57dRB3h90++nGWH8Vrg4FIAkTiliIHvDU71fDofssUt0GM2iqDu69sy1hoLicD+ycuuZLLwbOB4D
AInDCSkxfUqLXRkq/BSfl0zPGO37TxMOCO1xJJzdVqBT9qw7hq1aY2lsWHa0GLdE6TwwBx2AtGfM
4rA0RJQfdni8hOHVOnhPr4aYUIOfOj+SaFMzLjxgnQobH1A1LG6/Xj7CH1jF0ArQc90uEz3huGdw
7FsVY4fIsKF2jg36G/08tCk8Shhj9iblbkbZcZbvHI3X4XfXyIYmksFOtziRfwYL3FAe3jDYAfih
DYcNQ555BS8ZRLu5JLFmFafuD7ei2z9akVbXZCmHSNl1dkGbHoqVmj6y0PZifMHvt6GUp8GSW+Vb
R6jjw3nVQ+mC7rCNkUcZjgYvy3CuGYAkspj+6LFKpWdWNJvnb20X03Q7YqCCkBzrLkp8N32Ips5H
MZBlx3GL1bdoQSuGFE2Fsen04a08I7y4fxYbSHex4bQrSLq32MbOQuX5mq/Nk2PeOIP4Y3lWLYTY
YmCmHd3w7WuMgE+OVTj0teU+dOPwn+oly2zuQB0jj66ML8qVb+/jHPut9qG9pDenerGLA9YJKsJo
UijB9DF5bOmcshBdJTsbsDQSEVFwbrJRNvhwqP5r3f4HerB6oojA2afTwfhlQaWHtEwHfq+BKpxN
tQxgY4ZQDkOmSfsIW+4N1EuGHs3iLEIG7AZWT7xXKI3sIVtU6fnUe2MCyCYT0Pp4DS5v2WyjjLhA
0TN1hXwoaCv6BFq//MBYjFNgZr3MxBCxlZYmQNiW3dgI2vBVpZMaKQASv/cM+Yq5UlsEfQMld26J
8hVM+BczCY4upTLVq++8QfPuI5wFMvTHauh4+ek6fFyxI2nTC3HEyrxAi/O2qL0nFt9RB2Rxrd0z
S2FL4faCjBluhcTMdLibdGLh2WIL0G03zfJRNR93WoOuiVuC41SKsEBPORH+tmsx+MAJqdAqwIDm
XunwvXjoim10rlkdz2GVh/+6n8CuP5f7/nGZzSWSnSDImZp77kZLrG2s9/H+YVJRHREaHzRAUZvI
BRbcARpQepaVcZvKbLnLAqVhD7Twbjt+OFn+R9/l1nI3jASnwL421KBm4MAHe0BT6STTk1fTLXKW
sYo0dzo4wlkdL3yB4wL5XCGQF+GGm1Mk0tW+Of+LqYEb95sEJBBJC//SpoLtGdBXwqq/NIdiBNKe
7tEp67hmkPo6MpxNUG9xKXm5OkiUNqcIj6AaDfe6dVP6WEe88GzTx/4j0PJmi+y2GhsEqm73Gre6
aUrI662twTdCLakFD7ywG97eKy2b4tQrF5CZpZUsYU/y+ZIcYKBjDrzI/XyS/JkYevTo
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      aclk => aclk,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_1 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  signal ram_doutb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      DOBDO(14) => \ramloop[1].ram.r_n_0\,
      DOBDO(13) => \ramloop[1].ram.r_n_1\,
      DOBDO(12) => \ramloop[1].ram.r_n_2\,
      DOBDO(11) => \ramloop[1].ram.r_n_3\,
      DOBDO(10) => \ramloop[1].ram.r_n_4\,
      DOBDO(9) => \ramloop[1].ram.r_n_5\,
      DOBDO(8) => \ramloop[1].ram.r_n_6\,
      DOBDO(7) => \ramloop[1].ram.r_n_7\,
      DOBDO(6) => \ramloop[1].ram.r_n_8\,
      DOBDO(5) => \ramloop[1].ram.r_n_9\,
      DOBDO(4) => \ramloop[1].ram.r_n_10\,
      DOBDO(3) => \ramloop[1].ram.r_n_11\,
      DOBDO(2) => \ramloop[1].ram.r_n_12\,
      DOBDO(1) => \ramloop[1].ram.r_n_13\,
      DOBDO(0) => \ramloop[1].ram.r_n_14\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gstage1.q_dly_reg[14]\(5) => \ramloop[2].ram.r_n_0\,
      \gstage1.q_dly_reg[14]\(4) => \ramloop[2].ram.r_n_1\,
      \gstage1.q_dly_reg[14]\(3) => \ramloop[2].ram.r_n_2\,
      \gstage1.q_dly_reg[14]\(2) => \ramloop[2].ram.r_n_3\,
      \gstage1.q_dly_reg[14]\(1) => \ramloop[2].ram.r_n_4\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[2].ram.r_n_5\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0\(1 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 10),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(10 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(10 downto 0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(19 downto 9) => Q(25 downto 15),
      Q(8 downto 0) => Q(8 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      ram_rstram_b => ram_rstram_b
    );
\ramloop[1].ram.r\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(9 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(9 downto 0),
      DOBDO(14) => \ramloop[1].ram.r_n_0\,
      DOBDO(13) => \ramloop[1].ram.r_n_1\,
      DOBDO(12) => \ramloop[1].ram.r_n_2\,
      DOBDO(11) => \ramloop[1].ram.r_n_3\,
      DOBDO(10) => \ramloop[1].ram.r_n_4\,
      DOBDO(9) => \ramloop[1].ram.r_n_5\,
      DOBDO(8) => \ramloop[1].ram.r_n_6\,
      DOBDO(7) => \ramloop[1].ram.r_n_7\,
      DOBDO(6) => \ramloop[1].ram.r_n_8\,
      DOBDO(5) => \ramloop[1].ram.r_n_9\,
      DOBDO(4) => \ramloop[1].ram.r_n_10\,
      DOBDO(3) => \ramloop[1].ram.r_n_11\,
      DOBDO(2) => \ramloop[1].ram.r_n_12\,
      DOBDO(1) => \ramloop[1].ram.r_n_13\,
      DOBDO(0) => \ramloop[1].ram.r_n_14\,
      ENA_I_4 => ENA_I_4,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENB_I_5 => ENB_I_5,
      ENB_dly_D_1 => ENB_dly_D_1,
      POR_B_0 => POR_B_0,
      Q(24 downto 0) => Q(24 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      ram_rstram_b_6 => ram_rstram_b_6
    );
\ramloop[2].ram.r\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(5) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(4) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(10 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(10 downto 0),
      ENA_I_6 => ENA_I_6,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B_1 => POR_B_1,
      Q(16 downto 0) => Q(25 downto 9),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      ram_rstram_b_7 => ram_rstram_b_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B_2 : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_3 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_4 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  signal ram_doutb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DOBDO(13) => \ramloop[1].ram.r_n_0\,
      DOBDO(12) => \ramloop[1].ram.r_n_1\,
      DOBDO(11) => \ramloop[1].ram.r_n_2\,
      DOBDO(10) => \ramloop[1].ram.r_n_3\,
      DOBDO(9) => \ramloop[1].ram.r_n_4\,
      DOBDO(8) => \ramloop[1].ram.r_n_5\,
      DOBDO(7) => \ramloop[1].ram.r_n_6\,
      DOBDO(6) => \ramloop[1].ram.r_n_7\,
      DOBDO(5) => \ramloop[1].ram.r_n_8\,
      DOBDO(4) => \ramloop[1].ram.r_n_9\,
      DOBDO(3) => \ramloop[1].ram.r_n_10\,
      DOBDO(2) => \ramloop[1].ram.r_n_11\,
      DOBDO(1) => \ramloop[1].ram.r_n_12\,
      DOBDO(0) => \ramloop[1].ram.r_n_13\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[2].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[2].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[2].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[2].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[2].ram.r_n_4\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0\(1 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 10),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(10 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(10 downto 0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B_2 => POR_B_2,
      Q(19 downto 9) => Q(24 downto 14),
      Q(8 downto 0) => Q(8 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      ram_rstram_b_8 => ram_rstram_b_8
    );
\ramloop[1].ram.r\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(9 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(9 downto 0),
      DOBDO(13) => \ramloop[1].ram.r_n_0\,
      DOBDO(12) => \ramloop[1].ram.r_n_1\,
      DOBDO(11) => \ramloop[1].ram.r_n_2\,
      DOBDO(10) => \ramloop[1].ram.r_n_3\,
      DOBDO(9) => \ramloop[1].ram.r_n_4\,
      DOBDO(8) => \ramloop[1].ram.r_n_5\,
      DOBDO(7) => \ramloop[1].ram.r_n_6\,
      DOBDO(6) => \ramloop[1].ram.r_n_7\,
      DOBDO(5) => \ramloop[1].ram.r_n_8\,
      DOBDO(4) => \ramloop[1].ram.r_n_9\,
      DOBDO(3) => \ramloop[1].ram.r_n_10\,
      DOBDO(2) => \ramloop[1].ram.r_n_11\,
      DOBDO(1) => \ramloop[1].ram.r_n_12\,
      DOBDO(0) => \ramloop[1].ram.r_n_13\,
      ENA_I_4 => ENA_I_4,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENB_I_5 => ENB_I_5,
      ENB_dly_D_1 => ENB_dly_D_1,
      POR_B_3 => POR_B_3,
      Q(23 downto 0) => Q(23 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      ram_rstram_b_9 => ram_rstram_b_9
    );
\ramloop[2].ram.r\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(4) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(10 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(10 downto 0),
      ENA_I_6 => ENA_I_6,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B_4 => POR_B_4,
      Q(15 downto 0) => Q(24 downto 9),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      ram_rstram_b_10 => ram_rstram_b_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I135 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo is
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_5 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_logic_181
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_11\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_12\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_13\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_14\,
      Q(1) => rstblk_n_2,
      Q(0) => rstblk_n_3,
      aclk => aclk,
      aempty_fwft_i_reg => rstblk_n_6,
      \gc0.count_d1_reg[0]\ => rstblk_n_5,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[0]\(0) => rd_pntr_plus1(0),
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_5\,
      \gcc0.gc0.count_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ => \^out\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_13_out(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_19_out => p_19_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\,
      ram_empty_fb_i_reg_0(3 downto 0) => p_12_out(3 downto 0),
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_i_reg => rstblk_n_1
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_logic_182
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_11\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_12\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_13\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_14\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_5,
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => rst_full_gen_i,
      \greg.ram_rd_en_i_reg\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\ => \^out\,
      p_19_out => p_19_out,
      \ram_empty_fb_i_i_3__1\(0) => rd_pntr_plus1(0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\
    );
\gntv_or_sync_fifo.mem\: entity work.vfifo_axi_vfifo_ctrl_0_0_memory_183
     port map (
      E(0) => dout_i,
      I135(40 downto 0) => I135(40 downto 0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]_0\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out(3 downto 0),
      \gpr1.dout_i_reg[40]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      p_19_out => p_19_out
    );
rstblk: entity work.\vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      E(0) => dout_i,
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \goreg_dm.dout_i_reg[40]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_arready => m_axi_arready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ => rstblk_n_5,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1) => rstblk_n_2,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0) => rstblk_n_3,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ => rstblk_n_6,
      \out\ => rst_full_gen_i,
      ram_full_fb_i_reg => rstblk_n_1,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_5\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_3\,
      ram_full_i_reg_1 => \^out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    next_state : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ is
  signal ar_fifo_payload : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_7\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_5 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_logic
     port map (
      D(1 downto 0) => D(5 downto 4),
      E(0) => dout_i,
      Q(1 downto 0) => ar_fifo_payload(6 downto 5),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => \gntv_or_sync_fifo.mem_n_7\,
      empty_fwft_i_reg => empty,
      empty_fwft_i_reg_0 => empty_fwft_i_reg,
      empty_fwft_i_reg_1(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \gc0.count_d1_reg[0]\ => rstblk_n_5,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_d1_reg[3]_0\ => \gntv_or_sync_fifo.mem_n_6\,
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gcc0.gc0.count_reg[3]\(3) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      \gcc0.gc0.count_reg[3]\(2) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      \gcc0.gc0.count_reg[3]\(1) => \gntv_or_sync_fifo.gl0.rd_n_11\,
      \gcc0.gc0.count_reg[3]\(0) => \gntv_or_sync_fifo.gl0.rd_n_12\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ => ram_empty_i_reg,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0\ => \^out\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\(0) => E(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_13_out(3 downto 0),
      next_state => next_state,
      \out\ => p_2_out,
      \pkt_cnt_reg_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      \pkt_cnt_reg_reg[5]_0\ => \pkt_cnt_reg_reg[2]\,
      prog_full_i_0 => prog_full_i_0,
      \ram_empty_fb_i_i_3__2\(3 downto 0) => p_12_out(3 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_logic
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_11\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_12\,
      E(0) => E(0),
      Q(3 downto 0) => p_13_out(3 downto 0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_12_out(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_0\ => rstblk_n_5,
      \gfwd_rev.state_reg[0]\ => \gfwd_rev.state_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_1\ => rst_full_gen_i,
      \greg.ram_rd_en_i_reg\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \out\ => \^out\,
      \ram_empty_fb_i_i_2__2\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_empty_i_reg => p_2_out,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_17\,
      ram_empty_i_reg_1 => ram_empty_i_reg,
      ram_full_fb_i_reg(3 downto 0) => p_0_out_0(3 downto 0),
      ram_full_fb_i_reg_0 => rstblk_n_3
    );
\gntv_or_sync_fifo.mem\: entity work.\vfifo_axi_vfifo_ctrl_0_0_memory__parameterized1\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(1 downto 0) => ar_fifo_payload(6 downto 5),
      aclk => aclk,
      areset_d1 => areset_d1,
      count_d10_in(3 downto 0) => p_12_out(3 downto 0),
      curr_state => curr_state,
      dm_rd_en => dm_rd_en,
      empty_fwft_i_reg => \gntv_or_sync_fifo.mem_n_6\,
      \gfwd_mode.storage_data1_reg[0]\ => empty,
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[4]_0\ => \gntv_or_sync_fifo.mem_n_7\,
      \goreg_dm.dout_i_reg[6]_0\(0) => dout_i,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \pkt_cnt_reg_reg[2]\ => \pkt_cnt_reg_reg[2]\,
      \pkt_cnt_reg_reg[3]\(3 downto 0) => \pkt_cnt_reg_reg[5]\(3 downto 0),
      \pkt_cnt_reg_reg[3]_0\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      prog_full_i_0 => prog_full_i_0,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
rstblk: entity work.\vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gpr1.dout_i_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ => rstblk_n_3,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ => rstblk_n_5,
      \out\ => rst_full_gen_i,
      ram_full_fb_i_reg => \^out\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_17\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    m_axi_bvalid_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ is
  signal empty : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[0]\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal rstblk_n_5 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \goreg_dm.dout_i_reg[0]\ <= \^goreg_dm.dout_i_reg[0]\;
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      Q_reg => \^goreg_dm.dout_i_reg[0]\,
      Q_reg_0 => Q_reg_1,
      Q_reg_1 => Q_reg_2,
      aclk => aclk,
      aempty_fwft_i_reg => rstblk_n_5,
      empty_fwft_i_reg => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_4,
      \gc0.count_d1_reg[5]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc0.count_d1_reg[5]_0\(5 downto 0) => p_0_out_0(5 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bvalid_0 => m_axi_bvalid_0,
      mem_init_done => mem_init_done,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_19_out => p_19_out,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_empty_fb_i_reg(5 downto 0) => p_12_out(5 downto 0),
      we_bcnt => we_bcnt
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(5 downto 0) => p_12_out(5 downto 0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[5]\ => rstblk_n_4,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(5 downto 0) => p_0_out_0(5 downto 0),
      \gpfs.prog_full_i_reg\ => rst_full_gen_i,
      \out\ => \^out\,
      p_19_out => p_19_out,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      prog_full_i => prog_full_i,
      ram_full_fb_i_reg => rstblk_n_1
    );
\gntv_or_sync_fifo.mem\: entity work.\vfifo_axi_vfifo_ctrl_0_0_memory__parameterized3\
     port map (
      Q(5 downto 0) => p_12_out(5 downto 0),
      Q_reg => empty,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]_0\ => \^goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[0]_1\ => \goreg_dm.dout_i_reg[0]_0\,
      \goreg_dm.dout_i_reg[0]_2\ => rstblk_n_5,
      \gpr1.dout_i_reg[0]\(1 downto 0) => \gpr1.dout_i_reg[0]\(1 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => p_0_out_0(5 downto 0),
      \gpr1.dout_i_reg[0]_1\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      m_axi_bvalid => m_axi_bvalid,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_19_out => p_19_out
    );
rstblk: entity work.vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(0) => Q(0),
      aclk => aclk,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ => rstblk_n_5,
      \out\ => rst_full_gen_i,
      ram_full_fb_i_reg => \^out\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal rstblk_n_5 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_logic_173
     port map (
      D(3 downto 0) => \plusOp__0\(4 downto 1),
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\ => rstblk_n_4,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(2) => rd_pntr_plus1(3),
      \gc0.count_reg[3]\(1 downto 0) => rd_pntr_plus1(1 downto 0),
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_13\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_13_out(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_19_out => p_19_out,
      ram_empty_fb_i_i_3(3 downto 0) => p_12_out(3 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_i_reg => rstblk_n_5,
      ram_full_i_reg_0 => rst_full_gen_i,
      ram_full_i_reg_1 => \^out\,
      ram_full_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_7\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.vfifo_axi_vfifo_ctrl_0_0_wr_logic_174
     port map (
      D(3 downto 0) => \plusOp__0\(4 downto 1),
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      \gc0.count_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \gcc0.gc0.count_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \gcc0.gc0.count_reg[3]_0\(3 downto 0) => p_13_out(3 downto 0),
      \gpfs.prog_full_i_reg\ => rst_full_gen_i,
      \greg.ram_rd_en_i_reg\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \^out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg(2) => rd_pntr_plus1(3),
      ram_empty_fb_i_reg(1 downto 0) => rd_pntr_plus1(1 downto 0),
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_13\,
      ram_full_fb_i_i_2(1 downto 0) => p_0_out_0(3 downto 2),
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_4\
    );
\gntv_or_sync_fifo.mem\: entity work.vfifo_axi_vfifo_ctrl_0_0_memory
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => dout_i,
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]_0\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpr1.dout_i_reg[40]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      p_19_out => p_19_out
    );
rstblk: entity work.\vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      E(0) => dout_i,
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \goreg_dm.dout_i_reg[40]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_awready => m_axi_awready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ => rstblk_n_5,
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_flag_gen is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_flag_gen : entity is "flag_gen";
end vfifo_axi_vfifo_ctrl_0_0_flag_gen;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_flag_gen is
  signal final_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mcdf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mcpf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mctf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  mcdf_full(1 downto 0) <= \^mcdf_full\(1 downto 0);
  mcpf_full(1 downto 0) <= \^mcpf_full\(1 downto 0);
  mctf_full(1 downto 0) <= \^mctf_full\(1 downto 0);
\VFIFO_CHANNEL_FULL[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mcdf_full\(0),
      I1 => \^mcpf_full\(0),
      I2 => \^mctf_full\(0),
      O => final_full_reg(0)
    );
\VFIFO_CHANNEL_FULL[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mcdf_full\(1),
      I1 => \^mcpf_full\(1),
      I2 => \^mctf_full\(1),
      O => final_full_reg(1)
    );
\VFIFO_CHANNEL_FULL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(0),
      Q => vfifo_s2mm_channel_full(0),
      R => Q(0)
    );
\VFIFO_CHANNEL_FULL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(1),
      Q => vfifo_s2mm_channel_full(1),
      R => Q(0)
    );
gflag_gen_mcdf: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\
     port map (
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcdf_full(1 downto 0) => \^mcdf_full\(1 downto 0)
    );
gflag_gen_mpdf: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_156\
     port map (
      Q_reg => Q_reg_1,
      Q_reg_0 => Q_reg_2,
      aclk => aclk,
      mcpf_full(1 downto 0) => \^mcpf_full\(1 downto 0)
    );
gflag_gen_mtdf: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_157\
     port map (
      Q_reg => Q_reg_3,
      Q_reg_0 => Q_reg_4,
      aclk => aclk,
      mctf_full(1 downto 0) => \^mctf_full\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ is
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
  signal rpntr_n_11 : STD_LOGIC;
begin
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gr1.gr1_int.rfwft\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_fwft
     port map (
      E(0) => \^ram_empty_fb_i_reg\,
      SR(0) => SR(0),
      aclk => aclk,
      aempty_fwft_i_reg_0 => ram_empty_i_reg,
      empty_fwft_i_reg_0(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \out\,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[1]_1\ => \gr1.gr1_int.rfwft_n_3\,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => p_2_out,
      p_3_out => p_3_out
    );
\grss.rsts\: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\
     port map (
      aclk => aclk,
      \gmux.gm[1].gms.ms\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms\ => \gmux.gm[4].gms.ms\,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_11,
      ram_empty_i_reg_1 => rpntr_n_10,
      ram_empty_i_reg_2 => ram_empty_i_reg,
      ram_empty_i_reg_3 => \gr1.gr1_int.rfwft_n_3\,
      ram_empty_i_reg_4(0) => ram_empty_i_reg_0(0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
rpntr: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\
     port map (
      E(0) => \^ram_empty_fb_i_reg\,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]_0\ => \gc0.count_d1_reg[8]\,
      \gc0.count_d1_reg[8]_1\ => rpntr_n_11,
      \gc0.count_reg[7]_0\(7 downto 0) => \gc0.count_reg[7]\(7 downto 0),
      \gc0.count_reg[8]_0\ => rpntr_n_10,
      \gmux.gm[4].gms.ms\(0) => \gmux.gm[4].gms.ms_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_I : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ : entity is "rd_logic";
end \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpregsm1.curr_fwft_state_reg[0]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal rpntr_n_18 : STD_LOGIC;
  signal rpntr_n_19 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \gpregsm1.curr_fwft_state_reg[0]\ <= \^gpregsm1.curr_fwft_state_reg[0]\;
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.vfifo_axi_vfifo_ctrl_0_0_rd_fwft_10
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      E(0) => \^e\(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      empty_fwft_i_reg_0 => empty_fwft_i_reg,
      empty_fwft_i_reg_1 => ram_empty_i_reg_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => ram_empty_i_reg,
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]_0\(0),
      \gpregsm1.curr_fwft_state_reg[0]_1\ => \^gpregsm1.curr_fwft_state_reg[0]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \^out\,
      p_3_out => p_3_out
    );
\grss.rsts\: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gmux.gm[1].gms.ms\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms\ => \gmux.gm[4].gms.ms\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \^out\,
      \ram_empty_fb_i_i_3__4\ => rpntr_n_19,
      ram_empty_i_reg_0 => rpntr_n_18,
      ram_empty_i_reg_1 => ram_empty_i_reg,
      ram_empty_i_reg_2(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_3 => ram_empty_i_reg_0,
      ram_empty_i_reg_4 => \^gpregsm1.curr_fwft_state_reg[0]\,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
rpntr: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => \gc0.count_reg[7]\(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_d1_reg[8]_0\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gc0.count_d1_reg[8]_1\ => \gc0.count_d1_reg[8]_0\,
      \gc0.count_d1_reg[8]_2\ => rpntr_n_19,
      \gc0.count_reg[8]_0\ => rpntr_n_18,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(7 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(7 downto 0),
      \gmux.gm[4].gms.ms\(0) => \gmux.gm[4].gms.ms_0\(0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_txn is
  port (
    counts_matched : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    mem_init_done_reg_0 : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    aclk_0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I135 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid_arb_i : in STD_LOGIC;
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_1_18_23 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_txn : entity is "vfifo_ar_txn";
end vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_txn;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_txn is
  signal \^i135\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WR_ADDR : STD_LOGIC;
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal empty_set_clr_n_2 : STD_LOGIC;
  signal mem_init_done_i_1_n_0 : STD_LOGIC;
  signal \^mem_init_done_reg_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal rd_data_bcnt_arb : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal reset_addr : STD_LOGIC;
  signal \reset_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sdpo_int : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sdpram_arcnt_n_1 : STD_LOGIC;
  signal sdpram_arcnt_n_10 : STD_LOGIC;
  signal sdpram_arcnt_n_11 : STD_LOGIC;
  signal sdpram_arcnt_n_12 : STD_LOGIC;
  signal sdpram_arcnt_n_2 : STD_LOGIC;
  signal sdpram_arcnt_n_3 : STD_LOGIC;
  signal sdpram_arcnt_n_4 : STD_LOGIC;
  signal sdpram_arcnt_n_5 : STD_LOGIC;
  signal sdpram_arcnt_n_6 : STD_LOGIC;
  signal sdpram_arcnt_n_7 : STD_LOGIC;
  signal sdpram_arcnt_n_8 : STD_LOGIC;
  signal sdpram_arcnt_n_9 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_init_done_i_1 : label is "soft_lutpair10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1__0\ : label is "soft_lutpair10";
begin
  I135(31 downto 0) <= \^i135\(31 downto 0);
  mem_init_done_reg_0 <= \^mem_init_done_reg_0\;
comp1_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_compare__parameterized0\
     port map (
      counts_matched => counts_matched,
      \gmux.gm[1].gms.ms_0\ => \^mem_init_done_reg_0\,
      \gmux.gm[4].gms.ms_0\(1) => v1_reg(3),
      \gmux.gm[4].gms.ms_0\(0) => v1_reg(0),
      plusOp(7 downto 4) => plusOp(11 downto 8),
      plusOp(3 downto 0) => plusOp(5 downto 2),
      sdpo_int(7 downto 4) => rd_data_bcnt_arb(11 downto 8),
      sdpo_int(3 downto 0) => rd_data_bcnt_arb(5 downto 2)
    );
empty_set_clr: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_165\
     port map (
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\(0) => \gfwd_mode.m_valid_i_reg_0\(0),
      prog_full_i => prog_full_i,
      ram_reg_0_1_6_11 => \^mem_init_done_reg_0\,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      we_arcnt => empty_set_clr_n_2
    );
mem_init_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => reset_addr,
      O => mem_init_done_i_1_n_0
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => mem_init_done_i_1_n_0,
      Q => \^mem_init_done_reg_0\,
      R => Q(0)
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => sdpo_int(0),
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3 downto 0) => sdpo_int(4 downto 1)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => sdpo_int(8 downto 5)
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3 downto 2) => \NLW_plusOp_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_inferred__0/i__carry__1_O_UNCONNECTED\(3),
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => sdpo_int(11 downto 9)
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => sdpram_arcnt_n_12,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => sdpram_arcnt_n_8,
      S(2) => sdpram_arcnt_n_9,
      S(1) => sdpram_arcnt_n_10,
      S(0) => sdpram_arcnt_n_11
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => sdpram_arcnt_n_4,
      S(2) => sdpram_arcnt_n_5,
      S(1) => sdpram_arcnt_n_6,
      S(0) => sdpram_arcnt_n_7
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_inferred__1/i__carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(11 downto 9),
      S(3) => '0',
      S(2) => sdpram_arcnt_n_1,
      S(1) => sdpram_arcnt_n_2,
      S(0) => sdpram_arcnt_n_3
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i135\(3),
      I1 => ram_reg_0_1_18_23(1),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i135\(2),
      I1 => ram_reg_0_1_18_23(0),
      O => ram_reg_0_1_0_5_i_11_n_0
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i135\(5),
      I1 => ram_reg_0_1_18_23(3),
      O => ram_reg_0_1_0_5_i_8_n_0
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i135\(4),
      I1 => ram_reg_0_1_18_23(2),
      O => ram_reg_0_1_0_5_i_9_n_0
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i135\(8),
      I1 => ram_reg_0_1_18_23(6),
      O => ram_reg_0_1_6_11_i_10_n_0
    );
ram_reg_0_1_6_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i135\(7),
      I1 => ram_reg_0_1_18_23(5),
      O => ram_reg_0_1_6_11_i_11_n_0
    );
ram_reg_0_1_6_11_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i135\(6),
      I1 => ram_reg_0_1_18_23(4),
      O => ram_reg_0_1_6_11_i_12_n_0
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i135\(9),
      I1 => ram_reg_0_1_18_23(7),
      O => ram_reg_0_1_6_11_i_9_n_0
    );
\reset_addr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => reset_addr,
      O => \reset_addr[0]_i_1__0_n_0\
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr[0]_i_1__0_n_0\,
      Q => reset_addr,
      R => Q(0)
    );
sdpram_ar_addr: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_166\
     port map (
      I135(31 downto 0) => \^i135\(31 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      S(3) => ram_reg_0_1_0_5_i_8_n_0,
      S(2) => ram_reg_0_1_0_5_i_9_n_0,
      S(1) => ram_reg_0_1_0_5_i_10_n_0,
      S(0) => ram_reg_0_1_0_5_i_11_n_0,
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      aclk_0(28 downto 0) => aclk_0(28 downto 0),
      ram_reg_0_1_0_5_0 => \^mem_init_done_reg_0\,
      ram_reg_0_1_18_23_0(0) => ram_reg_0_1_18_23(8),
      \ram_reg_0_1_6_11_i_2__7\(3) => ram_reg_0_1_6_11_i_9_n_0,
      \ram_reg_0_1_6_11_i_2__7\(2) => ram_reg_0_1_6_11_i_10_n_0,
      \ram_reg_0_1_6_11_i_2__7\(1) => ram_reg_0_1_6_11_i_11_n_0,
      \ram_reg_0_1_6_11_i_2__7\(0) => ram_reg_0_1_6_11_i_12_n_0,
      reset_addr => reset_addr,
      we_ar_txn => we_ar_txn
    );
sdpram_arcnt: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_167\
     port map (
      aclk => aclk,
      aclk_0(11) => sdpram_arcnt_n_1,
      aclk_0(10) => sdpram_arcnt_n_2,
      aclk_0(9) => sdpram_arcnt_n_3,
      aclk_0(8) => sdpram_arcnt_n_4,
      aclk_0(7) => sdpram_arcnt_n_5,
      aclk_0(6) => sdpram_arcnt_n_6,
      aclk_0(5) => sdpram_arcnt_n_7,
      aclk_0(4) => sdpram_arcnt_n_8,
      aclk_0(3) => sdpram_arcnt_n_9,
      aclk_0(2) => sdpram_arcnt_n_10,
      aclk_0(1) => sdpram_arcnt_n_11,
      aclk_0(0) => sdpram_arcnt_n_12,
      mem_init_done_reg(0) => v1_reg(0),
      plusOp(10 downto 0) => plusOp(11 downto 1),
      ram_reg_0_1_6_11_0 => \^mem_init_done_reg_0\,
      reset_addr => reset_addr,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdpo_int(1 downto 0) => rd_data_bcnt_arb(1 downto 0),
      we_arcnt => empty_set_clr_n_2
    );
sdpram_bcnt1: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_168\
     port map (
      WR_ADDR(0) => WR_ADDR,
      WR_DATA(0) => WR_DATA_0(0),
      aclk => aclk,
      \plusOp_inferred__0/i__carry__1\(10 downto 0) => WR_DATA_0(11 downto 1),
      ram_reg_0_1_0_5_0 => \^mem_init_done_reg_0\,
      sdpo_int(11 downto 0) => sdpo_int(11 downto 0),
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => we_bcnt
    );
sdpram_bcnt2: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\
     port map (
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      WR_ADDR(0) => WR_ADDR,
      WR_DATA(10 downto 0) => WR_DATA_0(11 downto 1),
      aclk => aclk,
      \gmux.gm[2].gms.ms_i_1__4\(0) => WR_DATA_0(0),
      mem_init_done_reg(0) => v1_reg(3),
      plusOp(1 downto 0) => plusOp(7 downto 6),
      ram_reg_0_1_0_5_0 => \^mem_init_done_reg_0\,
      ram_reg_0_1_0_5_1(3) => \plusOp_inferred__0/i__carry_n_4\,
      ram_reg_0_1_0_5_1(2) => \plusOp_inferred__0/i__carry_n_5\,
      ram_reg_0_1_0_5_1(1) => \plusOp_inferred__0/i__carry_n_6\,
      ram_reg_0_1_0_5_1(0) => \plusOp_inferred__0/i__carry_n_7\,
      ram_reg_0_1_6_11_0(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      ram_reg_0_1_6_11_0(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      ram_reg_0_1_6_11_0(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      ram_reg_0_1_6_11_0(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      reset_addr => reset_addr,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdpo_int(9 downto 6) => rd_data_bcnt_arb(11 downto 8),
      sdpo_int(5 downto 0) => rd_data_bcnt_arb(5 downto 0),
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_vfifo_arbiter is
  port (
    s_axis_tid_arb_i : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_1\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_gfwd_rev.state_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_i_5 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \gfwd_rev.state_reg[0]_0\ : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    \ch_mask_reg[1]_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data2_reg[0]\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]_1\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    \Q_i_2__0\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_vfifo_arbiter : entity is "vfifo_arbiter";
end vfifo_axi_vfifo_ctrl_0_0_vfifo_arbiter;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_vfifo_arbiter is
  signal WR_ADDR : STD_LOGIC;
  signal ch_arb_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ch_mask_mm2s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ch_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal ch_req_rgslice_n_0 : STD_LOGIC;
  signal ch_req_rgslice_n_1 : STD_LOGIC;
  signal ch_req_rgslice_n_10 : STD_LOGIC;
  signal ch_req_rgslice_n_14 : STD_LOGIC;
  signal ch_req_rgslice_n_15 : STD_LOGIC;
  signal ch_req_rgslice_n_2 : STD_LOGIC;
  signal ch_req_rgslice_n_4 : STD_LOGIC;
  signal ch_req_rgslice_n_9 : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty_set_clr_n_2 : STD_LOGIC;
  signal empty_set_clr_n_3 : STD_LOGIC;
  signal empty_set_clr_n_4 : STD_LOGIC;
  signal \^mem_init_done\ : STD_LOGIC;
  signal \mem_init_done_i_1__0_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rd_data_mm2s_gcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reg_slice_payload_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_addr : STD_LOGIC;
  signal \reset_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_tid_arb_i\ : STD_LOGIC;
  signal s_axis_tready_arb_rs_in : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_0 : STD_LOGIC;
  signal vfifo_mm2s_channel_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_data_gcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_init_done_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1\ : label is "soft_lutpair32";
begin
  mem_init_done <= \^mem_init_done\;
  s_axis_tid_arb_i <= \^s_axis_tid_arb_i\;
\ch_arb_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_2,
      Q => ch_arb_cntr_reg(0),
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
\ch_arb_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_2,
      Q => ch_arb_cntr_reg(1),
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
\ch_arb_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_1,
      Q => ch_arb_cntr_reg(2),
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
\ch_arb_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_0,
      Q => ch_arb_cntr_reg(3),
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
\ch_mask_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_15,
      Q => \ch_mask_reg_n_0_[0]\,
      S => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
\ch_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_14,
      Q => p_2_in,
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
ch_req_rgslice: entity work.vfifo_axi_vfifo_ctrl_0_0_axic_register_slice
     port map (
      ADDRC(0) => \^s_axis_tid_arb_i\,
      ADDRD(0) => WR_ADDR,
      D(2) => ch_req_rgslice_n_0,
      D(1) => ch_req_rgslice_n_1,
      D(0) => ch_req_rgslice_n_2,
      \FSM_onehot_gfwd_rev.state_reg[2]_0\(0) => \FSM_onehot_gfwd_rev.state_reg[2]\(0),
      Q(3 downto 0) => ch_arb_cntr_reg(3 downto 0),
      Q_reg => sdpram_mm2s_cnt_n_0,
      Q_reg_0(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      ch_mask_mm2s(1 downto 0) => ch_mask_mm2s(1 downto 0),
      \ch_mask_reg[0]\ => ch_req_rgslice_n_14,
      \ch_mask_reg[1]\ => ch_req_rgslice_n_15,
      \ch_mask_reg[1]_0\ => \ch_mask_reg_n_0_[0]\,
      \ch_mask_reg[1]_1\ => empty_set_clr_n_4,
      counts_matched => counts_matched,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => ch_req_rgslice_n_9,
      \gfwd_mode.storage_data1_reg[36]_0\ => ch_req_rgslice_n_10,
      \gfwd_rev.s_ready_i_reg_0\ => empty_set_clr_n_3,
      \gfwd_rev.state_reg[0]_0\(0) => \gfwd_rev.state_reg[0]\(0),
      \gfwd_rev.state_reg[0]_1\ => \gfwd_rev.state_reg[0]_0\,
      \gfwd_rev.state_reg[0]_2\ => \gfwd_rev.state_reg[0]_1\,
      \gfwd_rev.storage_data1_reg[0]_0\ => \gfwd_rev.storage_data1_reg[0]\,
      \gfwd_rev.storage_data1_reg[0]_1\ => \gfwd_rev.storage_data1_reg[0]_0\,
      \gfwd_rev.storage_data1_reg[0]_2\ => \gfwd_rev.storage_data1_reg[0]_1\,
      \gfwd_rev.storage_data2_reg[0]_0\ => \gfwd_rev.storage_data2_reg[0]\,
      \gfwd_rev.storage_data2_reg[0]_1\(0) => vfifo_mm2s_channel_full_reg(1),
      \gpfs.prog_full_i_reg\ => ch_req_rgslice_n_4,
      next_state => next_state,
      p_2_in => p_2_in,
      prog_full_i => prog_full_i,
      ram_reg_0_1_0_3 => \^mem_init_done\,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      reset_addr => reset_addr,
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => curr_state,
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
empty_set_clr: entity work.vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top
     port map (
      D(0) => empty_set_clr_n_2,
      Q(1 downto 0) => ch_arb_cntr_reg(1 downto 0),
      Q_reg => empty_set_clr_n_3,
      Q_reg_0 => ch_req_rgslice_n_9,
      Q_reg_1 => ch_req_rgslice_n_10,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[1]\ => \ch_mask_reg_n_0_[0]\,
      ch_mask_mm2s(1 downto 0) => ch_mask_mm2s(1 downto 0),
      \ch_mask_reg[1]\ => \ch_mask_reg[1]_0\,
      \ch_mask_reg[1]_0\ => \gfwd_rev.storage_data2_reg[0]\,
      curr_state => curr_state,
      \gfwd_rev.storage_data1_reg[0]\(1 downto 0) => vfifo_mm2s_channel_full_reg(1 downto 0),
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[0]\ => empty_set_clr_n_4
    );
\mem_init_done_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => reset_addr,
      O => \mem_init_done_i_1__0_n_0\
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mem_init_done_i_1__0_n_0\,
      Q => \^mem_init_done\,
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
\reset_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => reset_addr,
      O => \reset_addr[0]_i_1_n_0\
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr[0]_i_1_n_0\,
      Q => reset_addr,
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
sdpram_gcnt: entity work.vfifo_axi_vfifo_ctrl_0_0_sdpram
     port map (
      ADDRC(0) => \^s_axis_tid_arb_i\,
      ADDRD(0) => WR_ADDR,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      ram_reg_0_1_0_3_0 => \^mem_init_done\,
      ram_reg_0_1_0_3_i_5_0 => ch_req_rgslice_n_4,
      wr_data_gcnt(3 downto 0) => wr_data_gcnt(3 downto 0)
    );
sdpram_mm2s_cnt: entity work.vfifo_axi_vfifo_ctrl_0_0_sdpram_153
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      \Q_i_2__0_0\ => \Q_i_2__0\,
      Q_i_5_0 => Q_i_5,
      Q_reg => \^mem_init_done\,
      aclk => aclk,
      m_axis_tready => m_axis_tready,
      mem_init_done_reg => sdpram_mm2s_cnt_n_0,
      rd_data_mm2s_gcnt(3 downto 0) => rd_data_mm2s_gcnt(3 downto 0),
      reset_addr => reset_addr
    );
sdpram_mm2s_gcnt: entity work.vfifo_axi_vfifo_ctrl_0_0_sdpram_154
     port map (
      ADDRD(0) => WR_ADDR,
      Q(0) => Q(0),
      Q_i_5 => ch_req_rgslice_n_4,
      aclk => aclk,
      rd_data_mm2s_gcnt(3 downto 0) => rd_data_mm2s_gcnt(3 downto 0),
      wr_data_gcnt(3 downto 0) => wr_data_gcnt(3 downto 0)
    );
\vfifo_mm2s_channel_full_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(0),
      Q => vfifo_mm2s_channel_full_reg(0),
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
\vfifo_mm2s_channel_full_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(1),
      Q => vfifo_mm2s_channel_full_reg(1),
      R => \FSM_onehot_gfwd_rev.state_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : out STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_i_0 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
begin
\gwss.gpf.wrpf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized0\
     port map (
      E(0) => E(0),
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => wpntr_n_13,
      S(2) => wpntr_n_14,
      S(1) => wpntr_n_15,
      S(0) => wpntr_n_16,
      SR(0) => SR(0),
      aclk => aclk,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0\(3) => wpntr_n_9,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0\(2) => wpntr_n_10,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0\(1) => wpntr_n_11,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0\(0) => wpntr_n_12,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0\(0) => wpntr_n_17,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_1\ => ram_full_i_reg_0,
      \greg.ram_rd_en_i_reg_0\ => \greg.ram_rd_en_i_reg\,
      p_3_out => p_3_out,
      prog_full_i => prog_full_i,
      prog_full_i_0 => prog_full_i_0
    );
\gwss.wsts\: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\,
      \ram_full_fb_i_i_2__4\ => wpntr_n_0,
      ram_full_i_reg_0 => ram_full_i_reg,
      ram_full_i_reg_1 => \greg.ram_rd_en_i_reg\,
      ram_full_i_reg_2 => ram_full_i_reg_0,
      v1_reg(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
wpntr: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\
     port map (
      E(0) => E(0),
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => wpntr_n_13,
      S(2) => wpntr_n_14,
      S(1) => wpntr_n_15,
      S(0) => wpntr_n_16,
      SR(0) => SR(0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[0]_0\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]_0\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]_0\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]_0\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_reg[7]_0\(3) => wpntr_n_9,
      \gcc0.gc0.count_reg[7]_0\(2) => wpntr_n_10,
      \gcc0.gc0.count_reg[7]_0\(1) => wpntr_n_11,
      \gcc0.gc0.count_reg[7]_0\(0) => wpntr_n_12,
      \gcc0.gc0.count_reg[8]_0\ => wpntr_n_0,
      \gcc0.gc0.count_reg[8]_1\(0) => wpntr_n_17,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => \gmux.gm[3].gms.ms\(7 downto 0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ is
  port (
    comp0 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_i : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : out STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gwss.gpf.wrpf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized1\
     port map (
      E(0) => E(0),
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]_0\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0\(0) => wpntr_n_1,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_0\,
      \greg.ram_wr_en_i_reg_0\(0) => \gcc0.gc0.count_d1_reg[8]_0\(0),
      p_3_out => p_3_out,
      \pkt_cnt_reg_reg[2]\(0) => \pkt_cnt_reg_reg[2]\(0),
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\
     port map (
      aclk => aclk,
      comp0 => comp0,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\,
      \ram_full_fb_i_i_4__1\ => wpntr_n_0,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg,
      ram_full_i_reg_1 => ram_full_i_reg_0,
      v1_reg(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
wpntr: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\
     port map (
      Q(7 downto 0) => \^q\(7 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[0]_0\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]_0\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]_0\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]_0\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_1\(0) => \gcc0.gc0.count_d1_reg[8]_0\(0),
      \gcc0.gc0.count_reg[8]_0\ => wpntr_n_0,
      \gcc0.gc0.count_reg[8]_1\(0) => wpntr_n_1,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => \gmux.gm[3].gms.ms\(7 downto 0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
DGyv/e99m5LREs0VEi6Jl4RlcDAGZw9ScYtzsqID1kkVYKQb+tJyo/oKljjNla8cTngdwz+D72Ql
tHGdEFtbAg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
A5nVmQT4jX5rtOo5laslrLuf7jTnq6hJwnJfREZDyZ8Bl1ue+OgkVeisAxpBVI2fAT1pAn+QnHWr
0bUekWFkOjPCqNtghWYxZ20bUlSoJu/E+CFdyZAoe/z20Ug/FNmt1N5UIjvmc0VavCYKin+zuQtZ
rT+ZjpDCmgnaCR/uhGA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SaCjWjj7WCShovAgcEi+zWlGnR2i0HX6RiLilkMc15YWkMWsX8eRaeHUUjlzBjhdPJ5HD1txSKS0
DgH2vQwbO1nRAbcr22JzG89qvDQ/uvpBWSxjMwAVZIz4riHIBY6mvJtJS4uEz3miDM5g2mKE5YfI
mtmwYzxKKQwOwL1Q3BugPIuRYIR3HSQOBq/no0l64+89qK46lTs6b5qhsoKdOHUCpgrGaCFVPox7
rhmcSBYdd8LmAZ9W41kHwNRcMH0l422XGyrc80pmpDqZUlQHAK+w7k82mPVUcvl+IVDGzW4RI01P
blCPA0pIgSkfuG0t2BnQqs2eF4aQy/pDlEICRw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pMvYbJU/C+WP4fgnox3tgW3NogGesSc0qsStq94uMKih0/YVeJo8jouzfwnQe+vQao4u9dhM20dJ
EWTVEF3u95ZLeI6vbrfj5fx4a1NlRmKqLt21cw/RB/H/lVgFT0XgMv921k/ZUBS5yGwT5Ve5dciH
f0IkS/8ERcnuZ/+W3nZPz2HLnM5T143mMV4OKShkWpn6nR9+bqS0sMe3AWXCET6mwRlKQCZQAKEf
2lbK7qDZf820jdndiCOTJYC+JYzbCatQi9yXkYQTQBAhYYaqWW8xYl0YhsGSHhZ3o3Nas8b+/097
2ETsglmp8hjyupk3l0hgBEFU3fQtcvpiIlLmRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eJCjQ8EoJFQbooW8+AcUEn4z9WKAZNsV3jEceqBx1ZUeF4OCl1l+sVqRizSDh9d0h288Xy6590Oy
d8XKqZQTH7kbIW6Pcz6iym52ttGj9C4VmWBDFr3ry0x/LMFvbT3z14PISxUfez+fTUkaK9EvSCNd
eQBL3qex0w6mgPPrXFRQxIBE9QX7R6Mcfgs/d02PvYsN3e8VilxrtFQjRTr2jbMgdbZdCgfY2BG/
3vI/SveIGIdlac8Llom8Jr65mI/jrT1Y2+J3N7vFah3E494YglGPhngvuiX7RJw43yVMM+m21ZF8
I4oD1FOa3gxr1BchbAvZ42l8cQOa9gzF3+jjCw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
YE2XCADVIy3Q3WKcZ2cfhXf0u166DNGuwZEGTKdbvfoqX5uMPeNCooFA0HoUjztCIK/VZpmb33Ta
c3JEknu+ugzsETMcWZz3eIra222trQX1V2R2hq1Q7FTyHANw1KliRagesNTD6xmRCmumbVvKlp2h
BGqQtG8FFkQPGyhmbk0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GQQua8yHd/po5lc5tOkxup4W+r5iq0c+m4vDuy8ji74YsDtUczw7GEFX+KUSRT1O9yPBl69BkckM
3rV20MrxG4GOyXsW4ApcXrkJ/FE1mj8z3ZrsTyIElKPmtSPHbuICp+38ML0Vi0tnuLSXi39lRfAf
VnswEo4JBbjv8xHKLQtuWB13x09ikcPa5HLBDfBmx/o7lVNQh8gvTJoUjOckMVafNUGUh2oUQeSH
ilkDSsIVhLHSo1xW/x/PxAIOd7Onp363/oT74qmKxH7t9mkK/5Afy48xGGvTW1UHFbzJP9XRNSZi
A/PDJ6odxdWhmiGg9ZuqsmJ6ahHaCX+eIMSc7w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dzW/iCa4eKQo75de8erBU/7cgyuDzGs3syXEy60bq5/r32q1lizuwsNHKnB1ia9We6fm7H+Wv4yJ
x1Ujc0iXE4stfMakkjGQCwFQVi4I/Rxa3Bh54WVsioaY2531cnT7EIt4EpmZyC9E15E+n95PVeE9
565QjhL3cOG5890Ys5vcP60dFWapFWom2XciEkypdT4xrbJtGRGAYV5WxRIKuCmMTJ+Y90zPyIMn
e8JfhEnM8N3sgL7k8pVzyk8CqgC+193FuMn/MCj3jQuk0DzdycBBsnOtSLha29tz3h/X7cyCtAjc
57NwEf6DjPRGXdxaO1bD/aBm5yuxufQrovUHvg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TN+7W9yBNQJ9cQM+pj7n+eWqHQgJWQt9ezrEq+dv9V4/pAFaiJz6Pnd+qP5HTwp9kiQTXTUP/Ea8
bqEMEDHXhDb7UYHre/VJ+7GGA96JTjC5ydTk4ScXJ1pUuxhWHHrCTnPs7GIql3kth7WXjirhIYqL
Ym8eWzQCgF0XJx6rBxyMVBngPn/6M+dtMQW8eHPuYu6pYkQrzInuM2QUGNj7KwNQaAE7ATWabbVR
ZFo9c/t2fuFN07OUVrwNdCmLzs9vtLAKQ9fGwl+wjpFw6LP0sZYM2e0nOvXbYVMTDIAYjnbhf2+o
dqrnKcThoh6HAji8S6fXgqdv2BHIY+Q6Mx8+oQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17360)
`protect data_block
uARzfrJuxzkp2nn1fv1iBiYij0uTLRjo/UuqVckAqrbqQpCmImN88T2DVT/DmobaLD81PRe5muPU
paIm6HBRkkuezWKc6DLYMjt1EtzLp4O7tIx9AXWIm6Fqd0YyPSyYPKKUkefVnPdKc9k5sxY1QixB
KUXvN8a6o3jYioYsXxmONBgo8SfB0Adz2F4N2L649sDhBBnzNbvBghSLDZSfYf6Ajyv2LFIZZFty
3KnrJT4hZ1Z2yUOX8HZHTgm4zJ6OFopxN88l5hVhnuNnsiENHrWmo+FoI6jM4UpSEGth8aEvEFF3
KaJPXZ4qUukh9htrlNznz4dmqs1OAbU4J2LJOvTSpwVzL45FcO+drl0QM8wBnXsbh8UEpGU4sSje
ofMx7ZOsn6At52uBGujGH0AG3FImMnq+MfehuQEv+emgm1vN3PDbPFuksXHKp+3SrNqXf6akd3Qu
6QZQpMSiQtgIzND+r6jaXCoqBy+O7NVGYVK7ZI7v4pRqdC2C3lkSa/Rg4QHsYM9KzhW49NCv2MSB
GvmydYA8JzopAUU8Hgto9hOPivD5JJJveVOZFgXrssfrPIOnU1ulqm4Lre/9MK6l+9xYuIJxnn3d
m2WP5nKsxCalxc8n3vkHHVKPF1M4QT0O+DvIxst+2PFs0X45tmhOFirOGskSFTRDnZ1H1m06WC/t
Aiq29MOO6BjA9E1ZHc4vDTo+B4Ym6ZfRjKKkT9RH4hXpvZ7LXznGfjCZhK4g6SF6CZGTPJvxa83p
zDMwZNk6hcBZHn9EI5KRhLbVIftJrGWOq2L0RsCF4LDnTsK1i2HhFXZHBLaTieFQVKyPqE14QvNX
6lDrvzRWoiGQB8hKXa/ikRb7puu4UrlkDrULkpX+US+CsDr+tnOy1RYD2EHRqrIydA0atPuNjDmE
XaQ6/9CoiAUklGqN66wxE41CE62tDYKbwl6A19gWkG9mWvLlYfaFk9RS8Pg99I87H0ODq9BETMm/
ffQCcEyCBuq52VToGlkfZZoeyZ5az3xxERggB6qsNsKXJfw2cmlrugM1cBJfTAHzQJTGeHuSmw6b
zU3yMqoSsDw9xFU2sHw7LOnmKoGa6yKy5rY7SKXJ+9a/OmeGB1fdwrAmnUHyzIpxk2DXI1jUAJUV
b3gypmA5dcT8I6DBv5E+CIIckE0F0/7FOdedN/ZUaRJ19rub5szVmTNQ5IzGNqfMEJCHajd4xIY9
hrCxhpYf8oc2q7ytIE1WtYLM0KJhvo0qFcJ6kDZL0XRHk5axUiRiVUUQtZxu2NvZ/N+vr+CRifDk
hRnxS9ff7e263sVKBuZpxPCYsTGlBzmv1z/wYRuzKkR/X9LGcMaCh2DRTxRx+YWf+fjlvBvPJXZE
36qwU6FOuOGoqk82nnkRQfUhIrG/V8x2lyU2xJL1115XDizbQB70spjW6nMTlhQ+eqL4AB3VvksP
bm93BzXiu5xzrtp76EbgBMJcW4vCxlh5QUf30LBY4e47eKWi3+Ja8PYmH/YBQlWPiy9XO61x15PW
AKdQWoZSPwy3NbIQkAHjOQA244pdI5Yhi6ik9sbVWJdp3otGOVtUGcZHUgsb5dGi8WSnhk11kCMu
nbvc0vCy3OuEgRfJ8GXaqlnTxxs3zTevZABgSZDqnaG/xcWIC7XoK1UibdA6tveN5i62MO0qCpSm
Y5K498iNt0rNimrNWA6fItnm0q/3ho1XdaRTIwIZ73Y4y9vcaRJF2aXkV52nmPsYgqVq/iu1UvCt
OarAdhJsVO60QqJaP6jZPP/iU4oPhZtKXckrjm61tgAEUYDm+zOXvaThYlUuhUw5ARl0TfV7UCcJ
VCU90F4LtOEBAn5ACFdK4GtlAhhnGR4nFl7v9g9m/VPr4sJZ//c6ySciSyxhBhh5Z/qNSRzd19/N
0efGU5Ic16vZG41GTtcqAZ1pQvsqHYrmFpUAhLHYkHUx8+JztmpRaJUrYVX87mW6AlJB+dBxoaXt
f07N3ESVA65VCUxsf4wsm2uREoDop8ReKeYWCNPrpYkDmNIYVO1tFD5iVWUrOo/UefwcfGGIPTWV
IoYLuB9aYdIcft6PeqP6xLVBWGn2xiPCzw4FbZMaQHDA2KPfKgEZTxeXUbIUZmCyIILP1gDzgHBS
i+yOd5R+eCGbfjAbe6KwYUTQQUaiOkWTtpPPN0bHUsPQclfAvcJm8eb0Xn/l7NRXMQCtf60EYrxq
xEhbLG0oWdDMPaqj9+tVRMAW4Xtvr0ALhzAMumFLDmPP03UYBDoGVIOWcrDQ9nCtsXa0RKNd7Vh/
i9uRuaFWuqsdLYMszOQRmBT+pVCreRx58+thdq6K/oBAJuwZ2+CKdB+wb3/klUNFMfoyS9eLY8m4
hirgiG4rtK4FNcZ4GW8qYm6wXb6+ewVbABNgGrUq51SrRcBl1Ad+9dkTkaGSigw3x0jOeYQiKHCY
0u3KE+y/8FYS1QaJ7iOhF5Pp2dtCtFhk95ZR4tAiIuUblRyB2ls179p7AmrZjxRlOPXEnLM+FmE7
1z1dyWqV8K9skgzEVeteoxbP9iIqYIgMGIFZE/qiSh2823EVH/JoW1RLixOEOHAM9mosRCV9U2OJ
kFyXOS4aW7UIkV2F3MLHCTQ7n2+icXPTG1y/2e23eFICrqv/roFJVlW1eJGSOZlQTciJkIcGMEPZ
J/dMtEYR3KJWO4ZKJD33M3rTmFgLP7Y6Bn5B3czQXiD3tPMID0L3Ub2uWor985V9JpxPzJmE191z
Kqu0q28HeS1fjC8AayGBbZM6ZDrxZmprhNYUiN1jQ34XiMvhQoKH3aIve5v8wiN5MEZ6lCoAQHTn
NYgNdZdMa/zJNN8nLhSF1B+C+Mw1Ho45X++YimNyqKz8Qq3BJJuuwnHOW2+glT45z8RN91oTk7ai
DkLN0knH138KxDBkuhe/a5Bh7H934MYTkvIrGDAIGcRoVT7jRg3mkc53wCVhKovk1tT451oCUh6o
KR/SKOFXYQGwr6HtnA+FiD3afn2BgoJvgWk8SZsu8FFFqoEYeTzqzUtrjvUy5JzMYOZLuv2HBz5+
Wz8BhMH36JxwX1r2gz1hMIK82EekGVXUJQsKSw1mOt2TTfT+Hhvwo4Rv51upjVXBF4vCUZK6AkLs
w31JWf25v67DLVRRGLPEAQ7KbNnoLLi3sft67YmsAD+i6BjV4PcZJ0c1CHBncRr9O7nO/nFkxfwT
8d3we6bIi7HpCXc94pfgax82OhF7mrc+fkKJOMAh7iFuxVx6+g5fdBP68n/M4RveRgQi8lc+ZKB3
xdRb/1cQWdsvwe3fWmMGdl7bJ9XazKHawjY9I3y3C7xBmluuFW2fwnwCoDtTvERDIl16rSqIDy2X
k2NEVOaD4vQDtmwgF8Hi/BzmH/qUU6WXGKvp/IqW8OZDcgDuPzRnrCfY7N63LD9PVv/NgFE6LLt/
wSxKuLkChw5jHCEeUJPCK0gOR6ntZ6DtTt3Lk94+R3ta7WjPpyFNvrZkDQ4AJ7Ew08lhwvlV7Nsj
LzfX+BKMzxzvYcceCQ/5pZzpgbN70eyBTxMOJpNG0VKTmWOMidV/PnnL1krQNh1l9ETFTJQFg1Tg
V5eWs5g3SMgO/6sq1N0XLMr+afwlNgc/xUEXsfJ6g0N7XA+InDNHPC8eGAOAWoPbXp154bMSJBgR
YMc9Hd2izmkqCctIhtmeGvCXxKrSvlR6pOddy41QFGObkU19YJ32hLXPKsa+FPvLssEvuxjBwgBh
64+l/4FWzjV90JTU8kneHz4x0kdgK7wyZm+dv9AifTeT7J3B5GMfehjXM/R65e7JdfUdwu/P4GI+
nE4ASK+rR8QppXj5wkY+uQgHy3rH7H/J+oss2lrY6ZhD8GN8Kvpp28XH+xKroEmOZUD6YLvWuxrW
VQ45/3htx7Djs2iwtfp2cmNQnUJy7VfcNlL4xDeAgv8Kvl8TdrulGAsXp+3zVTLe3Yl+RpubGEs7
3R5vJJYksjDAG1CP4p7EPQH5CFuX0D0geRGURWI3BptGXo6oQALg3xJN064jUwe/cpH+UNkLXsBt
OMhL5YtEoHCpXyrL9lvsQxQsNApg5r2fj5CXr2rVqTa8oUWSLtn+clnPPtpbmpm+LPoqJXnrUty0
TPZgM9z9upqx1JdB7MCE7FrODq8mVDKg5qTnrW3nyHTjIDcl6Wsre5fv+ePXRiAa0H8CRZSz+aRj
Ss1ACtHfeSx32E5WX2LMu+vmkKrh+FEtZNfmb6ordH/PMLarJjSu/4QMM5uRMmscyDgXF0LwIQZ2
3v2P6dR6pSCWNlhtWZKyd13gD7HOI2SSB24EkYsW8i3gOvlkQJevxmlhwdC1YC4fIfsmag2GlFgt
CwB4apB7i5ebH9hFTyelugSb+iCh/TSoVHmAywjvgM7LmJvYCQxQ2R+s5+ufmX0oHg5zZq/zXUDS
BWcKBsYvW8R5UetiPSHJBxEsvDC/phCy8U/T8lOFX9SFmaorR2g1b8j6/a60IYAWZ4jGiAN0nmQL
BCCyGyhSpZZCWQ8KVZi64997Jt2EPuk84TarUcQmiiOcKCAOxRltU00LmagNnTlPe4qxzfnvICH5
WFAHmeL13yQN+uRvMlFAEL5GyDJT4EWyefbpGG9v8RXGIibfrdkN7H+yza/ZyQSFakDuSvblHmPo
2+Hvn6COlwA2yzQ1pFxmxAyBH9wgKVekXQq2jQmgIa1waZCMEpNctJ+luB4N1nnbhfB12TVn1nVV
YnYJ1xW7bVYfZjKsEoZ9g6SIBSraKwBV7MvIUuahJO/p+IsJNek9qB29ddQLw71O2KZwDzwoIJ/f
kwpqYnLb/pLqS0q0MJ/0n1ZBwhd0d7f+si9aQ3IckDH7Xi6OLHEJTWuO2ZzXpUY5xU3t9t9i1MHs
yo2BB1PITIfVed54kktVmZfTW7iOE56ouL/gD9XAj0SyHuz0W6Iqnc81bEHrIZ2w4SsohshGdi37
lQpFoogCLp14KHP2Na5L9rZYw4W94Yvpv8qGRJ201rRfWDJSJ2fNaUIDqhvhj8yTwdhkWhbxL4x7
XbXLzj4QGSH+lahkYBvDw1a4Ll1EsSCX0NlevQf5JKWm4ge0gNF6jCFlz884SpwCZpb0WS5B2uaq
o+WquKZXMzf/HJ7YjgqLHT7idP7GQtx2ONiQaGR8+kp407kFjicCy1oriInp5OhtaOorGezLM1SW
AHbioDa5zzC+hdrDDQCgA7RgK22p4bsD927UzhbkUi+TyCdYXIGLMWg2+leJhMYCxf8OHK5rJLkk
oCQafXPX/etb0zgmwX34SuvOI6cqCn0GRQB13ReZwyNCfzA7hVWkZxsNpAfFccjs5E+WBpS2qFA9
abZXovHtwMXGe2J053zA3+Qs00Y1JhPhCZ2XC17MNKpsCl2aYHd1klDY7hIx8X910HCfGhLbvq/y
esq3v0lnHimIK2HUxFgOgYfB/wzYJKHUkHefOWgrO7nFgvt4ck0K2KKWvohE+QSS/xufwicnlOoB
SbJWrVoVuYdUXLdheIvKOaWZ5J0h6zY5J9vMR+Cefj7nirqGSkXKL2LjhkzjfPdTmDx3nit109FG
cfF8tCXUs5zVnJYQAMV328RhMtxnprbQ+f0C7mHSHY5DkJpR4oeLz+u61u4KiN4DU7ZtYVRMntV4
oVvUQsc/Kbic3MTKW1T1snWwb6IpPurJ0CSUduc/GysL9UEEuqVwQtgZ7l6o2WEmdajiMgPqD0p5
y+q8pUp8Apo/A4C3B6jc2F6W/c7BLL3kdqkQmT2UjB6gAjAemmj7m7mwikhKmAVewcwN4P5JUvhl
VHOTHRcOaWQc2Xc1hDraFFf5IB+OOR8JDtoZrt9I2cjiVOjiSbnZguvM4/OAhOaDQ9qZX18ixo4l
/VDJ9HY0ketxf5F2Aki9rcXs2QWsMb5lsBbFK5Ex03vuFeje0eVbMG/hCHfSYjVX46/C3nP0Nwwu
M87GDiWYtPMPOxqV2Io7Mha8y52LCqTEV8Mb1uZ9X7hdJ+uBYNFbAYiP4RxbbQtX8C1lIXXAllO5
pLenaIHuGjuVEsON+fFtyTg6ta18NLit18HgsqrLBvJHQX44ogBtsauE67LZw8SHyB3d8EOQE7Xo
/gFdU7MECF354go9+2AXuYh9UhSFdl7Qxps7MocMwHoM0y46NFxLEmoxpU2d/JBpD/6nWXM9wxec
NZOKSfsaW+I1mfNO9lM8VDLrjbvPh02WlNR8gmt01IThiJluqhYEsL80H2KKIkOOiNdvzGZqOLik
7kGOE0dBMRfHjqlzle8PF0hYt35god7NUhSW4P/ftk58cJbUuSHOpN6LGk8IT4UF8Ia5REj3s5np
glAs1e5B1sEAhcvjeGXfrs7I348oRwPxUCPGcnGpjoieUDYZAl8I0vj6M7vxKCX+h1ok3p/k27Mn
WiMYIQ+eStSiuFtP0H+kG+7Cl4p8f9aq1ApgO0EWKC8S+68KOHApV23dXzMwg13YGPhW/+NRMWA/
sws/O4rt5/X7s2Tw6VrRG3jzVhU82owUzKi23EQV21PqVykKc/euiSzQGr/j3J2tWF2ZicgaUnn6
V7Xz+4rfuRRevKYYDdZeiS9DKyWw50SF+2nLHhUKUMjZHttOZ7/loMgv5KNjNt3ZSzWiJrf7tamf
aB0+4XRtjlNXGyL+xENjysgArBLep8eB9gcTF+MhYZpoPl5VBBVyvzNNcKh2/mvlRvwhx5lkXUcO
AGypxMEEK1nVVPu/mlRI9ZY98eedKqLqKBz8dbV3HTvPdlmIy0Bb9X+0KYWjV+bre6B1NFcBd44Z
NKlR0X+MH3bUXV1QOQQA0Hl3azykNifgijmtxVsZrDRdp013FK5mODDTLL7C61ZLAQVE3jHCFAtW
iTsroHusHwOScHMefJgCjnYkTxxX97gVt651VQmyt7P5nRyXVPs2xbLIS0MgdmUrX++z99hos4z8
qzoQqRgd24xZJ3TKmG+Gbfye/VlCnorIztZFo2PX85cN2e5TojsfIyGF4rfF+mMDvZC/qIBe0ygO
cocin//bFki60qbsfT1jAKUelG8LD3Oym92rfftqesMCgfuo4/WjXSQe7WrN4ndRoQE0Lo8n0btj
3Y5+TFkn0KMnMoPrnU3qqjGaAe1yTmRU6p7OKkQ8Xcxtg4mWjyMX+aZ748LrGoxWf3BW98fXk6k8
uG4QzpZxBOLboVVb8RcIE938p9Ki3iqUcpoS90eXYsIdkYhUYjPbw8Ty8XW5FbP2bgZUxWWBjzrj
9SWKYXNrqaiMWjDu5x+K0CGPnuFtrTDqUM9tUfW+iwBPzGVc+cIHIG5tHxTc9eoeiJXJWnGl40Nt
bo/UdHKkcmqesJTLekhRkFuM+F5Y9/w69F9CD4qu+qc4bmdw4LsfLjqFZiY8cgA8WQRFHrnLk17E
yDuSVRxvs//UTHiuyAyKOP6LqAaLqKcl1YT2GahSG/sJ9NJ5go+tf74y3devl549jUHFOyFRNCmH
XkcCNlc6LSxIGrN2tQPG+qYHQBWX8DGWE1NVkSKJQQYZWTKhMtNERZT8wW00DAaIrUlQPCgyqM9U
8iiv46r5clDEDejfRnOZSRxUsn5Im+840PlrEMaAtotjPxqiSmWQZnXQxF5oHdKBstQWortLdYc0
/LYFCPHd4yeWWYfM/Nd6fHf1NYwcNaY8t/nHqY2ydxD+eQKUb+Mc/6/Lq4P5PgYGv0j1Oqyl5zNu
l9SofncZQ4utkPJ6cSteCMjrs55UOwhmuMgSdfRLxy9HZ2uHQGr5bWZN3F6jd3zfKvYmZyCniiEm
ctZu7k/W+WPxSgEmvQroe5yfRBvVTrsL2U/KYcHRSZzn8i9gkmFKHKPGGMQENBd1HZ+yaHwQCSel
YsfR88rvvbJzP6X98hhr+l3iQeUGg72jWsOGk7sMqsdEu8ed+qThOaK20VQWrIBJ1PissRXrG83y
XoIdUIXBw3QNjhU2fuBWSAru7VFUg1ZTQw1xYbCsKEgFVsCI8nmJGz14lN4Eu37pPjlcadwfcHx1
7KzLm4Ea4fFlQA02diY+6OrctR+paeBH4FT1cm6iP0U6QPZ2PQAOj7fVLvKTHYtC/GrcBJmgGhf+
jm14Lxo//kLHaJq/lJczqRScAjYChkCkOC40a+JxvIXjcOK7R+hH9cn5tid0hKymhruhBL+Oa4kP
+b7VGwEPqGiC0rHvHLZa55N8Vte6lCGRayxJvU5uzrl/Lk/M7UC7U8GfuQhPRmc4pSoVAi5cg7T7
WCJKc5Q2CsTuD7yjkMq4F1k2iU/poZ6SSRGIqKfzJ6HIeyAjVWi54Qrc08AuYbv0cScIcE2kokfi
ZXzDUxvXzXSu5DL1EAcXZnlInewbhInf8Nu10XVBkqaIvx8Sgl2kHD8E8ipBZ8+NWh+SGjq90Rxr
0eYYDfXtCsRL498dhquwzg99pvAGza645mIMbZo/q/fttmGMGMV5dx/oIqMMVgKQwTWpfy99NyyF
+t4Z67M1ohSIcrlROE6ZjQ8K26SmRmzOo82JAn4v8jAuMVVPWoWA3RKlkGCouvyUKL1rW0sTly+P
hoyjy7jXsyH0aeTbfxLs7jDvA0OZ8ud+5U001Agtmht0YK+hLgDOTt77ogz+6QDkIFX/9dhRBSyb
HWY/hYsY5696eBNoZJ4kkDgvSgVPQdwjCD8MdfQU934dPQ8rCGi5Nea2nFITbhwtB38Yx+GMcl31
CbNsObMS7YZ4dKw7fgyxjwqZ8l8z0X8XjaNpVa4XA1ydF1Xxs12O3RnjwQZaaQmgFJ1uKPuv+ZXA
tPnI8sz+wpcfwzbbpgUvpdhYS0GRSfe7tWpTVRBSJKITNPLUO5Trp7og4deY31hbz4gzhdRdEXHW
tqdbmf40RutL35XnCXGUoQuhuFfPZsoTPRScUgReq7D0s4iiXec0g2FsXODVKw8x2Z+X5F8IaMRd
qi60fKa3mbNiOkeGPylLsbktrb6Kug2U9ymfmlDIWIQCID+iHyE41+zkj07rcAf6nWBA+GwjImPl
k554QnWRrvnP40sKj1DQvqSs3GK9cqAPtrwlxvyW1xUfhTE2rKM8I9bXStKUo2XZefbr3d8KFh9+
9DbFXhT30H2fy9mZn74I11P2ooCU7uYJzCMz8lj/SJXBfX77k0EoUonIl7Xu8HOr6cEagpTOmfSG
QwfYxCoKER3DsICJtRPhMv0yWVaIb2IFyuDfBkr1fcXxvvjUHWZ9Lb4PmnDkCarZmbdMuIKTpYsr
L/FqBC59khv3C3Pfhq9+8hRPB5qJUU3uE51NvW2Y+YffoKM+SSxNAQHAf0FeUm/qMBisu9NKiN6n
cwcGr6iURuHaLt5GS656wuiA/PD6kAvS4o5eYu0ZbvyOxoNzlaHmMgK7J2Wt87W4Vs/7Up+wSOl6
6ifYb6XVG7y/GPMXJsa7ucAYFZEhnCY9+oDT9yOeaNMtI4/ZxlE9C2zkH0XkEW3mq0KcD4QNxcST
RCaUnRbIm1II20IyEKytkAaBlQ2bOZFbWrk+E5kxEkDXlNcV/G7kzAt94Jyfao5EWJJBXb0w5esd
WtW0WrTZ7FXrihnTxZFJvl7fvcV34HZGUQeVn478XZjS8rlT4fkmiS7/M+/hViSUl7KTX+AsMGi4
ad5V8vst6g4+RndxN/bfIMRUB+F7EOJur3oqMAOw8DlDuNFHa0Orhvu1xW53/Q07JkwYsZjbCf35
qu50Ji5Yiy6CTBiqULLzC+qTQ2AwimFkcudQPyDyrZrO6d39LBjjwqbhqcp4GsuNUWTa1HMr0r11
luklnpmel4OpOeWeBvpPc4ViCkvZATkMW/Ph2BJT9ebNq0y4qCaV4olIPP5o2To2iFsL2f3xYq6/
nPPOx13/vrOD2ASf29pE9NiY/qRYnrczs2vlNaPZHWK0szr73tTFiuyEpRFAwAxpfxoSZADlHqYb
MzgT0UWT8kYidnnODnnMi6kmWZj2obnWL82O6Mf3juA+Dv7t7VH8cCen6WIKhIlNX+FZkxkd9mqs
0z9N+/ro0JEmOR/K0Hv5obhEqqj/uA2MV8RoINR7KzrTsLqeJ6318HS5wuOiEX9SnLkILjjzEIKz
wX9DTPFDQzpiGtgG61ZWD1PrJA7mZM3w6tjzKNxQ/l6laeQ1O38xC8Zjs58pc1gYP5Frt+yBKZ5S
/TSySqKiqXGYo4/qhc1h77lh2xCtt/DNrpbDJRZ5ZjkXHDS55mIITx3IROivohjNCqhPYGX8mJv8
slPZtFGrFyb3LNpy9D84KTYDpuLrMiQutBMjXd4ZPQd5gdR1eSsC1ejuLrX8w/DLkmIejiici4Ec
ii+0T9xBGuos57nFD24ztxcC/RwrF/iOOv9hePIRwG+cKfHL9bb1QpdMcEllvqp1esMKbSZ215Wl
cw1ZOKeDO/lJg7YQSg/pGIbEqRpty9R5qfttQn9xhRLKTiuMQZ9Glm0PCNRe/mYssaXVV3EnRxVW
F1AxifjmxP9BfBnBtgVPvhyN4/NZb/Khmfnsg6321YGAUYIOPkQrJgZfRCZ8pk0BdyOa0aCp6lMy
QWprhGHdI9GvmGDh5onQiHQoms8gM8MPIs/2e2r6LGCN7YR7+fXO1iTkLMEywy+OGN/VJaNRR0eg
Nz4UVaWryNgKXUhXwyy+5nsmgnhyRU5MWbJ8BKNUFsSRvJZbZFtvqhCXf7o5BauGBFO71emDnTXd
N3GBi/K+nrEx80xxgGdD7wVbrTs1qCbsV1bPIMEtDa4lDGOM4lpYzvER6e4n+BLflj+QShVtktiL
7PQu6ssEJ8BchIUzbUxf3Xp6jCb/9KfASdrXDEjKKxSXFB91IULg3egKY9IwN9JqiSnb4oVc9IuW
Gv+5Lyj4sUPDWISlRN96+o4l1ezNB+fX4e3DsxkYN8wT4KhEou7J8yII3O+XgKLU3l3cZCUG+ckS
PPPxnsNRuHM7aQI/iRU+5f4oHK2gLPw9rLbkDfeTaYMsu7AANalv4gdtJzRPSxiLopkUFajWmq60
7kEVPpdP/saaVJgrxUsgZ1dsDZNz2Ag50Wqor7SaAipn/5oCOhbnnECkMZOX5AnrLmTvSapIyfv5
Eohx/7sqv5SFWN/r7aBG8fckEZTuQ2v0KyA2B7vf9kGx4XU2bdr8O7ZUfPLa8d9Nk8qmW0FjTpTu
i9PxOZZaDikrdmF2ao8SEX73GmKP5K/nqp/OriZHmWsFyhR7A9JhTtzxn+vvm5LvdfDbwAdVllFL
fJQzoaPZKDz2K8Erx1fpmGDIOo8jY3GO4PLB1h3HYiP1q5Wqr5Hz+s7X6mr6PQvJlWvQ9vpkyc9o
TaGo3J2u/avET/5W3Q1wTsih2JZx0yP/zS/5IGziCaNZxRxX1fNkVHO8jfzahMc7oVrYej/wb/Nl
IQGc15EzT8fh6ReBhkF+fNLb5UWsD5hwr4GLVR6mInv4B6G2xwkrQId3CuzfS0MgYxe9TElDCrsG
+0qKvngmQJTOoPNhxKjVn9k1nwsc+49BkZ2cUETJ7q4JNeqM5IM8pO+G2iSlxp3W1w2tuy4yKIGm
bPhJPDBs3ZdlkseLvbdPKU8GGsq/Rust3Ye9kr2AsY0KQr1Dxrj1qYijwXPQFA1HNK1LkvU4kevE
Q08ppBYsqPCtvnNETIOsu85T+hhBE7U1oxbIeRVP0HIH634qZuUt/66D6yX2kv/8LF/I+bPpuSZ1
3bUhneCJCzqR/36akDusmFUJ+1RPO4AGCw7bhToeSYQQTUTI8YsV+IQl+0/l9BiwrxUbxeQq8uuI
vVhZuHrVyetA5/46TRfz84sWRaWjXDOFyoB3WeQOi/8NGKq1aSOYLaTwdyQaSC1U+Oz/Wvmu8cis
698iK3e0cAdPFeVY9uQHn9th7paqloVWQsUwq6Ee66wlVHARNuRf/UI8E5NONiTX05yz4Qjelbp6
HBT7M60VJDWM7ztwiCk5gO/8mnSf7xe2QFCuuhPUII5zRl2MKagqkI7uTZ14nr+Q1p3G+jAKPyam
/QlDKkRoPu0idxcK25xqooi7UlblTChBrMU7kcrGlXslCyHgFmcSL6u237IraD8DxMAjzgnhlnxm
cYZ9YMZYRgmLYbzb0E7saks5bPjpFcYfBU1mO2Hi0UtC4sAZCn85MhgGl14zhx6y+3q86VJGv6o2
7JvQyhsrGnCV4DS3r9cx79fRqzldE05Y+HQtpY5rZtD27yGL+zH6sd4apLHqh7EdzYL3fksz82lS
v7CB/oytjrDbX++8VcSe35Vl1qzqxKDYGNVPDeGDB4ng26MTSa8Ov66LFeuAOw5Zc2HYDtunk53H
XcqdgxMJC2aX2eo9SQ3jmsf82X6Zhs34jCTdirPLvfA2AF/Ui/1QQLU1trY4lpHVIG8G72yS4WmN
Qjedq/FTgvA4BC6+qawL5+6AWhQBpUpGdDT/bHFhEUHFARrGFmDyYlBEXjPhPKDNfmkqz4j880KG
qeqXMHrykHEbEfaNCsfkQyYu4p8/N0fB9pLzItw7EJgqT8wONmU7yzucuSxlaYwQomf59gjiUZ0S
jfFyfrxbGEfIb2Y6411vSg9bsoc4B7YV/A6BCdT5Fn0hRZN1U6/Uv104IP1jdFnbLA3XE6rxyiva
xbc7t00qXMwlRoPhbRhwrIm4HzmIKxObgcth3h06uSo1V354WLB2v016/p3Yd2jMnK/8gQJ/bbZH
qeOEl2Z+4T7k0wuX9MIgHp5CSq73cEjZebGi6hQ4nw84UrwW3vuk7rnFoZTrW7fufbGjkCIZaOGT
ZrCpRDm6JoaVnbtKtSwKiuzx00E3sSipkmERYs5qHipRzMfOZcAEfGKo/QGK49UCa6EiNOCrw71D
Tfr3vezpIDFVIO8h8vTvTG73N45WS/1pRYYXwXh7DJFsZVgXWRFNpSfh7C0dNFIntNmboTX9a1En
fAlKFZF1VpwyBeCAQhm1G2bDGt3KLaQxdQYocI+A8JNZrGDnonjFvzziMv1yg0IT202ct3031kdT
WonOiYTTj9NtIPjuNQ2esmQd27jpu89gXqm5nvha4Twx9NRvhq5rhtoJyU6BA6KRHFuGzaqY3Dlu
C6KfEADRu3l1daQ5nUA4ecrsx5na07kwD3+O3ol8jMEJfRyeftofPSLcGeCam/pQgLgXiJEDGIt2
dsQcPcfPrhit4wI+IIHh+xm55dUGe51raz7uL1XP8BPiLMvTt2Vy34gqDU4AdncC0cgQclgM5gAJ
VsyE65hNUf0MgRkKciVJyyQcZ9HT6zvV3VSY/GE/3b5Ynq542H1Esx5Cvsl/J7ZqeWPfff89lHa2
4jC2GaBfVtakvhUcgC2QuRCGwX/qrtvLnRM6+o3icVUn0TZcCzZtDZCcx5zg5DF6nH9evMrO29Rt
W1g1ougp1/cmhLfMy+5kkKbHzwrYYS5qcW6hzC1Kd2tQ3J06krltv+lTWgvtEKCPQHs6/J9XJ49l
G5ywwT7t1PVd2DX52abp6JzK5suPYthyS5yT/tajSVnm8GCrvhUnDin4t9dLK1weiFOaA5E8QTX7
z98FVmqk/kwM7GDHTve1fuSsO/hng0FJUV9oKUmSIDIKIEfkkcrHe88ouVNxJCN+XqI+Sx+8KWsb
xWJwud5sJxQzTG/RQYUieXAOgoJeaVl3yvVPESeTyvln6XzHFDmfuxdD/y4lWfJJVZOKDFXeFir2
ayhShSLRKrT4DvrNq0P9V/JpH8NfXDkcMJrDxYGN/QvqtXiMX4TpPBpTzhTnR8Lwv2+Bbf8sbYSx
0UtGjQwRqW64D3B8AShW4OmARmfNtvKo1oX08YnyMoMvWltvdMHB0MJQCXL/qvzQE6bnfbwB0xmo
xX6QWhWtPAQ4yPzMAAbzERXEQsNsxmwrausugQEmW6sJJnsHgScbl8B4QDFwlUfbqo3dmYKZ/Nk1
pICwEUh+pB47GIXkscpo+T1V9W4PBFdgT4uXZ0Bc/5+28pKeoyTAozXFnx5FROILysciTJ2reGBf
WbP26q+QYujk2gwE1ndb1fbD1Ib5RxmX1UYFc+J5DbRiVk2nxtl0YTclJOrY5Ljdsj3AC3xZrL/j
My4c3lttcbvGbvRKk2YZ78aEb8RQRx2hMt/1DhnOaiMYmsylVsJ+QuQ/8ADNOYuH9qxvdSnJ8U1f
8X+srBLJjX2h1PYnJpmndXZf4tdepJqNhLIopqoIDufY4EXIhB2WVHBn9BIfFXybVnHVlRkhehq8
cq8sOk9qPNVKnmlxvh4m3lZXxp/mi8+fqO+hpwPjtc4pUKI/enk26FIXUBAxsm8Fjuq+oLZBqZkG
fC0AxcVzvXZfLr4BJ23+btoehBwqbcdathM0Q//vL6AWbAr4VQOp2D/1cHVchyZn24St3yD8EdHN
dl6Yk9dvQOuSeAM2udi5CUIKTa/fudgzFs0oxBMa1U+o5AestUj71UgzB3es/0VS40BPpsatkfg2
TJ7dmBcmWpCiUKr9rt26S+ymtfXcq0xo8tNOa9Krls+sSrPFCj5MOIaEgXw5YEZrcwSP0EekhEyf
iWasUcXqEVTtWHvVE6HURGsuVpmefd4NCAr/NAy3QIkqe6jw3V19J9clGFMjaIZOxxq2dYTXuBNs
rU8vAbvOUz2NYiEaIE1SrcWPwUm1s28/zToTwBlDW49M1Tc6UJUpoNSpW9JflCPgrafRgvUhL7zW
wyulp5mxZTTrEVYN4pH+l/f0HoVkL44borhNIjat8Z//35MsyEey77eHJq12LoFOnIykN59cGU5y
lnqdiHBZgReyKRciNRiTBGIf4RyK8AjvXMVKkkY8rbES3f1cuQXnUjQNvtIlQ4W9p0vGztS0fgsc
YOy8xVFZ5AnwoDVg+hM9enYmtQrgBor0WQicGObTbgvKCN0pEWZY/7Sd1y+stVA1/8ZTZzDsLBnK
naavXqiZ83zaalvkRrsvn6LLZ4c0xTZA28Do7NOe/3ILUkFlNjWDH2IryQT3DzP4Q0kyciCVtgqR
IYzKr5zcbHzLKB65V4xykBQYYVl+4ddpLkTkh6CjGGL/OA4fdaRXb5YT2xALaCKeKR+52Anroz7G
25TDvHWJ1LZljacbNxi95DAzOaXnu6sqdU2EofeO5iLOcSdGASecIlOJlGGVUJPR4mBUKPT5AWV5
yobPzImslGIU9O7XSlE+XtQrH1aXNuI+b0AM1nTPTyFwMM0wu8guB6n6PFkMbFKCCAXJwEuf2VzD
1jIuYx9IXFGtPf3fNTX/w24n4T95atYHHut4bRweaafqPyWV2DZXmCqXdsjZWfJKJ+deYGH2V+Gv
7COKhbp6TfMN0IN1dUPqVqBi+jmHMWoMIFkelwtLSNGW2Xi4cy4nUNt0AmoA8Nme6EI3MVFKr9sm
Fo4QqSHu+7hY80hYrnpAuqiovCd7Zyg+JgT/WdRFi26w2t8hiL9toG5Q/0TrNsGJ69BRMFVlbIMQ
m2ed3Q/NjduEHJH50R0ZHcX4EURdStXQ3bw7DC0RS2fU9pSG4f2jTK5kFx4iiKQ9IpmpPukLH4d8
oSnToCD5rWp44vN0BzZpB5x8Xkzj/zq3M7C0nJXl+zKpfAiVzAOghSTDX4oTzm4AR9Jbv4K29nQF
39MEjYHia+Ow1u9SHGeYw/UPDWnJsLm+jSeV8ImNOGwoHWE94DB04gHFEHtAijPBjMZMrfPNxFk7
Ep3KgezyQEeAMepXAJ959IAiW1CBeb8oq2UowEBzuRiJe2XMWqzf1O21tHXrmy4dy01zXOgXaWJ1
baVUgzz/7/X+5PSKeXgJslE3yQeVoNftn+bGMEdwGrWBj1+AnCkJWxMij/D3mPYL0J+5nNiGdF6h
5s31QuOmR+Z10dEic2U/I97drkT83ozpG0Kb6Yw+AKkiy1vjGmJQTxzRaMd8YyyOE3er7Peukk8G
sYwSGxhuBPPbm+YRjDLxLcZgZBD562i/Kk9UiqxzX0WgGp/4K9U138ztY58VXgcGVzsSyCk2DDyw
ugmsQd6UeLWz/7HG5hTD2YvRFy9qoCEz6pKC1xF4XPETLQs2t+9Q+0ZshLMVctgH6uQIDArZTiQ+
y+yR2kp2xK29CuQoN0Kn2uMjoLoI4BjOiQ2JeU+ZH021I56mTva/rc9vZKfU8Fye91ucHsWF66pj
Xmfwb6mDAeaZAT3uCNbyIGZhAflVOdK2+g8S9YRcMfuLc7gd0C+S60be9YxOb76n05Bf6AtHajdR
HKhjIVmOmgM/+fTQPq0zUFDRlHauYzrbfiCd/ogDDJ3fbMqLliobRFft08GGAuXtGHBfG55HNHBc
UnuwRcJF8ES/wsG7L2Yh+xkTzndYyRPjMpQi2btCqpKIaNpUZsg4Jf21LwnW3L/3WfB00nuJUur9
3Ew35XXhvqBGITSVvhvMM+1bI7z2wWvuH306sLZJ4oBdkpbzlj1F9Y+XDfG5MNqPKPTriYxmVUVn
KO6Mm5ZOgUFptKK9XDxpMoFTgBBnX6ezeV1fx0igfeBpBmI1ckwUDL2nPNcZbSC6fjuhoWtqlYyT
/009Yx2iFA3uuG5JMVamSylHgSZXdgBax5dR10aonb+a12SXJu71k4v8R+/CdGY9O1hN6ILqfU9O
FsUmXa7sH+KCGA+RHlzsGbgEwpf6+WVgaWMCtvB3b8IgWgpPanbgtoGlNiZ9dXlvkjxGlL9BVCOd
qmpHcJUMkFU048T0npbgQTnszT9vokO5P59CpvI+QxNepHMXmLLMEF5eyYv94dyu0YiVE+agRdoq
l8x7/ynjsxsflVE/5qNIZPNHHeYX8lQFBRBInhkkerjCmDURPRx8W+fWO4RmAl1/QPt16tQahIbw
YuzWM+/X06CcbAhr17V6sJOqEAzEbeS8HKQYPutQKHsSzV+dscw9TFrs/I1s7R2popa7LyuUQrF/
qOYDhPrOppNAU8ik9eMc+NhYl0nBafCGDYMM0XCvcCsG/hdVfCfwjK0HOHyhReMHtobayA6Csvfc
PEzYRJAdEBLiTHQPhUfqAaYiUq47pVHXJLlwXdKJkI6Z9YwGMVTRB2b32c+d1UpUifgSJgN9xWgR
Oa5P+wNODeMO1q73xPjeZhGo4gq9ZQidm2/HmzfmhD2+okPsjveDut+1wF7/Scph1fq5GJcuFiEE
Wtv5aAzAuMF7ZtP9gDnEilY66HjBT/x68NJJ/ctnzJHk/YUnpaikn8UpmKTxmRAWA2A6RIEeVY+I
ZBsK1s/bchaOajtnq3/ptbWOD1dQR8ya3SAYLXeL3bKh99QfT2vkZnKsNS7rHpfurWpBZ7MBNQQL
mU1E1IP1Ygx31T7lVrQer8nOR54p4jBcCF5tfmo9EA+nTsl3dIHGKIUT1lCEUWWKW+abFRQBL2xN
UjRhL3lFeiwKNI7WZh0SS9I66p3yfR8EJqAxuyfP1mV/TC3Xi+UXiIvTfOFvKhrXocmMx0u3xT4i
cFndtlYVQND3N+vBAiXOvRHxJFy599m7w4l5jOJ+io1EiHzcrEwq7QeokbCuvqeyo48Q1zlbsZSt
8LJZNfFI5uq1xE1nLrldOrPJIxpkK5KhWP///mlkTsIqepRRKm90EHHWNeyRAthfGbPAlM+ZxgTW
RUEnZVLKYbEhzySXMowya9eFvxPFX+5aWEn7ymScIGteLZXDeFwG5fxZKFrIrjEkgmFjPDrvvro4
1x1b9+txMhqFpfH1hEo0yAr6blD9Er00olcQriVLSWHVRav2oAutuHOA310VAeLymFQzNgCBcDGH
17bfKvY/nySDMGfynrZd1p3/XKtVR+GpSDZHe+h3xldTgqbazMTUFResjD+lAXoy8rHNhowD07V+
x2vYlYtLLa3TgreyHLZIBGonGhHfRs3kgXSaM6i1yrIyqIuIfPp6aufGQf/JSME+zHrpDkQoFac2
0ciu4F25orAFSQiUw0UnHgmU7s858K/Sz6OxxtXHwTPfNdUkPiLDN3FLsFiOZBTyOI0Pumgp3KwO
R3Yst2YUMR9P6bzlbBtt1okfGaH2hF2xh8gTqoR+z7Bj8sduP7dRHRYl4e/qY2GMgsNsjF+8/3nr
CLkR/OVjFjNUlgr03vv01cAQF55JN+Y9XPu0WKAM7c3TSHP1+ZCExJ2NIPBW93DQUa+1yIluE3Dq
7QmGGh4MUngFvmU7Zmyzk5FIypEf6XSQkJ1sm54vdD60BOJ3w7wZHXFfPPEyvFxQvImQJH0bG80w
FZv/rQDIiZ4JC+mhyea1E8eTvNFQgW8yaojTNx0m+kPZy4B5oN2t4uz4MexYq459HIVU3KINHrrP
GNEzxrIT2hU4QwZ3T+QS3CIvvmdYOWseeTp0iVxP1DZsJXApTCNSbhZKpj8zjIys0QE4rDRyNtCH
zbWHNRbYKxyKVbh9MOd60OgtBMC3Vi5CGDbLKypryrHZYSpQWzgqUT6q1UiutIhekR1JFRX09e5r
nd63CZEH43Ef7h0CXSjeGMsyOcyhZJGkJHe+OLpyUljSXAXeF1ZBl/EtZXUR8R/clrpxWrWfT18U
iya0hD4s20RxTFpsfs+SFyMRNIqBzhCxffu6c6us6G1XcC2zn8lCaW9npoTVzYYRKNX3c+2M2V1R
7VctKLZz5GlU1Uz1br87+1GpDdFuLynHLywVfHZBmKqFUvn6nDANsSJQkbxwTGG5VrkkFeGBgLWu
ikrEVG9uoDpexvYqYK3zcdkVOIada0TuIRQcTtuApxEz2Hf4IIZkl6AozP7yic0Oq4PV2xXFagUW
mbn0VePgBjgtHlQBY9O0hbkSVvhzk4dQyFACOwrk6VfTbT/g6acqBvXpYPVTg92Xg5rQVsdD/KYx
uJqJ4nk0GSPoG30gTuRM6Szxtz3idvIDLg/KhLz2Msv6Rg9oUTgFcIrfDrZcUYWZuP8/ssf5InQb
ldC5HZPWA9iVqa2gMF7FrhhNnOupZnpeWubtqpbHUsRbm31in1QBluL8DLZU6xGENY6jEpHil1u4
ZHU6m8OANU0qvw6tQBb6wdLdDdYhNXNUMgA+Qo1rkHeU9FeNYOcXwXTwTicxPfcbly0if4fEzG6s
dqaT9bLb7/4EFSk7TPAxvRomlRKnDW9khWEs1Lq3V3w43Euv1c6SJyLFqrTPmDIcxEF1RnybLO3y
cxfRlpmK8xchbrZd/dq6lBSkWp/cIYH94uRypIarxDM3eMQ8SBAPZ20XuARpUXPW26RfxWGtNGEZ
XFTTZyX9S9aX1CxAMpHdmqHb9uLsrqOsuMc4dT74Zz7iqksifeMnAdIwF4I0UieSnvwxjnLB8EDf
1TbIpijwoNpXTZvQ1pkZ07075QG8Cbby3I9THT8g4d6vyDO76LIytB1TjsNcaOoEC2FKo6ExkGeI
EZ2bELUZwhIaHTSWOWp+n4OgUwjxb5HCES/m5LA4w/7Hxv0oGTk1lGmnqMGxxVPehVDbJ530C8dn
+XULWRW6JuUc0y1Ne/yPDl5XHp7+semeheH+kN8/y1paxQkvQxH+O2w9aSEo7UxwTkEcb/ArVUPj
ef/JL8oim6eHvKAVAvprsdF3+bXdrUs0KpRO7NRNrHLQ3BT49Mr/ZkdPNisrXVb+dJxzhbmn4zsR
DvY4A+qY4vq76W/m2qGUyeZqFz2sAnwAeUOyWbvgGlcEXq+XAup1wh9327kCQPd4D1AZoSo8V37C
+BrCqg6neWmxOP6vmGxl5VAHG/0cr1AqXXWUnnA3yV2qjqlKnKf+3l16hjBZmWBMqGI6+HdyOqa5
RhOFS5J/kqGmXqJj3ZKXf3+79s4f3n3vRBdlyBUoH61UI882u9rUaEIgx6u8hfRftaJShZ59CDRb
JMJSD7xaXxoHIlZyD+lPKgFQth8MwifrbyuONCzR3ulG6w3/8PgGOGXg56hBCRIhxhuKxmVNHP++
OuAgilTldIQpTcE7JiY69Q7oAIDY41hIvBA9gM0kLsLvt/1GVytqJYRLasQwP0i8vXFJ/Wpiw1PJ
oIHmUF0552ro0QIZbylPx80D8JANbSdpUcNnHaR9LcJmIRyPQvM2ZffnBbSl7vn1c62JE6RiRCRf
5hkx3I7me1tuIn5lPTy0GVLfnliA9HBtCJosuEMDZxsaRT8vRr/JTM/4vmhHXn08sU+G3izJe1MI
xPG9kRwMKLMn7Sgk8MhhlA3mIlLw+Vgfpz3TT/KRQTP7yMnzifOWQNDPI4UfJi7v2tF3BbfFtHHb
efC7RD+ThXI4dkh801GQ1pIiv0mYPJJCyRR172FXuWE1NxMwdjoGQIJQZZpTSk5GLoACQCBys/Zy
lhdTfxfnT3EWjP+5GUF6nCJEnX4khrr2A9r3B0++rVlCKbOLW/a6ZSUlu/KMn0cEtMgRDGwnHUUv
tyCJ3NmBYk0Gz/1zD3cxV9D1sURkICr8bJb9RsTyrpu0ENTbeecnCMBVW2vGwxdF6e5jb+bAD3Ti
cPTAnWCJGD4K5pVnZ+5knAPo2UjurQVnejewyNQhnlRdjHOI/KnUFGfKdsqAhdbYmQ00PuArKqJw
xkSQoADwEhVCvIc0TZDQ9haxmKOgLqGyWu3vcnD0ROCZCmauAooU88thJbGCei0f1fjIdUk+Trgq
G1Wb8PqZ1aPnTdQw+c3XLXUj3+uCVae7wklmjFsrX2dLl0ed7RctEgNer8k2golFPmnhlxqjI8Q7
zMEPIsenZMzQcnbrsAvOum/iySRBwboFsvaQNeJKK2A/kpwM+H+Z++TTy8WXxgzeC73iIKUWJ0gS
YT9Yl6iFkx6qqhLPEebtBs/nfLV7YHWMy5TJ+eHvGiXO0an1AWAA1dMAY0J9TPGmm/rqG53+Jpe/
wFJkoaPjoVmV8uwPwFYbnpd8vr0I60UVI6Mg8T+30mX6kfPeSKJ2NXhXwexwSs0spjMAyoGbcOb8
mzSO9ZdLrsqtXqscwwLaofvy5buKVmbN9DPcJX0ugpwenGFl9CpT7SG8i+TjXit3NQCjKPyHOkze
58OZzgg8uTc7xjcdP/US0I3QtOGmO8AesIi8ovVE4emH00nMwOcLl3Pe1gph6aUafi5xmFAFnpkR
B3EMDgj+kTB5ccduAxu+EpgEDAo8x64iaQWUXFdIZEwbznadHnaEfjgqgiTlxGBxC/EAwM50hXFS
CPNM5aKZnqUxQYUmNf4cHqLTBDCXB1s1+v1bxUhe20Ts7YaTTTgahY9PAf6L7mHdFUmkzVyWelpr
6ay0g3bDIB09jqt9WBFwEckl5fGi8HSweLZZtJB3WTcuTU9togrtSQuuSx8W8h9G/PuzDFKBziWo
6xUtJfoUEPYDoumd/V/UtHxSEr01HskUcDs4LmePU82YwY4iE+yyzsnE2SH2EMzxDyY57neQat6P
FD1hPxUKrU4U/xOQYRChf6NdLw2VyVdfgHcv23vV2tNummOW2f5frs5B945czvaqu69CJGYlpEM1
cw/4PGg9DHnIe/iLXlrTZ0AA+Q/Gcs9SjOpYb397X9HTj98rWvPLdmwTR70OH4mav1HnCy4GR3o7
yUO0jngrwvEwFnRPxpVVmRI/iO6NNg/6Dzy2vXLF6SbARp1c1NCZd+p5vPZPfC8Mo3y9U6EY12VZ
S+Cd1O3kxFSXXaRq6IS5gvbRd5dx7XrgLUQyBYSbJeXotVxoQvGIhNDeArc3cVp1HKmaVu9B6AIj
UZrMQ9I6qTdR/wLkBkJsPnYtJmAUOg00ic0NoTbSOpSCziKfI2oDnTlM2rL5bYxP4XihNGvt0lh3
1py2mwevmXdlFLtn9eg9KEBInLK4yXQRFeAqf8LmAbvpjHcHMTQQZXuKLdwhTq7U/HYRqkla7OBR
brBvxZM0zV0ezQSjPxhRZ/nIxHul7LORgTELa4F8MKI8NFQYXUxAWWm22sNVR2PM7Qg6ZB6/VLQ9
os+vhe8Dcca06WF5gdPQakhSC7jQg4LY7/VOzzOVyOUGR/dcFQiiSoxMD5ohZt48d2RRTsidjbT2
5V+l7DH0s7LXK8rIeH8JRqDBheE8yn/1Zd78epKTkLCjLtz5CfFOEOjZuOFbUw4Q4BNE0eC3iUo5
8bt8fLsLId6J5xCUJ0RdxF91eYt+Jabr2E3+RmKS6ZG9S6gw29WBK0szkGjthUMXYb0jE+UCWEJp
hYkeVMV2yR8Ud2rwweMLmMrjjX81NGHEhYFjWcjiWrFLtfCwsaOket7zkAPcbkpu5CPOOSXXZNq5
Pku1JXgIWulAmCjSc3JSy1X20D3cIfWtuNlduEnOCk0O6twmsUYW15UMY2jBIq0I4l2wRZE0uDOH
TDYfzpk6IL2o4b0nQykQ1uXrnjxuhWvUjixXB7QEOS08w5ro0Ozo7WUau2ksAiA9ZQXpW2+C/+C/
S67P0iF3UDjEtISfAHlppDLp3gDru3wbt70LndyD/aw5/4Mgtkcs9sUcFYUQk1iZT1jdFfGU+7uo
5HhcrM+4Lxi7LoAsChRLtmjHRDBDPxPwrWooJ9UMpofEoXlsezHDktHMv1seOHM90gJ/eU98MU7x
aW2xvZe5qv8tGmYVogIoHnitHuyanaLzusBmOF4F2Qp22rSsuTHKZZNPMp0tEiFKRS368GsHvK/P
buDjfWt4WZ+MGaHVv7z+D4/JQUuRWQ7gGWl03peoRGEW/LFA8uQtZSbFx9K6QBE0rCT9Rh6eC/Rp
LC4cAXrhf1rme7/qIhWiMdrsdzf2D9WmG3cbiQIxEpY8QEFLxZprB4JHZuDwAq5oEqZNDCgK/2NV
I/GgdiGsWRX3kgRFgg2duPeLxs4p5DMWU1b8JHIvVK6iPm+xX20COTf17VYtUXuJXfoURifztbOy
+i0MmWfFpaFy8pQtGNdaWJc7YJmcIj1fWQpWfQz6+ynVB2NPoCiYLylyrMGy3RKkKtfTwL3pMfpj
5fN3Xtvorbdt6XyPppI4WsJcG+ATBJc9Zd7IsX3Nj+m3CSncUcrDbvhsM6s4Y2pbgcwOqsv3G4vT
3F26umCv8e0bJ9X/y679tc08s714bqNg9pXkoa4v9JVdLY/p/UGdYrYroKPmNi/f94XovadD4b6H
QQ60J1yfOi9bO1HByfNqzdN25Z0HLxDN/DGbPgrNlh5FDH+xWGWumn4QDkoFye1LrCqb7NUwWiji
ZoXXigzZr1njNBdSo7KBxOZHnzU32y62KqFQGyofhe3ssqhkzmrXVGt3Ld0/ldJLhbRhRCPXBuCi
3E81XGeKrO7grHUQDrxI1C5tBOVVo40dgYd9vrOHGmGnvSmDTugwL0yEtb4+K8IrL870+UaPEVUF
VAkQYIAM33TGb+Z/bhl/KKqvSQ0qVyj4oDW4I9ZuOUw=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      aclk => aclk,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_1 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      ENA_I => ENA_I,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I => ENB_I,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B => POR_B,
      POR_B_0 => POR_B_0,
      POR_B_1 => POR_B_1,
      Q(25 downto 0) => Q(25 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0),
      ram_rstram_b => ram_rstram_b,
      ram_rstram_b_6 => ram_rstram_b_6,
      ram_rstram_b_7 => ram_rstram_b_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B_2 : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_3 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_4 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      D(13 downto 0) => D(13 downto 0),
      ENA_I => ENA_I,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I => ENB_I,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B_2 => POR_B_2,
      POR_B_3 => POR_B_3,
      POR_B_4 => POR_B_4,
      Q(24 downto 0) => Q(24 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0),
      ram_rstram_b_10 => ram_rstram_b_10,
      ram_rstram_b_8 => ram_rstram_b_8,
      ram_rstram_b_9 => ram_rstram_b_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I135 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top : entity is "fifo_generator_top";
end vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top is
begin
\grf.rf\: entity work.vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo
     port map (
      I135(40 downto 0) => I135(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    next_state : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\ => \gfwd_rev.state_reg[0]\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      next_state => next_state,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\ => \pkt_cnt_reg_reg[2]\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i_0 => prog_full_i_0,
      ram_empty_i_reg => ram_empty_i_reg,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    m_axi_bvalid_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\
     port map (
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]\(1 downto 0) => \gpr1.dout_i_reg[0]\(1 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bvalid_0 => m_axi_bvalid_0,
      mem_init_done => mem_init_done,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
YFwruBhb1Jb1VsSF0LzCQdlWylMY/lOMoEROAynrc4FHuPtHD+cOgQFN+oeqUrD/dzcfmAwtRgMB
ZFAeJhzsMA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F3SsyX3RCQW1HHE7myGYsAUZngZXn7JmywpfRjoO8ruC3FBYvLa/y1bqtcJxFQIqkySNiHlYy/33
MuC00IiiY3vkzsW2iwH3tfeu0FBq9jgagTbwGs1/78N77h8+ETxrX+qcTuMHW3Qn7GLYf5o68W1f
CsMxJ/X/KlfGjlNWtrU=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IaUN8cxnsjWplDTINfqdCQIDD6GdWbiQQslCYKJeD4FxLuP8jFhTf/E+htfUYuf2ibaV1++JycLn
c7mL+AVbLVgDesxUn6glRT0WEKasU2sOI56QbeIZf3jfL/kYHASgjDRNPcXE30Sn9FTJtRlTovaB
YOmPJ7IB1o/GQNi7K9AOrUkOZf/zoz68zqXpevJv1aNPQGP35r94AlvUlIKrRmY3OM67fEeGp5vZ
e3zfUk0wU3UKKBYZr5GzsVtcX23LmZzt/lKoyBLV+wlMQjNuk+y6TX/Zd24rUj2k0PAXyHa/LDV8
j+k35j2jFRUkBl75ki7ntkto5NFO1o7VDGx5Cw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CKwSmcoibIMPJ/qKttijy6geLtjo+MfB2unXGtZmsvQPk5T/kWR+YMU7RxUYbBThNEIVqUcvQnQu
7dOk+ZP70IfeVThPDp28IXKcidK5R4ikFl1KJGkmdxZvwpHyNQ1aR02wnCkk32yFu7FK8UPYlaXx
In2jRQI6tl+w67wmXyDnoxFwhoRmTq8k8IDUQBMXzbshXjjnr4sZDP7yhrNEHQrXCaF+aoIbkEkz
vJliEcF96BAwEl/kNgq4ZcjdWHUV5tGDBtCChIaCZ2Y6EZZYExzpuPS4JlhKw2qjqv5FAa/r/VWN
iFEgtWiG3Ij2iIAf2D5XU3J8MEXxxZRSY6B/Gg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZcrpYdODoPaxMv5JUGdcd9qV8ivQuCcBBHYPcAiC63SfjrTzKSNVsmkukr0Bp9omNWE1ETRE8BtG
AciX9tnPotsf5o+aoeZkefAa58l3aPNgORO3eoUx9v8Vs8qhF8Pw0ywXZGQj0GXWyf5TGiWRipx1
j74sNFk/JOGkEBBGznUdh4MqcJALOncnMAaJ9prebIpzmzMfdg/7TXpbOywamS5WfH353o0XWxjp
YyCWJJPv+r3b6IyO2iZJhllcm/is7jCrNZYNnv8dg27DhanODGpX0Mb/vzxIHA+lRIpNKdh19Rq+
0W1f0hhKiXidCUQkC58nPOV2wuN43qLoL6wjpw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
luWBR7Tp++RGQ14AGMfKE3/Ux0KTY1j3HY0qLLXzMTgfzohX/VxVuef1iOHew0d3lThbKcATNhVg
+30NP3mFti4U0tdpQ+lwqJkReOXj+F2lR/1FmRHP2s4/3ng0eSBEM/9I+AydjU5BLwuJtjc51IeY
fkJ04G/9Zi4Ht9KYNpI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Wx09MfFh9Lzi+YtDA3BdT418TA7RodYSypW9XuaoDg9WFgiUuzP5ZY07adOa7f7f+W8NAen3E1eY
eDSPNF1kJvYyMa+snfgBjeoAlnK28V4Zkd364EFWJcQiTZPuxaKQSA4YGS+zf5op3VQAuOXjdY6R
oe9v8Zzk8+jVSDyI8mKV/XQtkWF+zeJmVEQvaFeNkgya754R42Z/4mNO0/QP4/mIa0R1OWak9I4z
JSOxASFiCWgkwyuBt2yPSUbxBAO2TubILHj2mkTtmHSfB8MnNa6+gED7ULAmnUS7nw4tn0GSSePr
xP2z1QdemyNa2N5F8he9n79HWhspk2FV7phRYw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S84OuwS+/fnxVi02TfqJOXTiD7pRmUb4QIJTGVmYGdjzXb3CzDMF/HPDPRSymuEno+eDSoGb9Z2I
DSBZtSnxAJflRzbzwbptZEomKzZTZTElUiQOPLnImBHkv4tqIHBP6MPk8+plx4iiFxVaqRHp86YH
AtfoqlZPlp3V4wR8GbysUZBJZtqB7po217kKnNDbsiQgtgwDInuuSr+GTCzgU0pcW+3on8VIoC2b
hV41eA/LX0cA3RkO8SYxbenWv4+7Au73hMCD1OcAx+tWyv7ztVmZcz/TaHO+u616nxPEaivkW3y2
YK7NW6Qx0C9mHxT5ts/1CZiLrrG+el+1ev50Jw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
J8IKBBPKwbufmwqJ0LjGBSN4sQjJn3zha7rdM+buM77OCSvgONbDVBBlLUCxrIDF3vws9IWiy7od
ucQ5F5Cc4eV1qAUs+vq7x2APW7H0+C4P9MTATgW38YiXMLMs20o60q0iy4XMcmj8IVFJWV3KNNB+
xN7Q9Ol36eWvBUyR7BuDpXAEXesq7eIMFY1MLI9Kx7LznsN5fIhl6M5ZcSLuOEKWQKA9Ct0KdcSG
tXKknZVNuswep8bTZlBPHouP21x/S+WQ9IH+3eo3uvMNuEd1zogITA3sWMUuTqNtaPbwRrXl/SzN
dnWFOiasuwsV5a+d2mxJw3tPR2xwaZnHtVKxyg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17680)
`protect data_block
cSzOBgb2AGZgzAc/RadmiHvsRDr1YP/efDtUJT8bMftXlhrtChzg9YRbeRkxI5gpA8FcdKumPEAs
6FdQL6qspHYKZQ7CyILC5EtXZgOavVCARQeCSXQjJbUQeBnRcLdRHa8lnI8S++hH2HDOZnaXazub
JkfnvCGNSuF4wHRTCfeCR8Ho6R6xrFRifYeBCvJASWxgXOZB9Fk29RJjjN3dW9rJDDhmZCguu3Ek
ycPbL/bIphR6VjoLz50nmcKlBVJgM50H4dYEGlVEPYnVxrEaDFqAND36cwPgNrQcb1C2CAx5Lkyg
jYiY+2vF8nzzZtJG+i0C0richWDaXKgbgcYS5VgHWf6GPZvn7iLKrLjeYlCI1hhKceSKRPsxURnC
qSVM4LBpYud9F4FApnBXaQdVzfjCTNnapNm/TBfuMGfezc3drzwl3qGzogIgmOV5Xa1wCJZZGuZL
zDKwM4a34s04ksuyWOB6GsBbqkMJYSnRhOICVp/2McM+MC5T9Cc+JzcbQDnpWZvn3yNttogcI4lB
eHZQjrLfP2TQH5lgr/T2/JwqKr/Mq9lvmwqcdGv7RV6kyixKYkXzy3RzcAp5Qdiypfot4jncc4Vv
tMsKBIO3KDW9rb0CzNFGlszu3bhcNQBjntptmSuIm0WClwUkJYI5uc0GU2p+BV94yayr0mS4m1La
DMjKTVhScAUn5wUdw/J2kod0qRtWgfrAZXe+c2QwgZcF7qWXxkVZuqXjbsk+dREmeL0CBJDtgKWS
NYEIzM4NA3F3KxlMJ7en8uN3CsXysc6mwArZwC9tctQE97qoCREgtgvzBeq3GY89zzmEzBIqbKcw
/ifoKMdTkZuPHp6vWUOGmx2ujZukL+jra86aCBnwi2R2WlUsllTaeLHA2mEtD+ewB9XGOShJWQb1
KFOa/mxEfxfIZrRPB///+87NYhJ0Am98UU88OEse4p+ErzMRfqiRnGbISwHg6bRRbBGR/W2GVkMe
Ym6tbN8Jr+7r1NFYQSDulK1VJuFyQrpyjv9MT7BYISJHIDAbrC9tNmSKI6+J14JmRRg5iGBY6EnI
Srm8iI2Vvq4b5EZxZSNn5fImXtNZ4klAc5hAZGLis+pSHYHzO3wKBoUO8DjbqHiN6kPpuRQeuajU
JavuyMvGkYU5f9fy41j0KzPGtSm9Un/iF4SZ4vAzuo+9pIPBc2cO09xu3nXe71mTt8JF4NEKDhm0
M6vgT2PZfFjAEohPTWhz3pHNsVjYVdQSCpf7iPFl+iBdU6JUUuDObXfDG3Tt/jGOGUvrtp8BcHSB
eRLsiBcq6eiXkk0BnfWI0a3cZevEHqMkWWjPiKK1IpwPzcr2zGtTVP+SYCeXgEJmwOOWE7ODDw0m
GpbJiAC5Tb/Qmxy8eK7No2DJlSGHt6IQO439tUKqqcFOU5tL4xvOrk1mkGLTT/zkNgNoIim2Xphb
Bhn1yu6hF0IJymklRX5rlWTwx8CuycqMMVwCw12Oawl3mfszf2KGhN3KK13rsIxnQN8oWLpJgb4/
tRIA9d8LdNjhyhurB7mnv8W/0PlzagYV3Bx3P8VFsLJWcy6BFDruKlKU8Q/3KJ5mDPFT6toWs+ie
NB1w3rLuH+zbdfh3Rm6MCZ2vRLmXpezFktB5xw16govdnUhArNEApWJLVkSOomV5jcAeD1BWKdax
WOGwyA/nki3ShTsmTM+HLYhXb7jbHnf98FOmSnSuHINj7WSyIr+p0cj98PU4SOdIIlR7l4IKvt1i
M0sCd6HQ1IG8VU3xJovp3OHbYOxZCL32rYVqEfFx4aWm6xDY30WhlxrjOaOAIFQAhp5gEYixjfBJ
vOMRqDZ+3crjTm7f7oqkq3PvPOfPV5N0M8W/M/DoHJxT87ArDcwILFPHsYRTS3HWkXavMqr3Awy6
ssPJz5CEsQhWDR73D1FkU7W/y5Vw99gpUW30vV+/sBGxsQ23jBMJ239W8khyq9sM/7Vt72cUGJlH
syQM84NdOM/7aHEHpYXwZU4nuoXbJPTEQLmRKWV2f6a124IDQ9dX6R77nYoELzD8gwLjEzoiRiwt
vCOZnM3IuZi3MpbIi9rdNAiV3vuhYXSlG/vjiry2rR9VZ4+7SQz70D2GyMm6vtUxZ0BbpoCHdkDK
IW3FAAykuLlnqHrRNv4QfJLCxP24AQCe+FejZcVJtgcSqkn22TCpAbS0hzLXU+U3d0DGets2fLAs
3wMJc9Gvh3egZnHQCVRVrKKIY2DYe2qCOorJsmeb3d8DRH1ZjO40h0KXdBNmnDbuJFTeV6MI/pOC
Qw4NY/iu4m61BNOOx3OkLZ7xegkuOlJwBbiMJ+9seOh9Myy9LvJOFZJndHxLi5MZreR/laR8RYFF
SiG4pDpqYxlxter51Xxo6JaddJeR31jR5gpLH+MY8ZQSxqntIgBQ6SBVQzjnTuadbaHSdVIt5UI8
zDT00iLZae89trobxya97zzwMKJTuyBvkCAx4S6TXtAIuMzToBkLpssg5xs74f5hRLMNLeFa5Jyw
saJbLqfuaTscPVn9uj1N25nKWQYmb6n4pHRA5jdL/+jphxOkpX9mlqbJ8/WgNs9hZkVdkmKbQuJE
qlcEQ20QG8Mpc+FGGOVG1OoAJ9s/HI9U/r8FRSa+vSHjUvbzVcDls7JnZFtz3VZ3ncrhEq03ilau
E8r+HLj9GhDYF+I0IOmd8zKd68qUNdA/lLtlz6Bh4DTm4ZWRKtzyKbO4HbKPYkHfIZEj+Nser1AQ
eCAZfPLYL9j1gOVhHE0t5Y/CH188itUbzdoZaGBv3uJuaTJ0L9EWdQBSymokOoR+O7NlB7eBKAG2
UNWhfRaQtgC2sMiPHkJkkYAETr7Kvb7LOmUjKfOVwUt1SvrZVtW3TQ/jEscvvw3BT61fAFtr2F90
/i78iAePZJ4V2Dk8GClVCuoKK1n0zDfhQsYPALZHBsHehMi3O257o8iRWbroi8nlEKw0/3GJeaO2
kXLFjx9MUtgSwW41QBXnLY98DSVUBZGudIiqLUOKEr1oPw+XVE8jIvOvHyyOTQ9vwA/NlMlxsQse
HlsEmN1K1FxfEffp7KawW56Tnt3jq04E82LYDons+h5u6WIoIRH2YtmV9oiC/hx1HbCth1f4CCjt
6BNT9+rDb8vsMOZ2ymdqoHUZhX0vgWVJ48EweiW0vFvPs0OblXALVoFvfjOUqJ3p9sy6awYp8KtP
bXYWyXe8otBSyI/HDe4YVG0BILSteblvXGTXWJ0mcSVU2KvzmysAuRjOUly5OV0vQMygvrG4UAMt
eLDY5xoOmrvDdRAi6HicHyIYkDIjBeXOcEHvhThmjBa3QJuvMaH2UVN8OhEwtps0ZDnLd7OCHuAp
ZIhSY08j50rMxwtC+wUzweLK0AzvOAVY4lhs468wdVVB4+XIGoTGQwrWq4omQFpumiJPXfuGj33o
YKJwMaXnq0zTlT2faFaKkOB3VL4lY/UgOCpQAzHPttXKfGFW09naJpbSQ6IFHpjaAlxjgNa8qEn3
B82doX3jC7qhr8/2opfsv+tJzxeNk5pAkyumwcTATwyYtkr5zlarTNpxstmUFX6tStKh9ObWV95d
aH2sCpwPAR9V/2cPniBGv5hmB0evTX4pA5UnCUSjSbEmM+Fb0sn2ExD4r/Xe/5WbVUeXttSHIwPe
uD8EriQwI2ANEg54a2nErmPooSZ+wifmUlmFoRiAVK8bcqIlLd8gL++HdzfKVusv6vDqalsSSWZh
FMSo9Hn4vArr/W/fld7oFylvqysiWbE+mOooLAEmazkP7CZXb136Riszx/EN45Z6w32b5nwUa4+P
pJ97SvIHvj5A9nhrg4LYoI/yju8hFPBK5p7ZppT/T5D6Ez9l7BvcJh/mlhhlXtdchFxFH2cjRd6m
7OBTsWEm8g8VDv787bmW9d6J8+1rGZ2vjPfwuAfmOmiHHYlMMdID6CF/Ta3HrcUf/nXg8iRr1Rf4
fBVEn4iuWmYQ438rmO9BM7g8xGpVyL87T21shgfR4Y41DwicureRx49w438u0uDJyXQJEAQZ/TTL
RXCpt3lSv9rZ86H2Hc3dijYPNMVfYvOq1Wtf9a/BDv22dz/ovCuNCBWh2G3+mtlPq/P+ZmnJFdvQ
Oo4TCDqiyTjUhlxulSB3Uv6ZJouJIHHDhrCviehrILLbgj56N3tZYwAku/P+MBILzeppVXMFMESf
GTu5Hc7RgUCu8iclWjhHfCC4OfLtg7iYWNXkDJJMumdCzWGw7juraRT1P6nNaJwUMPy1ZTtWssop
cC0khjOljrZBIxj1g1tTrXEtHbMzPjTXQBRgLxo/Oxhp9JNl0vbjjoURUQq7H3j31E/eJbfC0qMO
Mndp/E9qo9miV9vgTB5gic/3iHdrfEcbrWD0PnK38Cnj//3SZ2TEv3zKOt2PAX/mnaUPokx8d3CE
f4BNXi2uBz3fXkeLBJBm3MmKAtxihuJEUsDdVkmZu5ZJ0UwnAk634tekrEfQe6g7GpFjSSFZDuQs
dZyTeUUny2e0JtIHddh4IsaSjnNPzFMqNqBUEMq5abkJKV85XjYSCdazzRQ7jJF5L7cxNXQr2DqU
3q/zNpxOUYMGtodSoNRkCdi4TC3EvWyoaQscmpPv3jjT4fST+Dcw7nNr/rWY1oDg6ii4sMlTgzXR
1wAYWTjrLUishAkNBHF1jYvWCkU+XSJYhzNU3CzADr7f0QXdBk6CpdQ2AOQR4UfUB4iagOJuV+f7
a8QhO5o33I3E8iL9/EPMxOVEykxCD1LOE1twMVevAH8z2FiiH5hT0iW9K4kV6oqoTkmvvVr5fc3m
b8xWgcyy1BkbigGKH6XZ4jaR4I8SPuPQKihORDBYYadsE8UShqt9KVBArUYw/2vQdYH32QKf23dx
D9TZ7R75K0EV+Jl72Anc0wxf2ea8I0FT4vJIA8DnGhzIRVd/MKbxPwM3d66olPR6OSKZvPO3LhBV
FoAiyhmPvJm5+q7+n9tXV3HcEaGDe2eGTYBrP+hpMhYVcR6JxY6RpSai+zM+3UK9/rsNKNqBJg+K
wS5slvofXDX2tQL1S0ogWtd7cCzgsBRRqSx6gF+OvY5/H3nExpbCc7DIz/GSHQNazQ/8KO8Izo4k
McnDXEdczO2+9A8Vnp4OB/oMGIvtLTT9KOfNUhraYuzYOz0byl3maKyHny+frc0aXsFTlkJH73ZQ
1Zkk2/aggCrbDpyNpMmmCkHiOdX8Fdg89FSxC5A7j1bb7uLN5l3Oh0FVmTMoVXm7oDbOyWpTrcQk
MNCEeMebQt6Pgzz9+eA0jwiT9F5Ur0VEe+vpuf3MtBHez86OwAjn13Gkbt5KNtodIEvrb+ujh70H
/TBDjptTwsfrw3nLToFKKsWDFJ7b8IkAhVxp7ol2HGfPrW3Q7cy9EhbkAIK+tsMIqpWpLwry3jsY
T6u39wTl+z/0flCJcySrFiINZIqIAIbrPbf/Al48Diu5MmAb8nRDtPdiHdA/UHvDpX4gLnI5U6PY
Kaiw/ENin81NLtS4EPTnNS9pG82NJYKZwm9qJcLFj5LYGSMEQKf3hhQZDYWsXAhcPtdmrgC+EJGz
0VWIW6x5+Qo1oh4QmBE/EHFkYdow82LMlVRbh9GqtUO+tmLoSgtXP43FaWVxSyH1jWsFNAZ5ygTZ
lSC9V640iBunxkP50rwKC91UjefTDg21n9zhP3tT3+slvtFnGBbD0Sdwc5rAG6n+NgvbzHXg8Neu
+gWBjHyI4j/p1+WrYx2BaIxBajNhsQuEkSqiIBvOawD+BPoSwf8qtxg0hubzWRw/G+3kpeYMLaeU
wawX7x9I3Nk576NLqtNWixX1HOU952HiFrYQgRBwsfi/B2R5Bphhb0Nm5K/UP6QCHEpRDW0Tfq2K
UDHUySiHpzkAVV9tkQKyyuVaUvpRf6GEvc6OUm8qCWKIbQHjUzjZNvJ4PdEBgzFQfWO2NYuq7EXI
/8RwlCAarvMx+1YJ2fXf5mnpPbYIzOl9ZRRLpioQLZgLjEJE0j2MjcPgwzYQ+NbrTURtwFZIy75p
os199IAMo66YfVffRTGCiVGydq1QKdaUCTmRWU04TEOrQbStTHqjBH31qiVidQM4LLU4+nHTEZ3q
dt8CIWwX8//apvfkn8kuKRozLBRgEVUqxrYiF//RsrGDcx+o2YSOkT7OLqDLz3CsOJrjQqXUY1nn
kHUNeQ+cy2tw3gAH5EDE0hyQT71HvJeCy6ffZImyKjamxm1l3Fxy/Yt+CDP91mwnudtzNGbevg9B
K0rDJ+HCzNHr9a9XaF/ryabjLh5hSYLhz3PNGdWpRDb+pvXWrtlZk+gqiPi1pGCtgb1sek8vmn40
yiRLy/O82vIh79II/YRK132xv38W1Z1vHxY3Qd2serNahX4WMFDpdQP1GaorycCW1Kap4fHDkhi+
TEghrT+YYmAsa1ifs/eBNcOq9bOBxNoT5hRTagYsqBKIqXi3fF7GzYwsM7as/FumNJGtXNxyDEPr
F126gKsauiG0Kpe3V78N6rFGv3aXvuSgvMXyKoVcPtBukzit+MzBInbQyBiRGtGteAhDaJPWebm7
7KzdArOSN960XNGRtvVUg9urtKmeBTrovlBkv6qiH2KFPkcrduNE5DwHK3F07XkRTVJZwijkF/hG
av6gm5fRI+napp+21fdULZrbwlhQL1iY0EVTNitvuj+mkwUKkvtwC3hQcDxvNEMwHYwa5eUWdoSJ
RWhK4U9NC6jDdNR3MtgZ64zzpjMc/BwKy1br6NFE1ybyZ/CoylZNF1yrI/+etkZXCRp6xXTez4uN
3VmZokfngqOurUOrIkSkW5xar4zm4chYRudfSP0EE1LIoRFKr73lCOiQcOTrALFNTj04zELpmRhs
7rPtUCYEKouVOjr2ojz3AKqgIsayUm+s0zbfddEc0UFSBzqYxPXaOkC+QPPPBrBorCCVDbetMWIJ
ljHUVOlHBlzH62ObLkV0o0HkF6nXtvSqE9fv0JLSU3dVKe54rI57xrlE26qiLsC39m5/dpHrhrmr
y+M14HrDBCnP0LwN/HVFqD324nQ3B05UHGti2uiIxU/FJPQNDmEZK3r5DCoa8UdFM2baPU8/L3hB
4Not8f+78k/+bJCouJC547KgBvG4Eto9abt1+uXQtglPIwbJTbnXrsyypkYW/SuCXQ0qj9mEjdiz
ifIa5gY29wmowEuje2jtFfK6qKlKUb5ZJn9/q7x9wYMsBfwGu+bCZYszCJKicGpX9f6l6kVXl0Jm
lx4oXrYGFdYjpGO1nKtRCwWTPiqQsdJyg9Du0XjgTCjLctCXNa6Idv2jR36FOHip/UIKAOtYEoQ7
3TbjAKtOgwDXzj92m2/Xe47fsCa7ntz5SbOJDW2IRBdjfrYzumA/cVeBnCs7Izw6VXYP26LFy+AN
Tk2mCd+8sSR+kk1vPnL/W50ufk/2/mW1aoO8BVNaQ1LweLOyjjHUc27oQnngFJIb5Cvc65tNY7G4
5gxJCn3o3CkKQcWO51nLwhXRKTkKDqbLRMefbUQaAutiltUBTH34yRAtKc0zZ0gNHM/Aryk6lSSL
I0BkB132l5ssesT3Ez9BWk70waVAgOrXtd7iPve/vZr5o/xub54q5H4k9ko/fPcahPv/Mnxos3Dl
rdghrlLztQG7UmC7lSkJvXPDNw8XGvGUDquq4EW4EVohXdQRo7kQT6v89RFDYCj56TjN3Dzc9GBy
E/N7CckRVqz7f2fvmomKYOLPBrLAZlsiagvkiSdI/ze4CwLNZ/22dj1yBh7zJQe9jaC1bMOi0xG9
q3U3vTR/PrMlbFaGMhbVVQsclZWvCY5tPKLGPPg7daAC0qT4MjSRIC3U5bvEZ4SX893ATwoC/8+g
vRV5eqymCL+VA/zXXiU0UjdeahGYSWnve0ynKP2c6yykx7NMAMFEqmuroNf0FVqZWj9q9l8B3ENg
Fxl3L+u2JMSrK7bJLx5QI9XV1rfqksDjWwYQ/o+n46ILt6P2GiL3hqG/gvz3CRZeUwlC3CNzD6el
ECmfBjHs3CLwzBNX7b3gRLtJRH3yKRVgSzNxggaMpOZpS7HHsnP6SOs3eZoTorz0tAC55nibr8nb
x3+Hz7qarXZ5DLzyjsr0GXDh1KiPV2ZV/kem8nzPrWpH0B0ZaW4qY5D2nmtKjw++mdEfPowPOKKT
CY+xGqPcJZ792eqGdSQV8zRrLr7WY3rOxjJgq544WBzDWdHv33xSXT24PraWa+XCsWoStuT4S4MA
Cqvx2tm7RINXlaFwWYU3tzrrOPF2XARsQRV0ZaPtOx4eBTIWpzVRshwx30zDvjrvwIDae20ugKGD
ltUVZtLNWiDMP67uRm/WTFOlujg9prMk8OYHo6AmheBgP/0C8B6IlSrriIvp37h22gKXdWyGae2x
O0j5BnLYQTQuYK9CCZhsdVO3OnQAmMesJycMKANXNf56ZXaqIFJ4cHblSMfbWrB1OZg7injcKtrC
dQfUV3GI1OdD5O1IkAFUTp0yVW2sXzR6fZYzY0E091IB+PgqW1B122eVgRP++zqd00qUnS+/47U0
JvxVzCkxWU11wlIYkuoFaWsoDoVa1K7MO/Oo8t/6MsDrz/Y5xIbA4/5qMLVlrNkLWR3Sn5iKmkiw
2U6pfgsGIBLN4D+RDqJ5nt0InGhJdo7AVmCX34zJsLB3FdO3S2Wdgo0ivcdw0Nhg1fk9M46BnQvr
dDaSEc/3bLNGBNJzj1yHDqCLoSMMag8A5Cfkv5Etr761tCU0Yaktv8kIuFDoDrpiU7U3r5TeBHV/
uM9dxy2305wfZaaO6YorpFRRBqUrfDXOqHKyiQbuv+KF07GFWnVMSG6ICkHHYkb674H4KDXVxwFD
zFHhznru7fm60f4wK5PeLk//4UX+dItaSuCK193pJ3Ji/DS2aciNljbrRyED7yK2UXTcU4+ZRzt0
uOPzZUq04JnbYsWEKAwPgrWr5F3gUHV0oVs6CgwggJOCNbe25JZj2mlTZfLKDOGx9yMtaUoxy4qn
VTTUmRqoV7nEX8MpEbLJp+o6V/sIWsCZIZZeAzM3kEi9G6tGZfYFPmqmTkS6B3hhHawgwA9qyETR
18nBZFqjLAmexh7CH2tqTEX+c2wu7vERQj8z2/NRNs/zA0j5mZa5+4Bnoc5Y2Ld34BUqXiyRVk/k
fvbpc7jX5xkF0nIc7NfLvpC9MyA1n2wnJrBogEVO4pF1M/vaa+ToQOgUfL/4XTPiEcSzzZA1wWNr
5aRL2ahHzJ/xvH9fABTaQI4Gm9mv88hUqijxyyzEwEErtjvJEwe/7XQzaqGtdFdHxulQa+6gm+GX
NdCMgbRSqDwUTXSzc7LGragYqCPFMOsBImIpzHRJ8xaUCkDt10ym58Ju4WmA8C8b2Ei5HNAcnQbw
WoBu5wxN1sGDoAqp3ZlLtqBP0GxJ2fYeijAK6m1izf6XwJ4gNlWL2UwLr5IMXD/laOHwSfEhyvt+
FDYtYPYbzCikj+yBOk5xUSSvcePNM4eZt+oS3NjuiqjbuYcAh3KcCFmz00mh+MSRInsw4hYAt31j
EjwachnORvt2hIffTJJCx0C/THFnInhjOR0ckt0HJ8HfG8K6TxXqctu8x3gBTGrWzcnuQN0rLSC2
m854Ulo6/plN+1+DDlYiBS94k4NaYSCbmhKWHFIMnnc9q0LTLyMHcw3dXxEsXwlGIu8GTAXQzs0+
MKUKwdHfGV2PgI55phZ38uT/ppbGCvBHj01WWj1LNtN279WL9PWoeZA3GyP2K1VVplHl/KuUV9gR
7eCds50aT6FhWtQMQpVftWgMW41MwhTpgmCl70lbh2mgPWFcUraENYgl3miQzHYiUNmW5O35CLaJ
3sSDOy9S/J9Sp3XoNcsZxfZqoMZR//d4jofGvFTSvkpuRMIf837SzPjRcB7aJ1C61qnC6JyZd/Dc
MccjP0JmAmHJPkk/04HbpkMSLohjvmHEnkbPqREL99LRwxir6lh/2JpNBS78hy8E/ohLMW/U3wzl
5HlwIArjBoH5CRUNYmXPVWWqY+uK2Ct7yp37GcOz0UUYND/hkzIPg0iIkicgNfNHDGN1dXYBLkJe
mSVfFQuNRaZ+Cr7v7JUsHNl0h+XHe0xWI2OD8zrEHGd4G88Q+PhmQxu30siu1CNcGF8j+tWIm6gV
RVcJQRsXEnO/Gb9VbnsNQS3Iqv5xBaVEzRY5lbq8rvdvJS5DYLZIbGN1UtlH9DfGOqMgoUfKi8lt
llr/D8U435DGmsqx9OmVCPdjybvFu4esI76x2KL06iUqX6iJoCU5DG4r5U1FWU5goiPAyRwgPGw0
r5rf8OEOLSOtYLNQ6Px+G8UOlIEAMTW/fIQ9vY4lh5DlnCmLl/YA8HxpZAQ59vcYtap/qRlzRvwp
aFqUb36JCoe0hTboD3sZY7MjP5he5OrmSuzwZG1oD2ywR2nwrXA7goQWll6AaaNZ7zaaBcSUfntO
hcdb+yZWSipDHNCJzDlss/yf1eP20OHr2joaSVNv8rmW96/Vk6yXKI0URxsLWJbJQ0LQ+EtBKptg
I+/j4sWemgxMMW2MrjpypjfUczHEMbx1xR5glxw7dLCp0B1WmfPNM7Jb3EGlliX+aX+va4rqg7SC
eH2U/IccmIkwpQQstLwdKoUqlzycNlWMXw9h96olZeg8eMWUhTViJ6BvVC8JsODXOjbG/KP2Paoq
kVLP90fQ0bJ/mznBB0OH88cakNGMoFM2cjDFtMKl6fwH9hwvoilcSAyv4ELIUIshGls8GNQvF6Zl
IMrss2voRyw0XehloTqf2hzxU3pZwgBymAMZWUAPbcDq3zz6dHmaiH9MaoQ2iDhRPqY6qAv4CToG
tU4M72YBjCtGA2ZyeTTviEXgBEobBIFYVyYHlGOzth0KKnptjuIEsNK6kuoqfVmOgrMTAKvCdLHg
vlbhO4BxwMpHk93oFqdSiK//2Qmwp4rR7x1jlW1Jc4Rh5YFfDkXpK4TGdhrLpviPv4yaTgKD7Wu9
LaVvnQHWKnsY1ytuMz0VnSASBg2hwHjFSJ0ViecLtiuRlu3RaImaz6EYlQUafdpuu+ZJAEzbnPc7
o4JgccUMGZujWYX4DGQEuXdrdN01+YcKi27qAeykRXONJ7tXX7NeAfnSytoLjK4GdVHz02iDJ7M8
7z5uJcaFb9illHl5WcgzAUJoYugnB6XKUfw1iBlkxftKvCCVNhjsHgsOi/UzaKbG8cMCBvCPG+Qm
+MVqH0y/CVtaPX2nVxdHiRTGBcx5Cuk1Ofjj5pO3cKO20YuyCL9DGy0YvZje1UWXBSixvvM4yqNa
spnGxl8mz+Qt/QFRTamkApDVUCrl49ag5h7aPgaI8LieIZOHf+AxxYWfvS0dBpLwgUrQmd86QBlw
uKWDh70ppZXYki65wPrhvQ1sUI3l0bDlpz9/UVZeCtYCw8ftXqljk5s4VUrMTE5/ZXaH48dUtG8o
zixlnWqSq+NFmD0Is1PUO6vEfS4sq1l3ML1LJu4b77KfRP/cp3hNc4m/jd6xKsf+wIfnDxqaj6ES
FQDkqhqgzpvvIBv/h0lGQoeElWwUTcFJNFiLKGQoUgU1Pw80j2gWuutkkTu6pVMEnx1dfVdVg7Bs
UsmTLaQCk0wSB6o3dPbKzvFVowT9gZpUxx9litudlCbj1vorFuYsrZFPHcKaChj1ZzQlpl6wNVH/
WNXk2BCpd6bKst6tl8BqA6R53v69RVpOT01RCvScDtkxuWPWf93zIJzwSDSCFUJ5K4epes+wQsaA
2W9X1fBH0kvwkQ2llUMnTC5aFP/gW8ii88E2sJEtV3BXerX00WS89Mt8XgmHpBWFsgumIPZ6sBFn
JmYNtVyPe6KJteQijqE7o9Hpe6ocsLCIHb215UQjyM4tFXHSd70j1xxmyPcCEbf1oHxvj3TI2ZsY
foRzaJV6+3+tdgvkdTZfGanfR/1kbEry62F6ovpwX4PnXbu4Wyu0RwTkIs1QaAmRlgJeXUEjcGG9
1iPyic9RwcMvAI7+/1J3ytmQxx79rdH4HF9MvR1RWN06lTmcBGQAx3p5UE9gWF5GY20m0N4g9Uq/
2BYsXuf8jGaejNVdWsJieEPswDMRjXFrNmCB2gig6ojyGG2wNjeds9hX+MBMfYZ50BgrV+JTJQ9A
ZLuY9n7VsZ+ZocoXvuZNZmF56h0Lg8HGWLcQdUKZG3Hz5i9/geLhlDEbJ4M4+t0BZk0FkHDK8uWh
VaoHq1okQuHRZP6eHkqN4kko4H2fewgVM38H9Ml6AYF1cWAzp8mfiKltTlf43RcFaiCHhRgEtxoP
rA+sU20eSF2jspOaXzWECTAOs/FlUe1HBmfsJo5//yNG/vD+vIZWeJ+y1qIn35CLr31fe5mJFUrE
T7to+Lr1/+Xm20kDFpN9QQ1T50V5mGSg8nx2UQ8PHIbsRmHQPEe+41K+1nMGkTg+mtqpVCYxvAi6
8TVDJdhUPbvShMHVsmsYXB2CUfDxtQqRl3WceippT0SwNTrIsf3H0qKsaYOzCC1p79Px+devodBS
zdtClv1kRuIPndH+mMZxWntpRj+IvMDlpAe8MACRNcqTe1W9VkRLClG7homyvY39p62RaCH7weA1
RKgKxGd0D32UngedihJoWe2RYogI3IhvPlBrhk2hJ1cTWwmfYDrgs7Dlm2SPP6rFDxfZ4HPVXUo9
astCCNOmWC13mHu6bWUQKJe9x56cG7G+HuxUeFv2LId8A9CFAwqJN9a6/Lil8/V0g5wD+RgOvcQB
J3SlGe6pGGZ0VaAluJrphu4V8jf8ejencbypu5l2xi1KsUtoEjYNjqBDSE2LadgENejJW0rw4Zkl
yvASLvIKCTw7SdhmxwuHTsnSr/hEOrj2hXXB+1Oq557tQmioh2HPAY14KkM92xfS3XVpCZ+VbYUw
3+DYH9SFo8ZJm4S7bgqXztrfivehuWJcABYd95lZxMS5GrJn4c21MXyf5eJs/QL8VkaRVrn+f8Yn
k/3unrPeFGS9WtCcQkNT1LPpyFUlML+WLdiGGgNq4RP5SDQGc8cHrQBsOO0d3HDlBEwkHhh3ts3j
XjqDYbk4WccWc83VQzq+N+5dloN7vx7veS/ump7/l+axNaLHPQUfa9zFHqstOPBcN9beLvruoXCE
AMIG0IRTmWdNvraCwPNmiCD/stbf8cJb6g2kRCSHG+vl6+fsy0M51z7fJkw2PGqOAD1v4vN1yP+I
H+lw14oUyr9yWfZiJdqDnEJkJ52UR/gVq7Ly6I4XJSTUewg/LNd6QzmGT6P/jcD/eIyyicqh4SKf
MB7WR7cJ4Xu0g6YajE5R+pvZVti9q3VyddVDgds59u4NGXA5CRBw0dDS4ZsM6VfGByZqwfs6XhbD
xOJCPdGnNsCgnRlMXNq3tiu624tM8TeNx1rYPD9cAD2ZuNNwxiSfljNOhjp63WebQ3XZKqqHkKCo
Ztdj5Shd0pfro+G6/9/b5khGiMoSHQiV1bFOUBHQhZR+Ym9Pd48YzoUsSu3KFhY/CdE70E142w9L
CL5sPdYcUvQRe7OqwE53YONMnB+DhcHJT/l54EgnTtY5qXuENLxlKnXsVyo8D81LSok+FmuC7myt
C4f4G6HGnOHtgqZWR+5HVBcGXhjkzbPeVsgBEPcPpcR0/jIc/cbnob8yiAZyL6arv/cYt81kdzsm
inrapNApF6jDZktOj7ff3cjAPWGgTabhy7VsQMJmzSihGjFbWctRD7zPIZYSaO47WEDFFsg8Nrgc
t1G1XXmpjw6gN5gEcn9DHDwRx99ssyeSe3UJCoYDhJayWiaK6/SSz5pDevVIIjuKK63LjWZ98aFB
xKcAH3T7mZllCoWxNEEB/RXfgC/TGvhVxlFDM0NyKSuBiBi6JSM72JajtlMTV/+lgdkJ2K7zryoD
6DtLOYtwgeybfEtEJF1/Pl2WvT/4T0X7P3lHImYHJCsE2/ueBRfSA8UL1I2U+QI5F19fALpeteFg
GVtdyf0/0+ZnXWQ4Af0YuMhs0PfULyIwztyEgFdiaCb+Rch9+qP0EPL8Dlxuj6K6bO2zefH8R5A/
dh0ubb6lPOVdzTLNf7OSEqJMhqxh2GbINBHIkZceS8ooh0bcaIbXUHW3GsyxidvNxq4auLGWBvNp
34ZZgiWs5AVBEfckvO9aKrnjXsGIRXIqKzn7JbyQznaBWQjq3iehk0zRImDulA4SaUmjRcRgbqJ4
14HWG85/IutZ+MfjhyTpT0hmBol0wWbExJKJq9EW9CK5ODLY7WkqSdUpm1I/f8w0OO3rsCO1DYNO
BVr8H7jX6zO9h5wY9p2XWYZeKRwYKa1aym3V6zbyxIt0iDbL3J3X1CHuPZyM45TPbZSk1MPWkeSQ
Nko9CUdMXKeaCiWssnvza0yo+9W1ChQxDEOPjOAG+3EdxRtHlPbrsHt6jF21PXj3An5t+JTY9vMY
f2PxTF54K5/tjlhDVk94ioEVn4FZsmA0x4YCkK/YGpYBqWTXtH81daOhr4eBr454lM5oIOR3XqWq
YeN0kOsFLt5dlWfoSpO2NpZ33WIK+yF4M/VBlrLfbvPwn87btrVvcoO1w9Yr0+ffOQ0UOwp4OLtS
imd4HcjMcKog0LOS4W//HTX6LonO3qNEF0F0xiR6BJewA2fwGaYFJAXm+5TIph7SrHMnUUoMkvNY
QurPzW840D1GBA0xtHuVA70uRmTMFD7myMGob0yLB8GyUHSuslLF+2K8UYksh28UdLZq3wVemRGb
qmderw+1SuXJAqS5Kc8SXNqnagULWTVbFVXmdn33a8sL60BAJm7o1QE6dWtQXif2KumhR3ukPtNI
FMB0p7RGJw/xMaxJuYzwQ+yqX/iTzvMRLrf5ialrLPJq0LCYQWnys2LNf7AvA3CLsBOnwUktCA8C
S4yOCYoXZ/mI9tRTq7y4Mb5c7U8KHNxah4aJ18bf6J6Moymm9pJHujXdZu8mJX+E2IjTylJthLzf
bGbEETkV0qtOxBRUznCiNF5pKhOie9mmbtaufu3iUeEmqK9HFuX1ni54tFNVUy+g/X08RReWi0nq
7C8E8GJULR2FLkIvazasQ64574sjfQELewP+prV1o2q49EjfzV3ppjejS4hcGDzyRgWsa4ztBGUJ
sH1q9I/mWIB0HGNSlJBYevQUKKG6FipJv/LclaLghEAqS2Ch+uChX8Mr+yy/8aRgDAtywdn7xSsN
+T0uZhwsjBVKdRY3XOnGeZ4+DwTv3q0VvJbraGclBOQYDzYvdXFhWCTnamzKnTCQi4sKRKKgMuE4
X94/O0Cx4bYeOy2bloqVRfw2edSpyXZpZ0WoppKbRYM8TyT1Z+1xR7KDdqyQ8M533JwZlrCTDDgJ
MNlojBiQ5g11d1epMFKFfyGMK1Mb7VlC9h4hxsDmMh9F3SaasHCoxWmqOcTC4r/X09rLhxsZQJq5
KJjQnghNFpICefZNs7hi4ZV0PLo6iaoU8Z6y/nPKGCYNBc+Xokig6JsPIuqmFCiZnaQhf4Jk/vj0
9VwVsPynsZEYx/u5vFzDpSZXttE08SKTekkcw34ioO/sxR8sXHnvnjAb3DvVjWIsFlkFpIJK4M2U
P8z1JqahjmhXpoLFuZxCgF2aqRnrssAZZNgC/QMgjmJ7IgSTXvPfd5hS+aXhBoTdTPAI3UdwU36/
0nxSH2lm09llQp+XelV0O4+h/n/FOEBqOdu2EyQIYXlomBpd3IgOZxnwiZY5hyp9xh8vOvgaV1iV
iQ8XGjJOkJfwBMJLeQa7rbzMvzP1rc+t2HTK3L1+1uvwDDLuvk05ELMINQMNo0XjwmDCKVt+BV+t
rpiwEOEqC1Y2ZTOVXgZWFABmaaRnnC9ZXqJVPlpyJbkyalcbsczlEWUNpdHcN7LgxPzohoLVkHY5
GAtBTkM5PmBHVEstc9P8FLe5IElHLTdL/cvZ65dgidI3lFjpgkSbgDM3qW9JpdF6y9L7W586BLVX
/yWm+/8jtPdcdDXQbRtLgGsEB83LwQn5heIz21QPGTR4Duluiyo+RJ0YoCOW8DGh9bjKxWVw3v3W
ZzJtA0GnahbOdvZqeOQtuqEQ7Jt4pl/nCqgoiAEs9k4d5fK5IkqSSDBW23WgNW13qqUXvLWEga0h
a1ppxeJ4/dW3XQ22YN4shuOQi6Ea7AweXqTACFnPGndFSCGqNh52kuyvocsK0+yx/oSoUpUZLDLf
lSgb07ZzO7tItH9aCmySsLNpH1xwLzkW7IwB48PHga1dNDP1w7WfGBVo9tXTJ01V5l+ucAZFoEv4
Cc0f5Y8YNVwYjmyfeEC+pqKuni3m/u8nbbl+6Q0AKZRFe9L3PNnMZxV1SSJo2jBzO9e347QQV85S
oD8plkvDussnR3iP9dhcxOzjRDhksd2ixnNVXI2iuXEclPL1U7FruaLMyoWOa1WpbpGYVw3CgkYm
DiT46p3iW2upCifJzK+7X/g0V5tlXdfmxot25cIcTsf/j5/q4brEnyrIlGZZGFZh58pt/ogRQIxB
neurmPJkRgFViLkywmdXvmBv216Ywrp5TRGEkDiAedSut0k2rF1HLzLl/FEmBvxsFYIGBViJ9Ok1
M0mr0g1xzORsq8K6QXCrDprKod+oikW72Rwh4b6YZg1ugaW8tygww2VNrjsFYR7lPSNeQO8xjA7Q
rQeAu4NMnspVXzm+T8E+8xhl9lJvfSNdQpf0oKiCOxreUVHM1ahBOvgpygDGBGDUhed4whQ5i7Fg
7KJn5LWGMdoCVV5HQEV+lnUYkYI7zN48yO/VFTCLe/USScdNtZyvD1oKjoNliupIZaBokDgbyYnk
ybdgKX8zDhLEZgoPm82HYnXCxDZ6KI3AslG5RU1OFBnMI3N4R3NMQm02oT/tmhyTZst1i45+n4f+
XkdrvnsMIeKEQBBYZh+6S2tsFqsf0zi7qiD6RLrz6soE3K91kCQSiaoCiNL9lcXhXwjUbd7YsyMA
TundK44R8C/ykrwMCN7ZCoWZE2VuXN3mZWHBxFcO5OoBlJNH/hhNN5GgkRU2gILRz/nKFzILL6yh
VX6b8WrlEB359Z3ivkVrRfDkQFLdrldaN+Z54/k9+V61xcXWK2UTkM7nNzweCgJZshc2DUznfXvE
5+ZNrcU2leH6xzVd4jrLYpORm9i8hjf6CnZdB+eZtEMCv9ahndU24vfZKsy0FByIiQ6+NDj+Kxfj
xSeQNQ5ij30tBnW85rgCx0d0PoIu0Kr1HlJ+s/xB+9ENZKlW4lL062XsaRgNZ40bMko4BJorh43H
aRfzB72w9uuoa2ztJ2kqVxiGRKMTVc7LEuEXuxNNneoGrQv9Oujs1U9Lvr365WnrXU/Hdo0w5h8s
Vg3/+RzMbJ2rC30xb4X7lurSUmWdCszhgxjWIAyTh8quyRp4i5NAP4BoieWNKpTdmXlZvCz8swUH
ty9iNGo+XtyFVGNQMhUz2KoHsZVA8bqK6mNmWeeG/1HW6r7t1xaHcNV3zNjvl7OPG2esDQBaFsaF
N2yP8B4+jm/pm7SDlnSjsxhc/vNsOag7wRps0eacVWEYrR783UxOFzlSMXvalQ45G/1TOiXEDpZG
BsA/ZyC0w+ljJ7yin39i76MnLqmIhrnKkO5iLw/7Zvaab2mTOHfbKJkQiqq09spbDcT3RDNXy/vf
vI01R+rwkwWz0d1SNSJ35UktDSNxlHXeVAdgoAyCbfwSMmUd1zggY11yF2KblhJ7jLT+vu0i9igR
S6dVvwe+KMcWbpQeMTdfVjFaYknFFYCR7f7z062PmlrcPkETcYAGiM2yMFGX3xbHZMBcURxsCLe+
pcMN3NEqDFABgfwpTe1CpsmEJo9TRFb1mQs+H4KDa82+Al5g/+CybpbwCQ+WE4bUe2HWmiN+eq5F
6J32w8iN8nbvcZUptzBy0EHt/qOMSv0fiAX4qDy8dPGlMS48AiC1hw5JLAk32x7T0IE1oL3bC4N5
k/3qMpw7IVvbu8o9LL2tLmEuEGQRTfJihQ1xb1+s452wJwd8ddoI7YFDYuRTRncXU6PsSnZlFktL
k7XFEesMZyQX9woXFccI2hfwv9auy3b+dE3HM9tFwI2HOO6ZkrzC3QkpFU83urADy5qE5Xm7Aap9
oMW5zzEMqIXrNljf/D0SoBh/VmxyQJG24QgEg6bVlxCVpyWwEl1JqLExhjkVQH+3xf7B4xkWMwKp
bEk2xBeeBL0FLLqRLmm8ocZKPK7mgLMG9n2fWVg63cP814xfH7k1zLmdFzPsbPysBEP8zTTW5Ech
dztGJl98NTe1amjzmQb3Tf6ccB7XW8DV5UH6Hb1VOeHgocDnvckyHJrm8V0Bw8BB1NF5FexovnL6
vQFsWtXVMXxgkgL1rV9XldcWhdGgSmt2HSk08jWnMCM+Eb1KxedhSjlVDDY3RDcd0+z1qqI9K45D
Hma0EwayXuSrRouK1Dz2ZkyWz3mZBRxemOOc6QHrMhZDncAjl1qO6w/1H6gV669o/jBnre3hYx8e
taRb80J1VX+wydEK4c++D/thxHVY+rpheyMvZT2cMhwBWAgBWvSFMDVFjQRAv75rBKHpGa2cHP5P
t65inPIHOkiLmzCM6hplg+yrkMs/nArPB4/DUQvyTjTTUyRdrQdcdT+A0cb7VKG3lsDGSL7Aop8k
77k3Bf+gM7o73eJ1jvuhKlYx7rjzMMFgL4n8EdpR9qW3q/fmJHq9VKmr14FhF6A70uXsfrDy/FZM
DC2WS4UuqESJW/bG+bpc5oIlhc4TZccCiIxguMo4Z2WNzyRlkHTN5rtF+k3PDkOikK45qdG7HT0A
bhuRf5yCb2JeocKVfYEpMX5+WO2hSgCFlzp4TZWt0/BjMYDX5xMiXeG/siAUBUvPTUiN+2lAM3mg
BoDge84DlaCIoDfCKJ+2IBKQidOs68XXISVSHD7aDv1Kp46GQ3vnuSYX7Lz5pXeSuL6RWzELZW4G
TMxdcePebBdApyeGSTc7B3NvkfvwVDxDss5zeml7QBwTkZEGs8PTene7aR3mD/kxDi2ND3H4ndQg
2cEVeZX5yf27VSbn7RVk16jaLyf7/0oCu0gAEqQ9WAT3zzUn2+Av9k6F4PC6ncJHD4agxkVoO6GD
J0lk+CCtpOf3wW5YpCFGE1UUSGnxdQ2oXb3CYoEvzZ577/zhzm5gM5922afJ94Bl1IlduzEPdwML
AolvsPCWW8W7D6KrABEkSLtp4qy2Mt/YEcG3s4SNMHXSE5ateaEB8LnWVzI1tz2Pg6InR4X8BpVG
wOURz2EjIJk8dG24J8HiJcZOCR70NX3wwgGqaaDNVSFJQgu284PIIqz7z+/JBmaTxIpUgZZCXT0p
D0Qb3fFPgWb3j7iFRGbnJ5+Hbd4SjCu5blTStlqaeTSboT8z+I1p8HrdqUuX9ebV3j+U/n8MMftm
tz+JmNtTmfJbWVkuclYETx/eIDQ60glluCRKl+0UyZNAHkCn2O1z8JjqYqcsvCK21JdTN20MwFu9
o8o1Kr8mk+gluwjoz8U6wIy/jnOPOsNVUwa9gfZeQl+TmyN/a4vGYinyQv9KclEYLIj1RMls1j87
uz8YZGrIeJEM8QBTrxlLO9XACTWFxfYmJsZipILTHboVN+hXypZPUVwsCrur8IFh96fNrMFFZ2zh
aN1KqfWTIac/6Hr4A6Dd0jZSxNvKf9+xDkUf2ecr6fcr43iDpTuIxD0TgmrbvamBDdtVClD/GJJs
cmmZ602GPCP3oFKiBZ8LzRvgF08GpGfEofPlH2hl5gLJCb5nw9Vx4YcoJiiQri8jw+wJftyySA81
JKhwsEBkLBhiyUrQ2+89Lh+zVvT/D0iA0fN5J08DzzthzCwufGR8YahLzvwDP/8TmhvECKDyI9t+
/WLOr7r88dR926RMnFjvosrvkHVIn58ZYLML2bq+EHsv4THSax0crt/Es5TtNvoeXypbJVAo9G0y
bLDNXRwgsV0v43Y7zdt51uYyUVPspM625AC80N+fM00U5MOVRwvhQHL8cJrg6/6CRD/AJJC9z0RJ
F5Q7d8elluTNX4EPb9i0wF2rBkxuP5LGjlvzKc0LpLNpROFSeQcbKYsZ4O679Ro1GVEL2TmNLnGs
m3itIJhep0Yp1rbVEKnvEill5a91TGZP+hS7qKnlzzBOffEmW1Pqx6OR2L3uRC08i1xzk0qZniZc
kypgMfM050R7uM/Mv9DI9pWafg0IQ58gZzh9H/R4yqHCoQfiAo0VtFXhIhX3c+G/knjMC/jQdS4q
NRWizwkitZ1ukwD7E9GYps4bUaAidZjUtD10wJSpaHmgOA9Tq8dtNS4PMCVPPfhiktTU6fuFdwBh
eiaUyyUMiaUfswvUwEME9io2ABLb5RQmkQNQ83x6FGfOjS/l386/X9l8Z3Rur4+AUxT5QgC3twkR
7pFgNPR4v9z9xw4Aiuk25xnzQQixOS0asGrT+0RnwqkKYNfkCXNumEqtlZzgwXMave17oR2Qv1Oq
O+2VuGEBoTYM1UD19ksT3xV25d+NNzTo2TCTe6beuz6cde+P8/sKqIW7RCMXuPZDYgMGq8Gspcxj
6x8zRYZjhlf2qescTvE9y2TbUYObWuZ3bPAKmNMP9d2HfCEJqLXByoEWarsitxxua+PHFeeVmtOY
RFZTOuPgYKXVppFYy1gXs85FwOaghjb37AWwZjBBzSnRx+8HE1kn1dU3HW6oPUml7vz0x8Bf9taj
mp2ye5NIvl55RjygzpWOwoErJwni/FA7IhENxXXJ1BAya9u5exW6G0CScpgu0dxe6um8ywmaN2TI
X7ow2lO7jgoYVD0mhetuBTE6b3I2gUQaqTUgG4OTBvpWqnbD9tGQIrHiFFLVklN306D+YsatlKlm
rrOmufPigOQ9bcGUkNMpMTZ5Ij8dODS1BZK1tpc/LXdgFH1kU5UAeQ5mpivI21uCXxTtblyw/rzP
RGc2u3nayLMCp3nrOMtD5TTlWBCc1ZYAD5tsCFkLCdNoAKxvrRKFmavmDS2isf8Y9KpeooqRABAF
HdRDZF0OuxQfXny8PbRMeZLQZiIn1CF28cUZkWlbNOT5lOQQD2WltS6VXdz3XV/G+Mb8nVWzZ45W
RtwpwCgY3BXXrVuDLXb88MY+3lCawqdtHREKdmIpsMTMT0IYu0tm8AujeHE+8NJr9iiopZKx/L0v
mHqMQPaUwkV9F2pmxo2XL6N4sLwpOPTw2tfGUL/o4Pz3Xb/O/UCtQKviBRD6NrMu59dSSiTx7OAp
jOYBjVkG6F7sbg5Quad0Yp2SPxrYHJo722feSVvRZFuMaP+BkH9YgWuZMn4TmHD6YM0G3jAqvPLj
GdlDOHwCPqqwTwO8hSNr3gGWA92aliqm40VUm5D6MRygmtEpE2msU+RHBU0xL0SlmDdKUtvH/Kaw
exF20XYQXWTfqIY+qOOWyCGarC1zdJAb6rbg74lkK874VG0wm+jb4sbItcZWKzvDqzi6MelEju8g
MmaEGWPo9dnUytJ4hCU0jaVD6g59P9PWpID3y0sOcUekMvC4Za8dNKTuBmnxaX+plHpmjOEct/2j
d6IjPAjBKNnneDSlJTDhRpJGCQRp3biucO8EzL79iUfVR5mu/v3bkwSaRk0Xb1FdN26JDdDWHRvM
nHvlakkQ65Xpw1qojMosheVqIK1oOIIC3emlKovBY37Ub2biNIFtRryT0niFywuvAozyyVRT/aop
yqwctAs/hUGZcKy2V7ge/H+M6UoNWWlKLaSdcFtFSFXWt+0XpVnd5c2mTh1cjsjWLfcYe2mVFpvw
KGAaA/UQ6cO9bDxxnO1GvZG0Y7E6ByhUi4QsoOIkSrfGUb/KqM+L51Ryy8qA8uBYRPUGiAt6RS3e
KAGdDimgMnIN85ev5oaBjL+MTjvg9PWlGdAOPtjtJ3ZjBp2XGkAHpldC9xuciy34Vf1xj0loi/Ev
fP2VA6CE6DftR8aGOnT4pD9SZ18n9Y2KSXX4IDOaVvRBjLtqMp2gn2Gg03fN59WRTEXfG8Ing4Kq
PChBhkltAKsX5TMZYpbApxoXwomsHWXFEalnE9YiWi4bCUp1oYETUSyovmpxLmLR5BJabvGZPL4E
dPW4F0QbU6Cu8W/BF55E3M3Ss6yUUsHcAaNCAt6HBtNCzq+sccedTKbGmOenc8z2/BAYbqscD3eE
yUdtCSj72zyUHLK1wFdCITkisW7RJpNWGFvft7thsc23ufncqQzEhkM38MvUPaRm5lZ88wFQtZGc
xrQOZHB+SrV8aI1/IeLJA45ck6ey9Hj9r/1sv4JgHXOD0isd5yTN95d0TVoTfQkl+AXrWWhsqiws
WezGQJMhQYf5MyFe0rsWySiU5ospSesoCN9chNr5MX2qQcou6Lx1oMSiyJD+kBtDcNLSxiI7gkhm
WdXHAS/sujbhT+MNQuexVNM/ulMBk/lTUdSzGjFcQXCxaBZinZjiOg8NrjBlp9yWrizC+GxSWzkz
UjH5eQ+5BP4EWzqs1aP5QmxS3d/piC04in/t8fij8AjkvxoZwkDAJYoNiYUlJqMJeIeR6EwEWe9n
etw6E1N7/zsxZkehlE+64ZyN9Lucs3SZLFEXwRdvaaB1/F4VXryIeSUyftdVO8CE4Av1samNOuK0
PPfxZFPBxLIG0Ghd1rxZ3o8DuMtDkU3OqijYRF8qEpolrVFRH9zgVqjL8IZjNNOfS7xE9DGBXxos
o+W+khWgubh+/LIGl8ss+ZWCmk+lZl5ONbHZNDJ0f53ZegD9tTjutF1syleI4Kha8DEmZ7fyqcYb
FyhkjE8j6p0iMNamcG7RbFairJ+E4zXmM5qQsHwfN6y40bV2IL8gIwbFgu2Uco5W5CtrjWOd34Je
NJuZt/I3vendejHIgUmctrFGl1pLbRVfdmOygm0QFMKze02Q2JDoMGgOwIQfOf35gWjyoXQ3QP40
79aRDC/eISgk0UBBSA/mOfWpitIXVwlH1GX6ju7UIQ7HRmTK/HNCubjAtofsq3B2xxw8bNMPYoVs
KxfXD+piyvdBI8cp4ZAVsh6NUNZMIk6RYTH53jdYUztuYXWgMA8o7Ogo0YrOmYQ0mCj7/k8Ti7dY
e9u97Y4+qxfwzk3dVHFVQmfog2ulCmUdYqtU0cTyUPn/xSr8Ow4SoFCo5aPUlyZLqZ3ncfOP5Gfp
xiGPLf+SAzVbIZUnpW6Enav79IMXUYRVdZI3YDKbwBCIXD9mBM/8xHLMh3SJm6oGESc1aXQQmfHW
/h/RKRIwvZcP0dKFMFHKuKS/SZVEtAy2ko20yqn+uF59WS6nmDu/W9UgbrxkZHojVBxplQr2J3xN
/zPxbnumh5x/L3LIwoj/9kAjPN/xsrEMHxvYX8Zk5F3dfc9aXE1J8LG7HVB+Fht3xrfG2zv0iFTm
AKbkxb6Nr40WSfUJHBkY/fSthq6yY3e5sJJee2sGDvfVeXkICh6TwKZ71Idi33bjNz4OtSvWJsic
hphWOItuCD8cypwV6vGJa8AD5KnO/SQScaHjDQMvebxnlvXakTupMOKBSEqmJIVveOy+5a4JXSNf
9Yv1+6RsSx/dWRP0IYJJtto1/gGovwQQ+WV/WgvMFMqzWUuonEom56Uj5o7izq+Za26sGpsMlOPC
X6MCCa2LvWgjqauTOZmSN7hZzCd9qwD6l75Sqof7tiHuZdw+N0wVVLAN2uavTIFlbfNVT3rjL89V
mxYuOYC8v399WQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      aclk => aclk,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_1 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_3_synth";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      ENA_I => ENA_I,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I => ENB_I,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B => POR_B,
      POR_B_0 => POR_B_0,
      POR_B_1 => POR_B_1,
      Q(25 downto 0) => Q(25 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0),
      ram_rstram_b => ram_rstram_b,
      ram_rstram_b_6 => ram_rstram_b_6,
      ram_rstram_b_7 => ram_rstram_b_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B_2 : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_3 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_4 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_3_synth";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\
     port map (
      D(13 downto 0) => D(13 downto 0),
      ENA_I => ENA_I,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I => ENB_I,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B_2 => POR_B_2,
      POR_B_3 => POR_B_3,
      POR_B_4 => POR_B_4,
      Q(24 downto 0) => Q(24 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0),
      ram_rstram_b_10 => ram_rstram_b_10,
      ram_rstram_b_8 => ram_rstram_b_8,
      ram_rstram_b_9 => ram_rstram_b_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_3_synth";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I135 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth : entity is "fifo_generator_v13_2_4_synth";
end vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth is
begin
\gconvfifo.rf\: entity work.vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top
     port map (
      I135(40 downto 0) => I135(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    next_state : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized1\ : entity is "fifo_generator_v13_2_4_synth";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\ => \gfwd_rev.state_reg[0]\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      next_state => next_state,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\ => \pkt_cnt_reg_reg[2]\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i_0 => prog_full_i_0,
      ram_empty_i_reg => ram_empty_i_reg,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    m_axi_bvalid_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized3\ : entity is "fifo_generator_v13_2_4_synth";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\
     port map (
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]\(1 downto 0) => \gpr1.dout_i_reg[0]\(1 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bvalid_0 => m_axi_bvalid_0,
      mem_init_done => mem_init_done,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_4_synth";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__xdcDup__1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
hkYW+OZm6k9gF5yAUfXGm/n8kfXYD6tjFQYha968Ws0SqrM/NNAjCrrtMG8kIqTbkipnmceefxNr
sB0PtSpUrw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NEPpD4CxNBVJLV3hg1agn83QnqiCz3YuR89MlVuNyQGERKVJ+uGolFDqHFzBKLQArFTiHBWivkzK
A2DQ42XdOxp30NKOgHjrjgmF+fZMjDs24rn3Ue1INLHwTS5RT84Kih7Jx/7R0dl03/COJq+33l9u
7l+ArdY7mLwqqI9iIjU=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cfBwEwc95LpKuxDGqpON2gGac620iHNKrm/QNXYg3/OFA5ZQNdpdhRz4vCTQRVbOg7b1nIox6GR8
TD/cf0JW38RU0NuY+TR6CkFT19NCdy67gR6JTDdXifhr/zTKjOL5gvp0XjT9PSLwwPyDirNX4TMa
9y9X5pf4gEnt0dikHNgySZO+Qpr30MP7n6oAjuxowlf45cfmPqZthYPnIjBSCdQGBPfSF+kZ2F1N
XCDEja5xE4CQshPPodH5njadc6kj7/qp9C4PfKcyNtDug+qsws9UK25Z2IFc8vk6/15HlIkQHkXv
Wq0iHaPLidqh3035FinHyPD/FDnfGGa5Oa2qcg==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QmjD3HAHcP+h0RsjR0iH8h2N6drNxei50nfQN9RC8HobMEaARq/6rKjZEhHXMSCStQeCMhyVKRmN
HM7ZrqMf3W0s/8U4QMqp3M1VuYXVjEe2PCIpvtRcMY3JngdSWOydG2dH6dDA16ehxinMKgIr0TjA
PXA+lfyX6yTs1FWrne/6ufrl6ZAPpNG7EDKQ2aHqSm8DEXT1BJYMblBfAjAajwaJmPEu1aDlQeNo
onryTiFJkKP92pcZLCCufZL8ZAJ5uMvZZxiZRsiLd0BnCfOe3rl9AON+q53U+iK11EvAkpIBT+Cc
VYb5NqVAVaqXbQrqo3+YHEW5ft3fM9kZnlFDew==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FkHW107swc8fPv4xOTlQJU6PWERObturlywl6rsGCswc/v367bmQ1Maze/8QdmUPjEYwhAcHKVMu
7U4o3CvYhmrDpYiUQdQQ0B7gAbMZbJ8MFY5jRxn7KYDk+Bi9Ov8092IdW1a51FPWEVPmF4Kn6z4E
DSqpQDL58qieEUnrU2Ltb4GLJc3NrWTLvnbvRtHUUuQWTMZTQ7WqX4iH2dZ/EICpbRjlAF50iMAS
YHuuFTRKXcIFQlKYRyeQV4nyaA5JGbb3RC3N/Q2IZjdSXqQ9EOpmdhttpxReCnsdJiD/pPCtf7ZN
d/TheLy1Va2FZR+p4MozZorVui5/FtcCwKy6aw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NgZm/7Jvy0UZQRVxBVxeZ/odxMd59IlnRFHjM+6Bof6o6u4Qy4u9MOoQ3Sr2paPuGq+B+5EhdcD8
a5WGiurBrPW0qF+L2CoUJsDqz0WonRehZECQynibSUlmctvvMyr790pwb+C78gtW47p8uALYdUCJ
NhcDkV8fE3jFdDEYmfQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TxQNdd2WOThZCBZEYNgXxai4jK9AqWD/GRadYnarEfzmLUfcNDUoG7DxVWHCdTVuW8i2qZpouT1H
FUHt76rzZk8vI2tFLfUbKyTaRqik1aYwOCp1ZdqbgqQEDhBRWJjGxcJuxZbSQ2z8IUgiJ0eT148+
nf9UmzvYS1jrIsN/a7K4EjyRNMk0V917y85rxdk7itlisaUw4Cm72z9slByFtALj6/077uPjcK9U
mbWm7PbXk8PT44eQeaJl990wlWvD5/8BZS6AHqjg8520Xs+jftSeB6aNqTiYxfp21FJqmexwo7cG
G3BH/DRHhP7ZIsXHqSaJJFo20Nx9VgpLuF5t2g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mYxqbqfLcbbk1GOU07ndGsEestLmjJzlreZaxvKHNpGMBAFzlwVvNR7Meg35xMEUsUO7ciVGXK+a
6b4YI5ME3oArmD8oV8Rs+toTFjm/VBQggBxJlBXcVJv5bD06eW0hWN1aCs+5jCxPyo6lvklXwWVH
1NNFQ7Q8l1eifaAYRLIFcAwDLOM47Gx+9MpTt+bt7KbT9K6++3nQbyAfbZkEUuc6RB4f+5hEyvBq
bMmlLJe2/kDK0UJW9Ta6SP2Sk1UnDUeiJ3F7yKvhIVyxD1P7jCmZX72NwG1DlULFSPj9wI0DN57z
7iwccSdJ9S6SzMcemJ3wooTkIf3HBkMP/Enfwg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qhfEa+NQV8cMyF1Gn9KVNeBxALPWITKGH7kEtL5H30pciPz+xzSTt/vDxToBJUBlTdKUCitNvGUB
PDj10EW205UNF+un+9RFHEAg9HNH1DcvyQkt4rDabLSjiXJcWhi7SCYzORUMjt44s+ME0sPtHzcj
bzF9gVPlLHvQj27bGqvopFxnW7Hysxgs6vY1qZF+XwfE21gCd0G0DmnIPPgnKEWBy1N7WgMMRR3x
toPY9ok8AUnxhLtGi160DGJ6aXyFTPw2jeRqWkSyDHRdAjhWRYwLhuFGiHR6WsQgtMEsTMJsTzgo
khaRz14XCY4TswV9Ga1NXVpkUiDgBxb7HXMW2Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 102688)
`protect data_block
flpvqprzWKO+aoiFHyCnPOL0Wum2eVy7JYH/q62MArCVToWNW7odT6cy0TesISBzZWkqmMYdNIo1
HWavbIuJRXUUF241uTDuIhW6K+7LAcA7r8yviZPwJJduDOomWikUifiRnyVFZwDwUvvFK5JIjkz/
kdWCiObtlYl23NEqNdZE9DgTykefZOPebAflIaHdLY8oJZfgjthizdGZhdYBbkWoqF3oLSkBkZG2
tgQIJH/CNPJYRvPSFUMhRWhKvyXM+i7vh8MUWKDRKBdprMkXDFB7CoUEmxmPUtmxdVmpX9sE0Zqh
MvD7xTc7YJ6HrdiVFNfWoLdZZh5fnV7waasQxJe+pg0g5aY/kAmEUL99DqnhqaGxPXkqR3OfLpCl
SXFsaN6KZ9D4RtM94ZL1ZGquZpDzFAIiGex46zaM0uj49wuQflVptJ0xpp8Inh5FLCUgyxEtnMWw
WBleKzluOV9mu6DldVGBZSe/3Molpk6Nx8UI7Yx/w42T7pxhF6xfvFv2/kHWs0mn6qVPbjE1IYal
4C+d1stFc4pKdJnIc0GU8vBWtcjz6O+AvzZAvUjW+PjosKoQUrmfqq+nq+TraCnEc6LG0ByuFizd
VvGbLMv5O1Vmq2V6qaSmk1s2Zx5PgDUerFZqtrI3uwSui7k8WO0lKEHLu8oV82miUQWPnfrETQuq
oNPq/Qqf8WkHZdzWxDtX8N2IRM26HJNboxmLXr84P/DljU99KIZ1SVcN3xA4osFIbXbFjkaH0gdR
h33wwqZd4dyaRJe1f9pWXkF/hc29J4E0gP8U87GozDd89gaFNRe5FZOYlPyvKOiGHJnRlaDAjKlz
b9d90JWFkR+vqH+8Ll14JaWzkKuQewJMupwB6WKvcLcyQtdxySb/gSVpWrQrZgjnvKHRksJmedWM
2L+IecvRlgSVgJ3qQrQm3VRieZ83R47QMtiAsPMjfpkq0dNM08Kq+Cg9WVlWHxMUecKToIWHsHy1
yz59VBHsFadD/1DY89j7ZW0+ta+VAF80KiSBt2VbklNjdPIVthiDnqnwzQ5wk6DKrsRdieEBfET2
2IHKXLrFEZTju0LapBaI+BbPldvC5NYNyA7Qo858QwOCeezFI4Hu1o74XovcSMzaaLUmnJxZaeEJ
eY72Ay3jSU+iiKcei2I7SIQAmd9iIxRfzpr422ws/+VSo0epf49O9kwG0GBcSt1qVS845XYVtz6w
5/jy+rc75zhd7JCS+egI6A0/a2Ee+65qot/0hloItzrKY1rDUgacqvG90uHpZkrmBur2S1aI/Yuh
z6Dab7AaDMV8E9JsOxFuSd0urz6gcaOnohFjGtOEh0AgOdbF/Vf72wJRC6NYh01vsluENVWjDNk/
bmMMJXjrSaD0BPikLop2s5FwRvd0UgZ0j/Jt4U4dU/ae7awgSNMSFPlbfvokm249YYicUVDoB5i0
B0JM15Mf/gWGDeDgrVE0esfrQYaShkRmKAn3V3gpXf6H124uHXWdAM/P6rjh9b9/sw1Pi0zL5t8C
4sazbHE0Hx73Z+53As9dfFkkXe1Vu9RMCQagW5mVQw5LDmRcBjtvtuRDTv2zBYS2XRAbue6tWTaN
eEysHiD3aKUZz/QaeHbRiFA+mBfswhwlw/bSfarebvJ77ruCxDGJfkYbvJA7M0TRJqsjgMtWlJZ+
rWpFDSJihop93t+o0IXsXCuFXVh7eDoqVdEVtMcWI1WL2webtCGRkAH9xofyG1yHZ8o9Ec5w0Oxx
JRUc0lyGs9DHGSgiqoDJqtmBDtmToutUPvFyhFAy1PXtYLB+JAxXrby9PbI/AYxtDxbYrqkYotN4
D3MuLAMK/WUdUNh9owxdckqyXwQXpjC+B9YVKnTdkaEORlcYi1OBAgp39kUhihb1GD+XDKKVs0v3
1yJmMSKYQ++PV+O/KsRskA9PAzpKtleL1TUIDK7mIHw+qe/sy77TczfCjd+uSkxVuEt0w1FnU/Qs
9PNH23vMfWY2H9yKN/G3uCkFGwi5ZPoa9RMInB9xyQBECV83QMXgYGCVySYMqTYYrU8q025aZuZU
itLpqdTsXx+bCrUYJ5HYdOcPHhAnCmwsqg83dE1szNsP4zROL1k9UjM0rHoaGAWqOr9YZ9Yngiu9
n8J9E0AwGj95YTPaKZJ1gORCc0YxS6NmZ1V24uDld3vwXJlxUyAROmV7Nd364RRWzxtbE0Ib02H5
tAeB+ZFqMdvPy3VSBXbygQluEX6Epccjtdmcu+oJ4QOARHAlIylB72H6qYMMpzCWQBEJ3HolVa0D
BYIDQjuWokycFTyAth25xvH/Tnsv437K4cpQ1DbOmG/RwnJz4jBI0LYGdmCiwkpGfwhGkpEZBGQc
NPpwYfD7qPOwGy+akJhQm7aTm9s+es+YBd2Zt9Ei49WrpQ+77Ds+yC6MxkRai4UuE4R9ta0jb667
stl810u1dikGYz+gPKSTs6FU2TnfZpaYM2v/Ov7ESiP92D87f1W3HKp7C7Lm+pAmf60h6T5xHBkk
7adeXS39j0j6wBWLdrIQXaxecd27LBLbVtutu/1oCOjUJ59GbEfHUS/oIEm5k/xhvBZCX5oGOhqD
QierZWYnfBM/B0fXY6V9yCeo8rIP9YoyzMz5eRatYnNhCI08gzCHTAB+BGWmRoYK0x0FigSsqBOX
vkN/rNfEvNTTkeVycvKm9cPOIcy5luSWaa8kuPfhEvnJ3onLlpiYf2tdHaV6B6mQK6k4MDN+KA86
ZQP5AC6mE0LZpa2PTH4GXwY+eEMGEPK4IYFBfSf2KQ5LNDFi95j6M+qpwtfHj9l5fL4oMO3zc/zV
q5Cy+x+M4ZW6aME/iAwrt1OhSPVAts2rEpJ3/j+xkFWDHgIauXtFe5KLW2xml+jOUWSAEpPd6eSJ
7+8gCaUPadsNoq7lPZK+9xUwjuumKMt8NB8lSKf7S1c6Wr179oxJieIgqez8hSvr1X2g+wQVSVBf
elEgQ2Lgr3jXMwXrdlVNuNSw/eGMrPg3Z1i7b11FUx+HOInF6YzVgXgarSP0IaAgjrbDOrP1ZeAa
GOXgeHkpNKhSNGwRp+JQQhhB+XEfJi7IvyVHWCPhRvgw7pBTDoevZmsuyrpy1FJB8tA901THBloj
mFrhjUf8ihHp+T93cqgkkwsnQsreDAQ2yYecL4JiBTtI8nOrei27wnOZW2Mt1gstH8e5p3+Fdwlh
x5wPPBIktyVy8wWFsjBvGkFejKBEvIcGrzQ9+VpFTq6Ujp+a2UQ/oQ+ccbmQh8Cy5gNDhf/HyghS
3nqhR31dDS8luiUZGCUGTTX1i7kDHfELFyTv3ngPINrW0Tdznpds/Hb7OUBiK2yjYXZss/farkbf
LlsHi5m5yj6tuQ9hpixiBtNR2TMuBVQJ2iTnK9VDta+RiMPbEk6mY4zU1RVv9RQoUxw1m17sj2c3
77pDRHxXqwnMJryMu56uclAGtx0/7qNHRTEIDIaXYElE2MrZYvF/6Fk6+lIoc56RgIGk8Mzs+QYD
OV2+8VP87EuQIPqya8NMRPIhaoSyKpv2sD903+siwvqgdwIWwFaBGcK20q75yu497Ml0z7SSw4nS
dQqxpqCsBJWit/wHnv3TGeh8GEZy2M1P239kLnUgH/pkG5Qig0xceK89QUMRiFAGuYCqP+WriRVY
XIt+omgv6VxnIzP2iHIjo4VYLj+BJYnFq03b07wH6gD73Qrg/uVJCbMIL81bJHZ/OCF5/Lxf48qC
wopLCY3p7Tv+7QCov+OzBfte7zgpIYV6/HC45tqNOyX+N33b2uZvbNLggj7j1yHW+5P1iE+kCASA
txYq650GCgnzs8ohDzAdmfslSavEtAu+annnKGnhsjrTIjU3TOTHghQGoM468vRCKDJp3vEKFacm
QtvhrMXVVNOLexv10f//4wzbUKFCQoz2RYGcUZhshAxPHp78bKpMpkeCv4YAWhv4E3Ia7ek5sdkd
n9NrTCj28Yu1XWIwFHjx58YUOPqvPldt/uPLyfneyPjxBpvGJrY1HdcbR6WK5jErpcaGg2ZVx08U
xzjVEmjwGb2jG3pzhhLgcb6JaJMr0tkVW0s3UBz1S8SdwXx0E3+ZYkSmzOMbAP600qjqlYk0s6B8
m9bSw0PPvSWmLFEANGiDhHUIalFS1rVujc7Q4+SqwVyJARct7yv8jAZtQ+UyWYkFmCmbie6D1fm/
DKl+rhYp5V/YL+SzNJ0zs3126LdiNHoeAVRXWKXyuI4ej9GqdAPkJcdkVhQo8xhbausx27nflIMh
C/ZnXFu1KwMUqLMPhyroSIYCqhAS7Hp5mJKTs2vrh4QSRaWpMrAiT4uQ3nM5SBhU7id1L/OZ+Ss6
rTMoGjiENQeWEgMiOTP8+t7k6w2KIbxd6dcACpP/kKEqvFuw4SLQfV+zCeLpAfcs2dONg9Xg1lBd
8BICAEpCxpsu/evbXlDn8YoVG+Bhrzfse2PxutokGWR50RUjL+ulkr1cwWtXhI0ougNt2hHD00wg
1gNnEmcgW66sIKv0SSOWMOun/sYoDR4ayF1sfl9tlf/swXzBrOSnGNbzvabnu0M4qSwPmuGFAMnN
NZUP/J5sizx/q8cOcaL4rlEi4iAiunWp0ojOcM6w89w9vzHK1zl7EFbLQWcEfxuJ/KI70KIk6qvV
GrRz21RHexQcA13qnNcg6ToeHbldJyvuHP0LTol9ysw43W+KMbN3c7fe93L2Tl7MHcfZ2VcQaCQm
19JrwYZd8Q4TxAA+lRYQiOa7vPNj15ctHTMKXAVy0wM1KUbpfVjApNg9WOUfXtaScKEOMZCfT1eK
9nJd5DxGMBr08rJll00Yf8wYYBf6VbfBuEmgnPc8iCdupLcqbzzm8BUBc95Xk0MpqGmVn1oijYs5
VYOyapnV67gnij/bxnCMeedHnbMQVhBIf48MclRTbhbUj+Jrzey19UoWffaBsu2QqlZFXR51jH9V
QOM5zCYQ1xfV8vmv8jkIrUjH5P9J5CHFKwqELCRZ6lfXHmlK5BqHkaDye60nnAjbhxMzS6eBRKU2
5KNq50soza5/trSv7FCZ6C+pl9z6DUCXdDwddcJ+MdCthpv7ugwVzSwIfBvRu9mWwBBDi+FdjF3j
S2snMMqaI1j58b+izmBEIWJpZuMWRPkbejteGt1E1EW4Rp0UDv7sCfgldCx9QgS2QmQ26Le1MD1L
WhBtM/xEvntYsql/3/7/zk8EowPV05/sbui71qi1wE9uMCxoKKH0SM5qq2twRKlnvFJSuGwjuR1q
nWLCxFzot3wbIoRA/uFHcxB0g9G3d1ZGCuqH/X4Z7xi/oF5CLKKdpNuruz5z4T7opHPHwcirEJES
k+5I38zzY2cBYLjzC9qO/DrP9s88ZQ4UJSSGOS5fRCebER8MoMTxH9UawzxKm/ibSHLS4hMN9Zgz
m9/gzlHoxkRsEWA2cqm0MRe7p86WbtR7h4McbIatCgLthM8bKRpLwjuSBakE9WXQrJFoHswkvLWn
l33Y/jnv/7xCIyvm9hm1tD9HHHicYDAnjCTrZqk/2pbU4YiOQkqLnICI1jU7u5Z5sn8wspjJEWQ+
w/KFEPBxLM3GRdb/tTOCq4WylTgGsiytvxZIrbmF9c3L4NF9uobo0IEFL3Vru5k898dUEVW4efKy
GOXPIv2aTw2yl3roaL68ahxjbtxyQZnpNw1pVl9byERu5eb8zCTRJsD1YLsCHgSwDH3TAPmfSIu8
oXAA/FI/JzDvi6mGQPzO/18WZIdbw+QDvw+POLQwFqXqLdvcPDMNnD4RqFGBYE7mo7XCT9GZ82qW
4LLgHyDyqTQOEUECQ0eaYKcTat8Bw2A9vNXDFiZpXdFDJHaIEqXGGdKCuLmtxWn+/kQ1eh4RE6m/
Df/AaHWp0dxfUgk2nx50ja9JRoEOSTwijNi+EOPca7Ig3lk9UReBThjclM1rG6Jglvvxao2DNLXa
EFQifmMwtA84W2lIBqYsBbCTs8RY+LxKpdz4mWuhKsuYx0DLmbsHuLUach2pzJ5NCOkMs1RJEHFu
uvSb7QJ45X+q3M5h/eZE5Sy64Z4P0J4+j4cfh4QhnndU6fuOv2kldViwnJRCYBIW2wWZWO1DIpPE
qN7Fei6dJaehZjslcJ5zs2lCi4C6sh/JFEmisJi1mei9HkBUq6gatovYIjbnVr5FEKhsu2R3ExHn
k9fo9UJGeZWtCvR9KCUvu5AN31cv7KDkUSk4yYEAMUJJwpm1N3WT9NJ8g06CLujtImsxwjZMl7YP
6fQJ+LG49o/or9VIk5LBBE1S019PnvF4PSCupe7g7I/rpHjJKZZ/zyreUvLOmshkm3BYSDiX4YOa
D/yGmQakowvlddkd65eHKgeddkoaa5blO4Ztoch8zznH9JxF56DnrrZUOkHVfHOmwXvIL10c0JHZ
xQ9x8fbIvD3nM1l+Zty/eg5pFjcOQ82q7WqqQ4Pf0WPd87Ceokg5RcV1pDKrFAgyeiAuc3W9VeoE
80towPztS5nBWvD+cWbspsTmxcRb1flVtiYjvPjpvoDYCNPqIUaWMbIGYvhDfwo0csFdeke2Uuvi
SJLETuez8edOPRMlQp0h7dFt0EVCYwXh5fOWxWjugIQmt76COyPPMxWRNSkV1aUvOLPPAIVWOC2f
2xwobxngoTPTa0liwtm8GTAT24ZoyVe+2NMFGqrhMOE39q6QnxQDu6ZQetQ7SKfu60kIabJPdNNX
FWJxKcskpeqKC7rsz2ifBtK6UJCA+3e8SK68zOOKiEcoQBXjOICTl9cY793WkSo9ZD3adgP+KWs+
h4v04iA876vkFjswHbKSbEPilSPIYmdscHap1Yy2U9dHXzktQJ+IBxsy4lO4IGn3uJtOMCiy5jpK
rUkn4Eet25+PE4IOfT4OaNROhaDQW44hhOzj1ghZiUnXOJh+b7KLLkDg1eSdR0V2nju/RR8jk/sN
TR2yPBSzZu+lWlHJ0AmGdrZ/0DAXlOWcyW6JxJl2FLUFkosAmfV2vN+aaQ3qS1zCX+E+SJasRynP
7tQ7OCxWXV0AP8/XQ3BoAZhfQk25smTCjM2ZlNG11/pIRfX42xiVe5g0MsZ9Ylyokl6V0hNCN7dq
03226pjsyEQm9sImO7jNyokt2xuaVuORYene+U6PEUs9yqPkfMyf+LXI1BmmsOFVnoTMzDWGswPh
h5YeJPa+qBOcPStPb7/o36PCFNIAHtxQFWX/7siPZ4dSZvHNvdufP5QAng6DDRulYtP/Wc5dPJ7D
+xQegUleOWNYxtohjOV0xSCi2lLHimmajCDhI/qj/yIt6Ktdu5jTlVQV8qreaSHBc+Slv/4kJL0/
J4juG4o4/rb+YZId4Mt4ajVRLNpyAm5VJQpcV+LuGUXzBaMVtXP7QR6+xBIZfaRiY5R+Q9jY3zyi
cKMjpfFZHHq4b/eFJFhE5FT6qzuqzg16hLhDOtfqeba/fktmHVYeFL1gWB8M9SvLe8+TmWLmT2dS
riyyM5dbltCCBxJR+fbxgchvR+Z8Gk3JDsOnacJ6YtXj5QJ60CTJnZiIVjHD+q8HRUZF0o8dRrK/
1N3TBXLMthuru25HFk8QF1FIkzEb72HYhlOEgLso/ytMVJPgs73rUOdEqTk9uyHV/GiHggyzTI7T
wKTqDoIQ4GMJ1Bygtoaj57Qk+wXszuga2UIvFiQ1vxU4kCkNGWJXYwJoR9qPhEozB0YVOBT7DZxG
MkoUgvyjV1/IHmWXlTewW/njNAh+Zgk0eVeXBDG6dDl0E0JfcNLydmncNDEDb+DRukX+JzKFMzD4
GAvxBm92T6gUQgv/QavhG9yppZVAdrT2H2rnhVvCCEk//KXK0f+Q5vA9igwqS/UyMhT5XvRZKZG0
SVqQOH7k1PVS1gB/hn7aQkJpjtlXzxezJh+ZJVl+GHAkjX4ojfDDTfw+qZCb35y/0bKY/3dyIW70
L2eegRESHEiAbKWdbrLZHggiHpdT0LwfvHTG+7PJzUE4feTI4lEudEusAa6SnAHV2a14ESAYQ6sv
Urih1R6jvLMXWfR/isoZverdoQUq8IJXXRSNnxhcS1z+mQ3DQSLxMBwqNoRkCQmpUb2qC3+AvEL5
sRYGurLkaMr5v2V4U/mERgqApcSP5+Jg6VTwehqdFUcK7SSDRdWPIhz6VxYX23VCTvJSWNevUUg+
xpYFiAPihc/npzJy5Gz2hAwlYz4R4i/MipvnVJh/2OpQPJu6i8iS5DrTc18rWS2lUv9rPzcAhotr
DIPak8drt2iokL6umgMJdWZ5Ua9Zjvj8op8Of2g2j/N3WUlGu6TLh8DT9wXy1BXeVtPAcYrELBlv
bCzU8aZyq9tc5YLYhA4B91u6Gp/t67GN5Zx3gjth8qmjO7nAPFsuu8AsGLIr0yQpf8nzrf3IDYR5
piocsiDizgi8I0JASlzGWF2WaP0gucxfRjA6ugrkoKJX8HsNRhH/+ZxlN1gyd5gzxz49llFNEaQQ
akfoLZY2GTHT1ezmRmmh+wFTfIpvX3PsieYlT60scc9qNSwtQqIgUggYnlJhxfvz0tA7rll5dGU8
5ZZpLZONdFQmgLwuBkJlDKjMhg3rrIOU6/eH4p3L95/9nAuzNcoFxQJRINqrxf+/V0rRwwI5z1LN
qDn/8VDuRmnodEjjc1KPTvQ1DY4j1hisu7+ybfVV8q49omGMikkLRmavNR/cVWiUvhqJO7WPxvJn
Vdo15Og8q/hhQQDjRs3Qgdp6XbfeBs9+HUQ1wkuWIgdhDgbYdoR1yMMIWjad4ep/TE+jTyRhatbI
i9K40DxVE/BfA7M9RGhbMFjfKZpQxaBF+Wv8eff5szLnGPafLxfC4CUg/yYMhdsVh8RCWPRcVn6n
eC1gAeGmZqzA1YYXXNBIAF4NytswSb3oG5NKEPEphpQZtDlOlGs8Cb/Qmal4dB6xaTLIYuMjW9ye
tQIFtOddZUOZi/o8bliuth9PVkGsqktJn/frm6lHh1bTlhDgDrHPby04/WWeDAC0RaTj1nevgMZD
yXwXHDNLBkLF3k07Zvi97GgCg5crlg41wpv9jeRDpIzTRoUjgMkHATVxdDC6Sr2mi0aTJYVc0SQh
jShQItZLXvjewFWpbsSyPSjRJ9F0+fofnfiy4L+anncgx9YN9epxwRGrEjsX+tqhRaSBKYgIPHWX
bxXtsTtKW2eJNZREoKLu5T9wVjMFpX2EiFJo1qfCTn9/ntqb6T7MqQJViI6Embx4GZNHSD7t5crC
c1deQlQSLLNj/erfx7P4Bggz1Vu5ePXYyiZ+Nu7B1QM8T/9IdxYAHlHt1WSbBv5+GxALP14D0VNu
3NAuoc33V8ka7zksmdPfJgjDO18u4+Xbw16OE62KI3ZrpTtji8g54xSqlXwZ84GSLCn5lA4Pfab/
111NsrdnqMppBsF5MV3Q+miJgATDECDYq+YLMQs+q0bwFhVoMqT7rSkC2YCTVv+QDOVY11GLA/md
vpuluPAVwr91sQBmL2ZJCkT3/L/34aqOIn7L+KwpCEXy7ChJhI5YP+b9T1jkkJKOKDazP18tuBXD
AQc15hBcEdUle85Rs6aA+O0AmMnDOLUOIc5OuMdzESEzPFg7g0iPwhMZPup1hsqQs+ZGHND9ji8q
wH+sYrFId/AUwErAr/AZXea/8FXUkUcSuHEZ0ix2NTVf49/5LYVn43gM1oo1xE3ow8tuy7xQUUD4
AZ9Ofa5e7gsRGNy4GP4mzQ+yUTYvSZiE+JLPlDtGT5ILahhlHGfOdFOsqshnzMV+h00M453HI1zZ
phIm9SHPqidvJoieVqQuLhPCXfeZtn8cA/MlaW3NkXoqzpk+rpInZf1GacZe/7yu51nfehJ7+xEf
kEWyqTqfIJT7ePF9PFRXQ/NIZrEWJvPvmFdfv+oC+Xb9a4RsUpeubJ1pr6ndbM3tSIJn3sfbrMD3
em/Tg4N0ihPvchVkKd8vktflfVDI1+r4cY4DFGNq7qqy6GZL7x5cleqUPCVQwuvWSRBSrJZoWY89
kqIKs7vO+W+IfsnYihY+rakPtIyobcLhHLt5gcBlZn7n5xbjN6jBamtqV1icGjh06GeYxZVbUw/b
thFWz7L9zpy9SF8p7qbWVfkU2FHam3Nfd8RANNsBPfZmji+hvObBNb4Q8uZ5RFHMDo9z2OLCz5cE
qUXFpj1D3AZk55HtW+HsZrouXY2cBf8XQAtftCtUNgjstzoO39DzbLlCPHK6QxP+PnzM41uY7kLf
gbTbUWuHz+y+VzKKPuI+yiAiAB263RBDPozpjj6hqlbCRrVacXLqWC4LhlwpsHOGlnOC2sgLD+fZ
NCp6KRn0xVBuRtDqna5OYfNsJHbuvJf2YFMIVnYQNDPH0H8RPtcmX6zmMr2E35/ybmBVFFuVL3A+
UA+RuuA8l/huMdNv4zygOHZqp+CBxJOqqBz8QFQgZL53bvFeNZ8faQUcPD3rjR7010YhR69PXnsb
nWiPHeuCBbVi7JDmOhGBIPVzXA4P0TIKNoZVToZu/IJzZu304vFoZijAR9Qs+DHDmKgL5A2Gw4XP
6reqIejg93EWiTb8bVZ4t4AvZYG289V49rlE7U1dHPCNJN3rhgoqtj15uMWxyOroakXyY8BaaG8r
EcvzvvxJeUKRGK/v0TEHAloNL+Qt4tH9QhynN6zrAHKR+uHY8cFl+ZqQMdpqGGQbb2f5F8upso+S
HNeFMpzqnAHfbTbG1xb9Yt9mxd/a08LBXrKe/jAPHsaXXsiHGDfk+q3Khy2r9EgMeUUehbMjF4UG
2TdWx8lkn8mXI6C7z9Fm6TyiCjiusCframXjVcMxYTwq9QNGMuwHNGFrt2H+bqMtcl14JGJIK3Ld
utSzPNW4lUTgAtgTxV48nIXvzTbHmcR7spnf//uWa7fkGmPbLcs48f+xaYUjegdf/6KnAWTsAS2e
kGFQx87pCdmlRjOkBKjnv2NmRN1r2f9COd3dYAS8YtVQWz8aN38j/UokQ4MsuUm1D7skdr2Uh1qS
CHlZDYzqW7AsaA8kjdIMCrmLNymDoHcY/Al+Tpt/cpnFEKAal7fln6lASt7lHmCKpwxrj4m5ze7u
dHFH+cluhmnhW7xg02FQ8EMdo/iANEkLQvjp4YHHJ1SSm/960s3JZlpyzv0R4jeApaHXOdyfQJFy
XT3zGemFWtg/SO1cKG7CNIfBwH5YladxbS5/+R840IzBNfcf8EHRSZkbu1Dt69HO34E5ylKTYxya
vZMJFWj4uZNwL+RHJzJqtv0wgF5wvGuiw35IVNV2NI0Cd+reWSwQIzfitJdswWU4PY6t2HNO3B3/
46FFJhhu22IKJbftNelnMS/SLOiTlblDB3F055+Cp4dlRSAV3VDRVFFQRw9GE1Jxet02EJQ9w84Z
Uh5xi/jLMnsxprnCLTKNMDgZNu9X1Vuq09bB5qS0UZZHPT+cH1ha9Ye/Falwndql4wZzhpLyjZpJ
gEHbACoWOTzCrw+Lj1gZCHOd5VHZu5ZRCQ7M2xLGf4VZRPd8fYvQgCu8H8w4Wrl0NAcubd/Y5qE+
oBYU5CEVaFBL55maeeWXys3H3B+Hp7RWqry+lJkzti17wnUEnpuv4Py9GhjxT33yGx3Yy6G/UDbO
rWI47pzImfSt/mFwC7z+Q+xaFSxwNAqSHF11CAYuXRFmFgdyBZcwxIgdA7i4nqwNODIkCwt3Kc+J
WOjoLEtOOn3rVn33Aqt4ELHMZY9cT+ckeIXd7FYj6CkhMFpuUciFUz+Pr+I6N1mzEsIElpAWe3Ab
HaE0CGvbWd7UHouk5Nljm2fW3BC7NQTFycWRCODvz+0i2cbCAADRgUjCSsRShgFp+dREDb3zcNfI
3EE6AY6i5GnArcQCu7DCK9c+jetbQ3Kx9BjwHSsmeSs5hQ9z5w+5EytY0NpsNtFU1wBLr2NJsbNV
cI99vSUNaiTmb73czdOIN6ie+EtZ5tk9l7ohMqw9K60QOmWVpHIwWNBcdFTZOnkwABHkXnd9M6s4
JNIGK89/tkixHaajVuJY59opSdTvzqfAMWUJumomTWFc2biD+bka30eK3vV7IJxTLGTqoWx4E1ZD
0GnwkydYcgtdDy9olublTRetH+kRHfElWZ8+0h9A2EAmUhg5ZDUJzWKXQLGyUucZ8aFjFiuiY+7z
6wxA4AdKzeb0QHq2XBRBrdCjjAJJ8nCm8nK4wBqpoe6vLZgLM+D27MQV7pXAE4XEGL83ey2RiSX3
fHZuWM6h+DqWxHtJOYKAcw8r8BnqzBL29OtlKGrLEkoY38E0fiyw05lc9H6nl0rzGYx2vsbaa0E1
/OvKjGzhARxUEcyHg4+CRA0Km6rBJ2WK+KFQHCj6IyzYQC2cU1MFTBRosCZ9M7Dg2N8aXNcYMFTD
VijkN+s9cnYNvoB+PMzE/lIndB/+5OAkXG76JdtUoS7ljvb/xZ0+9UKlyEpXSoTp1ZXYP1BN5fiA
mWa+jbCvk64z+lWj4TliJV8/KfVORTkmRlfnK5nGrJfmk+/GdY7W6+uanDe3OkV634TMebxUORTn
6ESG3BqbDxmFPyy/ijog6+ex07HwR45Zw4/TthQvB5fp/VgU1BGf3EtjS3VvPmLQr5UwqEtYC/DE
PrtpCIa4Ip48YEWCaRWLJjQkgSPuoZjFyjLl6g0VL0Ct7Mu22T2Yd81dkLH6SHX4roM2giztBxSD
c43h7GR0wydigPTIzYAteECkiNM/I1VvsOPr6pYFk1+nvrGWJSClTh5vl4fe987zSBVMFeN2i83C
r+nSll22RLzEa9JzynL9IgleOx9D3+A/t30Sb5uBRqEuORWrfGM7nCpBCs/boc/xb+r18Fo8qLD9
A2vq8BL7mp9O6W/0iGTSdyX03ZyGAcCyVz4kyl48T1R0S9aWwiZ6ZUSfEuIu0buZitCd1C7aGdUn
A/PdM2zLynyhVXAfeISXMY2YQw/5Wzf/EXjQaKeSuKQwrPw36w4RWcYc7xp7PziBq6H+po6R7KuF
gPp9tIJoNAlWEw4cHQeiwtrhpz7r5vEge7tn3mQFhb0c3hEn7gFAIQj07UpJCY+BLwqd+KihepA+
+ScpxHKB77fSN/ehpjAToMOfT17T7VQPaWCSer59ueNNsm9v4ibnSI7XD2R32S6/UEv7yOLRebDB
Oaf7yAuOgdJcha9iBnrL2+71kGVm+M9KngqwhycI06on2Nm5mKtHpY/5pArqvkMvvEd6lUd60Iv6
ALDPwJce3m/C2xSpsL/dAtjCvORc9JwaP/hmzxkJslGAW3wOBu92IuD6wlh9wtEwz5amI8hOVXKm
EUT6sGlB5QvCqWsMR1qx24O4R8QyI0afSrUkfoqq8PbofVjJ+ExIvAKlgyJ5ucXZ9E0I2JhZQL20
lZQsB7hnkchRGg9siJqL7l2MqhHzeMigVxzdY7seUGebbElqC3A5N1xaSvEBloy90+n1UVhVQohB
aX/tVh69DZItNxIdgmhN1jhHkblfSYSTxP/XDhusqw/xqaU6t3Ibu1yhpKKkidBmNAt3q3X9zwS3
RqOm0RqDpsufyDwa3uQFrIe1tS4wgRxERt3umD+fJlQtEewcooVrk/YujgbITIuhjDJdAopkN3WH
Iz6n7yI2mFJM/poWCeQ+wO+E6ksNzqBj1sIod592zBN3vQLKdPHg33wWxLDwFjIgeDoBqJpLSFhd
tB+FYSA1j6QtTHIlD39qdvi823FbkHZutK/82JLKD5q6XiRorEB6KEVR2SLe4euvgbeAPbph5T6T
6kUKZJxLVlSyLSM4aqG7z+3qQ422mxl3EARQR3x2Nnt6aKycalPGyTfRDVBN4hOpWSYXn5HqcyPk
M7Tc9MqRGgH4XGF6JxJsOmvixNGmT7h74v8na/uIllweYuERB40yqZQ6H3Z5w8vYwYRqsdmFX+og
kIYI9ur71ebQsGwT1VYJRIq7517ZV+ZAnEceFf4UjLIRzTbJyIB7+si/fEE7l59JfgvjbPIfEI94
FCdSRNcHp72D1JZd7jYQi0Ybrd21XUh+R8xGO+3j60j4+1JyBcUsv6vs3DzOdP7Y1lzw3/xoPU4o
ouBugwStS6s58vGDwVkBmIhlH6FB3hmVKinaXIpSpGXzWzachONVEHr4lnwdTTK1QZf7aVDPiNLf
5IYG1u7MxJP/uqpHxsofjZFLITZwrQIRn5eTocxvzIeMNa3P/z34i5kPUJ8wg3FFqbR6yoCf6M/u
knyV4g9hQ2egh5RehFdCBEeoqfI7N6vIjZt74guJt0qeoO/0ewa2sH4ctC74oZ2+Lh/IlZW1jVqj
D9WB5JrGCpBl02R8faf2RNltu5zpmSDeyMO4t1MmeFdwufpaCSi6uBhrDVPIxNfK3NMJ4au4LYRe
H04JyeVdGT4na6KbON4Z1iAjkfx4nYCrzr2ZsBrlQK36UTNlBY/9Jpj8GEKDZbLrZb56qxz7Etir
yQWDFycqEHa/ze5e2P4uuRKAmiRk+NxdBe6JHoQi6WnPpjrz/afaaICWa7GIXkBJJg2c/pT3+/8o
2qow34SO1heT521GxCfqAP5bBYLV7+3PLWcfNfDvv9bdpjsWo3Mxyiuk+AHZHQRKUgQc78sjuef+
ki7R5WQdQ2uoBDHCoCTzY8U9svWsIS/Cd7k6mkiMUtX43/8prccr2qCxc0/q8R9+7qI/UBwQxgFM
3qXROD1yTszjkdJHf77KSxCYB9MQVdEa98F2eLVatPoq2shKwkm/VHIYJj5BE+2QvcXos76LjTKG
p5WP8dd36aTZdqeQR8UsRnSad2aRzRK09bWIvY1tlnrxaw/pKkutlG0gWUnipz2v28yr+/xn89hH
TXZrd3NNNnOoK8YGrUtcoRgsVgQPmO6MTTZlR4Sakf/8+AfOdSXc0TjCUKUC4eceMU3awUTfo/zW
q+wYp7l0+vaTohcsBdZf3jbFV/SyJMkG/PAR7/gmjEpRRFv/szHkKDtwBu5QtwBQhqYFxmJIZ6xR
XOytu85lnIEvcddUJ2BRFK/WeYZgtdHPanXt11S4P/u416hecmGxZlhMf5HmeNw2J3iHfGzYsGPj
9/nfKtlYWy4IQngbevYRRFdSLc6llFlD3QB+AUM+LnXI2INgEU7unBGSvgB2JnGKpj2g3Z8Cqdbw
Jf3yCSDZ0kdCD9TRmkdM8jXZFZiVcvhKMbIoX83N2oaW38vN927nH04s91nOqZja6RP9Qvvgnv+o
3pwBI2LEjqtTDjKq3B36BM6Iv/2wyQisO2PPYq2ykckoXW56/V0VmB612w+R63rBbUVrrXqHaEmc
gGePOgz9sBiUYe6wlvZuSm3gbTkRh9R4rk4pRmGJ8XC1DkAq4UESNOORwFnznXFHs8WNyixby4pa
RUOiNlUACExkdleJU1PT7k103Jnd6+QmHTpBluexQrKXc3/5rGkS/6YEmFbn4N2DC0pcZyYC4NTI
m1TRA+tae8IGAsWNHo3LFl1nDMJqLTUHDtCu4Q+OxrrYVneaqSOYmmSpyNouLjGyxTijAS3L06bd
uhDkh0rJiFteZXxhI/Ror9PH/T9JQ0xRzmmccyhmVNlnVyLi4kV/ZtEl50qyWkN8j+I/n27Y+mKm
zJ2Z8WtowAb0+0gyz0PTggUYWuR4OCFyr5OHShU8DeJEpzVxOKvW+raU8lQuM/duQA5de96QavQT
yxgbLq35cwPKwkZWL5i0E+CRHOp2WRLuEeptcmC4cijOvcpFDJNYaHIMZxgITQOGcX3JM1aNrJyT
GElpD1Cgf7Cn1FkAmHfmRm9U5mrqiUceb9Qebd/45ovNryV4vxd0QBZ3wNADj3bAgCuHyaslGsMa
17BURjNzu1A2hp0JbyPGDhKJfyBclDMxhoH42bvmE1ucbv45S/6qXQYalxXAHS0ztkjitz7yULA5
4KeBM+JeyP27MF1oXxhb4+Z/+e0B7wvjmZDKPdO9RRyTPh3TOUl/saQ6aumjHieidAabE9br47uC
HoYl2H3tcusBkWJ9SicZafk1XSJMDYAlghFkm8eye9OjSqr9n+yGeCFGoYxZFD5PxxbsGXLfKAYE
gPvb4MAbhCQHTNU1m+Epkx8pYWhJXeLYQtOYk5kdlUAPfhHLisBCWyQ5tkqZYtVrQeLzAQXetZ+L
0YTES7ZuEYpPk9UYOe0JetnHblhgtAVHtDHnUMcaeVsFvwQxNu05hp+dtQOFObHTYwjBRms8UXhR
a21rdM3Nkhv8m4gzD1VNLoRqF5SgbT3caTEcQNysN/cfJy3SKEVYP4cpm6ysXUz1JVi8U35k0E3U
7qjcZsNFx71wA3XHSvA1oVTQubYnjyEpQYx/c9EvyiVYM5Jfdt5JHrIyDP21LfIHTkbxdZUSAPua
CwYnFUmWhXD1cgcBg0SQKwLYOl6RtWBOwP5pxAMnlkR4oKet9ofSf43U5NYB+r+MJag86zO/4a0W
cpBec3hkThcyfwj/+XH+GBpFCkJFmp0bQooz8CmQ3LqjZ+jbo5NERKoRmi6zAr8arxLbKCYUv4/V
G4rn18dJyW2xxzXnAToozCLuR67tLb8SoKp3ub3p9s7NWZXc3tbV0UCgPln8CRcfBoUl/RvPopAv
4VIl3LfJOsaIk7Q9utReyZa5BQWU1ncc6AFo6brC3mat4r0R8fxoOOPiA/OQIcb9PC1AOUH+JOEn
Hyj3vDBRuAt3cqfJ9krGLFt7kCQae5OhU0OhEobYzyS0diCwUHVo8jo9kUUA2hlblFk2Lhg4MZFJ
KDspUh5KHY5ymury9qwDshwJZzsVO1MaYFXl66WrSFCBMHVU4pW6fsmrB77U4mB8FVCT4QijsQwW
H63Y2l533yAo268o3o+AXVQ0V54mBjtaDK0ERmmpv9A7t+WdhuYScDpGYrasVRcU7cZPbUlo4Ra9
BsFrW/3qi6P2i4HSyu8vYGcZcj/lZHuWnWwvBRGzsS2KZmu5A7acbSQSTT/05XgVT+6oMD6I1jgp
nzC+exMYLyBVQ129oHpWQFt7JUjAx2e3EdKtdZ/hENLvSjqVIogE9lS2CYHjSxM7vmk1DKdh9Bpi
BrpihFyIftWyvgXVZ4h4ZBmLWeZDtAah6QMtXrQgbHrKGBNhMt4qUplyjmaod5XjDKt7RrxWOR5u
ZdYxTR+xXOGFXLLLc4pfO9HAT7ETHHlXoewOkgo9S4omxQOQjDFLlXDI8imhdxTrLS4c80frB5lF
HGmaZwiqFsjUT/C4Vi6jEdendXjdujtVwKWyVkfTrKAvIvQEzs3RLT3qqWhntdoC8Kpz/TBKKKGL
UEk4OFQF6isyilR9HZOq4wG7aN2fySnuJG5p9SMKuJ8schUaxn49AbJ/hqixuF6KLvhKyllLAGbj
Fuw0IEVRiYjYkmgEWpuq6lh7hIiL+OjMS9EFXG4uY+bWPqw4fgeEUzAhamE6UCzRBfdwvOA3N6pk
TPM76mddgUc+iPYBooLd6El27++DOMjAG8/j6D9kSVvOpQyMn8aIZkbhk0UzmYuyJmty3/4byf9f
f3CHzOnoVRq/65FePKjOi8yhHgOfNw7CjynABg+WXFYatGO5tW4QOXO2k6+Y+pF/vFcRfvk7q4D7
RaMK3bxFJkE2cXdu5soBntnDeUK6r1aVbpOq9HHzeYHglbK1Zp+6x7Bpb/0kn/oJI83Dnnyj3HSn
Oxrp2RXB9IGxBG90n8+WeB1NeeNJgKanfPlPdb9lgTseWdgvkl1ZhluQ9bOhajNHJvFM7qN8bX+s
ok3xlZGmpvq9MDuOKwejuHjwrfKmeImq/kIUxSmc2zCztDxRkABauM93BGlWhzGsAet7JtkNNrfz
k+Mo6jWWEn9B792VFnU8smmVJWAQUhMi3bqUQ86vWf4Zg77K4pgEWH+0EpeqBYQqz0NVUNErxB6K
iPwMiUBNPGLicJcSZoPv74GuSK8Q+tjfrSphY51NthKQGaxgZO2BURqr2PIXtZNSoaD+EfHIxZU0
/lhI1eEv0uEjaadARus9wZkWwy7xqWZHPeb0k/8ALO+GVFqw+SZzn2A0natt/kZVS/paw+n+0Gu3
eTtTMONsrGRqkt8b/5pODEzZXBdAytygS06zYKA0bURsRzqHxrfFzdgRLylq67Tp3TRhhMpVI25O
zmtACDaVsq4U61lp+CNEYqLVgnX2zoFGPp5wDaLPNGz0X7eAnrpzcYIY5kflE/vTkIrUTsMUtZX6
d09xpApSVJA27V1kCv9eFY3kYhfd3hk4mgnKOOlKHzXfwVZ9SSFPKp+Zx+SrHXpWJIxmgDDlHD6L
UYlmoSAcQOVfJqWal5OXKe9ugn7JPCUW3NAmnS9uO/TxxDkh4+WsSCqygSLQiCL+tbCrA3GJ9yxc
hcPcwqWW6wZd4ymUVJHL6Tiwrx0hYifK5tMO4blHxOKo9CznK2b179iaDCH5RJINBfq9eSPXiRD2
gQE+QNs22JaETgzedPRL0FRvGyYifOZsPrkQdv0vB17UhhEN2iTGWnFNPVBotZj1771yat8ixsTt
gfPDP5XDCAbDmNjDZoKYTDrVfoEgxCinGee1uWVSsiKdmsAAinTjXK8PjpZRSWnTVco1il6sCobZ
Hlfcu2NnkfaHs8YDDmFgGmlPp5Tt8wzVIPhChhhof/+/pS3liBNKoG5lbJcqexrNiDrErH3/b/xV
dZ5JFBWj34tV9wp4v6GSmeyMafFua41IXwNxuuRROELtiC0WlcWlwCirVTLoZgZsEIB8/4uRuXPX
HCKcw06sruXru/VGUXuN2kcImShPBXQhtV/NAURcjE+7H8qKQHZCnK8mWKggRwIYPBKEjUWvha9U
2SOO0F3dtIWPhTNeXdLsfeDFVnX0jMzWjTRWSrGt4pP3nibQlXICutHK2rFwImcFXri1RGf+dTce
sCrn+gUol3jOw/QA3ycAxsgLq6+1UbTyeAl2nmmN1LF9GKzDTzbj1i5MCyiErsNqt/YgHshJakEX
26Dme2v1tWAIRcHVOPg7aqb4JwC8An5rNfSkv+IB9VSRadfRvlBEgxq4qEqfxmfpI5ueN8hAIWkb
FwKeLu6tRE40FE3FpzF1h/FI/5Kn9S/4hmd4QE3J76+EvsUv5rrKia5xI84wDMMsoa1G7z9J7uc5
Xx0a5bubdrhjPVFsMkMXKwdO3HVYiG36GJHsB3PSKkeoQTjNmcBF9LqV3HUEyay1/IkooglBgWYw
WNDTxGyvWfaDQQYK+dQjR1eSyayVijTSoOpoq/mb2PGFP5UKgDClydddEKKruV69nR21Q8+6+wmQ
2xObjc/NZ11CNxdT7JjrJHo8draYZpVwOnAAnu+7dyMhcAi1BmKr5N52Y5C46gBIFFYutg/3JOlG
MQyL+DdoAe1X3yUmgqznzmgmtPArEFYArj7/QmLieqhcoJMSrCMTwLfxmXXHMEqBNCLtpEXPk+6u
c7i0jKtuVGJeqJoQ4GjiUKl5wgvX6Ny+qdSK8o5kxOH4Yviafld6j1cf8TIv2x6x+YfXnLrMyK8g
8KaoaQCxRzJGYdVbLZh6+aaO5Rj2LH52Eaf5I/u6zwN7fYQAfBVU+3a1XZMh9TAMuc44eZe/aaVN
Y8opnwTNtfo7CpqxVxqbnwyH4hWgd0bQaqoIlfd+3zT7+C6Y0SsvhZe7rZdeOu9oynwmuIn5fzYI
XHpk7r1K8Y/HETgBDxflusO1Z8viVnxLdJbDvw876iPkA6vS3AZ+Hv8cPFnsu3bVLyCYGnPbx10G
3G+nj6mD39JeW9yODPnJ1T4aZxgZDh9E+RhYRym9+p/gmH1pqbAIt8/p+ZvB7jaM1IcXIB1gZFTc
WW7ELYayNRm2DPAu7wdJosrIDMmmqkXQVQyauffqgKLJcaKI2DnmL0eAdSiWN1V3YWqPyd17NbVy
cAkFZca+AFASmPquWph2pE6FeI40EVshZbJ2DJ8wd4hEAyJE6LSoDliUF7G+yqlTh7QqATRu0oy/
4LavD4yipEKIgsxJ3J5++L2HOFnThoS9rNOZn+26DRiKj08v5+uiTEh0Kw4s7jvRYW/Tx0eZRp0s
T/1eJIEkbfm/8QdM4c2eXva2q1v2Mf5DjepppD5AyfLHQgWHX3IwpL/gJFsQKy3qn3wNyJAd/VCb
ufwxDwpVDlpvbT3uXZmgG0FvEtxQqlmpzD3EMqeelPZs0FMovR11VxrvJIQH6MIH+hDBCNggfiMx
ANEAJ1JAG4HlMxvsR1w02iuCaCB0qKZXMRJaJKzycLMRnnwgfF5h+hbieh7b07apojVjFpSm7vG9
Nml0JHW+z0A7EG03WvibAMUBOMksSvTKFy7fy22BoCILyoaZkXE3qO9CTw304YXX/em/3ycFKuP0
BPF7ncEw5Br8gVZjHyalQ9T1etP8cAa8bNxJcOuuWQlq+HGLCPoXASXGyKIqBC6mQ/av7XJXOlxv
dCg6z7rSoybtLlt3gzd29hYR+jx6Kwj1SYIkBPWYd3UxLbgT6VQwzwOPcKqAY8F1IPSUfGs4LCh6
LoPVbthzzLQvN6KNpsz2MOfNVkg6Azptddc1C9ECi6lsD1czs3YhN0Ru8aO8rI88b0zqXDUXFKLU
ue/LkMrmmbt6Gwxyj1mtClwGydumDEt8QlKoswEGp5C3t9cUpA+23M/GIH3Oc6K2R4k8wE7d7Oi5
2IKRDYkzphDMa9FencCwyvMo5J8PfmIpIy7SqIWicTc5Obxhxt2Ct8kxIuqESkYGDsNaTMwT8fwN
YHpUSYjB8HyxVuMd5bmq8jQsMVdbhPWbTrRdH8475F7thUZGskjIx1zZWk5E3srxRgQPvODzTPQA
lj3bOoj3CveLQbWNwlLCiaMNA6B4JYFzv1cnm6/vDZ7tcYbWLmmgauTQHJQrTXyW6ZiWyvGENzrH
oGaTXRl89GZ8d66aDNsznTlYc+k/3f9Qv/wrkz6X8250FHveJb6qcrT+AZXYSOicZ2HhjQamduas
QHuz6TOg7MwiC38MULg4kLK5QHFja7S2UsXzLESNR9CcH0RNBjSEECArruuk3AHrNqSlqkTQII2O
Ym1Fur+BbVfcZR+xIv98vMt2yWRn1MG5BRmv1/ZpQDrtfrOL9reS5owo8k2yBMlFYDCu13t6TBQ+
ALxOmscQZrManT8p+RSmO+oi0RvB+AYJ1e3TeVQoqH/7Ue6R4+LkXPlQoe2n2vDLK+58h+M2StI3
3F1znjr9qM6O12jysIwLlqqVh2q2/r0hoFKcbaPzjYjGNydB6k4C6M9OKxr1P5f5Ip6AiVBVEgqN
OFB3k/N+rMYDcXlhOF3MnF4ZAI9jEl+yEEtyvOF0NpbndZCIsawEXhd55c4nuNiwOY/FY5A2zsZB
N1/xdcwQyhfUNtVUEacKbp0scMlV1cQqnwUrnscJU2oad1xzhViGZ3ZY1f28HKZcmAEvg60ozpHX
uVe0nuvWiTLrnT/tq3itP1v4klj0nbfwVH2RQ/IecaZ6mG3nYOH4C+S1MzZaCc/lLYIt8fg22uAD
D4ddUdbf3Wl0jYT5oWKghUuEWhp+K/QPEAmFYx3aLUKzs81NI0cjJ21tfKnb7GS/vzDWSwbyn09L
bdMBk6DXrSIPYkoKX5NEeMQOdzlD4qO/V0gTV1MMzXSk38cQKUcboHysjm7hCwNWSVjkX6htl08S
Myn2srBK+NHEJr4OywXgYvt/Ett9bQK0PqLula0tUBPOP0yPO/h02Q1/qyfCMTaQUJ89YED4kTrD
rDOTrP80mo0bdWh48O+9FW/WqymmxYZlpMgAFtydWxcbDkYZNXjmNCsz+JHeh9kzYqwIWkpZcpUX
+BLm1+3rmDHSmzLP3VrwBwZLJahziKUyrulmH4/7DSgFg4B1s0/kq7YalHnRJqeCzNM8JFF+Lq8B
3Uo9Pk4jCT1a+NWzDZjkoB/SoGaZ26Ybg6hHaDiy5ZyiLAMa2IGKJWfPVJX43SjBOOCtrtkT67U0
vodbOHGwvw0wXSdqKsk6QRHCQp958++c7fQJdCcDC9o8O+iY6nSDXzNLdDTgTGy56rvYDtTw9iy8
OYhRc34+lwXRwTbr0Q5b4EzuiOZoJUhoddb2dpa5Byo7vbqXR5OJnN3Tc9gp7qKFx7VFU+pyWm7M
cLRBialRyi5dMpFcybhsSsMKT12wMFDkrNJcginqH1+j/uP//wgoNv2TmcalLoO+Uq7lFNOhBqxe
sZBXM/YhpF7iWRqePwLGV5PjjlqfLXyD0uHOHF0Og7NWIeDloaB0YGMVR8QmxwVVemDqf+/Dko/e
jcg5Z6eA2xBywXsxhzHIKmk+l1HJpdv85dhE3QENBbZm1P5AmjiZ27nhjC/up1+y4um4tyVad7Ci
7jXX0BX/xn4ou/if2Oy7cAJdLbeN6b/b1bG38tGomMZvpB4muQZStMXT0ELx54+UAseexcA5L2HW
2MyQJSt4UqWgd5mCr1c1TRqO9UyCB88I1+3YEE2rMAExtQLXlZxgcUhujaaTUcj1zsfnVs9YKsVi
+iVx9s40ByUNTriEtQPCGbgfTYv7jwdIWllu5Q2fBfrS0KtGzA+CpAASCuNjf752guLitqkXdKEp
LQphDk38PeC9qPgdAas3jXBC3vGQNI+jN/Ndp7G5cDPK93pULrkncPsD+gdkmow8npt4/JGHbYNw
XpyRVLHFty0KjvfTajvYWvZhVmSRed2yCkpTVCW82dYqIofxGFCjoVinmiB4jkEKJoaOvwUxuxdb
dnL1mkXsJvSrPX8Wtqs+/lDrXu+fQKF6ogESNnJBGPwKUbccn7+vsg+D6Qkg/d9ARFpcNYZHxwO4
K9IyWN9zb6cUD4/VaBNpC4tJ+0BklhDOfshl2D6FBnFXx2Y9McuZoaTbveFbtohR4hy7jm8OfpXJ
PjbStd24obWPJ5qLKKvI8cL5TaueE4phTD5j00ShGly8d0l+J54ABGMOrANHQxr/fRnzczo3C6LN
R3djnlQ14GW5CRH2L/nTddxvILvlmuifYtkoDow2rIa7+Koannvzg3Ys6vDkiau9Vp4KRovHIko0
ZunkTlnTvQfUdMTJSB6QVuN9ZJgxinpSFEshcPKcVS79YjGvrrBr/9pgUPALHdAVVg/HdtVxfMO5
uhz2W4D9Cnr6Ud9CVtsKs64g/l6SOpXTChozZmnqnlIjvpjr0v0//sI5WAC+ygPNjB1ufyS5cfxx
gVUZ95lXb6edctspqGEamywIyDOaNteVp76NGlt8wGL3nwDhKg+oAsViqqi51sAIkPev5NsI8EMh
37ZqwoWXd863ys0IFv/F377wm//pw21ZThxEAcr4frxhN1EFlteQzPtDEcNdvY3r59zxjcufN8ku
wVhn5B/8umz+Fk4Bsjbkb3rZTOWDh/GcihsUA6zWhtqiiQIpCJB4/grtqbV1Ut4S9kYL/eZhxoFQ
NB535dTz0/1Hjdkh2VMggos/4mU4kLiRigK8ISZmQWMdC6Q40V8O/WW1rPXQskBKhMPp9ImLbiXc
9QOVOOk9oCf7kB2YOegYQ4RkcPULIYOBc/PZCRkybzlnG6WZvE8yxVUGDyV6MPFHcF3TQ+WxAm9J
ntdxp/rWVg2E2qbD26+pRFxaLZmnCo5KwItlJQnJg/XuIBUl2O8qvHD7TCjeJKY2TSUhTduhlD4X
peqnHaxUOu78G7E1+H1mhweaAjrVCPgEy+HQkLecvELk2tiRC+hbDO/7TEFedkPRRGtS6+FeNevY
As4v7W9G2PesYvz1cNDNGKHS0WW7hf8DY2L9yjlL8xmHGhrKtXRzIPUdtJHHEjAhhZy0MOOB7NC1
dxtmc85Ca3+uhpPjOiXSr2mXWbIRrnqmEuecsLilfX1dDOZ1mqB+15TNxsgfMdIJaaF5nl64Uv7k
IUcnYNjimhhxTyq9+xmRPyPIKUoBpe0XXpp54rnfUDRbSPPcjA0jhTovIDW7nj0G2xw9x0XJIMm5
h4WeIU/CASM5PniiOZVHG/zrlkH7lfhb0XJkWth8Gswrn2EFl3l7aUGkZwDbCgJHrFp2RuC4Z9sY
8W/3/JovVSg1PtNErxUZ5wL1wr8LDuzHAeGjdv//Rc7mMypdLIJwlRdP/D7N5qyHfFxYa2FU9F+x
qXwc7qbZH3LeroGwKKZXaIu3XT1YBjVUgZh96lS3+gsUw165NPlwB1WVBI9p2BJ//1+fxoyWEUk5
VhB4B9tK0mw1bT0RsM2w4Q7BMBUPWtLWbebyns4+DWf+Jbi1XhGOtPmWxci+eXhoQOmmJtwNk3eG
m6ZOH4fDfys07JyCzGHlJtoJ9D+ID9qjdpYuMPnUaoOay98rk8RAkkg1k4/SLGqQNRHDanJGodSW
+b1iKV4CjT/KFXp7g82AEpSy3Jkf9un508FpUQIG/4a9/lXczcFPHI4NyP9cTjE+UkCot8Mn6x+q
ZaaS6U2etQm6MVEBKc6jYWFssFPlBqgH2cZZWK3QOLTq2fQvYf9Y2ldGOT17Wz1qtRmyYDHHYu41
Z7/+XR1Q9LbeOO4NT0labzdp6BRRFaJk1AtIq8jv1geO62ZFZhDTDvHGjO39lXWrgrn8QgB8pAzl
fPw/ogyh7xTRTjLlO4Z8sdNw7xFHuo7Ta7ubNmPrbexAyi/bDrcBLSTN/oUIB+4KXQF86sWyhMOr
QzgPUpTTnUGsrkPp/4r5gucvjf4A3VDx6YS7LYJgU2KhBPphaFhyID2I4Fc8FH8Plf8sUi/uiZDw
pITeEduYvo+8iKtOPBAO5Z78/U6oVm3AQK04207c5mtNkKIFJHGa58Q7gEJBOtr/lNI67/zpLwqa
BJSlIDT/T8BkHAI+J9GAhnc+nMkUhSXhZpFnfBuAOVNycK61BmL6uy0cjpnWiRPOpUHLpnQJYSjn
5LOSwQnt3dRhkbD0Rk3zC7NOlfQH67+jHplH+FKBVgzRcENBcOdcTBJlfndLDnuesuhof+jtf4Kd
xd8Ki4Td4NhPNH9TNX6r6bvXkVgbPh0B1w7TDZFimKejy1mjHQKJmH07b0cRhJu0+RXA8w+m24vA
ZidQcZ/nLgwZaOMJolx2Nu0nDujlXr91FAkrG+Pk3y5eBb1J5PyNAWWZ5Px+/8gNUg8fOWn3S7vF
ftSav2bMF8jf/M4nruGnA30aDojmCfPT28nOJESc9K0ciYYY31R6YF/XDgMWhZOzWpM3JLZCQu7F
RHhsvmqwO9ZBeToeQptpgp71JqbCTyU7wCUue033ihkMZwTlARYsWvSqH8oPDYfpvvfR1lVE7OTK
gZGxw8JVjkGNrKerg6bDfL2PyZEcXWArRuQZZ7P6OBdrrRWfSbroJs+Oq1rNj/+j23CdC6Qty158
cuLdEZOmObJEle85uT0LSFzcy+njox7MOYU9Qkk9yCIHVxsFKbrbG+6n8tcKLs70VWKVa79YMnlE
YnY8Rs6YS4J7OEv3q+ykEqPNUqRMIr3XCkc7a+VW2XsiN6sUlg1Nzj1Jtxq+zDzHBiwyknY+wo4F
kyhTZi3bUGE/sYjxZSHGhjUmpvua2qLkO8/BQQMXpXTwAiYK8+CllPkjVChRzSoF6cmHlWkN6ybN
I9cmo1eEfapjYXGGwVtEGYUM996lWHY77fEJD5gW6b5ZZjdWA7wab3yO9+THLCaiguMwLXOB80c7
EPTNj+r2TfDR79cC7W/Y5gsVVHhHthVylBZN6CGLw/QJQQ12BBEWdA2lAZvT8xCmQ5A2LKxvgpkR
jNeeTuR2EuLMJWG9BULJDEJIYGZuUi1c+qv+nPnSRvqUq87kJ4KKgEdyMj+qJGE46wR8/TGHSuIL
hozVjowErROKV/81Elga5OeYRbnf58EUNgywXep+ILEZFwWTbG1t48CY39yxottCKR86Y+Prdd6f
DcmS2+Eaczs5AuYJX8p3uXe3Jqo4rxdAyuClB3kAZUPEB/rKOkGx1DkJwcC3kItO9nXHTlC8qn0R
U8rW6rSCYNnZvqcWQn6v7hBoWjRzhUan62DscI3QYRVvxAcYMRXp6OMJFsP1c7M/z/aGSTyVMifX
0LVXl4Ud40Tu6Yiuk6lISlippGKmVj2drNt4n/vZAkK6WWfYZYkxETPPkb4/xmtEPjgthYUx5r/F
x1BkCqStB4Vc2Neg9pk07pFYD7IQMJm27NSY8X5gaGd17dPJ1EW36nXkJ8Tuvx4JjXWFCVPSvg6G
yRyvcNmakVViy+i5Z4whiXu6NQ6WFrO8wyKTsJ7kRFCWfSglt1b03gzXTwssH/ruPtKIZerbz1cO
0I4u5KswpOiEO6/lwubaHWBWMq3mI+pqyTTqmjfRqQ2+O1d+H7gE8gVCDFHnKgZV+6HV6pJDFoAi
NqCQ7CgXJQ1i2lk/1PTCyN3kIuGelkkEvmscX8QdS9UTO8t6OEfFM+etM4H0GnOeEHTRIY3aiSZo
D4xIJY+4X3OEQNHbZCPkvEUMdTsvTa++sn2cYRAAixpdUi/JaLYeEDrEmXVA1W5Zg8OFbKC3PjqJ
a9b3PfwFqidj5cAdPiVgsEnUUpEkg50DX4MagEF9biev7wL1KcCFJJJonbMoOgoZ4qq+7cPw/ixI
syD2PT4otjOYSzqsOscVPhgC7zmszkn2n7vFTXKZPKe4YU4IkctpJZdv8lySyXEAVdI5nrK5aZXc
JhIxOVc8JXbwb7x4bEYydsHDOI6O187ZGwY3+Xo3ZRbs+4PPZABBuhsgKzASIDAcK8xhy0fPaGNq
IVcHnU9hlsxYvnAMDOjuzxblQR1yWuKe9xdmVocEnuQcXz2p7IwFBpTSaPhSVHjaBYM0ct5CQNR8
7XcvHbXk74i2IYhxffId703G2BFIvlWQFbjZYQlfUL1FB0rPzy9IMuHmM94dYXGas1EJcSyLVHmN
4mGjJs1TA4DKr8vpO6mX3XyCu/rUTWXmTP9Q2y9y0EAcNoEHoZiSjIuqGoBrFGLRRypwjrPCHlUM
6+diL1HCMKDZPmsZ0+9GX/8DGb9eyauJq4rTOsQPUOQXuNDq2Q5kN/dqMg9ZyP6DHhgBpb82+ynX
8cA5vwFE+incHtlpDE5RF6MItS2ClQymstQVn+CzO+gvKE+uv72X07qsl8yMDJrQtgSIxpwrcZFW
KdOJWmjQASIrp7XZ4kJkf6CbE3yx9u1GDEuBtkao2t1SG02irhe1wIc+MdHsaUqTQ1UIvcA8dZeE
FtDLNlFygCe+kqPfX/QMveaJej9CDA0303BMdXuM38IXpyoL3hR9yRWlP2iwvd/Vq2uJEzlyRSCe
ThawvfdWVfQzYahvY09lCUmBcknE3lkrpa6mCy9xpn4MROOt0XxgFwK4pXCdtaZH8zs7Zi2NsMXn
GgN95TXwav1VvxTvNEw87xCUPIDtoZvOmJcZwRH1M2kjk8eCj3tPyTZW06aGNJw4WMaX9QrBw9c5
PxG4I8k/CEA+elJkQ8lh0wN1ux6Q5K+3qDXVyPT/NZKJWIWEmiJlKw+AXaWsFXHm6dNHP0OGr2ar
LQX9QFPEqAOPjDFPVSoufcN1dIrNQeIZfD7KcnozbFXAPmk/+wkDzWlS0nfmdoyght0YPmXBl5Ly
oqRS5DjinNmmNzrnpFVxPLuFXC+EsL//RU5WmtMUrqERj2onP2+7ewLG8EwjE6PmCFmXwEne2qSl
LM1I6rMxKGVTwlzDdBEo4IWFIBttxbf1k7tXrk2zlievhsZvESfamgFq6XI5pDAitFD+1A4Uix3u
JqLNiuWoH/sUQ1gO4PQs44VXvP291SekKn53buJqe5etV/K3M1LX9oi8v9hAzPhQ3OTDvIS2PZNp
S5q8XwrardWwq1DCf5Rcw+uVnYy3lFrLlEAKD7HJtEtzcJ0k7jrEI0Oubhs6cslIZHWU8Se54UfG
vsr1/zu7LUkOgKaVpNLNtcXUbgPFnm7nwVTC4aLetUcob0WguG/6xwev9pzPHkqMTLJNgaEF0HRd
ByfB4RUEqcIOX4DMRisSQJwDJFGH8w2fkgxHVikPuuVecwmVF5/uMieA1DIZO0+i1bgAbf2e8Ol4
9ipLS0mwbky4M5HxS0eqbLwxemmzRGuh6acpQPeVTQPqg89mpKvloMPGVbdMGjzYwDqdpz5PpPqP
1+EKd/gktE0d6MOYvQ/n9BIdFjVMmE+W9gdngIeM6GqKPlxlNZZC4iByFPk+IkDu3mmhQczfyojg
PRLuMqez3bahhg+TZhA0Me/2i4GgVnp8gfdPMD2famwLr4jcfQ6fMVzWOuEBnKixYqWeWRnu0ANu
RBbpBNcboJ7jrf8P+VD8YAJ2NFGceG2maUDkdwCJqekOeAWk3rC0bGtwyfOG708+UElWoXlECSa+
+DOl+EHGeUhXuvVxwscG21kncyPynSO8G/wzRH9mJVFEdL0InsNjEj/mb3yGSYoCPUxWXq/ic87W
1s/QFvLkM99iOSMC6Vh9p2bnBwrYIOA5f8OTQ1QgEfNE0407SLWr5BYYppqnonvHkdmfl1SIf8HF
vKl3HtU7SnpqCjGDEd/rDkPnNrL6rx4hLqQSy0M9u8rfG2fkWgXzoynA4PC4x/FdFBV3hDImO+DZ
6rTFCPWSM5qlU95h8Dq+abCwb7QfUJUK+sTVwZ03vr6MkQU1rjri6szj79Kw0ssp4vf1ojiQkPJB
laGXj8MTRsFq3Eo81LgLAI+B9LCfGfLCddRCeD0sENLXcBhxq75GqHHYyW4iIf8ruOh/olxIsA4D
GmUzyJTruHpucBm/dTpDZ1JrooPFWV+swNeGw5UmmbvBBqGdf+CRtAOUKmdTEOHsjN3Bg7/EteW3
HmC+3cHm3xLEB15EQF5+bd+1nUwg1YNGU1gRXEz2wBkMe+cKgc/f1SW0xe5kzPx29cIVNis9bV0k
zzIR1353dSK4x0/3H03u4QnGSY/Ckuz/sbaA1SM/lqaSpz4Py0MKngd5PRRIBgrQuVz/eFf7M9bA
Ez8R3XqtVW6GbHcmvvRK5a2sYnoAOssclv6bU8ot6hUv8/67SR10cXjk7k9zyrzs2pqDmJ5epRGx
hxFGOcWQnDQOgu9GpA0TOB2c2BZkY3Suk8az0IhzrVI9RXaz9Xs8oKIAkjroLaELjYwJwr6fABMD
KEBcFaq0uzsO/F4CT4eMvPwp3JCtGxSox6QJ5TMhhGyu/nmmQ9YDQtOno1lKvvcvwG2mLG/dqIQQ
QL4sm5NYuvVVqtHBULjPuhEumF//+MqKH8EHkPYDni10lfSEHnnqNvfnlOjbhU2JQt1v5mfVhdYm
cLOvxlaADgJgB+gmFCZusk3vq9c4wzDJ3PnVog7DpgUEusCkD11eL+dNKaiOYJhJBeaHJUfNvhIQ
m1Rh+AGKYswAPfSb6wMtuYRRgjgxr1N453CMcFLaRCZt+BeXq2B6HDnrHLQDIcdcdMGGaJE7Su7W
GB7NsMR4/H3ZQOm15vEi6hyMwa+4ZRqTJLwdveFsI4tluBqV6V4Pj8d/JYIR2C+CDVhhCG0Qe0t1
/vy+owBILe7RKzN3x4oi9RkyqgEPBEzG2idvGqO7Phumc3j/WXQh7vrYvhpNC67wt1w8vmOvafjg
RfbuLKBhq0b8aoF2RYYNSPh18r0vNH8NDkF/og7l9n9QqqSHoxNK71JMVZkPUOL6LEzsoTiS3jkS
yPApnhO5paE+E5ixHRNKF8EStb91FNOfWUr7ZhI0f/i/OLA7gJZGgEudQ0KFOo+lmN+Ro9vFiW6t
epbftSUjLWW+C0yVrgTvopE/AjcjsLUc7JR8ULmELGPgSjZ2yIw06pyHApzAlgucVJP5IIU5AiUY
rWGIxP0B38TLVlBA0pWKOTzaakEvriNZuxUfb+OftuUrHffMjDWunuJwEt86UexWG6hsIkv3OlKk
P9eJrcMqMTJFk3tOsZ3Jl0uNiPj4T7EqM8NAmWNZVIrEVPPPVPKbf+1UsQy71/hQC9IEGq9b8+jv
0xz3UKRrunU5YXxGK87I2D9M3l79Uim724zCVKlyGJtLX4XwSFtWoCNH8npqkNYODKc/3sbE272Q
9tLWBh0DDIuls7CjqNulCs2luM/Gt+fWHgee8i6o5w3lJ4I8jAbPUEeptCbuPDXYpVIM4IiIIeWM
Ug9wfOqcLAVnGFXjkXlYppydxZNAyT8S5b8Mo4D5UqX+D+Jjemqjv0ewcl7X6pqDTh6QRuQtIxHY
WjS4QlXKa+4jwV2XGbl4yYiXAujbigxSCnsglWt5SsD77wFPckBeTRmJzIP4lHzKcS2PKUobPDt2
HrsSgRruaY4HfCx7P+JN3xbNQEP+QYBo9blQKrUPAtXaamB6VB2gM/jWfhwBoyQ3biL/U1Oe/R/2
qviZsEF4pV/5hw+KVwmnmIzzTGpK6HedpWv32zTob938pLhyhbwlp3MsMtWxE1BOkGZwrRZcucBh
soMCQ+2BYuxjWyhWuNvYyMPjv5jJ8NfolJYoq4kXeBPUac/5aOBq8kdFXySEXkcTZoQFFzP5DcXw
98mZF/SHwkXDmkfmOX6k9OcG2TxUKRjN2rP/vaeDSn/KeuyLRvWo1y+2Ch6u8XEPqVuFMdjAlmU4
HkH/hLer2UMsaVDGWO6xpH4czOlJK3uWhrlWkEm/WuWGwQird7nj+miZpDv+AWTlOqMlFRJIixcL
eHK/EkZ/eLzE7tDteKJIhS5nN4mYMHUEc44GdKQaiXDdzUqTVg1rYf6b3elaVwZJAl/1gnI34V3F
ujhGH8lodmvAwvPujhILFG3pgp1+cq0qNSX81OEomD8cTUxrm17GiJky/WJnaOrYW+uPXp1Gp+nE
Lck0hVSUrkHrFkq0roc4cOA89Q+nLvAGoC77nWtBUZuomz4l2Ti9cQNFojFvHBYtcN2/E+/FZ9HF
07wcTXKWbPshTDVy24oQmI559PdSwdHD2P1COAHqiYb4SCfoRn3iWExGIdYQux6TQsR/HAqMxous
FkXZ6CC6Q491Y3Cohte4WhU4l580l0dYpkyZDslsbGkvOvZNwnHvUOritUziLSVnIxX6aBpTzHzX
r/wGq47JeCVt1gd/d2zh2E6BHSgIsGElCktCOqLts50qcRLcd+ZCXGUo2f9ob75UrcYgt+SjbLa2
FfoFg8t18/zqm+ddPrdCvJOKpSqNrosShfPNEePyzS8tOzaS3aCipDFWR2HuW4NfG7xfptxKb8Bq
yJW9GofxAyUiPwyzDZqD0f/zRlQIPIbrb03L9JRWIGKxJtAAq915I9CNhi7ml2NlxOFSVqX9+ygL
AbJa/CTbEYmIgYu/n4N9S+UZNosUu5sKL37/Z4ev4qZuoESvOtpB+i9bhV4AmdfViMpIRZaI6SKX
FrC2Y+E5i3s55QBd3ZhjQTZBs9LxLvVl6Vkuc7Hb1iXp1X+1QwYPJl/lJzkqqy/TP1K7QN516DJL
XXU2l+uFkIN0Z8UFX363A1wOEBqy9dub5I/X5CqrwNvqZY/ndZtjSXzQjmH08cttnMPHIEiVGWR4
VXDqv/03k+ZPuTohI+0T2aurzj5Xq7mRBq3MKTtRCgB3t2a8mlD+WwXNzvi+Afzx9J/OQPbkUsrM
NxpQrXO14oufSpUC7f2PGrNcKJhopXSbsE7IVcJrE+ZAsR/vCTZs17O7dVN6h3MnI0ONjJD5EGzo
ajRglHCDY5aJnqu+I4eWn4sUtv13DEcMkxwZaYhC/0jUZw6ex74DNi/8heX+vHKe5i0lOfnZ+GOr
dAs5/cbXdPEOFOkzgaJalWIdta+65/P4Vrc+hZReZz+hmIyOEedm45rqVTZLf8Dbn9gfcQAH5Rlp
w/H24EQH2PTfgUdIkRJs3LmNvlF8poWVqnAgrkPW/MjLe+zZUEZPSUXzURHXfJjqFCPNkMOyK/Nd
gbWld10vkkVSz6KMTFhXASOM7t9ng8J+fwZqZi1Y9Ve+z6GVDaSHbBQ1aJpvjlXZP9fzbODebLJl
OWFQOTVtQ8Gr4xxwGz5qpyp58VrvackIuUpUXQ96juQe/xDZ6HLswpynndF0HfsteXMFY8k2MJyQ
vPomX5NrbHIvbYfeQPTq1cKobhnGaI9LDBIsd8/3qXym1Ia3ZtgKUBsaj5n7O5gdeCtAAwlLM/nS
V6XYVg1BBEzPmUooWzEkx4bzIUWrrEMluQpQqWs55iPtVW5W+xHsSY/WMmQr7B/6f9tvA8BwQpY9
uZpo0CA0OkaECKLxIuWF/g1hX4MSw8RoMkzYi69ar0VjXg7AzrL9z3owHtdUC39CsEgVkoObP7ag
OhuCOZNLngE3rrNb3mzkJjV0R3NbJP+9743J74YBs/QQSCA/afkR0ZreXkQeVTkC8loBoQ7AFEFJ
oZWzVG2ev2nSHu8TTHfVfMSIocnAWhu57eOkZnaXq0TA7LLwsUNUjzD9EnyrHixyaWPGt8ga8QhD
c8JsVul2xiVhZ8Hty1defv5I0HjaTAiKyL1284ONnpn8Ae0vSu9jkQD6u09aKBh3WXX+QzcDiYXm
XYhNN/Gesohe1n/Z4ZCJOk2/z742VsCvYL1q4hthToJ4yD6FUNaMHnIYDaE1YKij43LRzwio9dhe
ObB1xW2hEu+kZn1FtqpwmiZQ3wcIi3VYOIRzmFKU0wufaEFqfOY7dDuJzOjmSGfeWnDka2EEC/x1
90gf9vD+n+LGfJXEDLXJ7G+XfGFbR8uraIWLH6ycDlmjMOKUbjbYC9AVAwTv2+ZHo9IhhaRBH3CQ
7yd/Bm20TURxsyEMKoAar8s27Q26eu+ZBgOyi889J8ykAt9FjA/bj0rtKcb2nN22gF85pFFDvXK3
9X/Ex7oKN8yKrxT44LOuEp7Lvn1m/XD5xGJUCwFAKH5W0A3Ip44aDleFT12qO9Zc3L/VU7eYuU3x
JEj5GDegku6PsObwoc2MmiLiH9EjmQBkF2FUR3qIE4r1KHEZMEyKL7TehD6kz/8Z6VqdtrgNTjkz
iPyqvDuZRKLZ8sV62vXRRZ/04eodv0qBewbalFyMa2pcqHNfq8aHmg6lefM7GP/ZM/cmi0+2hLv3
voHSd7nwDvMo8OQPzJ7nbosEIfUo9cPDzlA5V0MISRIyXup4HAmCK1lrn0UCZQGw56ELFfdHpCYe
6+FW0s4kFs/H3AgBOUxHjjte3kvO32Z8awYZ2eegjsyCzuJEphc4HapP7unujnsLQtzSPpK8eNCF
dDMdxIsg/LG3jhh92Vuvmv4ZkUTOsjmzkLzbYBjqTwxxh5RuWHEJBYrXjyIyr6fJV4D3/xiVrTFh
8wqFUHMV+1J+gJodpkzvtNrKfEji3QqqOxCH7hUtSxZ6oruxGtAQss+8AJ5hRnCV7eon3UIZkfp0
THFUXMp5yTtuR18jRJofl8v61sjeeCVlzTaiAoEtiNEqvRl/fnmStK4cDFHv/Msv6IWYeVUgwQ1Z
cnOUGCqdPVZp3c1snEOUVFokhw+m34bcNpLCDmeydLU0s/dqsWbEBp6rg9PkGf9nERfiQHMDQL+M
eI1jl66J9mkt0l8fqsCbXb8UA9v3/wSL/X56mIvJMcreeDiOWny5goJPNs4EpS/ZQCBuC/9hROZo
KtwQsSbuZW3Z1ytvHX0tJQtrRpncpxXqCfTKUvdiFKjpXEkRFrmySAyrx0PW+MTjPkTMewaAswqf
zJScfr9Px0J3ZDnoZ3k+YlHC/1IASb1Uor2hSGAabrG8uMPofrbKl928IZIf67VJahQWTKF9VYAS
jY2oOSpwCXrcWEkqg01MRp5V0QCji/a3n5fMzDhMrU7EDvhODYlxJAdHuN96XxbWPfyd4BjyEQVy
rsky3scnnbQkXS444+JMlRf2dWsS9HSppaHyQLhOaOb6vppJ4MNwcspTDgAmWHgvea4AzYWsEknq
B12DuNFmZbemjObKv6Haa7Qz6FPfaaZpUWBg2knE7oSOSIjR1BeTpqznixXyVbR2I9HRzOanBrKg
imccu7Ev7B8ZNoT6C39euGRHdFuGhjRfaSs0Nkju2szgYNlSZmEqKtEiuB/IUrqCD/uZOs77WTUu
dR7MaK3USLWUPtiZ/TovqT2Nduu+dtIuED+4AbLuqMOQIxWlrsBaf1HBkQSoz3NszXbMPctU+5Dn
RyYSqZFz+bUVg4Tm00OhIiA/EOKTCvvbfSd8Pw68/q7X2av5RNcDJwp8+Umoj0Ih94ddZ5yjyJge
ir/zOQRZy3RGtI3OhkXDKAJsLSMdnMo29SYTOLBFTJXJJb+iqhPRynFXhOzbBEUGDLTXmcbJ37Nm
sE4xjIZoD2vsrnv2IcPmAX9c5bVXQsYCdxq//+rRRLTIPMPIajxjnfc+Ql3h9tdhsD7rK+L66vv6
emLrPLSeZSTjnvTtpTYIA9aSk6h6Jnuhu5Udyu9+gXfmV2AEoQ+zWXbmy+5DWw5Z5czPWdLO2t51
9bDRhL0CD2FHE6io37FM202go7hAHjNqelhTuKA0RFyMDir2ifL+fqZqMxQfL4SaGs0WQn+U9Wo1
wzEfzAESGgsskrw5KOqzRN6t90rQ/2nzeRBRK27wALzuN5PNYBitQt0jFhACnDbnPLmeMmERWAl5
J4HtGsDoiQIqTh25WTIC1zXNBu7k4gCk6nV7HIYfDWHO2LHCa6sRpukFOX2Far+Y38YZoemIInva
sFKYy4Z8w+WX5XaLIoIk14Rj3Ns0WVQuAxH1K/om+EOHoWFrNIkZ8ckyLAIDrgbM2XNlSEyadwpO
3Zt6c7OD39MRPe7/Cnjl6EpX1C0InfPa/6iFSx4Mwjl2XKLxjBNkEyY93bFJ6DiEKW1hUz0ROIVW
+XsEVJRbgCOue7iwumlE1mZyQEYCng/X95zfyjGvBidCFX3PuR6FZyuzzVy0Kh8dLaaMj7ZRP0TO
zwZInoXoGIqIPt/padtA1E9B3KwpbG+4YFHYbW61rb+vCCqux0IlE72dpeTXHksUPDGjB1XLj6CX
3/er+sWdzTpMIm97kxfab5gdLAvF7O1PYPQ/lxrkFUIcEqRcabx+vDkVjVp9jaSaVl0xhCaY+J3K
csZbs8aYpgeX0TN/k640PIfzCuWhLYLfAcLgcPi+YmgvT3srePaZ31PIsrOjB0UCMZkbXaPYh3L1
Ao5gKZlJLD4CZR8hr9+AfbhxLj85VwkCoeifhKZMTDbUrz5n00qBzed/C31kQl+qgleBhP6spSmi
rv6Ku2M1bAvoAhBARjCDxraf+/SpHiMrWhmsdmUTN6My1FPH7+BF8xSljfK8qXMq9VFJZb3vm1pZ
pNgoBj94HGfVztvfkG0rvOu58VSx1sWxmVFJBTLQ/iuK+2dfijmDn6xN5fhdz86w+1aEvMIs53dt
casuQLlvP5e2Do3WXCvuFbzhqYI377DUZIsbKLZmweLWPEAXpKySelxmSz4kYkNQGCDBLXb2e2PB
DgWMgk+UWwrXaK+dH5iovmXMWHiU5sNr4bpX2hpFdOGQ5DEL9F96dIX+kcoSTAOGnOy9djAVqheC
0IUGdLtxyOfj7qTlyBZUCoVnnmiDt9wnIPww38oM//5W44BxxVjpCYiLdeNoVRSgkYwcNtQPn8Tb
vn4+LTdpkb3PGZvHtDOwxmShOEwWExcHohNhExPDEH/ZNQrDt0LRMEbfKWi899D2o2XBuF7Kxjum
8m4/i1TFW376RMXFyMLgQadSEBoFC+u0dXjBGm+wDHbhjoLMjB0MC/1VNgeUcONkfZVqUS2vrv5g
k+855KW9rEIwPVt0QhzzEY5B4GxInPQcykmn3KMbOJ70QoeB8IxTMY/PgGYh1wE4OODbe1Bgjx6X
a2a5SH8AhoyiOD6bVMZmJ1/l/WImCDho1N4RU9A2vJ3RqWkGcpcD6yy+q7Hrn1JcO83N4b294s9/
brIUaO6M2leSsVsIA41c/Nr7J+X478MAAWhLGiq8gDjCA5ihi4M5mE2BhT5kEWrS/d8fbIjBo4E9
2xhCuaAD4rek36whk2fW6AGmyeA+mmbGDkg9u2GS21mx1jraE3nDl8NS14U0+jH6JlyrDKUfkI61
17exIC9eb2egjeRCIKE8VUZYzEGdKufD8EZnz266MX3nsoi2NwGR0QQkElnokCw7lyYkzmU7DBNQ
sLBCT9VP1ValpCb3wG39B+8vvOkgT1hWi873cgeSfS1Zngtf18bG0pBw/XkJUNrH7rQ37rBMBr44
otlLm9hIhOA+Lk/Fsk2L9tqSEUFx34rRaydElq8ccGqNJ7Kd+Y3OkAUiYwZlzEQTM91M9dlNZevw
cfEPfk0MVwcilbjuZMazYY735HxvzBnYBBbjtNpNsP8HSUxwueRTt3XiRjVwbjh0zeTikEUIYGZu
WiV5sw+sBoBtmQy2Xjk+iEiHUXUff0w2JsOqgI2dk0bAONj9hbjVYAZxET/5adELNuM/q4g88+DS
Zly6PkLIrPKT6aV2rdGG9TL+uLfIrt6wrweth8MtdBHEcoHolrUvasM9xXV94cvH0DJXuhj2nYtb
SGMt2QnVO+6Um4bw9iNVBfqOPSNfdRkxBrcLlBeuZ2KWZ8C8HjaNfV7DSm8YxShcq97pD80AhkvZ
/CbcJPmRtwx1KvTHyZDlbJuJcRy0o/AgiyeXYmMBPbWBTOHmIkzgsFec98xX7VEbl1j544naJX59
u7RB8H0cfnobtkAhtEYvBN3UR1YJ20cZPkAx/tZoiaald++k2o3OpTArV43SIhpg5Uw0ebrUZdoa
isYX+WjBWCTuo19ARWyf1HInwrSfXCssIfxSxbig9ByU3wCuIeNpSMAV47EgiDZCJ/fU9q9hnn35
W8QHoCV+gXXOM8AdarBQzDzfFmmO2GgpGcXAhIiDz7lzz7f2AaLGvQRU3QJqT4m6W6XsuU10h3fF
9IkSOvN/UPl+lIslL6Th12gCRpPLmWan9vTjdm1vulvAqj5gyJKxBoLuF80LmVhl37BBIrKiUZ/e
A4/fqjvmV4sWCv/A6Pe6Nvw0DwjoU0DaWjWk+yFMHsEHTonqethS+Ng/7KcHbNP0HZtoIx1xif2Y
5L4Ry7YqT25H4KL+jz/G/eSrUDyHIjvGh/uo4GlWfwyNSPBN/DBwcxE7LTERnejyfLPMsarpFfvD
nv3bJGl7oduorc176wxAs2BuHQKkb5Ipd+tcZHWXzAV4J0ab4MWYWfdEc9RRjGchVp/FDXe3+LmF
1MKKyWNNafJX4YVpcHaZCX96iMJ9tQjUZJe81KJsQiXt3yGcyKPGFEECwqaU6fdLcpYo8wQDAX1Y
okZG65xIBhsUnMRCgb/S8e/RmPSSdHWOl8d56kTLSqeXPc+lRuwfRp5S83dYwV+sX54wxRzHzA6V
o/8CHumrgsDsKY/9mF6PoZmgpKCeYwvIPu2dpr4Q8jWdpi0+MLqguv4kUGi46DMNCbXDXM6mmeCz
ZdqSMoyTKqJsNPwg3SgIeYXu60/N8iVYXcq/hdieyoZ3MN2C3cY14QTxbHypMr+8ipez+HQRqy61
9iwZGkndvBYJBgqM9mTUbEeI9nxbnn7Yua8SU77Twtm2GJlkpVFXmtAE4pNw+Jk4HwSnZ8V7rdSU
UKMphI2S/MPciK5BCh54K2rKGzm3x5utTISxzsrzKCX3UHz1zhb/KRa/z7wLaAr/qUHUJBMxZ8Hp
u05oVUTZR+DHKG7xi/9It3FCRMZ0Hm8z00zgLqbr/irOf7iZ6ZbT1gLOAvolmeCOW1asoLkMIsgL
NVxPItqMjJJi1ECbcFrE7STYxql0nGOwrd/oLnssWwCjm4zQo/CVuhqh9uua3xKTw1rNc58pLFJk
XQ84WDa46MRiRs53aUOCYIJBJcFw/19F2kn/MVWunJLWA9uqL6iB/2ip07X+asJeXmYhrTK+KzRf
M2i3Gb/qQzHdTswC7KnwtuuRAD9fYJkzFjXDtIe9L0PPr40QPJDAHgztEEd+WhkBNpiML+YLI5qL
1q/eiaqsaJx3U7VHD5jq44ystKPozqbYKWLOEmq1Wx/jmfnqnoxpBfOeRKDF/5QBB/qDKYYLzZnW
+GG10cMIbG3k3+9QI8SKX5EuLcbhvt90Q6FZ77ziiwxV4vAeSMKmDH34D6pFFIlsRGggyfm98THz
/dVpPW7Bv8h/kzIim2suDJegzEqM9bbBHRhRdS0W0SOV9RVfSp5rSa15SO4L/5VMhS4/IaWeAfHq
giSkAJbAQ3t78kPbS2TCCuDH4GWrMHmG6HEzoe4HqSyK8Mff4mAZ2GfMNgFcqMAOnvM6nsSrpnkd
F78sM0G+yzvdddrz5WMAu6dt1+trXilihIoiiZ2Ujprjjr9TcDfFLEnPY5DhgyC65saRPN+/ubf1
WWwiZ5Eml6RFV0DzzPRn+KrG4YqMxaFdrzgBJMWNXYaTkHjUkLmFU+As6qBlPklOXdaJGuDCcjfp
26Z6pCem0i4TOpqVE37iu3XLxe2dXmxSPxJrXv0l5pei50/EsDMyHyn2wjkOd/1DvJFAyE4BzOZT
tvzO7ltMDt45di+cdM6j7nZkKbwnRFMu45KdoywELBxj0lfR7c/434GkXYGgul/g60YUo/dFW7b0
obmWRXNQU1i9wyVxvOSiyFzqwyOxlMIbhU5WPy3/UG4mH1uJCM8xU5D9Yryjo4AZnTQDF6bFArn/
UT2t2KXh0ZUt2C9c1/8KO8YxX6zgOkTyRHTKFa9cxtypQxE3zJ1PGiWhgA+4YPUPVECORIN/5IB3
y38/GXZyj6wkHctl0P8hiwdPPBRhjf7sDTUPxQFDUF8aNQyzP5ue5wmF/OQvcdjS9q4Y1tCkkLDg
W7NB+hG0SPOz1aabv0Nt9rmLR/tFu16u5Ry17Nf2stizqLKbqGEiv+LDEAFHWOxEEnjrywE7UpGZ
5o/eEn3eHcr4ffmbCZ5RNqtyOKZBEhptm3ddcVzaCtDo9wLXvRanoF4j5fHC/HXWc4oLvLcu3x9t
8lWXVGra1YL7DsXrXOJzAU652vwa0mYYT62Qsju4xMIqmlTNA1zQUTMmGAm4CW/oxdRkNNOrQBpQ
XNtdt33SJjtmpEj3MUP2vOO2KX6jYGeGxj0Dq2lQrj7P3GBmONSFvmKuMWxU0fXlsP/GZhMXyW3+
LD+WT062IO8zXHPI85P/Rg+iNpxJsX4WYjq0F7rsKRPFbgtt2MxO0dGBlnwU+remAdQ+f19nvLXC
YahgSIRhTuJYENR8R7YyyUuY64vz4+mJTAJ+F+rQzbShFKFb78yowpVjfNHx8ufsZaIoIuUWi9IH
dYcmRDaOvbFg18GLVGmJ7ckUKf2TiYC4pkMFC+gtPIMlQytJI7LMerbok6OceqcTti0gIJB2XjiM
sFvkFQ4OHbx3iEv7ZOsiNshvUfedUaLd/vh4aiURbLAIfeKnPSqIjTFGqf5qIJaUzk0Q0RRZ16lQ
GIHwz7qiqI+ly9cvUeROJ5atHA6VfRcbGomfUye6+IRWshzcveRpSYptNG3N6rbcb0hV+39Pi6n+
ROfN/pAdjeGwAG1S4J7VVzmik2n9RO8lILju60F0+AWNr5ejHsarHiBVwGzYOtziRPzKHxkjTrnG
u4zsvg1f7/bsX0LjTn4aAfnKwVBpunmEtghguNu8Ue0pWZtzmzNDldQBBNJ/bX6NNy3Q2Tj4NUbv
C5F7cxILA5+Kgr0Q6HFXokcqricvRF1VzAqImOWOC5qxsIS1hjUMlk/pQIpT1mesuhKs9V9QA1ZC
66arZDYDl6+DwARLhpInflJLSOT0UMOBeXTxRflQIeVhgWb7+ojTq5puaritUcqb8zlaKIM4kCT+
y5g8BZ9YzAtALAk1KUmllYckGtc8We2cfmwN9NNS7WJ1wVHIG6cV/H+icrZuPlg3VXS7FoXOPgPO
hcwQtgqGRO3QrNZNnYyCnR5Y81D2gp//Qs3iD85yOMXdjB4XCz9fAE+c1k3tld0+hJvqTBvkyAqJ
4OtG2vcoBx4cycIWrKVAtikJX8q4WpxoUVGldmtc2lW7KTNHFsyRxtCjfJH3/muK3Di1zdBLyHjd
S5OWPex3rrPlHSZcSGzDR9c3+pnJlv/fTJf8UcedyxRTM4EW+RIaCJfgm47oNvvyaRrHcuXRcsnw
/68dHyTrg1eB5OQJmsSpNN/HZTbyb695CyHWTF0hYyTmE5q6aOrkc4JqTHiNUaOHQAnVh4rBJeiC
KrbuQ0k6Se0VE4i5PXt5Yz0dGh1vx+/DZwpa8NA9cOfl2R+uGfynauUSn2qZESnSjR7GWpQfhZt0
lNhHZPkZcqpQDcFAzKkpkwGFsoMmQOQQMJ78YmTL4CdetmlFzcYrBlmmHo+NPqTCD6BUXu6+j7cg
t3Wq1WiSnpeadpEkGhqI9t+F80Qx2LiTwfaU58ON8HY0AJjy1RpoqIvqHv4IY72uJWghFbt7zASh
N0LlGtnJ4WzCOckRZU4s9yJALl8GKj5VUiWezPAynrUdsVvdB0dym31nG6UXC9QtFbKw1/t2Osdf
lVtKPAH2qrjCn7FNsQqgXOdrgz/b3ziaBLaa6Bn+TI7P0EUzF/2SNX04ZNVL4/xRTHvZHGDkiXN3
/3EDsBeEEQD0nz5vTLrXl9MiupYD8XQxnvz5bs+KgyjeMz2N0RxsnSN1jZpDo/zF3zsu1L0avngW
5ouSbaTMybEpARsMA56bRCyujqdRTXwkmg9S7j+x1URKvbE8B31bjCLJZvX/fy/9IIlHzRWsqv8o
19XZyJgIYZW4y7ywh+qX4w0XKLqV3qT7DBOPeWCS65W4a47Tje6kXVpBrriz5FMxeO9cc+kHlgLK
XgI4ND/4l+TPeAmyyHqsyaDk0++7e93rip1MbftNqeRJLIii5JM/pZJzhCSt0oX8pe7mj3kjmJVX
O9JpAY5NyMiQO9AuvIqm6xaEUhCYhOry/764gVbvqW4JAUR1fAIu5blCinaIvqIPmVsamYWfY3gc
rZM1SpyPCyGHbm8aCuifSvuDxZ28kSUOSUMijELRwoHkcRFfj2IHXhzvFgvRilEHlRvCCd9zKRt6
QxFbFM9IUCwf4nHVDww0rXaJBACisHWJojq854mVclDc3Xjrc0wBOwkRWskzKjSMql51p1K0VnT6
28M/xDqZo/LNaLLfYIpb9+PeLBf6KiLpYzX8aPOFfofRUjIzXL9aQUr3SEFkxYQNRw2KgXu1nCZe
z6OYxLBRdHv+jNWmAZSo4nqYXAY0CtkzArzAYvHuDO5AcH+CL8rokG96PeP+bebC+vGA8WQQ2cGt
CdTNIU2KmWIMIuHNoUC2DMsBKOL4hqYNRaSR9RjOl86Gf5I16S2EFKkchcjUAu7rdRio4dlSw4Lq
igdhVaqD+c66ikqC//q2rGz5ebhXloGJ/bG3WVmO9D5s9kFqt2wHq7vdMywG+/TOzOcO08hCYgak
YoFrgi1A31TvBxc/iiBVae5Vkozxh79cckn1UsgW/UItTc1b8enCdV+hbAOuVGC/zUcfBZa4tMs5
sOGYRc14X8hDV5FC1OwoZEyzKKUWmXp1CyHUiNC32kame1jAGxJB7gMYawyj6uZZT65SycclmsxK
GugtJQoW/XbNheovgya1ireboKT4etvgqx7ixPskNBWjO/LCTsMhq4l09IDenObLN+uGnB5b7nQA
4BtnJY1aK0oDXJVQOh2E1mfemuKc/nGhHQC3NEjbhXttmelArzNOUPmOAn1UO+8cgn9z7ay5zu7s
Eu11GuiEA8CV4lkMgal2FLfFv672Z5qpEbf7VzlPxUOq173o7OWOtDdIYeEFxqYvYc/LcA8S9uHS
sdGER30XpojDIIjz5QQkZ7d2EDCGq3el5u8enifIlgQ8S9XjbbD/J8CIc+OAxW0znthevilekyWT
KCvKrpem++cVRfJDXywdP0czd25bY6g80cSepc0qMjZJ5Mp1bWAO917CreBkzxeSIE5wM0bZF4Z1
ySMxgkoyXK90KuqAaqSH8nFykMw3dJb3N8DDAuC0uQomrnrm9AiM0nRvRzsKgz4/lIfy2D/DJ44v
Uc1v/5RPH5iXFJrYHe4pWcusepWF4v1zt6fNuuAGYuHp93wZSPo0oDtR7Fz2C5/6jM2T0itKY0jV
TH1n14JrJWw4KYQd/7Ut7UelNxZwp46J9NO21raLXsk70SlJlIFSm9pIr1Pg3d9P3+0rNuEoQcCq
rcXBU5I8VY4ugKTMoCZOIK3b/rCZBYzrzdVmrsr6Zf0GHVxVoCjzFbm44UtOfHS0OvowkYQ0jq2Z
2CPOt+zQavufZk8N341Q+k/+y3gZ7aFVsvTI9QQTvRJrIBh6oVSFyQ+rVKYH/sLrjXJrFlrFoBov
8JoE5Vsxw/02H+j0p/lIapb6r/29NDxv+rUEySDgba8nJyPUVwU5EHfsusbUbzoCnUGA+L+eHgqm
0EIZLHsJfAh6tTnc0QWeN6aEFreOmmbi4VWfO35HAPGYEJpl7xgDih7GifdZYG2B7dF8GXNfZWHq
LLSlnmdFeAWGsig8VyCdHQ85efwTvFVC4USWZ858jRfsEgxpaf5hqjYLF7rZ4jlwPLFMPqHVEGOH
ooq05C4MlYZm6zNyBUlDCJiUYbyjzfQBgbaGkYUetzcGBbVlWEx+pNkp3JnMrfgUb/cTHhqvAdJc
WPdCwSfbd2kLBdLxmblVKKwP+yUv/qvdjeyJjm9iWST3haqAWtaNXvZDa8cDV/z41Pv1RMdlJmNj
LG7mXvYfQvUISuYr8yQlxY1Lc0dCt+YE/4KNKd3n/Jt0G5WMoMQ6mZln55EfDw7youWkrLrLZQ8Y
4XRDosPtcl/rgC67Qzkxy13a9J9jrMWhf7KbJZ7sdrxNz5A1ydtM+2ywQSUBOhDr3xCY6zZSgcBh
MDRr+Auuf9goZS9s38ftSLGSJu0s4jr01pggRIgWyzkHe0Fb8Nan2n/fkw8M7O0GYq7U4DGJRVYY
A/+JPJ+OE3GDbLVTIvx/fNaK5KphPMNz1ALekRz6Yexj9+MjSNGwKThKFw5Ms4hUJeTwSYVS3dgx
lw7UBWfHzjyIKCd458cq7+353XWbz6Wm7WBOjaKFk0GQpuegsQcqFvfXUPjO48n4MfxbqfsNPJMA
XHFt2lUH5VXgIHOrRvRsWGr56ukUoipV7s+1SqHpRCx1w0zZnfS/2g5m1FsbJNx1yL46cW/kZjuX
gQNAK1AcCK0qJ/NUHG5kNFCoD9DgIe8egVr2Cm8VTK2323fYDwfS1U6w3aDaIZko2A3vB+gjfyQY
JGFY2Ecj0scRTTZX/uqjDLrUjVWHnEIn88b6tt9VyHhnqU8nUsny8ozQ32sgl2vorJF/OYlkGSOZ
TEUGNnySfwT3+/SoRu7SgjoSOh6OH94qkWCFGe3S6rLTRn/zpijv6Zevxzvx/0LYtMyfyq+yeiBC
/se4TzpkPXgGRc5rzqSUjJU/Cj82IJh19Wtdq4wtBjKccxML2axJQS1D/QRqvkT9VIlxqB5gnmOP
m0bhlhKqZRv0T7xl9F68EHB5kscEw0hxIygcudwsA7cDyfKpiZcj2UG+RRuHkOH6VeXhm/aiqr31
dRyH2zRo8sIfg5mpENKu9A9KRLQFZM0YkPOn4hmRW1L3PgyOkW5Ulvemv3OgTuLMsdqF3ADPO67f
0too9I8AOqzUFef2A49D9CJeRtyayZfCAB5ojZoqmwNaZAHCSaRNBvAaWcCluOIRDRfNRIWM+Awn
kBkyICQAX6TETZHydD7iiQQYkjEsv7Wrm+IxeHIssLbhSuGQsxXCroycPbgAh5FJ/ywjN2eS3gEW
MHYMof1ucD/Aq7RYoZF+SXp8I3OaHzzcddl1uSX8e6D+q5nIRbnLgiLVcr+5cNiNO3quu8oE49L5
tjzbGft9YCRM4z8TqOi4dh5tZedo9DIp1ECaUXaE5/FFsp8bKNEJEhOkZplcb/n8FlDH8Bw6xu63
K3f/JHy8dU4dJDycnMFLSOLrb8PJrMPliprfJ6f6K9HIA3DrV7Md0KvZ42CWMxwTH9MzqbxbKNXh
enqOVncZK/njuaijEeYd+xVZJH2KvxgU7jhKCY4t6XPsoRheFFWYC2Ff7bApI1G8dDpLH2DaUX/g
4n1qlzEytd/IFjvgJa+p3tW/aHZyYJzeAVRUtL7Pd0/lAQYuX+ia759xo1M56sXF3o9Ojh9aYIlP
HvUxUm9C7E6Nh+i1frzMzOqeAbcZcvmvW7GicrYxNCvwP9ap+HLboCGFQGdHN84oUdoYIUT6UTpl
rt4vPxHWInGbqZLbaWI9zsI2IpdTJGgxRymR/0Sg2Rva+SsqGaW1+djg8d7+ldDJV620A9K+5/Wp
kFgbz6wrKD2iJw+jbamiLJmTYh8NrnjSEIDyDRaVVaJuftQz7cTTNxnDrVW2m3cFWJABJ6aPExQQ
3k9xZYKExfr9g+P6iEC7osJjSofkzswfRExr7BeZDPMfEUbAxOJo34198kauqtIBiCGqrNQPYV9f
11F07F9JE3Cbral+jgTrzkypUdCzMaBpiBDAdXy0+X3V9dP4FnFAPPZHxhtRCcpdKnIy1G7plQJY
uazUOm4YRe2NNDhBCUOicnAlBzj5+lW4QY4VrfQPk9UY0nVLxund4rm9eR+YRgbLmXIAYjJofFxU
F7cFlLgqusdO8Nn4bFnCeizTL1Pdh7adFvDxro8VKcJ+r966Q9V3B1qHWUaW5VQjDVmBGU4WRxKm
SRSksLYowMrKfGFDwQmOkj22rJEKEEMjbYtTig4kiQ3dAGVCn3FBd0AlA6mBiKaupHIR33pkDWmJ
XC2d3EidPgTdDfl0Ax3L+pH0gNHW0hX2zISqMnSRWBYgGzyXG+mALQoplB8ehyEnR5+XvWmR6hd3
tv2fCvMUtBVFSeSood4fgAbfMkPchEE/kmkz+pzjKFID8X3DVF2UNIF9pO1iy7px04caakHYjIzN
f+MRwOkZsX7H3iokPauEVaM3SYKZT2ZksHn+DXXuPFN/xM/0PSdXvX/tUI2DWA9ARFcdyyrfLE5k
u9NLApmj73KHDUzvp1V8X92+E1/QJeTdp52Oj8nfNWJwgqq+2sWa86DCymzPiXO0r6LuiIJGujNp
3VS/MxWRxoqZHW0bPafyH8QMwKDR09Nx5oVZ9fT4dCxs3pxfYXmsQsbc9d4v8KHQE9lWz+XxP8hC
OUEsi1kg3wZ0hYM+2esrKyOYbpxfIJe56UZ3Y9mi33CPaj2zoh2hNxApagzTEyz+25ZdYkn/ljSI
OgH24arAfsDboNir4LTjJzJyB+AgAEPEg05pxJuYDqDWhqXOkZ5s0bH5sXaTT30j6t4li6iPqj+A
MgbN8/szJTHAW09y9V+u/H+GhLGAS1Q4UB45cJGRiV9IzuU97vIN8CK6pP980OKbYVHkTaFkk+Uu
yk93oypfcoZydIiR3rRBdgHuGgOlRmKp0l3SnbiDhTplLlOA7jetQkE5EkFV877m67nqfApBItMI
7TGbKbXlU75MUmZsMX43uWK54HfjWFynCDPQUZ+JW1MpvUzj+vbnyo0JaXGz+/bcA3sCELXcpjX4
Ac2Ej3nkQgkw/qpcbQpAeRrqaCBJN75ys00ugSkBJvpl8W5m8cMVBNsJe+GMXmL9YB7yy/cdKOWX
C2hTq4cjhApKV5hTWFRVUxgS62UCeIUk652CzJdv6elpLwiWjlOeTOKix92t/zWrAJPJ5K2B9EmI
Chmygvmjt3vqFEhXQr4UGalbypjKEchbIvZ8m8cuY9ZCBOuUgXZqgeA6FbVZfY2Rn2uEJxO9sMDv
X3d6H86CgTMB/xRRfQ+eQ6S4+yuFo3i+lfOQjxihtlfCJllHBaAI72j1ZjmOCg0zR6vKrUPSbNtl
ngUMe+zuxROzLf8PmFer01+qoIJRq+lwzj7mkVyYYQ0ETYrP4hbfrScGkoCmBYyXYtfBkorC+1ye
EBnQhscAa+/2McOHCILw+VsIAgcSOVanzUiRrElI3YELdDGMMj9hVnCabBinGVZZ1i/v4DAxj6rB
p3R4usVVVZjq8nFCoxooWq1vqkUbN8sKnlYa9mqrWnCj9USbYNywv1DSfWaKZfaGx86tlmZoFEAU
6mcTxsNJLU8gBTuqe4EHp0rx30+GLtFFv2+bDy4RDgwo/5opdVz8LKZyKily/twZ6cG8NjoiyGjP
18fyJll//4AaX+9PBrRNsXNjpaQzWfTMxIIDT3iA1lW9Ke5SEaVMXE+GVqW0xTPB6a0rUaV+YZT5
v73PPHMnFFYlhDd5JoSbrzyefwc6B6Jm0xOMQKdsC+zgJgH4gqL9ZUISfvDLd2fKErnO6IAoQaUA
u/f98x3WzOgDI+1lebyhoPebR9bWxbCl8s6xaFcsBdrnM0tKtTb3j/TDsB7KyZciNTbuAzVLjy98
iXLdnaXBptecSKjpiNJZ88BfciP2dS4zCNIiHI3m+23l5hr551uYjTvII0Z3eqf9KVTTCXLcM49z
RePfcwOxnA934e6nizsPSTuhl+z2M8A3+4eCoXCJkbysL3c/wDhIjI3Cg5XuNPnrc3PrjhiXWT22
w/yISuBYIxOQwa1xST+miWPmv31ALHiQb1yDGhUlzWbL6eN++ZpFPaSr9wYAo/7Wv7snUXG5mF3h
4pnnhphrAtZ3BSPWgGmjC2FH7XLjPIZ2+k6zT8URtepIQPxB7Ag4hVARfVqUBT3Kx+kKv+LPghS9
rbBXYbnx+a7WYkuRdiNnxnQlulMb7V7qTwkWxIXxo4txQNHYz7R/k4LOFy/L81kSYF7l9FFo2YWl
+WNnGKdBd1+kAD1zSshkw66C7Ci/2ffYkgJ6B1qsAlOKq84h5maSS8ew0ZGoACczvDBNnngYbK3I
/z4dx+gP47oy2A1yba0+t6bXwZkpyO2wfWKsyjiYUSAPVWKi8b2wqRAzdHuI1bt93D7iOA6my8/c
HvB3XHmoINlQ1rPtNJ7+R0tDALTcczOXWFAYk2tZNmFDEejm2ATYpyKR6PAItCDwayTBKgCYXUgc
9nbin0CBspMLiDlRX/mghPrh2vNrqR5IViRDlYju20vDuFO2aPuhQy3+cKkynKsEAG/TBIdrxlaf
pjEmw8QdmYjQFlMwT9NYVa/zILrTpTM3q/oFrOTA8cbFt985SjZapcuMMdU1JH8+asNUiijJVuAa
hHJanEOYGu1JIX+hPPpxia2t9wTp3mb5M6c4JhOkbSa1IOOqStTgdv0cfnvxr3I8Bg7gahygLhmy
4XNY1+D+/rZcRObGuzsPt8Vtz7FS9d6zVIO/d+uTreD9/MW9tdh+vGSI7od8Sg+AISGjZgesG3+I
XtHjafa2hTX+y5MzNzxd4mqX5MAIJmLPvZ6aYOkeBnLaUOFx/IqNr8bFzEr6arrTuvjId24Si7dT
V/Xdxzrevm+9UCCEMWD349d1h6EMQnw+w8PqPYf58Xd66jQcITmtrF9NY0Vk3rYxQtZK8cMyJEMX
Vr+jF7bMee/znT3ubRNyL3jAWZGkhCpQirvthCJXHQDhgc3/Mq4oRrAkISRIb9Sa3qwf4gKFrWho
d8/VKLKl48AyEQNO383EbWOKLU/lrYzQvMLfjnd3auOsOTtyMHPZQIt1fDQgDQhv4kQoMCNDCaQE
Taqq6P9xzk0pKlQwUxlpgVBi39B9OuGfFYTggdMnxxDo8lW6AZ0RL7OExpLE32oQlvqwytyrnAoH
p33pqmk3TFzRU1GPwa/hPjA8LVHbdGRiQXQkAXb3gw408cHy95gQO8jgmzd0koYFS9tyVzpcqNDn
zB5UY+KcWfv3shU1mkeQRKW6jljrp3ufmFqi3N0UGKLvt+4RNrBUpP0jZOQC8i5yXK3iZGmxAShB
YqH0jqZgh3H2b+ilkTw7Otqiywlr6J4gpzPvkjNcfv3o+P4fPAO8cyz0zh24PXTTVfhvriKUJf8G
bbeZNVbDSg4XtqDmqQmREU20JkMBmOHTJifhYinPnZaaDrS9CNgXURWjwgKjE4DnsRt07sATwsRo
ikdMIBTZ/pEU72G6kGJib9VM45BAn6fpLFL1twW0zokVj6kujyo9GGNxb06MnUclsxjpYKNpH+RM
4Idu2+pXae29O8iOtMWGN03pkxhYK68J1TRi6Q/WIlnvIte9UYWWDuUSkRKeQc2/lZ4Vbq8O1AVu
MCbx2H4vORLQRF0CSWWTMybYC0Fso9i8dsib147+tofEk20h+IJeK7eXYcZmnotK9GYyivZ8IJtm
x9pyEvjlA6xu4a9zesFFRQHEgirwIN7tE2p9v36uhjAIkvFOfmAWwTkiApu3JWmDxthZxfIrgRx2
4lZiDqJrdkjRvT6R2c0anKWxwdEAaOU8dSjPNF36UDvjZqetoDglV0q/uWuo8ACMf7GfSyrzZFQS
u+c8p+upG15pyjmKlQn4ag4aIpPjZGM5i0hWTdFF973GQ38wAOcLAKv5a00sa/ywi+gpiq0dx+jo
sNKuTPIRnXxv/rmYH5n75s3OGTpfmGb7A08L5d9P2MbsAtfhndbD2CSJdx0NtGXVTyjIi0CMF0t2
RzgVYQxhOmH1yR21fwl3QTeOdESPsJGPnuDP174wiReGEQR6aoe345+OQc9CQe6TlE19ZNPYEhk9
MkXYNwRE/9mr98TfOt9GwqaOsL6Sj9wGz2W6ivNe3hoJeXOxedsPnd/fSV3bxkRjbSXGRI1FEW10
ahFtz4PJieZ8pHyujgYDQa+FkO3uvILte7Ygrvaga3+a42BbeRau3A40Kf43+TOZjKQ78P+FPomk
3TXfFzP9ICJSyD2rJ/IGpo6ISpayarhixBd+Xo8y3i3UoLZLwNtb6tZkJa1mOBG0mf71kTv9ubZd
ITFBUQKfPQ5NgSl74szRe+NPz8l4UoEmmwPu4DHfq4vy2TZZZ/K4I1kst5WTZLMyW6tI22uWXbvq
0nZTt51HMK/iez56sfjchoE2MJAb7rlhOKUd+LBZAY3+b4BurbmkJfGn8D4bqZfsV/RlSGyQ7zgy
KCj8SQd9TTpYkm62nMoKkMyn4Km2aEjWP8DZQ4lAP0qEw2KuVue5XK/qKsJzqiJvvjKwEiYFHZzj
7GkYFAGlVslCQsyQgKdT+Md2N4aWGrvXn/41z0HSTA7Cct6+xKl8sbSNzc7bmzsqi0s+4j9bo9K0
Mj19TOhZsusZew8dl51lxnYey5yRy3zpggXdYrPVo8lyVCCr7fV1FNHhMfDWRYI5cEoWXpXY3YUY
4+DRn7DelVaHiUM84tm8gkzrZrVakYGPY5V/ZCC5+rhxzKNd9OFC8AV7OFSizxJaJCWGR5jqAtJU
fIUT/2J2+zXaENCc48FzkujxpNLirbB7JQMjAAmrXm9mrgNbKhoxEX5xBoBBEjVcimjx0Ssui6l7
0yfOEh9Y00YTZb/geE+eXcV0rCNi2Pd3Fao1VetOldbCT/7ILyHZUwzZXO51M1RWOsxtwyO8AXw7
iMZodt3BweUjZJCAuhPMJ2XUBRvccq5F89RCVaBSq6jLkCIYvXicu16tC9ziYtWv0Gxh4dC0LKLI
lO62VN2rc7a3enhut2ijuhD5KzaiS/1rjll3ZPPDHKvwXruIFTkfJBC3dasKcszERPMDRhkTfnOp
KW3MWLQAxVIIPRvBClYj4IXDfrdNfIzEJ/n16ByIOHKp0pIom/wM2iYsy/qd7CX2O4SVpXynwsMh
+rOG70B0ZYNctPXTTUA4OsKmSMnRwyZtbhKpPabEUpmNyvQw+t9gQHdg2SwslQCQ+UNPc7327sQq
G0EAhs//hnM3Dqt63daZNNyHyKxLwbQREd0t7GBgassDTZNulv42Iwff1B9gafEFcdd6x6+vqp7Y
cK3eGBbXBg4neHCkXOZM5zGSB8N2dM5BOF452Cm6J+fDLTa25KYxLGhUVUU+ZKBmfHiWmwmU01PR
mwZgbeL83kYPzHBU4fttYwT3iuJj9YOBdlgtyHAWLBj8CTJDeznYRvPRVRMAEsvwMz0ox3gpjwi0
fT+oG0KBGxjWZQriqBzW72kcJTefTledvQ2jlGpwmbhYW7ODeZkZRgF6ukcylvmwGl0E+QHOUAm0
YG6BsxuuXpwxoNIktG9pgk+FguRbK579DRMyNjeoFOB+qGblnJlpasKLDlYbx5RFlGOUTLZUNyM/
vqrKmf8rhY4TkAubNxCJ2yajIIQEfBQcVpcxqchv7mhpeq3XDY6DaWBjuaZCJb2rsIuZkNUe2xRQ
UejaXHA1tnYY5jD0xm1ZdslLJAOHLlejxs1Z6nRLe2MICZCnO0svlMxlOesmzN3eCUoNQSUTrGcC
3Uv/d+stagVHluLgy7eO9TlLdG27g8tFWt4BQUTKdY8kAJPe/Sa39j1VJpnG0gOWhBFquuv0Job+
Is4W0HKuICvgvPPvxXHp0AS5dtpw83G0H0lB/LkdNPQl4+gYpzpqznrg/GceObybDfqkLwYztT1x
Qu7mXgBBsBEmYHYu1eerBDe9Hzki960e83khtFoaxDXF7EUw0gHkc+fiNiXo+1MfrSzd6FLW0Cbb
S5jMh+Ww9NTEWJQguWbOGNvVQCCGYusrP5GKf45qXhuc+CXmrpXFyxeKSmibjSbY/gjyx/EHB6FT
AbWGjQ2vDUVTbmT7mZlRKmgLE9W0BCwNCvFdc+yuA9rGaHI/qpOZjRE+squ2wPqb+OWuZ006HmaW
wo01+FaZu1LpSu8iATLnwdybXYN2BbDSYwv2szctQvgOp8VXZgFKeFHD5W9lxFjFQe5z0mEq35JE
SXG0FnmyNDXLxmQ+UNdk5LDAXH3bRA7nddE2pF7V8+41uJVPiqJIyc/6bAJr6EKSEPj89sUVk1K5
oe82FmItYC8zxSI6sxdfFhh8FMRw3rGnyvppLtBE7waWC9C+RDt4vnxE/ghQ8YqlJnHvuARe+n1g
WyP0tgNZtLt96maiTxMUHXKyD1BcC2Wh1/XX9ItK2KxLH1uVM8/ATvZQpJ5sSqM4E/lbwYOjuOKB
GymSzV398nx8DqcBuQKi8AdV0PIN+KPlA/Ep2P6UlhSowuvTzf5efTDelVc83+mKM8rHdFQ/tl/M
Mk6CVpoVtw078FQY006HtkafJBalV/Bv1JQ/aA5rxNhePnTqflxOiVWJ6FuBZWyYbnR42gkzIUGQ
RAL5g90VwBV9PJ9KiDSLup3Lai+c3HJpKLhSgBkNgQvQtwDaPG5TAkiDp2boJ4F0hlkMLmPW8NAG
JvaHPBksx7kI67LUmJaHjD1XLEetppCrGFm77s8YSuL3UMP2be6eiRx8L57XfvMmyoSyjzukzEGy
EFy2poggtWjmSxsSHlEts2fOlBcv6MVKv7RolgC22gmdcLf08SKjepnk+7G1FhSjpG9dv6txOs7B
6ZnpRQysFdR2bFj+vktKvgcvwEr3iFPWoGOZcVKDFql/VRUwnAKhj3TxhsA1JrXtd+0TURtof8Xm
Os4eWy0nNPSS4itfb4DyuIKbQZC1cCfb7ajltchbN9++MBHlNMI+Y2QBS2bIkPeCh14zGJQlRrky
V3O4ZqE4fCqKWEdx0WGbz3/13jxCSMuZLHSG4y3MWimOiI5MEIhpFkWNKLs6BgDwqEh3D28DEU9a
Xn3nrvMg+7DK69HgtnbR6DnaCI4l2dUuWgAbbDV43cp2/BWpU83rwe51qUnRUdRjsBMZ3nWynoW7
BF06wQverr7lmSS6973Wla7sbei47+xhNdb9n5DdPWbSSNbYjM0zgXh0qfadmqHrZNRFF16J4vQI
TVVNcwN6P7nzJiRfkHUhJ4g9SXDfHMwmE2hdhwHc/hPNeuhRjga5MwSWSzoGXJhXAlGSJ7EeM6ai
PgCrhCkHw5dn8W0XTnYSG9D/ssw4Caht+LDNCmufPXqI6xFrb5Cu6TqXHAvWcjaiK657odVNxxfL
JRUJPHbpdS/HX3+3muElHoSBdQB/d0upP8A+A89xJJSSM/jOXOXsxc8a4wP2S8OlLiRkHFsFq+cf
P6LbRzuSTVutr9qwo9FCpTFqPTm2UJFj3VmdeluQSStPibZv1qpl6A0NU5umBV1x40qEeomVBSYC
QoViYHRXd/NnM9JlAukdqRvo5S67hkgWjWgj85D8s9oFbbeRvtL3cAlhWRX2o4qoqrd//JYlq5tq
PXZzRjN0rY8vNi9dFY7kx9Yk2lOUOOo4KsE4YHzVVDectMg7UoHE07ga6/DkGQU7nQHPAZFiKVfV
4sWeIwMK6tQjwaqsGdoThP4Rg/ljIDSdhtA+EiohRWW9Thx4ROM/bHBNlcoCKQ+i5ZmgTiTprpqE
+YYo/834THHXoVWZ6UYh+Z5tSkXx4e+rpcPweZhQbooOx3MPyBLtx/7ci2oVSpy6VrqsRLo8ROzK
IFxh7+2Dbh9lUprqNcPcABOsE3VP7rQMasvsgTwjU42yBnupf0STXMGXsbcVoebZTSrK0RhzXFhT
IvoHy7Hw0FR7MBhXjlUuh6t49iRl7xa2Y7Q4nvYJt+F14ChWEJXXykZN9BOiq1Af8vcEfCfnDDdP
zvcxoEkG6T7bHvyLYJB9SkGc/8EojG1j7+ab9EaYkdBJf89kLhtuTnc+T44i0t7zzf5AzCdL31s5
PCRO9RygFS5KuU9rAgXAujly0e8zMXCrA0LJQWWL+FX5VA5bC1IvbzJyRPKOL+hFw2BHFQXLOUZF
83iy8EI9aEA98z7qTtGmatyZuRwkDMQ9damyqgw+jLkCs+z8qv8n0fGor3gbl/Nzbzrie7Y9aCqB
61YcQm+UDHT2R8nmvBYd7Y4pOw0Em3Y9WEhe3RA7XZGucCgA5Uk3P2YJKQVt+w52lxM0dtMdtPt1
PuYP94nREUxhUnUa3RbbdpIr1OWdvtpXtu4GOHSKWI6KfTdfAfgbX7O/hN25cdIqnAjPwnq81V4c
R6cvW8X8INI16mTkDrzxZovvn3geWOPO5wWagOxueIGdNPySFTPeS/p1m4Ok1zi/4fT/jaGPSLcB
cD9V71rSYrI/cRy8TXmezjUD0muwUwPcjisClTUkcONk5KreR2vPHbfnOF0u/Kb+R/iCTbchbSU+
8k2uksBZnZKsXRwOODw1OaYgA91mFBT/t/h4cINFPovL7LUDRZftlbbvITmvw+mi0bPB8Azb0vkq
kuKAfy6/6JmyimoRLcf+4VtBsUd6s90KA9OxLc3wlJKBEmnxz/JyL4V/8J6c145VyveYv9nq89U/
J/VAHnkYV7TW/+AY26/Fl4+CGAHVRRdQDEF0eqgKvMd+h2f6ypLovMR9s4XwzMyyLODZhzvD0sfc
dcqfJnaoaB8+4J2bUXbCQYmm738n9bnzCuFxR91CJ0OzpX/mQSPuHc7GyE1NPB05NWVCUHQ6FGUo
a3PXaLGav02Q2LNxwdSO3Xdk/BA1nqyvy7PwhvzCaTxvUQEVvwyWg8rUqAEhwMo5vwtLHVt8Vzhc
gCGgkfXJyaKIAnVFIOkLmvSomRfjZAMr0evkK6yKEB4FGmRF8DxeMAvFslJnK2yXfZrZbEaIIiRw
MAmuyGsfm4PHYy7AztUeYhdRmEqw53CZxf9HB/CEaDlFtQQDgvth14ZDAZedbT0IH1cfrZ8fFoZz
0QLouwv4dB3wqKMJ0RuFIdZU0fidOyq2KcCjiBaGufLonUVVy8jJRcKFR6iLuTSCzDe0aJwVSpia
oZ9ERI3hd10/asoDKgQ6GslazdstL/maKdtthMJCdTF5qlpFeKf7sNe92HL4+jZxUhz6udG4A00Y
2VdVQRubxZMz+bSC27obuHPfxWwb5fbKp1WJFrXGImMCJsxXLYHy2ppaV/aYzLQ3Ju0AGO4l65ZD
Q4Wm+w5/g9L91R+8BJy28pRMsml5fsP7mhrjFNp2q0py+tKjecJ4tNm/MudO7gG5IvQ8rHTfoO6s
WGNqmaM816PNsnU0m5OQqDUDJCpcUaKLiBs7F6Q0mLKcSgYPCG7AF8qzt86Uc47QYRKafeLOPo6L
YX/+zdfvFyum4jY6b/rx2cmqb2pmnbz2opHDmwykzppVyavz6Y1hCeab+4YO/8hLpFsl//TOC0Co
WGdc3Wvha5rKVB2diJiU/7brvNxsXSlqj3ysIgMqqQLjyWAhQ1dtWiE5EYcyZPf/l5uT534QD7pp
E8F3YwmzUGcE/IMXqnxvJ+SYqM3tsugG0IbT9hOTTixthsPcKCcfyz34L6/Cs15TsPeU21MQKIVF
+HaLBwmrKgjaFO+go4X5og873C68OPbk6beKFPH2aluxPd0wOkHokgTfS0UUcmgHOQw0Q+8MUU2P
0Ni7+0a9FWXpl5JGd198pKT4bD2B8IR8z5bdgVp2zUiGdQbHLLtvPfeCuwzZJhiw4p2gl/Vf2AQX
sqhk+JP5V0QvQ6WsIxKid6xG/4GgQfOv3Cc/dwYjcCYhk9Fd79e7zmiFdd7gCo7MI1zQhkBNqKll
n7wA0hzU/r3Sq4Z99Yk4EKsgEha98Ftkr9682N71NFPaUIv9OTHpNT+mfWfVwrZEHB3gGTSPkPuB
kRWjnTwr9adbhkp3DrMIRXUY+Dzf5qpt25oq8zXotJpEklZNF60opjWJIyPXKYPJMRg82H2H3M27
7l55nZtvUFvuvRtvoBmoNQ2UbGiT2P8SZNm/pzouVLP4aGejNS81jzQviocwFaLDWTSgbEFcRZaA
7Y7HNPvPC3PKb+TdfSaItlS2dWama68SMuEha5zrJcZNBT0dsKnxSBb6LIQpLs8ESM3iB2z+4H6h
xG9akbzeOT9/W9bn5G6zp8kriq/gGyo1yPC/EecnIqQkWIAvhnAjLR7cX4gS/uL2ihj/8fQEBQB2
bnJ1aQ5kUBqtxoD/PxRNmBSLOyKbrrzI/X7DTlRYqjkwqxOsdu16cY0uG5a3eN4sUpLrXCqNsXxr
QBEzxR13T5rh92QanKu+vVV3gLIU1UqcaDKslrRVuDMHhs850r9y2CJIr81zZX4e8UsNq6nvQ0uW
7+S83lcjgS8B1S7RReNB/nE73Cuca0PwbmDYagbQvCMz9D3mdA9hZYwRNqk9H6AlX3AQNJj8PCJz
C/VjEVPTwlUzNgMLXglgpQcEns9+jjYHST1Zr6mpdFtPB+CWWyS/Ww7efq3YqTZv0oBfWkgxcXfV
bMW77tUZC6Kt2prYHLv0qz1UQhY/RZ2KymR2in+pGNJoghw7h1v1KyRCm1GwaaaMJJT/mxETyV8B
SZJSor9MtG6UVJ4WfwOPmxa13vp2cWhds96BTGihMyFkoqB/aJDiY1B81PXQTJCrXF76bwDqAAf0
Ujs2yiSy/1Ktf+YV2yTOgzcg402ZQmwBp+nRb8wBIIFekUQjcoPtSike232VEA4LpAzKGOp5svni
LZ5WhQF2Ug2HzYDg5G5kbZ4bcYJtRivZb5tu1G6VllwW3q2D2jH0OkqnscAg9QHj+PYhbZN7fCtk
AXbKDZLuue28ZVPHs8tx7TfOsYPGFtYFp1eLX6UX4OYTpAB6mW393L0dVTkw6Dr1Ayb+deDW5XWQ
9gV2s7eWOZIvQ3q/qAj0SY/xrhvJgC4nglsVIXxtK4ZV4ROwSF3BmnQYUghfM4iUKt2mOr9asKJe
qKJrBSxAGzkTZCICIEtjeH2wTVvyH42xdcVROmGaQz6nWc4TLWZZf/fvvueaXK4cedVBp9anzkCt
A+2Nm+d4SYpCp+ndz2jOYKotFLacZJYJp++D1KUIWppJwXq2lEyvrbSovYHHQXFR5W1o+WrVgwH7
n/4QOuiT9bmTo1cQkVSryi5aM+qWiHolTQrAQNUB94iO5JnaxlutokNTD+iawZnc9cFollVa6EgF
33QToJnRoM+QcR/4Ps/wROoRHGzjYXqJVt2Px5XOuvx4V7jgQs4H1cHQrseJzQPHQ/D4BL15vQFx
OYrtxTTeyJGwZsmNpHjtEtREsXxXHjiFoZk1jM4tz4AQEBub9FI3uigYrn2KA71lI47SW8WQGgfq
QUQP+Vpq4wnOAYvRpF3Ur3b/fkFMYqBatmKAdRUPYPgwfBoSYhrymROGJOTpixP/JuwpmN1aywPM
VpFyKq1bsWktg+QxGRTvCt2/YUyR3m+bk27y71AMuqACPl00Ve4LicNkII/HP4FvOGhzOU6DUw5M
lbeT+W4mH7gkCjv239lDNuyAiI/rCv2TB44GGYHDTrVsGnuznfi12NsGKS+03Jp12cS8fuH+XnnQ
GGNh5sw4dQTmxEVY4z6skXWt0p2MRiRG69BMJF3/hEFsC6fUuae9b4Uh/N/jYjAwlFMJcsqJGmd9
w9Q89IqwuLzINyDl3m/bh0l72LMxwUwFi/JbqXVZ6preVs3HMbSeRSlITNxZ0q3BXxFAOx1zkbBj
ppJMhVBDhlqUlx0ClymipzWQtm2nTWuW7g6ISE6tOFUuW+5sOoVsSdnShnrCHpM8k2WwfK4ljYbP
7+eD9BoSLdbgGq3KvwrwRbxazanRiqnZd037WvheO4Wfuf4ZywOqB6Mq0yWvAzD6/w1+6jplMUQc
Flf3tX2BbbdZZ8sivC2uRV6XuE5XjVS4Pj1jxq3dqZbNStgHZwbkmB5TQP9ygJ2EX9D83qgXaV3V
OgssiItyV2hzgtf/OEyYjwZF714dFJXrT0zlmd2QvXusNr3hz5EVPiIZSBXy0oxYJdidFmat3Yi8
izXUE2W9zJp6NUH9LbJLn/WOKHR9asGFeS+jcL6xpYF2T3zWpPGI+VIIEUGhXXibXwD8lq8qwJOB
KoQawnSn+wAMTE/HVZZSroMQikcigKmrIciM9nLHY38+mr56ab3Pj6nX8hRTP6xtvG2/qIiwE18H
Xh9/3t28+zZY/z7iD7K6uPkR+yhBOj6yt/7vleYkcdpHsdKpINYw4uATl9yQPM/oC3aBb5cN2RvU
eeBOJmStKYAcrwwciUGZF4665rYVdTr4SeLHcDJvJKfZmwFJAWonvKqDdlynFoScwDL7fXWjdVUB
4p+vI0igyo2uMqZ8YBn4tO20tV3PHPIQ72qwNdeV8PDcWordORvGH+RxEogA9ojhn32tAGtwh/GN
vE4znQQ6tIj9TEDQjT/FVXGUpa8cGpZ0gTVCiCyg5OaQgdtoj+nTrkKgyv6GyPFHX01XUXozIPey
FWrwwGEaNRej8gIPoEOOp9Mg+NDm1z4LoB0G9GrmKV7pwr/R8+fjUeUvtyp8nxN9MIrk6CYA4JP6
42fKjeR2mGY57WTiJ50IVLSOa4xqi9uck27VY4L7rrfwy01oUM5b6bl3oZqaA+MMFsPbPGr6ou1e
PkiBDrDdNwyfz/KB00w1mtHXFUWjDHjTzjxMh6HRw1wH/QJsBjiW0J4yn/vEl4wpJbsEa2Kvc9hA
E5lkNcCJsXloQ8nfW130YukeKeCQiCSJbnTJWyIxnAWHEDgYCQjRr7O2D5btN58tVOIGC94NbaDd
nksFcD4n2myM3xQHCnN49q3Px2elY9775ZopjdDVAQ10v4J5F8dmIYcHljOsBhVN5j8RnAGL/dB6
V/KIORey6+mKt+7sRA/p8j16+OFXXtcKkHDc+VFfw/NpqLFgw6RoME6vruoT8566Da6gpl5Wg+qA
WAO9B2hgEiPI/NISBRf27BwcTpuH1AUkxgjAr9ZowUb7OgDhaGqjNcpD3TtdQWw7FjlM34oag/cW
KeJTrgHWTJN3THfk/Jdy7lytKvjufw1xbvVNffPSWDYMQ5IpYd9Hkg4MTv3JgVTKa1ge28aBFqnn
XssUiRQZbyIItF+jOlFjjKUXD5OaApQY2684WkILE+e5VDL/eluB0n5zj7eVQ8OnT6su+nWlP7YT
LFH4KVTYq7JLtCceNlwINL7DGFV1TajitYLPZfCDOAIvt5ucWuPABxwW+/isRr4pQAZVpWz1YYVg
Ufytrfozwfyt4EsZOBaPQZaQR4KpHxIDKY5Aetz+vKVnQw0uvL0rB/ReUSpQo+RwfT+deLaRgZ3b
srbuoyijX8BteknOEsnDm+1fAs3uVJo+bGHNUVkykfl79Q3F0gLiWD6cfZwdSJcRP4XVZ8FlAzAV
WV5rUphC/8PkgvP1s67zpIMfwcZF59hm1gQjBGrBJJ/xd7t99H0yYQprMXDYliEoqBxFx3mjm50P
egMFim7qHMZNBqANtMZYMr3ish4j0831xtOnOwqVmy99jfPtzpm1EkEqrfyzqE6SOa0p+p+3hENc
t6MomJULAdKR/hZ1rF+Re60kxl+M7zQIdRnXDiu8iYYUqgwYMH2XeFrENFbiMCMPClsEg0H1Di0e
qz0wbdscfg9+PmR2cdlHDsykVCqhOPah4wEj2F1MHUa+aCchRzWU9GATKVzTInRAdPFech9batYg
evmvX60fFfDLv9ml2o1Po7IVPn1hMKJbP7yvA91fLAw9fX3RuprwkHhqAaiWpAROEoiMzHSDQ8Ro
hOA7m9869qLimzIqbYkjCs9hiyyfZ09U7k/nJiDG0X5iVMWOnJGyTdEvMqdaeFhisoYyGNfpMbwN
WrJjt84zvTog+/1uo3zpbNUz2Ryh0qi22WFWt9+a17mbwxXQepPuG8tAJdygeXUWIV9sSH7ynaTZ
W9fZNvbi6fL969bI+N/0Yvz5P6moevom0VJ63lPsfRXiY5E4PvcqnOa8H7E6UymxAPpJsn+JhW/l
XNY+/aYa9HezFJvGM6igy+N+pfW5CLsYt7RCA0RsJOb52sm6iLjEUuUuEiB3rOMFlSJsK1m4oXKG
Elgd8xCpKRDV/EGUWv8rOorQHCO9T/fCPCawHVsRSrqb86uyVAYnYLq9RgRn845woaR44fxl4JoN
1K+PqGuOYU6GZjb7SoTHh4imqGe7q5gfQB7ofgk3HIDPyJj9T5oAvCVlI/6p8zDnF71kwsKeXlly
AX39uvN7OFdZQglVGChHBcPc4oP/qJIKWGzRo118BDGCH0btrMShGnd6wJmBDCKG4WdLQ6gV5IR0
t5EvrByKSgo9Ih7QXjdXyV8HqIuRtPQ47/+p4Iv302pqITUiaAulv+/v4Q9u5GCxWu9h8uiFi5Q3
lhUpJGvKj3jgdf1q04Ao7Lux8cpoRNvch46CyZ22f/7WISO5MaUDnq/2H/MDGviEHD/A9VcgLNDv
iWKClun7t2y5BB0kmFVnEghun9emPsbV5Bm2x+l/i2nv21pEsSrD93noORcuHv0VMJV3EgxrRp6V
697VArLh/HWAxVbZG7NQZnvyvvFvOdS9yH01fi74sy056ScNQDyEl6CvYTu9C63iLP4Nqh4j7VPu
febnQcxQBGkR+w1wmL+3MpHGTkXeh8MxfettK8c4DsO9hlmgGFIhAH+M+UXquoijRkVE46LoFrsj
rJom/Ca4i4P1myjDSOh/OswgWdgRxa3lP9vd/omkikF+yhCHIep6I7yvRSUFsST5sj7lxmdTrjrQ
aS1t5Hdys7qLxUMyNEXbU3ke89Fh7d+dktONKRMTfdTfTsAExkqHSeYQPSYjMlQzMHfHsG+LE663
hf6AQ4XRrKryW4SW/m0DCcd7/ir4VG4VonLgFtudrz6/7ZgEqUUd4UTuneinuXz7NAXnj5mvKtKG
wMsvqTZjVOLzHUdLO9U98mzD3735GfELW+GPk/GaDorsAPdLN4Ut9LaaUBVaZffl1xvGP92L+bmX
y4K5x4MZyrCNa0TJGJwqw2kZqYqtDmKECW0j6Sgvnii28/OciLCmP9APD3jFx7caHG43sU9Nq9fg
OR+8DTjNgJuYTGjhT1RUYXrkYUC8EDmXijBydnPyA6PjYhjOJ/o9DF7uGOoeq2PMFpUvcqs/C18n
mZWAb4GeAeVtX0/iIq9PillY795zR6kQNXzM5FURBN4AI3wMNr+hTfnN/70bEyxlWvojJUImmaXv
MUSmTBOZGegpPfYPaWK5dzZFruZLOjn2ZjBATyvhvuIY4IPpBQV0InG98+NIZKewHJDqfUceAh3U
Ovb06W4JA3wbE5I2enCmzHC3ZRSM3+h3ojcAD6+VhxlXQTda5gZGTIpCIvSebbuKin0i+JSUFWa7
y04VyDe8tXuIKn1AWn/VeKtGybvIS+O2evbVYmiLnq0kpxPagmZTEobXWmdyjHgKGvAhIOXPjy0J
KN7Hrmkywl9wFcrMPELR8XU50kqXAGrFzl40O4pmRSQgSuY8SwsSTJuGbBB12RLodxIGD6jm7ivU
hJuxZPtRkdI1k2kZfueTGtzg9LV8I05pAr60Ni9sVVQ2FxoXRnnBj3Sbe8PJgTh0B7BqeIH6sy2C
HbHtbk2/VImMbDRjBX5GXpbup5DLMxJj2z+V1Ez7NU2lnQmVm16SuXhH0S98KZRvW+l6VwuErg3X
5C9oCfPPueEdt6DfWvVG2kSXF3NR19D2KXgzryEX5J2VschScPzDOs0/EIZOpLsGcKnOcMxAQiS5
lv7zQQuwkzBtwrwqEMllWquq22BUIhKSg0BZvpDhZ0FG/PfCiHkM//iU7xxY2lZMLNO58UdB/bNq
Y90+l72SpwYjOFIhQf6j9/Un+IlUxUuCEUnsQkMXt2U2rdFazKtKwtVv7J/jG3VdfM8j3G1qB0tg
O4+s6ER7KivixXYNRGU692JAQOy+YlPN8YNWOEFxFaCwL0BRE8YJj3uMIrPm+8CWL5B1MOE1O9LC
y5buy5sP3Xx6GXll/foPlxe6y2Kn3XpJ50f1nKo1BQ/HIHwc0dfSjv8chh6qcT6N3zwp1eTOHDpe
OiN4LK3phu8HYlI9gQUOO64v1cuuhIh52BH5u/SmUgbxAXrv5VhjUBy6SXT6SabtQokQSXGoPz26
pe7sp7D7Q08nH9ciRUZso59zTj7Izqjf7fg/0KI+ozdmwbFssO4K1/prHIlHDgUb9pMP3dLZaTlE
UuTL0imsXKEsWoT4yRJXY/6VJUClGY3qz7Go3T/T9uLeV0FshR9gnIQxXQaeXed8xz4AqYY2t2qD
ab56aSXSUHp9IdX/VwYej8hTTusyDvjIMl15nDtKJlifeV/bEXQOqMuXXZGa78ZoCGjA39BnnJDl
3fZiB/EXPDeQB96XsNzga6gcy7X2vSzWDbtI1fC6uicOz8WAXa10YOkNr55NQQEWbvWvFdnnx7Ay
UmjMsKz4gLvqne2eI0rZt/3N8FZcQys5TWDVv2fTO6Zpymi6V/oct2zidqaZe7OJjAwyqvAlzX1n
6coJgGSN5a621c9I0yssxiYs4FB3jp90iXw4ivuQRYWBqm3IXW9lKvJXfBcadjc5VGauGmuWC1+H
1uMkc2f+ppO8hqy4uDJUy51QJtKr/zb1gluZLiSrS9ylsTVME7VvKPd+eVJ71mX5UYd/qfmPGFta
Fgmbq9k5ojHmJs54cyFvQbSW9LJHHXQ9f6IU3cfO1rZzuHFMN8zTy7O3KS2CaEf9d7cw+nfdNBaf
tpQI/bUAzeK5DiOP4G2IXDs1407EROeQghaNpMXFNApWmAPyoTPh5WoPUxiHAdmTW6pcnhOtvDtt
Yp9VmIC3JsG/ybvsh9XzXVkjx5hJNVcA7ea6eyjhWBT1n+PkZpmPaIJ2htizdFG7JoXFEB2FFXZd
AOj0q83CuqFtDZaqdl32pq5HYmtRJRLhWk3K3pMmkWhiH3USD3z3N1xJOcjvfI2NxB8APY78omGE
mLXnrk6DPsLRSb6r/anFvFrcdiFgCynvPrvRVeF5KTIAFZYyyEOB55liwTR5iyeDe26OcChryC2h
2b/vgA5XZIW74xpsrBqpcef+mKH/LEo7EYDBCmGeL+DiHYkoEB2e1Gt1oDtOOfgfDUiNpMyONmAL
XGY/FKAnl13rEni0LzhAA62NCXeUB+Bn6NcKIpQwhyijW3t8z8HkBY+cXVE8ensG7c8xbpEk3vvV
+VwH+9T12nUk1MfrBe9vFXWiOHDS+e7qZW2oN+2Ef1M1rBejAc/NMFg9TToCf63KoHTSd/y78iaN
tj78WZV2iXEvolg/lF50KopKhtH8MJweMqc0ULqXxyFCcLe2Qb4s17qmYsLVvqEdVsxVuvCKg0Z7
Id0KO+GP+vvmXifs57hUTP5A7u69gGtjQHtZ0qrXJ3fyv9JspMV2gaW6PmJVMh96Zw9+0Von/LUJ
UQMaL147U56ZXK9a4nrTV+53jkrvzbFd56WZV5933kgLc2uQ4cVdzf9A4Renu6hus8Dskejud2x5
Q1q/Iz7bk8DtDlhY0zPsBgQ+P4sxwH4Vc7WlF99M2yvzhNnF8reJGSwJJ8stgxVPKigEJbqd3OJA
55dQQDNLP0D+DODjHnbybstAPYaCgyUE7xI8QLIbqfr7UhpUV/V6Jdth8mIu00rmAXMqETkCRiNw
vJE4bsdtDkRj4/4f4egPYNdk6CHEfD/oRVdj6iTxJsxfhp095/NhHrGd1dhzPQ+CE3IZzB7yc+Qi
zmrpjZvjSU/rHTMqdhumDZ0+Yf/AXIkoB1PsGd/K7NOGLmAEIakiYx/LJZH0ZAnHo8pefBXmAdYH
akvMqNZOAgaXxI4QBlxFlE3k3IChfEHP3Mzspicbfu3u7VAOaIt1duxTyBEJQ2rzopz7e1w7x2Fj
Hf9+x4khE37mfYcjymG4T4aucCmqkYrFiAWszb42iNmAiexkIONl/kG7GmLflF6rPgArF8IGOVvV
w/C9m5MPsW3FtjcXX0nGzEiS1K5UBie60OpAI1/1ATGc1l5BGC9AP4+s9mAwNYri3W8BGUmOtH7P
P67ZiSOG6YEGTHVpGbfF6pJCgdctyX9suffb4pW0OoxU4dPkQRuLhxxQmER1sMAhK559bxulOLf9
EI/UvV6hr39RIu25iz6coifg4ZGje2JBmMUn0jwRxT4BmX5/LM32u0a15cJw5W/pn7kxpB1Df5mJ
Rw9GijLXAqsBRZcQKMd6wmRrvJnZC4YHBMCz2y3rwze3pNRYnlpDdh6vEVepWrXXOrkiI4Jhmjj2
jg/GSjIYq26dqEULkCFjiNkPVXfKFQjHShQyYV5zl0Swy7vffy7D+85U9y4XdKS5vDynEx5/gnMS
tsTGr/AItqOZV+ubQvwY8gQz2gk8F8zmtQaZqEjxNZ1+mZq8rCwcJPevh8vcEtDMCKV6aSH4NCy3
eEnA9knPyzUNzGsmdpRWxmfYj1k5T7IpyYoXMOMpgCr8kpmgL6pu9yYmefMzXrpxna4psUnA/EcX
2CXYbFpEUl6+09JYHLQmAuSMjzPT/VYAJSl4DoR74UH9rCmXokUNafTGFksf/gai6R/SzS4mHk2a
BSV1850/Cxolf2n4kVuwpEGLf2tjm3I7Q1S9zJ/6WkJx6Wf2BhvrJqhuHBVGivJkiujprHvGiRe6
Yxyn/jIvOhwsKrB+8wvb5AUW6DevWO0qaCnkAWtZBJG9w/dvXGtr/AC8nfHq+q0PnSETcoQLDhah
i5X/ISFtU2GwTb42kv2PgHCjznonVRIBv5otc34aL4yeBJ9Cf2edXYgn6+PXAxngyaJDuNWWjgyZ
qBx0m0qebUF7e3/LRdwKySfQ6oPY5IBBsNfS0sT2sqP0TrNEM9pJ8V3ooeMi+ssdLrE+Akoif5Ja
J+cZe3IxisZ2bzczE/E3w6xFq2d4EFwUTZU2hVwdJZOeU9tVy9Q0uxmKN6lnNXRFMhjNEDu4VAd5
iT1NsiWS6Jp44mII97JFATiaBkagGakkiFHD7MzR0QnqgsemXbrR4YN/XiwQ/ZFiup/yqVybf1aY
+JdB0XihQ4C49nYRpFZ5SmRKPRZyKBQwzDTvipGz1g695MFOv4t7R54k9cChmJDw495EGob6uhdz
7OgXg0EgB6FiqnX+5jCtnG0BdlZZHgmew7NL+T57Ynq9W9vQIVFMc/rLRKhx3PUhKchb5u7nBKPc
kyeRQIhN1av4tedHaANYEKcxPLizyNyfWCMAuViF4C7lNqpx7xflixiQzunDuKffNSc2TFBw9e24
i5ObAMMYxfM2RfsTV7FbKKCJ2yNkXWmLcnRTrkHc/5UK4oOg4tO+NnfaLR6FmFxR8PwGISxidUMa
xmQ7y6dAZjPHAAEg1Bi1L8TFaN/3PRC1I1SLU4JHgoZfVkSyDYKEVGYcOKfPRz4jDmTNucIHCyOn
cZAykcyufq06wi6QgiqEqYY7XsXv6EZBvvs2IaAod/0QPc0Jm16G1b11IE3jFDLvg2R6JfvupU9S
Q0Goehh5WEa0yZ0agTadip6he81vcY5S8p0FXdDculGrq3pPlNdHfXLEruDdXir24T3b+S3FGRpg
V/GoNkjbuuhblhjReLpZ8gAwhqV1GJwteUUIQrCgPazD0Y1aYqzS8nieAKioc3s1reOtZv2/500M
h8z9GwO27c6ZzAP7m62DK8JdLjYcLiP5frw97xh7RYAlDcl90SuyaAy3F5/Qz/4dQ4hNRaZEsi7e
pAH68T6RPooxJUiwNhGNkuK5tqUnMKUU6rKv9VVdMMEM/fTLfU7tW8mYIoqRhpI4Ft7mbNjZYfTs
yo6WJUsG288JgHOXyGbEMbUlOIBEnXSOyEI/uPjnrcnU2yaCNsCYXu38fQxoVUCab8utjbgZflli
ARuRlCaO7G2AkdxPLQW+7R3rCdMjvZ9jSZY2WL4mGven+7n3iCWqgS8elwvwHp/uU/CKmhNCAcWr
LjFRaQNOED2YcsLC/V83xLR+FClD2UdmSta8Ggj6JBfktnsfGQOxGQsGaRa5zSsFvUfOlStWJhU6
muC2Qiz2bBr4QyAnr2Xbwm2Axp6wi75g73upu+JhVKfaf21INYb+RlMbGkDZ98he8CMzHQ2Ml8sn
JwgQSU6NwisMxNYVD62eltZuNeoJxyl5Ne5VuwKp+dC2cSF3NlPu5Q3DCIhtJod6T06IFtigIQAV
3jpEEgwLngoqm1J+7eh7wke6JkkQLlWmWn+1CvS3pLKqNPehXQUdZKigjKCtus854ViH9BA08Rkj
lYrz/nb+aEkIv+jREgrDCYym0MxgdGd4dM9MZh9x8GLMRoUk9ImjOwL85+SXBuU5wYkStuennzpe
imJHbh/6itV/RtqdJ+rzg3ZsQhKVuJVr+Hy8nU7PZNuAtj0MDmGDRRpLrSIiPFRR4nXBZMwi5SKU
2MMxRULxp3+d8xFZSSOjCJ6aE9zNpDPAs5YB190NgY0QDr+JJ5AuimISnBLTw4dc/BX3zjUZA4f4
3tguVe3UWfe4o6oNcq5+clFkzVWB0OGUzJXjWpZ+jKVN6zM/aDzrNIQnaW+vr110kmjSSG/wQEc5
nT3a3GzKU5YbYEeltQCeMKE+xsEJOJKzdiejJUmLLp4NGXT81hLMgTk5eN2jGkufHc3iENz00o3m
cWDlSVBH+qsHQ6pDMsHVg/5/I+dUhGlj3kAzzeOOke6az9IyLc/vkO4TO5zw/6Hao3j+BQs6jb6h
ecaGlE59nCdVPCJGKl+x228NTt4iuIj+7/ulIvddgQd4MmJKBEeXlEUQYhX5K39JsNhY9gwL2ccv
RG7lP3BskI4e1yN9lTclEpKZxiZZweR2l0XnlmUKwSR+N8+2t9M+I1Wxrkw52454oXnvoWfp5/Q2
EhCtbwZQ6cTKoJhZSl6FpKaOu8sRVIU93Q3UkbAL1otE4d3+bL3FSzccl4+QD0xC5GP9oVGoatMk
Y+pRSz8+aZFDzlmqxwPNxMrWunJi/2pJ6ocK8capexX8WInrsYajtmdwwWW2/lkKf8YIjfOoEn/c
ImDnaZD1EhZC+LaR9hp6NI8OMV08mQ35L0rA5TNQujlRpxHcrTkEpESa7/v9sAl51Amipf/GbsDL
Qc7UXOhoERjcL+N5ViKOziq4JPn8muUnoZLhn8ehqKL5MCYYtbhXZPWJA//kwPtK+Mtfwas951W6
h4vflf82WNrOiAA+JSGhhoKefMxVVxBoW04UqE0TYdqeGOC8bT4mWReT3oe6CT0/c5+7JgceRcn/
lPTS+1eAD1UcqxzZFW4BOrFA1J4jVmYJJGt/0Qx4XJSC7QzQCLDh/2MhD+uHLLUMuDDAcS2uT8KF
UJzc/WuextiuHZFwokkSBdiLGRtvzxvpVT6fK+0pf9Va46wfHrYe7evYqJGDAW+fDqX7O0JJAppB
AbVQ7KB+a3oM2HSHpPcqTikzTec1K9UOF7ugYVRd4jzJ9HqlZLZsuHG7Gl/nO3PYP9yU0towz9lE
FR3aaM7E793yYtUzRqnT1MNyDD3ftVFIzFCBn1TudapUzfqZzj1u+kLZ2k9jSds4+/Xjl4+aHNV6
hTFAHadsMDW65JF2nM7NJujttwDiQRXkfkU3/s2pIPiHmUMAIIOiTea2m2siBU+FDnlKXBFOglxa
WBO8sianJdmnuAOy7IsVTJi6w1KFjvWIclpnX7cgCNJKJBcGTGM3NhwZ8/BETxZVKLRTJsH2rv3U
jW2OkUEGHkUDZWbWZtvKAKzIUCDduqsmawTDBuzu2MtT6ATet1ERAcTTzDEdAdKRaU2qZfqWvzCd
etBqPgB1SkRe42S2VYEM+9V9Q2mDXLRTGKt0lO3ze+FU3Yw1+mCIFX4MZgZR/ZFkCZGILqBCe8VF
P9MgONqtyMIdclk1A++xZizAi9PBO5iFc7W1iYoI4uzfQDFxmkF2t7MNkvx7UaQRyQjBFt6lz9iT
1rLsFkw0afJvXHKB2gtjOpNzVmbYtxym1j7gdKYYNbxDpyjakelMMQg9BZDQq6dEV2Lu0l94LTRn
7dahFeBCzZCIzAiLp0CBWbBNacVOht34xu6esYBU2Z4rxzbNEFOKERZ0IZ3LRXx26nEGyF4qWGyB
QqH3bmdZRWbSN+a9WstOYHwNnRq7Mjrmu3YuDGsNLuQ6F/2WYOKXfbIFwucM9uLJHEIHuFlC7Op6
l6RGhr545Q5sHTTJvBk2O8bDh1N+SGKNHoFrCltawdw/JzSbbYvg5JiIm3H19nWvBztDkiwRQzhr
dTlrFT8uSRPa/WPzXhuU3bNLlWj3wg1LM1P0OOzXyBKa3FfAV/gI5oByWIINirFWmKvYxzxmyx0k
mTWCTN7hslAMWgkle8SIyzQbkQD4lApCX8MqnV4MZ6rvmuWKrNLw5wYtj6xSVuRn9Kq0iJdCGHC1
E/6Tv6IqvXCruG2xa2R6aYzjbSAE4siRaeOQvSDqKKBLomzgEI2Z9Ha9mrxCTOsxQTjCnU/SOaHL
KEh6PW8sKRZvcXxt0MVywzoSQa+PZc9kYwBnG6dUnluWVxEsrLAtBxuHABL2NMyJLhUKKUda65Jl
7nBbTStAQNrObtHFbR8Bhrkbk6G8oKDDgZ+exQLzWRWzOpmOawX4qmoCgIc56EBpPByhMkY+DC0H
2LlEJk9bHNTmiYTalSAGKkUF3AjAlGoYloFCtYFLPkw/Wuchm6f1ZOja2ztw/nlVwZho36LGxz/7
nNRDXlfK4sb9T/G06dlcGuebhbj34TdPSCchcg8GpqNmbmZ4Phpd3hFAZHLFxHmFeQpjaXULpokA
JSzosU1YH4pUNCjtoqmo6eicFI3jkuRX3gO8uFztNW2eRW/DemgJiaSKmn9kNuNOC8wCb3xPMWGT
Cur1uuO2bS/SScQGWN/zWXZbCBESzgiZnBkxE7O5E/v9MNcMOOPFBsCPWdbSTekwol/QXUA+ONfZ
1nfQTEbKpMeRkotXV2+UODi+6iwo6yUSQ/GuX8tIiaea5DMrnHaix36vT2nn2hzsvBDLoPTk8wx5
3lE+fR+ph4nLDww2LEcddKXeNXrfMP/0oagGTkygx4ZGysztwZKKDOB9ErAHyS+BPPnaWBtIR1TA
YrvHaY7qMiHJzyRxKQib2kDaSurK9ZuRwu/fia9Edt4SZGdgVUgzLOAaqMmUml3LvXk2j2h6X3NG
IjmoVdBLd1X6vUJ16eZiQripcF6ojnFHNnYPadH6z53uUSHe2KgjHLKmRtXfrAR/fw3ri4lt6BlK
CE739DQhZQ1yDlUBP4qewW9dRVSSTZ/INk40uXo3Q+Qw4ypKW4hhT4SD/0H+xrnqL/INhkIuUZkC
62M6z6Chz+vfk5hL4NE3jkUpyTOnAnoWDhtb7hTs7e9EQFXJFvaoD8cHHfd9fLox+S8mHTx1qPqf
BeVKZgZhZbhVlBMXlmFVnx1dyrfHwHyKUaSKu6/wQZd/61AliM8Ley52fqWYrIjw7g2GoE6dgGCL
QpJLY+9/cZIBIrhmdZNRdfk9it0YKu+aFGNENgbkyClqauI1HyD6MfxktpcJ5izzxorUtbF5Az5S
QICfI8lEdcxpAWih908R8d0xViGNUNv2BZCP0ci/omf/MJLEqZwYBD7lE6WKv2P61tpckS2Hsy0U
ZSiMwADBAoBg1Vs5rS/reZUX8ujP4DCGHLLL054i4eu1+iq1AyLgTdrey85qJnG05pJxQhbKsLYO
x/7YY1OxG5YkTZVPCuBlCpqvqzsN4g+jYTuU0jyCWzsAK3WrkMC/HN6yGQLFuFwnBME/8fL6k8ar
kfg0/Tx0+Ea8Lb3X3muza+rJDEKQ39h6rU64LWoQEQO11YD3VcZ6UQxZSLYX4BZLU2EHEuGp+C3w
rHYg4mwCyKke1XjaQgdBShJqQ1lqdjlGGx62RA0lZqGydUSQqHpmZXM4W9CLUpPT9PfzBqoSLTMb
8+icYSyJjl4S2LsnIgf4ym2NV56OnTwjuLQrpgopVN+MeUEg2hyFgIhNhYm4VRG8x+MBxVaPvoxA
K1tbGRFNcOh16Y71TSsM51ylRf5IyVbzXa6C48xJItyq+BNJvqZLyVLCf8X/abqUCp9/EaKwwKvN
rJRUtzu9wJUXVTbh70pKEGwPhHR+g4FCYpoXPDGpcy3otFG+RoGLDyRz7urgTiY47Z2/dOZrMUGb
SPGw+IKBqufhAWcnsMdoOt+sYbg1jnZphg/gud/+BpWkD77E2wAKQ3cwqsLpRGeGUEuZLwK8WKdm
YC+uWZgPEdE1yLiZw+S5dTDQH092rmFmqF4o3PilgOUKiuapI3VM3DIsm3DL9DAHv/PUlK1hs+m/
xeD1gozcdAxmx5uG5E7Fo3q7VUB3qnllb7wXJ8fs4OhQd1Zh63Yz+ieWpU99kz3O2HqvXI3Hmbrb
GZ4kKGvGpx1wnt6VN72SkAU/ok7TMK3HiktrW56WFB9DxTurvgeOqd/uudNbMP6FkzQXhsJEvSvQ
wiWmtGlEGaWskrSL9m+DqVgpnkkhk7F2OEyrm3yKk44R87q8TL0bGeRJoLEklHydYi+JqbyAgYKq
kQKhwMDt1twgqX2N71KCAaTlsbzoJdsS++pVHFO4raMFBYcBoJBwN3rM2QKilZ475hOxiHKp0kkX
iO2JhMPNnKcfR+7SbB8BzFwOrGM9cIs4HKW1XQSHpALB4X7QUxaHoe9/Qe0BtfIQojeHUEt5BJco
7TzRBr96dv/hxKaM2DBHjqhG3CTqQX9Mlu/kDKYlUKMQVVZRqxpqlrJSkppm+FtUu7tchQznWaRv
brMvc/Oi4h/DUIol3w3V+aR4ujWqkGL+pd3EwXjF+QIhblFgmQiy+CgajtAKg70e8xctUAvJ/8Vq
/Vfo6kMT7tSZinO1tnwkCinHHBvvuQRBn3uCJ6B2KJ9zFVr9opKsrxFKImRmU4wvdb3vNmmpGbKq
Df20sh8F8LZcOJcfkLZJ70MORNEjh9pWmwsqXcitWTOsh9avCiPYE1wp0xuArMlU+oWgB20DprfU
FRW8E5BwTJQ38WVtB1XHCtu+PZ6OUnuofVvElRbGiNTPFcJYEdTGE29x64N0yaVJTghZHEzos2OK
uQNLZt9L71li9CmaJ9JpV4zfNfeg768meXLTqWciTGFkzmxTzzsI7Rm8S6+4ZXqtGt3fSMAPKafp
K2JGjcaJ6MJXz1QrQa6jFVZPROSQcJq6ZeGR3W8L7PlR8sD93njXWC4rqbip9yiUE1C9f9lT/V9u
Z3zqXGbeuIJzkOHKQP0+msElSXcZc6jn7WlUPU5ACBXNud1/H73PuD2uKURIAbUN4dkbsRN0nAdU
YB99PIuszb92wso2aQ2KnXFYxotgIfzM6qBjYaqjuNvKf7LJzN12yDof/FOS6wY6L/N+vX26iHlF
jyMBS3Ybow35xoZd2/jriitr8OVztlwPSrzwgnn7LdlVcXpEletq0z26QTJgZyD0slXTlVC7OK+f
gaVO/paZ+EorngCiwd0QmMZKyvsdoOKoTBZsk2W3YsGD7OOxKj+dtFV9mLo98SkpbfngGJ4633fJ
CfkXfm1qdGMqiQ/iIzY3FnQo7OxAuD2TAAgHWosEeNCH3V06yA2MsXioolFJ/fTiyz0brVyYBOoF
PoVEwm8jeP8m0co1a1sBR5QcaKv6J2ZFjqw12OJyIkxcbzcRu70zU4+v6P9lT5I9mzJttql566kx
0EdHe0JeAebqbbaXHyrDm4eOoE1IyETcUBjGVmFPWESP4wjCQMncGMjm1RkUwAlFe/L4lUWDM+QW
LJphYjABpxkS/+f1vO2NGes86zL0MbYu6wcmxjkw8Bflm3BpQ6UkeXNSZN3cAweeldO81ISP5FA8
MLQSJJqRpuMCsafQFDcCiIfEBLeXEidGKiACqciTUGPMjHAPmQZEg25GzD4M3vH88k2tRXaTdDSa
CAfMyNBtCNa691fRtrleQFA/KHi314JSdANMYm8Nf7AeDs4Ak+pduasFwnDkSCbAQXGVE17ARlQ1
qI1PtZHM8hgXp7CBq7OjbShMq6ouN5ay5Q36okqEFyJrUWvUhF0O4QAoasXjxVsi8t49ZqaqRX6M
nO+7jFu9uU61NUB1zY1fJAp+QGdptcG7kPNG6yb2Qk3eJJGMKwUv/Ze1E+EsYwqm8GXW/Qfk+24T
gHzGtnhgYW5oL5WnpUZM+RBgdMQy7yk4/u+pEdIFNMCbB9a6VUnX4jTKxLsj7mDCFck3DHYm0fcD
7PhPMHMU457L7cUnpYuSceAQUb1us4hlmnJRgHBLLiu1ziwyo5KFjEviIxlhH6HLu/gYf5ZOpG65
NY3LdHQl3EwK5zHsxO6UyZ8Bc7707+urcnm43kJRDIlJseO1NLUeuDN7IgN1IHstS2tSCnsBfjL9
SRsSI9FgjklrF2ylLUSHOaH2JZKuT7ev1t/hjmcpLosKHpZRI2WRBIXhhBj1Ux//fiufdHQFjXGX
ZT7YCq7AIQouT/5qO6+zY36AybbDyYH4A6VZhiluRKK4C8BcnVBkeui67qBjUV5UCXq3QQsMmoPQ
YHy/MgN43xbf/pRfVGn7zj0CiIjMjgf5r9yOFBZtZXpAjyQFveYTlVyHjdFkWUzSzLex3AjUA7Bh
gPoxEV3PJfjapqNWpIBG12i+21m/7nWOxZmd8Y/iy5cMmA4CcN901OiuUZMuhD+zOpfLjMWhr/FL
YG3QZjocBFvLnWdhI4oAvf8Y9ToEylQ6Z3U2xbCe+TvqmH6wI/IqpY0OYszHQErp8DVDLSJoIXyd
lP76rhZzT2TGbsAhg95/7crjMBXzcnjlNco7IxIlopVu6aaCJISB6fSnUqIJw0U0u2Kk1cZ0OcEW
Ds8QqYRdlQXcbr3dgt5S4pUKjailL9jg8DJTKGRueCVfuHO1P8lRxH9KpaFSqmvFFiftupQI6Q6B
1lpBWCdc7TD1kAGV2mueG97Z496DzB8XjYthSJTxZ4Xmw9Pk8vzfw+Z4dfHwOkI1b+GE7BF2vn4f
iaY0IKgeTPbA1Nr0gKv3RdaJooSRFMazDQviUcwMzzytJwn/VP2QqeEaacBve7wCChxvEP58Jr+z
YNNfX8x8mR7MBP/1sDiNhziFyGodq+tS4a2jRjGqI3QiZSM89SgOimmwhLtQjJbQUoKbF8AqTqLA
6YQ1V6VUDAQ+Cmfni/5kPxoHjnvusNKfv9SWMSTaXb62XSmmDLMp5p3zottgoWyUPRmzcaSmKeS6
Q8vKk62VAGp5RRNUUWppSjmBD3VGYDxknM9V0BbNrIbMyi+hGbpYJ3mm8ZkgRbytZ1J9iag9Tfo0
nPT2XjeWz6F3ptafSja5ppu1S6VCOEcYW9D9+yuPRAVOVtOqinC6w+ncrd1Fpc85c6RaHNArEJTM
0NS70Jd7kF9kLOdrgolBi5oqlrCGd/OTFQrUZN+Ho5FZs+rUWv4tHJzulguK3UNzAaamBdRk2nrf
3i4cJKmGCdJY3KumEp5Q8y6W4Ow9W/LkPkod2FKS5/bIbx3t02OeJKSnnSBsAHJt/jGtWWCip9CB
SED4DUJ5z002qZQGMBiCBvgBtAYvWfybct4pdnDA8RTjgXa901Vm8F4lr27uelYL9Pd0z2wZeZlr
+pDwFog+i+tDECcg1C7OiaGyqCx/vN5+NrwxcEy7VRu4/7M3GGc2a95I3uA/yjz+jcY17rd4Dmj5
daZ0R05SmsW6mjvH+2oODBenNCHhPYI5w1B5KJhbO6PX+ae09NhaE1U9zGKrBwGl2b51voJ0iFYK
zu7uY09D8SRr93ATAlJslgn8JYov9iC/MdmjaZerf5dMmkZi9fqiYQflz76FOVHdZPHBwUiIQD6c
rtGjkuRaq5DzPAvmEyHDaejmdyFNbEyqF18Iki+xcRu6Rhs7xGHBsNM3t4s/hC3y/mIWlVuBGRyL
kDIPaizOywLDO3kz7Y1bO08oVyC8OWCqAeXkPtx8f7KtEQKC+P+0nLkYfHDTkf/Lu6VqmX/COlfH
0qnJZgq34tTHRmTxwPxci0r4epW2rKta0fsTgiZ0gD6Wx8BbJ8XdceBbDkgdGyOp5/n5kFAmP8KX
eiB0KMO1Htb0FOXUfLEmTah7a4DHpY7Z+EM4SqSR8iTf5RnyQ2PUSUNg22wxSWQFdPp4uljRjqJI
6rZLf9L408psMOL6nIoBSFtnC/5ttgMZE7SXXW5BkxxklonTcGVX1+iXfUX5pt7qy+d4XBQnspHC
RLwi2b7o7tV+jMwQuM3+S/WGgodcEopG4G/2nF82DKqQY1+ao7wOGclGWyQJJHqQ7/444c/V67tS
UdY/SYnmL3TIIbhhocQmCx7Hn//7f77fKN2dwn3FIbWmk8HXtilRzXpNBMTWCXOwxNwbWMelwDJC
uZZ2W+b/ApyksC7BAuv0g7TzK2KQJptcYdWJrd8x2QUh1BdqLoIFmqYXm1Hb7SyAsppn2757AiTA
MgS/jnlX5nIAt94tRSwI91n79ve/Cj9i0SoMDkCmo+ULFfSSrslYnFqJzlzucrQbh9WstNtXtwKO
XeQdAJm9YVcATZ/tOdQ7pvNthKlHAcw0ffnFEiDNbY4888PM7l7X/g4H8i0xVri/bDlosf31E/i5
JN58fgTRCr5oEdQCVAnhfabtS93orqTRHKUE3ytqFDUPC9XsRatmQVSxYSYEg+npI+bNYm9Has5L
/G+MuYyqZAiD8IhYOKPQZE0NhTCVmZcnK8r9309l8bLudnug9KrBMMbD02xG/wZyXJz8E1BM5o08
T1Lo4zSIjUAcuNIAK7DJ59L7OE90bwjuNbCJscOek9vMNMqHNXwfAe76MGoro/kA1mrT5wWMGOY7
VxcDQjJoBtvFZPOBnYpM09uxNptIXfsYwvugcWJ21NrteUhb9dBtFd9mEC46P6V1lCZatbN2bzZA
W31ZBzrLCbfHHTUice0ww9bhtVys/4tF0rhS80plD4eR+WCkb/onttPdPKeLZ+DbSkLcxvCj4Bp6
HS7eXJ2+Nr88qsb0vg7I31JihNK93iLW28FcXl5TPIv9ifiHCuwVcER+dgBMnS9pnux2iSGS4QnS
uCCwtgsSKwXHhxVbU1aP1ey7wrFGRY3K1n8ku0cbe7/PNHjiBO+CFcwwMRnb/J//9VZdObOFC4gK
LBCFpSmMsOPBtmD4+Pm1A56fMQ9K+rKmxwX2YVQ2zOgx+2mGdGfdeAq99FDoPh8q76xJzQixEGS0
jDyeSwsu7nm+Q7+/+/y3LY58Mj6TLhWrhsFq/0RqfDCwtW72g4bF2CtzCs3L0Irnzx3xg92mUipl
6+/YG3WZA0TBH9RLylVT4uNphAFnCA6/n6HeZoEG9xByeWp8NzmZ5qvBwLFfHW2zDlznc9nkuNW+
l1NzJE1WjguDXLxGTW1hfe6235HwlqjP6mXLBg+ugmSy5t60GdptChYnnPqDohWByolm2QCZm8Ps
quk0rbokhtAb21OAJgEDnHWH4qshuBdyaffZztHptnf4cnXssn7d3bbE9CHwrVegychjAvrOlZLh
2rxKjyLs0Jf6lmyhLmfM8o2fkLivkbldRHJJn6WV3Qg3SgIuG84p/LRtC3YhiwT13thAeCAfiTls
gQdXYbZRyCtbSMLGFegFnVfhBwoxNpaZK+E7tKImFI1p9SAorVAkE4ffiF0GsU9svwDGObV5sF+t
qKHBAbppEB2DD/EvwzjMI6eHe47yEWlGtKnABqKRRqDqrckxcq2Sm1bVJztT1Z7kNjrq+1zaJy26
rKCEC8VgiKGoawEgE4JljKidlcu2AJfO4rB4Ho+ASGpKNVkZ0M8Mci6RQPZ85GxetCp8ZrfQNx0M
eSxnarBQR3Po3lqQQ0EWdj7aPAXOlXHRM5H8P2dQuAsdfLnTMharCWfbqb64pxNOmudflSXsJviH
ru8yBHLbHF8w7pjKBpyeznPDwe79xnudcMNquGwvOBHZQsShwspWhUmICRpDh3LQNVtanM9v7We5
cUkX1o/YZCQI21cM/f1PDKfy0oB/kDtyEkkGMin51XgBe2deT282D7kxZYXg24Ru4c6PmlAkf88W
9jlcRheQDnW6MEt9yaHVWkXqd9prBB8xgkbQ3hTIUNFvsdjKMBHso7wKdz1OGf2RZDUwY37qZDnu
Fmtx8I8ldneQ68svp7pN2beAYi6GWM5drvmxArsv/ULHpR0RTblV6YHgpBqPBw1AGiRQgfDfQrHq
73gqMD0WtGXIe8mvgY+AVhq8aTtZAJaVqpo0ivnBu7GnmATIZaL2KnwkzimGoFWZBNJ+/XKGPTcy
k97Fh0X6ti43P1kz8lxcIBF8oH77wrVW6dwRidg0fDcKOvDQ5QsaDKLGjvgi1Ha1M4hy/9Z9oq4B
1AiA4m/YD6ZETHj8iHm6p0RpoN29rvRqTy7rtOA7152+GSMdK22bw5vmTakzZKEg1nfGGev5TABY
91gw7Q3AblvKZvM7QgydNjBgvQWYV9hchYVXJ2vAg03h8ldb028L1aILGtcSWWbDgLmfnpKoi35H
8FzbkChzyvw+UiuCyM5ipj/kXZHyyNqBvH38e+XaYiJH6BB/RuAf8NwWLvYC0IpFIN/5N9mktSa4
TjSbBQwQ0q/L1hIGUzTjYbybR/ZAC93GtFK3sG1xopPMydGrIlS5AiznHhomGXSqjfO685VTAE0L
zjbKvTzjCYrAuR4MH/cS3OUX6M6HZAW7ba9URWm3KJ/IFV2S0fzTuN5URTUB7AzH8AvVO3LFyAzO
2RE/T/sRo1Uk3WN9UEbBe8so1y+AqvTfPA6u+FA/ZxKLfbhCPmNrNGsjkNCQNO50IiJJzVSpLBbD
RRGt1f3m6suNOFZnACM5SJTwnXozk4nMJXBqfMKQfWqfjMTrdgg9tyM5kNreiOglrIq3VqTjgTgh
+SSNl8+9AEE8vmHRashQLvVwzPZzHazOf+/hqt6OBpH+SPuUhDNMesPMgNh/ayKNVTdmDtpmPgnw
3RQroMjrN5WlsCgCPupVRyUGgQq2V0MSjse8U92nenD34P4tmJLSKc44unTtZAF4Mwiwd5cfLjQ4
ZEk0vpxDVkhM85CyjlogippMsVYb4DvJmhXRvJyR98mBmGmcTDy3eA5dCrNgmoRHqEC3QIIe9Wug
cqRWaMuqT3W4DTat+aaPHU/BxvVibhB4+/dqBh18zc/WcdoOnUAnOFt/xw0LslFysF8X9wG49vxQ
CTYBXlPyU/VRgPOQxt6Y0JnUEe9Vn3i3UNBZJfavr/5MaLzJ/xcMLJNsU8+RXGbsgI5pyXi3SIyN
wwMTslonOkkTkvgWou4B2zwyeT0arvvkjnCLjbUoEy+1H9NXWQMAL5kjEgVXcR744K5i2NDqitqE
ApFtfj2fhZ0FfP3DGHKiaN0QCVOAffF5QymcsBTHJhPdR6R57LXJniNMTz8D6SdFT/9GDaYNNF4e
ZDOska20RxJt5AlA00YzPro82Mf0Q4tLU35qGPZwwKAq3W4z/fOdmEugF5OqW9HmFLxMGq0G7LKz
5OWzkMv+yhOQ4ITxHXHwBqINGxRYFfNs+ZrEu3VyTPwAN+LaQb504kPNP8CZl1KmTnCXTL4BsPGy
/fCihHPFtEsqm0Gk7wTknGA9+USmL5x5708tk/FxdQYHUNKtZvFlaBQTYDByMUkfFxzgx03yxPHP
L/VOsqUhOT1aDOsTxaCbmnlYGdnammGGGOd1Wpz6o4DeOP+4CqerOejStAOQQrcFNxr00ZK+OoY2
bfArNxdcG1AnUL0Zqe2dAk2Xt7WoSF+DIJkx/fXQLI+UCJJ0QrfakR7hXHi1wjXXgOKmKuUgkgmf
K1ieRSkud7fzcpF10mJWPq/fjm3mC5c1SXGyt3ZUjZ8oGi2ogrdFCVr4BugHZwE2lnhAONkJ7HrD
9zVHhdNQIuiUVv4qgTb4+R8LVA/VL506I+WuymOj2qKA/M2oTcz4YIFB6MqJtgdSovjtHLUZuGRk
yaKq66AIM+JdIr9+DXtwExRlV03zpA28828JGSfDf0oBJWgj3RKj3shzxBf6tCMLQiogqL3TgJU8
4DV4AmU44pBdzbmkAkj+5URQPkrPGLgxQFNJj1qqCjKmrjlQ4Q78irnbYUj7KRLUU+NGrQ44oSCx
VaWt5UXZTIcA2C5omAzSbdPsIEWcfaca8qLgpP4YuK2Lhv3jf4vHGN5WoxWbnrmR+gqAf0AYeLob
9bvn8EwU8bGo0X+yjr79mqM7Ua+/x6bI7dhZpWqA6CoHPDZAVb3pbJDpSkmeWfhA+p3tDxme8C5M
lZ05m8rbbezl3DbLpimStF8ve9cddEpyxVqsmpvtluZoYNdZzH8W6S+puSqeay8LltKBhc/hwuuU
jI/B+UKQPU6tcE+Il/VNPLcYt5RDvlm9o4+YnNIpbDOA5jlZLOo5tqp3Ee/+116Kq+vuhcDIkTbk
esHEtaBm3sraoJYfSsVHgg70dbgpa6eY4Bk9L1rtEla9Egqupbf+X7E6eHdnHhLqh5uKPkm60XGs
9IXGaPQb9g9oyZXT7Ym2xLpOStOuIZMNpZUIT4D2fOLbjhV0X0+Cdmt1TRJJEscDAJ7Chd4Npskk
o70Lm1PEglhHJQLCgqH8MvmovwEr2IEllR22n91HjricX3gvBSfiTcrh9B6/pvHbFHYUobiFCGun
i2HTYEga8+wijiUfE1BXCa+XHrd0W4YMkV7bqmkgGHR5tkq8Y488WjwWCQsCAIVloYwZ5ljqAq2t
lrr5lm60LoVh1tVzeyGhcJELp8ABzsc8TZbdzYJoM44fv3Kogh+GD7/2TtTfEbK+7kSG/eYHFzyN
CbUfaME5a9EP20sXzCN4dc1XMUFtZOrTZ638Hj1xfRR6685fVnK1J6SGhDgWOIcVXVgg9mZhKkz2
AgXVyvlvc56WmZj9Szelb2Tg857aDOcnLquZtYdxQLAgy2r//DSUlPRmXoV8JZZGe2HPH32mreDi
bELpO3SdNHiAcVfhenmhZsel2QRrYRFvnLMWEmur1vQwapjBCFi9xR0/FCkfcB2SrXwJgrPqoIed
XuWRhQzJwYXq2+zLc0oTG1Aocg7HO0Jx+8W0RbrQHkdYvocPzDhyj3buuvaKEZ1KZulEps3BQsgZ
hHE7F535xDzXt32fHvJI8m0zZmMJ1RYMM1CInGGE5Avke1Jrk09jhtsnNR9Y2hKX+PD1xlG/AFc8
NI/NIiRI8CQ+cOUg19lk4n/9rZHqEzGn3OO2T5AgV48a7hRGVtRdVPXHZ78JUly3Fuv0dPO7DX3m
gBw85d1kXo6txw+IUk76MZ6vve/44wehnE7H3a7xMeSkapOoppIa+R9l7t3uHZzc1S+58IbYONJO
jkwD+1uYxgGQUDc+htodB/m4Hs903+tAjyWxuESV9Uo4/Y/QxAv/Gqj9B2aD2WdG+9vNItepk4Vt
sa3dMdutKz9TB0gjB1PsPz+PBETN3hLhnBN3pY4ky2NzDDhTkIB7cIiFKGqMzZAL80G4k85jnxK5
n+oI5KVlR8j2zw8im5WiC0SVK4ppRAgL2DcbGWImG1/uTeY4H1V62e8y0PJKBNhj5iMoQgEkybTv
1dlpIHI1ow1ipvs8bnDLMR/DZF7eLZOJYiAYnVsh/4mlUgoOBGqxxb4nQB9Wx8+2xHTyK0razEVf
AFInaEPzqyhBud+rUP6mxQrlNTMIN5nDr4XY+DDn5QNpK/84SykHYGSgmHCUaN9lefILh+hhDRgT
XsB37Tv1PFO+qXLo5IU1LQcbqmrWPd38IzKXjw9x94rDOEaB3DVk8S0fUiIWZBCQHUWrD0S5M9Yp
NPuKix4WMsGNXYc3oMrXEEuazUvQHqZikA4AZ6XB4MuoZgn1wbFpxIyNXEZDQ7Sow6BvsAxZrUFN
WLhGHi3JmqyWJ3pPG89YIoySsxHZLFezBeEZdFdO22gESDuljc7I72dTkU0NBbb+fpTll+wjkYNj
O8GYwIpk9zgAByBBsVk1yoIaqkECq9bqkaRcF1vGRVUM3FUMuRzL2Ui2X06mJQZIyKKoyfOZv5Oh
4bFALcoa60BbQr07Gihjdc2EhEjnGXXKms6RjIAfYrmF8k+OgePIkXX2S0k9s8oIYACp0uyKTVTW
oGbtbGaGY8jnpUyx0p/hOr0by+0ZexEmypTB9OYCNg4RDxpRIM/2PPKiP5zyRMusb2Eu8S4KT5CK
KluRsrmkdNvOECKowe32pLXmMmHpl1sqoYtTJC0qHn/nnDnR9RiMcPKj/9d8JSeHphsH9MWrzENM
a95sF7qnIhL4OQuUYgsXOD1j7FacaOvkWCUxTMJssuO4ZF1sAY6c8AYhtzOwPqwKhFrufwMit15Z
F3DXQVsxpV3lm6oPGPKXMrKdIV/V8nZ1IG57GvFAyO9Hew0NyBKulV3tRzHaR4CCyG+Kx/kadkuo
084vUzssMTmA7MDcMuVfAbDLY6PLt33898EoxOdLJQcIjRDqkxTSuuN9yGExuiO28SUgll5Yp8IX
hba1ccGQrP+kdRmsJsrlY8wso/bESQ2yoVpI5aU9NtT+E+/qcrNCfCze6wMatKhfndiPE8sMW2ui
Kd4Ymf5zEhY0+TKXPBpWDYGJSFF83EPKgkJIj63kSNiwUPD13yFsFW2fr01CXlN8CsQ87earngf/
cnv3KhjGevnw/tI4r6fBbKYojN+beCAMYVpgaCFXNIw0dfJwG0M9O9LeSkush9+eBmKrhSjAhylz
dwTWPEpZq2p8WYYvUDvY0LqZ9URaSMoRdQuWBq+DqkzK2ytT+0AsTZgIeFg0ah4VJNtNvUFninJA
pzAap5QpHiPFHLHfi99aEB+zBilum7JSiA/LTtwMBpPzZBNRh8Uh+i/rBET8K6UxHdajXJ5TPNVm
D+owt86RwWNnMHHLMuk7ttFaj3WTX95H0dqRvWO9D14UtNrnaO2YtbqXVv2zguc6LmwsCjkcyjvF
s+lLi9IshTxAyLYW+YVsepwRQySVZr1gApL3XQe4Jp1uNl8UA/c1zcaT7H/ySCBnDf6h43RT91y5
YOVDk31rqpvdRurjb1DUHjqmR/z+vVnSTZwmQvOhUSKxfzjFHBRtFFv5CST0OW9Eof/DgBtzofxt
sgtdNRpDFLFcGLCyl8v5gF1/g6oU0ETlJvOlvT+4qZD6MpfV4XkJaJp9vfg6ILLIXVqNU2hyv614
ka1emKB0d4e1cgpOKvkbidLAl5oQfdted4MyPAMBNqm4WXAKH0PZBZR93JCpZk1h+s8eUGwpVCRh
OVq5Adgc1MjFQO7dRXjJjjGQZYzKgDrwh83kxL+s8kgpw1xrCwAJZVYJerYE314eciXqVFROlpkK
3c7jaxi1MtBRZr7+T9bs9G3ZReAWWaPeswzHrBXVgSi69xnx3p0h5yXUexhFXEdQYjCbQhA3s+Q1
7EosRDcTRpNO091xD5HuWq6jrdInyDe5PrWooWJDU0I8UhnijgK2JgS+L3Kpctoya7TdNsOzBE0n
u1VGVeuT/l++O0XOI7OCoPT0usN0kmEPUAMY5f/NFBxXC2XiA9c1eABI2tmqMh+ZPHkuTAj6vW67
BG6giUig0IXwYayLFOvL5uwqWV/rN3S9x38ubYJ1DeRUuEjs8DGyLdUdkbfRM0nV6xOoC6cbxfgW
HzLMCPDQUEI1EycXbw82fAED+bcUiEzVlvnURgTMFae0gfR8OeOPYftHq+OWgzJfz1Kge3LK6krm
MO9Ses0AXbDkRanh++zysyV6YayPBiAaWUw589Zroi0SnxXj8+MSmfN8WmR0S5VyE8aLid0TaBtS
OGZm6iuKdP2HoxLNyQuQc00+G+wVnLNAeo+W4Sp1DAUcjx1C0CStaSFpbsUBzmQp+ItTTFWnMXUE
VriwU2Qvru097zHWA6t3Zfh3Ow1KFQhsJxcuIyT7VZMDHVvMjxyAMMQhkLCIfrlDrDmUoltX98vr
pVW3f12qKQeR1C/7IhxCDxD0m8YJwgWB2afKOpSGmCC8aF9loNtTmdHGQPA0npUYjHVbFKfbjPyo
al2dAdVa9OUMVsoUtxXDTQ5p1PwQ6jhsDlzhmA4FrTuyoH1ZhMo2K0+MPom/1Gwry/DbyrJphQ1I
mD1V0Y4xiHP2ZACNk4g0lebbF5yXn50yv3tvjuLzyJX38lmAg9AdSIwdIvUl811hNZBqL2GR4ZC2
VFERPoh0A9fDfXON2ZPB9TOZDMPPLIOvdpJ5JnghQerDTR+L/XGiHDyrIItdKUJQsze1aOmxJU/N
mu6WmWAUzilFYeOMlsmFF2J32TcaXVqukY0iH+abeMzSSA70fuul6rdgSQHCSyXIUXdCqxrBGSda
N0jU8W0+IGwW7vb+jWClIGgQbhQvbHpNny9pE1mgCzINzhXTY9VRpuX4oIm0J6pxcCFVICGUVMyz
agzOdE0Xa4IVioRO89h/w1ivaCSt9Ltk7UVkv3joTcjP/4f+xqXC0NTUgXOvQ21qfxYXJF2ZDM0H
0UI4fNz30JyZPUNJT5rQqjo9eW0AFOMKTshil2paCXXLay9UgykIJ2PvVDr3+rniyv4fRW7juH36
8C0oh16Grpdafw43sEfxRe3dj0+EMqUGsN2nS7SMevMRQsZPY0x9PygsakjFSaMNNOIiVOR0kvTy
p1CkHEmsACPq645r+bCfcvbYkUKBpyPu72q9WKQMnXcBgaoeoDObbwU3kRGcji8Zk6YtZvC0xYyS
sOTO2+OvriIuRCnPdk5NwTvs1mFZqDKvOSj+VmhgT/lu5WPa2NtHWUg0YpxTvOmELSrIF///DCi9
7s5srgwYPyCflTNehD5E7I3VoiF693AlvYx1XsPIHmuwLVqsi6+IQzP7+6OY3LDIBEHxBSmpJVMq
00CG6Te2qJQ5U7unyae9NIKNPu3CuYw/+zuos7UOyDkSQ69TYnLScbFc4JKHTfI0hEZpc/OYqp7Q
P3fXk0/O+VashgBi7g8RJHWChlZ6Q1fTPvL0V9S83YBLMnIRNAx3ilkbb9Va5wzGMEh1KiuUpIUk
Ncf2RyOxDsJjLI5NPvCyYqI4d11gVW/ArMRkmJ6zO19x4mvITWxXjHmvjwXeCSMpl2hOrMJb7ltd
UIOjCsrj2uRsBxgT9r8lv5e5H3l5m8le3IStWgDfiH3foln7e6YI8j1oTLc8NeanmdhlUWDW3hIA
mhlPanR5Q/0VJ3NZ67dbUG3d34CTOvPFSh67mhvh+UPbrggg5oXIW8IHqWOWAm+nQJB++QQRae8N
mbmX0ThI2YMFYG7ZTctISRjBMjTNVTcAJaZ+qjKEsWTCx53paOXqWjPkoQI6DiWOdpyDOEyeu5Nz
Vk5B0SezftqHjkPYufqqxb+/eDTo8W8QQW9JDEuwGzYP55VzIXDY2Dv4jouAlR9DJSLIbs7tpHOW
lCSZKZcMSOSXbvFZuvMKzJd96g66ITos+gp3ipfsUfJR7v13zThranHRHhDDwlf7N+w8AxfqyWtN
vUZbMixJ7d0HUvfkws4aOWIgVPjcLwNUEEw3o0S4RhGS7MXTqT3f5NTJBC3RvT+Sst81QbVVBYo8
++002TsqQuG3cBkpaOC+Q1293bGRZCwMoLLogiciRcQCPkWM5kth8PeoJnuXD5INK2ERG0lM1Ygn
pJLQzT7rrzLWkY4G+xlovWhi5PFhmNqUQ4wvdLTgeTboS4zx9x5j2BcT1VqYcig7V2QIzzRMStTc
jQr0gWYTVBZIeKgJAKXWUINq39+5spEA/pgRwU2zDIn1cTjIqXGQh0dksaJmfK3qbW6X+ctYfjwQ
8VF3rRiAAZCCHCnjuA+zRwSHt9uWImGiGv1AMOPiyvN/CsZJMgLmcFWkdJSy1zXekALQt0whbzQM
ARmfoDd6EoIDphwoP/L8pEN6lFzgI0Z/jKlQTWBsMy9KP17RqradJp1iyeiMs3khUtgOzKrOm5nV
mbC96+6pk37fk+wddlt2vNqQrbOyDoTfsCAuqpq75ZaNzf/7gmGaeubQQNR7UuZKzfMnE5AQ8B6E
LYFu6TWkboJIVNMjmjtkGtF4rNwiHfadzvfMqMcoJ1cd5PIg9qzpCVI010XkHL4enY8V6ithKTdj
2urGnkEMEkulGJBWZoOtCnFphepas4EXOO9VFY6lkHw4asbpd5yVIAiIorB4egk/9ICPSDD2QY6m
qevJgFxKEDRyameDEh4uzppFQSDAfJEbTSMcgTxvJOlH8y638V4kQgkhUqMFXzOkrK56sptHBG1X
Y2gjph+xRjBdIwqoJmAVavE+eHRhwFP0xSx1MF2nuX0ZoKbY5oWpUkflVZCA51U1fe5r1WsUeF63
TarJ9u6C7KjnRwHf6DE1PC8wy1YRb609SVFCvDeiopH5+iksb//TFg7VOL2z73lVUOcmfPNzMqbv
9bcIZKFJPWle0ZivV9KqPrUSGqxDD+NCPFk73FUQtW3DCuLvRf5/OXunjugO8wa/QYTztBXC7RcZ
cz9tUH8Rpi6EliK4X8vHQm7QWpB0Cfhnk11rqQTTF/8sMs0PyIbWzxdLEiU7IL6i/wYiZWKGeRz4
zbj6dI2lZGsDybFiJAn3IWCuezl+2onCMM6qGnsApKANpn4cvcp4Y19P2TNiUdBhKAvPpPVIr/Ct
V64Mx6Tqv65fJiAQ0gXf/fXdXmubjw6yfDVSbW4hURVeYglMc/DjSen5gDvQbkU0UslQi3A6Hjcx
aOrJ6oNja2F0bSrMXrqgarzMt9Pyo3w1TZohokMZ/oyiWV19osJPLNklyVSA+gIzXRyAClqSRN7U
IKcHAvBul4hxwPl6jg/zjfkcmnWz8lfmkA1qg/KCO8kuDP3j9KX59XLcBonK8yXOVmQk8qJvDGHl
wkDOXDBTqe8XWZkE9CfY872H/my0fo4zZ90NULOGcMoiYq/S4REK53psVdUwMBamb+ti3MzRlkAk
qnMsE0Tk6LI0KAsbb+5PCLX8JzjzxijWXhviXYrhEsFonPXATxhD934Nzo4CU8EcjWTYfE4gd6vc
cZbR7FV+jKGT+LJLYnp1k1+OXNztX3+IilAKxpBDrS7j+1MdqCnovGnauAZKRTP8YpGEVCOpFFpy
0kxlj1HRkHtDPdVY5yzZsYmkRqoaySQofD4ZV73dZW1uSYxwciz/veF21Lf18KgWlsnhH17PGZQJ
IPMtjhZ1d2tUWs6ZwN1yKRTfx04uIipboiGZA8xKd/4bkdRcd76Jz/elz4gkFHWBderQaEkxldhr
JyOBEqUAL05povGg0nAWC+g0BoyVmjrwb4qOnJJbjJF8+npHJVURmfb5xP2l03V1/U0w4q5lz4Xc
pGF/ISnAaSqWVRdLLikqXgw3uunxj5GzUsUo99kSQJmyPkc5BEmkyjbDUNbQYJGaEDCqqmrCZaZ5
VWEaj3I+dvAeHPJYeU/2YcRPzXXlVdcr0+dPsTFmpQ491iOJ/Jf3AG/23KWH/btJ4Ht6jTLvSlst
6IUTMdi4B09SJ2tfvH+zk7iGJ2Iq3ABYM0NMwdbdZZery2j8Z14PjP++ICSe4RQyV1AcS2MhhMRo
mN0blrkqzpWEIRw9/99x0WqkPRmUwFdRtj7iTgtdT/ZVvnCmFflfuI4kZSa8UhJiHrj8YzxX1joL
oWun1K14ofEtHzCdNPkG9pO+j9TA+cIr8OT0iFscTglfdH53S4Dv7bvMvuOt8736u0NPlJFpW9/4
qemAwT8muJbmUD3FjAHyhMERmTlIa5GnAhrdckoNPwJq+tucip3PkgV9RLzZODt6u+OptVKAgS02
j4e45wNFYki2xW9JJB/oR4h67BwCjqpoamnC/Q6wC3zitqLkCVhFZq/uV5ktHaGeQKYmLos6MGi0
jMPO2rP6JDbDyVplW2JmW2739QXNpeGWhs//DFVneifzgjNkxuz3c26hDpJYlPYyZa2eY67SNhrT
nk0ip5U4IY+Y+vsEYYTBsVFElOmkXSltQsalSuiUFv8RPaltnXG/zqYBYp02/0UK78a12Whm89yM
XvRujQeD0BFbLgRTgtckCUsTIYa2U9ZeOLszHV00XLjulwL9wjluvSlp8P2PXkfR15kOpNbGWMAj
VxU9Ku1n0GJqD/QU5dCQaZpbqm1vvjRtcF404JQuTQ+X6drUPHRD14WuX+NGEEUnCiss0LyWghDA
Fn26X36vn9MOLn5/ei8Jo9JCOfRVlQjTzMGWKHgepW4s4Cz0aJMywWo/LH0WGTDVqkggNLMR8Q2m
/L3NI8JaBo/pDV3DdDWsXUirhwUPP4bENQbCxwzTTUHDSQ5+UeZB3cmFxnv2Cll9rLs+gtHkyEIy
/fSAphUoNov3v5lSkBoDbzu8EDp19uJOfA9OzLEODyvCkTDaMoP8pn2IYH23Vx6VV5k2Cfi980GS
x4Vm3fwjxReuXU2QwatJpMGQoyOv9vGvQz2ykQRnl1TlEDvdM0V3PU+rf830jP4sNmBVrvS8/Fzy
3t30VXnCuuIcZ48gAp640S2g/uSksjNgPjJ/VPlge6/tvAx5GIYg3RnZJrAIwuqUoMBlVnX6sJhk
WoIStiur0sWV0WZumN0rdAotYi/l95RGsiASoW4I181RWCVtpViKUe8fNdXaxjNTrc13gur2UTa1
/WYqkCERCD5RcD7NqoRl9dc5wbUfpouU80tAExjqpSJeaLXnl5YyDspmEQ2icirZgR8fxNrFivNf
Ov/ZvpG4OrppXKuqCSJrSE8/hCklOkDW+ZX3Nmx1Z9mcd28LlJF9WVsPqa/KEUrcmiDTAgdojIIe
gEt5VbpRQ7hf649h7vNgtEQZdVHmglJIJFn1Qz2UlImxejhnWCYnoiKpNdhQNbs00M3OgGJFdCD+
GTN+q31sYuJOyt9nv8PMzsAK3cpROaP8RiOWP3Ppsgaa3LsMOieVR+aZxc+cb1q3EZO3xmEm0G/N
puRFF4RJxRt7jJ6CqjMOLM1ADjq17kVilasDD1WljPdQOqbtfe9I7As12X4vlvRKFcoQrtJGUNTH
97Dp4sKD5EXfVEuJFxzTZUatl+BHvnCdYAYmul8jLLdx60jJZs88veNOq/Mx+3AT0lkoivdNzHpb
MiUHGZ2tdM3Rk1RIxyuB1871oNGpKLLJy8/0Yq4/KJpqCx3uHDnBld/d8DrHcUeGmDSVBLmR8BLk
BkTP+r4zjO+Ya9+GlNWhQ7l0th8TlngRFK18GOtDOeIpuIZfgE+zKeujJ6gmshqaQGNQQlRmLwYc
frz8y8YapYAG5hYt/9kkD6rKml0rDgOk9N5r9zVZnTrXf2HHrvviFpFdULoaYzOi/w8MY6jV3rV6
1Of+10dE1vyP9XcwKnHnrnPuE963lrsQ3s0yDKuXB+8x9gb5i5wq0NYIZZF01h+n5E7cuh9G9McA
Kjes2cW65BxKSB/Z7s8E0/7kB42/pb0ZTgjnVekch3trDeb9hYj3iI1A6cAY5oXCsQS1MSvRleno
9gPyf4xEuu/SjMpJsDSUQp32sEXJralI2qG7ALce8HtGoWY5HX+iaHVzKka6K4r4BouQKMsvy3Cw
y9rvTS2Cdo6j1oY6U9MrZoNC4lxCOinudTW+CZZBVKEr8aUWweV3zwp4DRK1hC8vuIQwDJF4WgLI
MxcKGniFfhC0OZCwP19s/5BYsQFhTOV/IMi7tc1oTOQq9ik+4VbMYk91xu3JA1nD4Eapx8D/tnP0
GS35deMd9egvXP7wPS5i+Yd2m3mmeHv6yrC6qMfwo+vFLJpyu9Mu4oQOL8sSAmmqa9wyLYNxdJz/
yjnU5IGZYvS48kHxM+lSAUyxnWy/JOC4LELekPB26r05bBpnIiMyQFBBK16kln4IEgc6jUbXOIMP
hXEywbGNMDjIdnckVGGh+z9qx84kAuHkV86Os4EWGnV25ME7A+Npd13HCbUH8MhMOXjAYdreek7O
NgDuQH4/92nOai8ABSwNXgRjwXN7WP3gFaD9M7bwYLP4CgVKpm+IYTqyAa13d+ufn9r9mkE6AmKI
+QRm2YO1Do/HG8H4juqCbeUS2sUxUNRPgDUF6cMqepa6REfaJvkxFz1fCCaMh5p5T/wWxsxD7XG6
2GltLT6PJBRdIiDKVgCiyW62jdhjLNLkXaPGQMj4ZpIYK9KEos1KcXCqnvGT97Z2ladeH/6/atsL
E7WhW0HVmACmwB6BfcqYsmVTvIh+aP4Up6spCCcXKLs1DlY7Du86/cceOm4UQHJHtwJPL6sVm6dm
X5szzXDyfCtbxeWT6Au0yIgKwyJepSmcewoWezsEEdt4YPuY12rIBoujEi+ODN2iFlb6bSkTXW3W
IvfBFmuCG0dbiiKcpe2AYUyRNqQOIsAtyCN4Q1vAwEXF9dfyBCCt7+DwFT/c349p1Ea+a+bfMrKa
rgRYWvrCRd+AjHDcb9bi5NorTquDndu2xcR5EplpxI8GzKkjkIlswBVSyH5iliQKcXsfkGD1b4FJ
66NXfROPICcBTl3GxlBp6pC9/R6mwZFz4VA3NVTfwE+6/UV7VAfSrxOljA08qNwOyDGzgh2nhnRh
ZkIoeRB7yr4d8cdhbLN1B/evLWtP0nM0NyiiqnBdCzdThZtSCC0gfPosHJ3OlTCcBBodzOTdmFeu
4DhjtOQCwzpSicSlKY94y0gZbvvB3T7trgvx10zWn9ywb9uqZQoMjhnZa8uzLvoWm9MN6pd4RsQt
cvCqJM0trENkSCUoxPz7P3z+T3PLWbyA0hzHL0JIcx8px2Q4zVAuqx+kx8VxKNRL9lfYwUa/ZWch
vAGSnhXws42FWAoH16NqXuCyzvgsPq3/3Ba8bMcwc7dAv8wljYnnCUddlRhLujnp0/BZ+3ZtSvHX
qVFIEUEZkGe0MICoRPmfwCBYabknOpWZdY/qwjM1/b0Uq0IBFFjo2mfnA5ZbPHcGv7Zm2wSDABc0
IOTIvRdlUcNuz9J26DgQ0Ct88ddAgm13kVDPlJsFDvXTjgDtE1iOdGn/pm9EhXjgM27W5xT8W8E3
vGJL7oswe1xxLyXW7/Ebf5KWprqx7ztcIVr48vO5HyDDoM9tFV8EURfKKvuRHpVKyxIe5ZjPWRv7
/+XKmLpBpj2+qVQC6LUCl4IsNN0aIm5yPoVIjW9E0ZMrfdzQF2CS5U1d6WJVbezE7sZYV7g9EmP7
TD3u6ZfIiNSfg5xYABua5f0iXtanyiAazTbdBVbM9Gs2eP3l0H+7zAkdL59rda61RkovzaD0NKee
jFKN1MmB3taMUO2/l0E16R2JfCkOycNqrgaNWQsqygn7eoPknSJCecZATa2SZUMBetEkwAl8p8fR
l12rDE9xY7BgWdc+mo1thoSQuOcxsTgv9CODJWCostJnVtcHf6UkusEhzkzu3IBT+XJT1raobDeN
ED6DxYn4EWbnY6WVvNx5j4qTWetUPQ7JxFXx9xuRPn6/2umadCgtJq7Edv5C89Zn/dfDRzQw/IMK
loLAUkPNLK8UpbOwNjysMh80wQit+uOfVhVOTj4F/oC9ihv+RmVIY9TzAL1JBP9ENJuOwYFsjYpz
Nn5F5xkcCjuvS37akZFtnnUjp02XFm0uOx5Ry0a1G0aMkhv5kbq6inPlOyN2uamhcr5XdWVztEic
FyUIBGGBBu3c3G7R3sKZM44JuuBncCPZ0px5VJbHT/qHPtyfhYCxl7Oy5oO5Je8PmVUOt8s+c0gb
SsS743NeF+r+7GrTRQiwJd+V3jImHWE/sGPU+iiWMRCeX27IWFWdy2yWXeAl8lG8b8fw+SsZ/Bsj
MiO4K4au50u5QRzlRJ5+nZNUQ/SjkqBSNJ3v2h3MprbZs9c2CKxsqFhnql7uy4Zq7HhgfvsMByeN
o4h5d9xXo2SE5kfJ3pi3BqSLiQWxdKEqd+GI9jd+t2ASG+UK1KvcBZIyW9pibHPGF+R7cBsiFTqm
5oFnFOxSNSbJpwiCrnDzA4tperGHAS8/QsFdIbPphKeG/qU7J+1EaPaNrUYDM972hBkV2kybYWko
eCurLFa79Rbz0hnrDQYEUjbLKq6jnhgJ+L8N9KGiRJB3yTZ/ErJRNbHTRu9/GNGeHs2BKU/OZqHi
BaP10xUrrj7MRd6kPAhBucINrBHxDA3Mc+5KQb3V6M0pVj/qEqYJ55sYiM6o2Y130H8GIJqbmF4X
FBylk4jhx36hZmscP9+mZa6cj3G9gRYtfH+sf1CCofZjZBxIAnQY4Q8nq9JI7K2G2aOKjvqsiFBY
qMJdUYLgE+Bio+78BD58/RDClh5bXkOU6u4ycbsXyEVp8imrLgHXdA6qhbPz/l0gM7ETbbJ+2FPE
i+BQOqcS4UIBK/IUCo3PKmEhX7y2b5jiK9kXN3qPZEBkqsUB/fsN2T4x1eIPu+0NbUX7qOCQblly
P2plNuy6j/+J+b1noSML06lWSarzpf5FnnyCAZOJRBdcPXUHTWzLW79c6of6iPIBenUL/sRNS7r+
xfK6m6tJYoFhXeTu0oYwZjswav5m3ecZehsg6qSvhsqE9tJ0zc0hFN46sWR2QKRLVtV+djUF2RNz
7p2K2ywVfoOaUXtwQjNqOQREoIiMH7jiaOapVOSpOX5oTIvaR+P0BDddc9boagH9jnWFu2KJM2zp
0LsTfmq9k/5pv8TtsyysRy4fpO19Hi9qFZ8UPjXN+Rm10hb75lI1+C7F7ICpJB5fM40TDX5/XKu8
az8okhoeJT5hPr71F8tP2LKz+6XeN2i2BZ1THgEw9+RzB3jE9BhUPw/Iza8WzAHA959XsTVRX3f5
fjSh64QwHxRtkYPuBL91CVQBXXfYcwix8fVeh6uCqWz04iI03f3KJWnwjWZqH+kTyoeumqdylKck
AHdDSrhPe4/E2uXNewwG7sUWafXZlhKJZE1UG5ZsJkVWnTnjI4yQLLuQDTiS1ZDnTpKNwWvq8YYd
AYrkZqhmBKS0RQLTETwG1MXXdYWQY+Y9DSvtodqGcOw+Wjpo/U1fIpedx9YE0pmSLLZsdtDUtdgR
jmkLdjGOtY7rgSH8J4/NvCQsoRN97cwzDj+Mi7XrBYMSiuRZ5Rxmw1UwdC8BYHWvDwxBG+AV161W
ZulJNz320oa004G080ouQ71+UOWgUXVRfaHa+n+gkMyMEPnHNZovZg8JZhEF/X6VSdDsd5U5x3rN
rL2NIqJ5AdtjdtPEcDZppSrNmgeyhr8TwszlrgdkOkv2jhBWlAvWZUyCToGWy1iYN8B/ZS9U7UUZ
PvHeciqV82XcR2R+wE2e3vxPyIo3r7sbC4mjKd8sWiD7/slzsYL19ILcABjwOW1YTB2pUR5I6sBg
EQJgfeoZJOYnmDypWBXr8eUJ6wNASJFRUOOho2LdOoAJh/aESI/v+RYG1qaHpDMCs/gy88YwcjZD
hS6OdLODa7rGfeK6JCk0EvE8TFj8ZfUx0Aiv6r2njkQQFnAQg8wEgDaeiihA+RdiTo7lAyGIKA7v
MPmsK9H5w/FWNWcW6cRMFK5G2IJlfnInKGzeKCSLQzxr03rpIYhQoLDq+4wmEChkzKIFZTKBGA/d
XsYpahVQHXayjffNe4vXjN9R51w+zZs6mTd6RXBhWFjWByN1R89ToN1uAcoj1ljQNEYSqZMsTR+d
/v4XDoeUCF6DwEhLRugDnQZhuXOBtRQlrIjHkfOMHhaAjMtC8A8Yykg7qzWfTaO4vQRk+97dHemI
wNVjVafKJHpLZeUNvfTHFT4glqmE4RmLJfrILdf1cDBVuU5ewIbbgBDLIWRRyOTY8QwP0dFLv75D
NuMO2wnNTlm7E9y/zLuDrTZfsKJS/PXtUSRWnjpT7iBi06rEU5rfF2K8iCA3qwZXmnODIlW26qCa
f9+GiA2JBM1KQBhyVCbGCEUJ3EWCxUTQIy2p1Rh/eBpqPOkMvLrvp7KFcu6Ted4zJqVd+SYE4gS5
3/hYOqFqrHuNQKmt7V9GVa4YR5lU0jLp09xClDRL1wLpkihjXPbBfxHR+kh9e00KIuq7G69jmHc1
XbXdWiFxBRpM3Q1kayci+aLURO/LHlNR+FCgVW0vrnlpEBkoRpRQzy49csvkAAzyiP06Pk6lkWMU
pzmjQPYZWMUilpHi/QFq9FZKVnYyaz6cKga+1jpW95xoeS3HtafbezQqNOyDiy2b9euVoKHF7gXa
g+LhIGl4A7DT5Z5rpNRsxeim16MdeBBXnXWXj7J3U4/etPGZb5mvCf4xxOrXDo3R+S+lUkhzKOe0
Y4TdlZrBhDIAIS9jepMPAYf1A2h4WRVzwATRNH7XK9qPMapKZYeNiCuiGWGmo+mFgzkMw3KmzU3e
X8aZjmt1dc6oZWzVOTrWdW8QGqrrle05xUIKVfjJSeF+gGups+fwFL+1t9uZOQMgFCaHp7z1H6qc
7JXvE/nDdusdVZyVItl82Bop9x/Q0gyUI0A0+OmR3SAO6YbEX5TrBrmWRBMgu7+yTAHQk+Hb4Ogj
QmQy7+cakwaDdv/hstYaX1wzERqni0YiVlaMqXUaaj8R/sUYjff/2HApFegCIx5WRrka6sb9mZCg
jhhOJU24mKBV9Y9dvbvdphXSieHNEDDgPu/b+e6rW5BacIudZutHmIjU+g5x39/HB8/mCuskULl/
13qeB4HUL9J7/QvF2fMM/ZWeh2gwzZPRoQDu7qUAoaPYUratI2MsFS5jFG9QKoXHCGPavbllgcJQ
C+uoA/LiMJBn1LraKms0ap5juJNrULrWq8B3mG86xjcKB9JOukZyp+u4QbYBCxH3qxoWnPW4Ohnk
UKLN8Qv7cYCs2Dg0AqeWqYbOSvxrw8K9sWB0UfEXk0USyaDGDhZ1zcmlSStNyASrEIw2e53GXTg7
zOgMy+5EbZA+vraxkadWVC92/WMOINnLShv34T0S3lvdIXS1rydBWedFxSvs9F09X3FIlOcUO/ON
CqBxRcfH4+56L4gJgjwML0Kx1OlY+mZBkX2rQb9DI+0s2y8PqsseTM/3yI6j++sL6xZKizh/GMks
6wrYl+mt811kzHnNOBjs036+SM81c/c6jNYV8O9RMOaeetARCh/PcJIRsQgDL7coHmlEAQTZZAsn
JQWonReNICoxQfCNk1qJiX3pLr5agY8V/S1SxbigHXE2qUkL6MoE3WBfhgqy6FQgMMZCmTqoFrqe
8sBQzGnOH4AW4ansEXmy8c1+lVA2IB7oPpMEa1FiaA5e3RRpicgf5yWYjm8SptY3wOJGQr9W5wfQ
7ZPn8v3uRCsgooh302qjwsZAvDJtUDauoHerQmbS28VbRMUG1L5pAGhyMn9ShlO2mP6qX5/kcQJ0
1bR8a5gfoy1Mtn+LGe9YZfXEn7XEUGh6p95qlADiiU2oP/JDTsgQWEPVSi4cTLcZQ/dSifLAzvV6
JR09p5K1QI2wv0pGwxZRBY4TbeQN+9RVkyX2tc33oKLW/ceBtxGrdgGykPv0bH78CUIvQFk6ex8z
04iO3VXNQojKeliWZQ2B6dcZMh1HljIaMK7uHC8dqnqXAzRHRUrKz3/yGezHVvCxZDhPPGQCi9HM
FcM7AQSOIAVg4WfU0vgHkwZCenTnW53u7X2FuV8PGmT/kFn24YdISlMYaMctpHk/ogfNd46Qp7Oh
ZFQpSh9aLE8EZeKxMMIO0uWDbQRtunzrsDSKKp4rN9YDDt2dHKomsyS0J3QVV6MnMthjFB1I4ncX
NryApJLyw8+W5V8Y9VoNa4iYuNEmi1P351t4K0DlcedaqYCqxIfwxqB21P56U1wxePyNMSkmgGSS
d0vXcLnGnHIxCL7IX0Z/2GvA7yTpwOLVaVYWruu7Wx0esNMG78l9ZwnSUijKjiZvLLMlX9PE3uwq
3n+PqZzokulami8JK14ExkyjQ2GiCl0v1rpoZaxxYUAchIsLJDg39B0y6hpZ0ypCO7l4ilqJ+Gq1
XW5mFzlESbCW+QD071c/Mr3vBLRjDqAukt1n0Tb0OVYk/mKXCuEhEnRYxmbNRQmndaV17CjETsNU
j62BGftX44os/r5n5lBtlp1ESXisOWJcY49eoXvwgmZ4BxOv5lrt7+T234ZMbBuTf2WPpA4MaLpQ
1IUUrytlZbNXBBzWiFY50mZe5IECXqHu9etZm6rzhgNyp5+O007wddjx+fy3rwL/5FaxpkKdDwdQ
UATp8rQntRhNV4UcIrxyTjkzAnqeQAoVpFgUnk6WuaRWqVSyaYDDtk7Bx6RmCaZDv0MYebKLBJDs
NLPut1ypRj8NlzgtrN4kHYl+mzoqMF6CYWhhEihLg61iu3UZYc3mVSQdlXfjWc5rX5sgFybOTYBN
vt2jXHtYeE5KN/Tdp9VwwyLT0SOXx9eumYACLfgsp/3pWOafdNlVyI96raBDZgnBgsf6D/axn1AE
Qzg2K8rjmXGFAppSYY32+oVuM//3+wd41AxOeGDxDXWWd9rTSrWQ5EsGT6OWB7j6da4Jo4H8Q9MA
OUN8f+5U5V2pllPM9xTnNHNhQtbDXQ6BEW57Yq6gGcT6RFn4z3qrvQNKjRJ9c1Fp9+vkDoMexrn/
wQBF5qzttmXXyj4u20En+oYaLPS6zcgFcQWQ2SVnEQ+aw820X4ufHAguziWkXEVi/OvOA9F4mFBH
qpsLGl0S7FsgOXVu3ZuJhjmf8dplj/cP0PzvKxJsr9sYqDqzzRvnFiFRW4iMoaL70zyi6/+4f+KZ
AFfSzm9R7HvOC8WAcyvWMVRTPpqEKAwfVWo3Q0wl56yGriPPPVmcVsYfvx8onw2IGPSyrx75TflK
eplLY4ychdUlGZ3Px67HS1KkSRP13SyPmudGw1JmdSgVMAfS0HMaF9r8RqqP18Bvkg0hu0eIfsfX
+PTs/bWOPK9Zn2n8FTqIV7PWTAAwUgfzxEw4sgtO1fGSjclXuuwkoHEgVZ+ln0VPVQRII0dZDSfl
XEYUK+9oBrZ7iGqwpjaSsznfZXUNmFLxVy7864gNmMisBDcgGBCLPSnHdxVIRCkJV7LNKzIbZSEJ
yiHYW57FDvTNGPgllvjLG+J83CaliOXVmrFlWTNdwLPoEl9W97/8u5/rYS1i3fBy0ru6j5kGR5vH
Vo+MkhH4Ap5aHLXbdXa1ffrIGMNNe3xtkMS7jznitP67DPJ8ftCv4UANaLiaM6omCVh957MEW4Ko
mQbj1x3cna1PDrMVxiQjvR8xjHtFPQjQwjkXqEhR/AjsiQacJVp+VbT0LqrUoYwDUEJuNdtt93io
A8bQYQIzY6HkVL8Uu+YUmkul0aNk8hffODafwSJDJiZUPMVqOspp+sacU0jlwwpMxwqf2VxSP43C
T3ZJbwuCM0ROT3r28uM6/JoKVi6EeMgH1akbm6RPxlLmveR4Cuvpfdl4OX+NtCPhlZKj14Ox4/tH
OVMo9qoCImA1UOMJH4yfq5YGXUJzaewqRt9SOijr/pWWCwaDArNNvdWPI+q7FsVCAF4rllwQy+Xx
WnC2eNa6Hpt0WHKIiBy5t16wpTBLZOcPhgRSg9N4BdGLkxvsHQbe8b6HVvcalUStWIKP730xYChB
ALAqJWW3ciGzo6hsqfsDG/jNKQ6zuJTkNYHOTUsXS4Lebg1pA8DT5Sm+B8KvWnwp6/UCbH4dSkgS
vrSFQcgNJZRktkixC+LxSSPYydi6ZH6xt15VA98ERWZ2CVGYuVsVM3I1ZodilKmvA1FaXWEQPH9n
gXXfERal/EvVBBqFW7X9k5cDyvpQ9X+o7kCFSG/BmibxovXvRvjWbY5ZVoLhn6movUtzZOTNwZir
VfMoBeCZg2qKpST/nICy6j1rx97OO+wepbXsekWzayU2u/tInB3aQa+9XoRxBZTylzDQl8YcydwY
kKP77RMs0Rr/apQPNYIWl+jSYncb/m7jw0OzZYFMwdw82dTXppkDId3d78F6lZhz1ATrcnZXsXsl
uk7idSkYPqDx7qW5jhSpadgJD3pQL/DPC3WywFFSFBeClgjmcJ9wBuAUNTQURZg//3emw01WHszG
XIbXgn0FUK2z/iPMxk8VUcCYr3sktERHTh46TJY4twoueE2dtf+90ohK02g/wdv6lTiPVqcuJQWa
SK1XaHg7aPuD006JbOrn29HzczXxyC9+sNI1I/nHCwnb/QKDqWkW3vBnGhTlLh7Dq+9s3jkXceHE
evUojueUExQAWvSPOT7F2nYFtS+KTRn/DIe4fW21/S9W5eHlqE/NfXXKxtwKIyf28NO7FdKtG3r3
85Cn6Rx/SG92TdMhKU51ImqmLGHzOSkTFchyVb/P/04taiX9vXh2fiCa97ZMhKnx78WPP73M34L1
f+vZ4FZPdKglaVAeBECJbmRdk51z3SAvgTg1IvOo6/S2KGL2UygaaFL3LbTWkVZj4jZlW19L6DTY
XS+C591abVT9GOLMP22LtVFmd/sJvvPqEVTNkgjXmJEsRVp9TzRHqTXr0iY2bkuVqeMHYkFUONRz
0acajzTUZRIjxagqN894NfV2gWa8HiiZM/XFgtao8epNbOPI3IgZRe47RGnfEu3Tvc3/i0C41ke6
B/8MriuUw9P1Yl+81g/BhR0w38ni93UG2imzHR9EZlkS98JHi2dUJLMONww/0siz+5XyTqvA+7MI
atjYc6WW/2MAqQDF2wb1RF7h3nqwIbZTPyNKO9NDWIo5dmp21EFhd5uj3lLv1LFQtBRhM5hwTciF
tsqFNA+YsaPuGY7sOaM0R3LLjq421DxQy3JJr1taZ0kbnjWr/btv7YW7KrS8Yqacy6HBGjUA0Pi6
dWLXUrQokwGcmhLYjJIPUNsyUjDeEz5jI58V/3Ox4ILTTTTjIRPMWPw199FA+XmlseC6REkNp1F5
jQ7Xo6QKrBdhgJiEAsfRxEjGvt3p0O3T2TiYVFZ9M1UR8BGsUicBmCNHDypx7StMRlr/kydlgRad
MvfkTeLJ5fJJqhwY+ocm9nm/HFDFDR8ySi3v7dE3jI7PwpcaFeBul5B2SDJhM6g35lNSf7+cpIXX
l785PTyMrxksvzSDNi4ELGC9CRjhRHN9nwzP+GzfoVrm/hy7R6dhqtvcoifQDpo1JzBa/1lvxPEP
0zg4miTp4XFlBNhPz1pFl0B3x9uFLJfw4gj1xoD17V5svhJ4+gWR1Q1HiOD75BZWMQ7ml7qhB5BZ
PR3aGzkyssJU7JPfvAsJGPGFoPknuh2u54fHPslqHttfKngsB6nr4ZcQOcyxDdEJ6/Kttemtt0iE
pnJDgQ1iBGfSyJnb/V8VMsjc9mzcqCVQDGCfYlNRNj8ozEP6FKirUnwY+blQLzM3VwADyZ2JTIes
NLf3KWGQDj/zMPbhh6tUKD9Gf0B8XiiOJ+ybd/KZwUQT+F0bn5JbxC4/QCGNb4uMW2S4rKwnw4Mq
TuMZqtSLQ1mCMD2Aj1g5e+8UWEtsZjnjnunPDxhhq0ybZHb/ljo7ny8MMAZSfgenhnMds01y3ipO
5bP2deHBiPp/WcD/HJ08xIXfH3JKdIRq7F5tTg/OVwJniBfx6zNgkqZEJup2iyE+YXEncQxEUwj/
W1tuzXYv7aYRNGZS91cuC4kKy33dobulVSIgXbSNZyuksWArR7UIwANaE6S+5ODZRbQ1ETe67orZ
bizsGPmC5gNicGsqkkRJTxEvmnjuzbWjFaxLKset61F21VXM/9TiNgkPaKrvAzYSdamsXDWWUk0S
T6lS4f/s8R3+7tNx6CKybr3r+kxQkxBJhpUFxOAL3eB+dCPi6Qf7peMaU/QDjalrhBsS4noEjR5B
/rqgubwoq97PLPoACUhJ0pYKLAfnK7HgkPmycg1j6cS/aDxBCiXruKoenJuVBBtu8d/xblTS9Cml
pAne5bY9H31HOdZ6/PiiLgfpIRsmhe3YRiz8MEp7BJ0wo3UBUr/ici1VNNmoTAo+llBvulLWcgmA
cQjBKhXxKrHPXjZblaigNQGLitMGyHjnv1zWjPJitx5f2jKnVcb4QK0PxN4IBF4tiYS/xSrrsmlk
A58xKs799CExNwM3j5gep3FRBHr+618/phjnc6xcb8BM2GlULvcim40U0ZBRjVvCHZtnYbsIKn++
OZxIFTXh12L2lXNL0z08XYl26umeBPR3i0oFS1b2rQ2pfG45/53o1sMmdZxg8+7kKkG179pmD7BO
52f3LAnbhSiicnrQxh5/JSpfcb/2zXILGWl8FP2tXV5Z2mC8uvo/CpK0D6cL3G+HWmTBvWsp30Yq
zEvAqGeQwQJSrEFyBQST566fMC+2VyKs80L18M9ls25zsjCbvz26TPw/+7VyN2LfEMJ2GisIa5g3
UxVECg92bQFyuQO2xI+nqFt8fVni4lrptpHRs97gdd2Me2Iu8Tjr46Bq1Rdc08O4vju0d4TEZ2yj
pLc1sZCtTtikI4e0623TSXrtZLBMQvhijW138d843Dz2TpYN5vgeAfYGsLh38X55lp0ZprQNdtlm
/Ec1/x4SmrAKgLR20aU+88uAmpWaDKMqN/+Q1itr9FINwly04nERhBNAnirw+JM3ye5f+04hc9Wz
aFyMW0KoqaJ4DvR0OIIc1B9Kw9BF17QvgJvMTk/wGV7D7lSSHOYh+AqR7w6PHaABS5nrXFfpLfyU
s/PdYNzR03x+64dphHB7lMn7K4tu62xj4aTrQFaoWGfv9t3JnnT30R9kHUvgOxBEWm4s2NDIVWcY
KUcYZY0YBL5pGKqeQd+K1lQaICwe70MFtvsiPB+dnGERHU/Pb0dzq/KnRkMbvXbYNBAydma9A3UQ
O+PIf7AFkRXJr/y2H6YIawruglcDyM+qKS3cI2ShHAJBBO6LqftaZAYev+emL2ri1YAHwYdaQPFC
/RRK4OUqpJ7qIDfjmKRNgVW8j+ebkkdhlCIlaMW3272Ig7x1bHs2m5RBkaRNJjgPcC72HhFKji33
an/mVmgBYFDbUbERG2dMMbUVMWQ4WVB61fwv3kNPTA/zEW1EqU3LVdhS6w2fvykfo7RnUKvZIRgx
azJac7uR1RSvAMV3WUIIrP0tjxNq4qProKqAEjWwN54OlRgVAIj0mA+S/i4EzomVyxPSBVH+g9zw
uudjhq+s9GO3E1PCoL09YDjIizk9NL+GOswbpmeRUIZevE2S/6WTdoesC/q+CDC/J9C8SsF3ZYs6
UtdY+h+3YZU2NFif2/Ewsyq3VEubX/rqbTcyXej2Gk26UFdC/zXmsDBZ5E7L+YRta5cg12oZ67Bw
YFZSpL9KIDnM2Ns9C40akmn9x9NY+LSRqhLaNE+tdG+M0xmlz+xA15bmpzKeCZgzKKpAbc6IyfcD
rU1pnx0AFD5rAsMLup4QoDGrVrzTdGE4c5TSoZWxu9u2p0yVjBISY1TtZUCKaOXso2NgmxMlHpK5
XfoSj4bmAAmEBO++5GrifSlVMv/viW7HXGyF5bSux3uHl14XVMlZGhe5b4RWmOFcGP9RPQJhejCN
+I3I1gJQDOi9N2OMtt/C4qdn5cZLxdUOW5LdosXKIeenfj5HrrtHwZvs2EOVZ56Rn/XvO5V7wUs+
YNZ6w86ZeoTr1sVZyjErahGTJ9q+QNFHLgC3POgqVKKVnzICTT2YHdxQnX+vMKySD6htPhs6aqK0
cZLoGzK+D0qMeFvKww6u47rYe7Hq5tfGzJt+CLPc2PXqv3xtojiK6+xiqqS3/v3a0WsVpoPtdSxh
v2jVW4YLTAu9C/lOjDFA/RsMcqEWFNHK6Y/7LrvRhC7NEVtNveWQMrdVQqveUi6hRTfgSyz29aGe
SBrpB9PJt5bmW7tl4ZjSeAOBgEvMaK5XBz4Jftg/SLU0kDuPZciKcvJe7jlrFHLjUR5AQuHCkryF
e9EhgE72n5hMrcWueS4rguGijI740m9eBxnyDEMrzo2WXAso09KPL/1IxX2jhOmRmCqXJuTxMz/F
OvxIiiUL+Ow+rwNDMo+gjyPwQO0gaoOnaOJ4D0HMXorQxUmap0RNyMLVivXonBDlCa6fReY4+d3B
UxzCXn3TquQHgzJuZEd11GalBBdJLuawtl9HQFyGWyopr0c0SQsXNTdkJRnQ9X+3EJXF3PbwCuaJ
qSkytpwjUFMTwMmHm/b1wutVrlBFQEXEqcqbBRb4M+cJ6NBO/Ds57IiYOZ5rW746R5NiN0+MA6X/
Olcs3opHTz/fHLnOWX8J0A91Hz6EXM1aA6mNVmMXJMDQlsrB89b8FY13YooL5x8Lx1xkeTfCz59B
JghqyhAX4i7W2y9EyZey+XDllmQ4PmgEv7CJ/sDnw+uh4BW5Y89aOrxTIJUpH+jmfuiE0OClnskS
h2UBB/4rsdpOWb/cP1grLuX4NxasJCixYjhE87Ep6DBFGFt75Jsa9oeju0rXKx8gLBcSEILz7j3N
Cn4DOyxebkgIl9C4YvOUycse4yVHRtLPjOOzgPSHadOg2FNgLHzNhKZR0UciPIACr3TFN6OXXRBb
BUBoYECpxd75eR4VRUIqe9JubcTVTNcttzKDHq5x4vPLasVRTAlT5EXneg77eFtMsbtKmJXFtbTJ
4AN3wiZ7zEucomu29egR3vFx7Cjcrle0r7xtu/mKNLotfbgiUYzD70hOyy9J7YpZt+w8fxfQUFtY
xLkncR0YzaA79crj7HmtxC45cUCFhr9C5S2iEc6GTxJ6T5plFNQW6ARMGtIIDesqVWOsCJLV54et
S7vC54pRjPyLd/cQGN6w5m9AaS2CxnOKnXHAbuXleho+8G9Wex+rYtfb+Gl5POqNHaC7b+NgRzN6
gyBWj+bl2qeufzqtZbELO8gUqmI3fHn37OSBtkUBOCvBOD2rxLtF0SY1/wBFTPtc0kKoEvQOO7K1
cGQzwetY7W40LKI/zF2QD8mIC+TtWi+8xbf+8MUo7zi4YxEcZtZP/K/BbbvXwfpguVA4eitouCb3
v3k9I6a9lW410aa8+eTaBjaIi8kuFgixoOORIlq9Rgp2GZ8/HyXBcy93S3MXCOU5xO9IakgdDsXS
/BhSVTsxOMp3lDvwk7/It5zNonJA33a3XejjX1op7hS6c93m7muask46mqrjnwDD+g2QsLVMJdGN
1NUPyQw/vxoc2+3u4S6YPd721JkYFUleTulDyczLe6UGizRx/oHMeHDQ56AOpiH2jv3R5dPbU8HZ
nI9rLLGJa3rbo2Q6X7DKaGFPyCf5RLgJOJ/8JatW31hWkgAhgp3S8j3Dd2ccTnO+E3uAOpd9PKdv
KUyEQMUCe1U++rO3qU09wQrTGAyMFM7X0ne+px3NWi7nnGsahyJgw6hCflYhGwaQS/kKSSZxykve
qx55aPm4BWO69ylRgGn22nLKrN4FEzu8XTkqzg+cf72KLqUENKX0I5MzNYROytWUBKqVj1YnDsK8
4UDmZApXKlr6q5WsCaN0T607fViB3nsECeJRxKTfp/spkh60DLt56sZmPCQ+uvwp5vPkaqNfD/33
+rSoBRu+cDe9Xu/hsn2IMua7m+adk9m2RXPmEOYPVsmH7cnJSAhd1dTddq6G8aHWd0skt3154QEZ
YjcSvWRWi74F+2dl3RQlip2rBMnHnpnnyV4W4NgBah5NVPDyXTYMdF3gfu45IFUFucm6E81wbZWz
gT5QbUKDwyaOimcDTl4n3t3phCS+LCycwYdWR2J7TtgoOsp/mKelW1smtLpzMilhY3cbjkkuqrIV
h+q2YpsCD7n2Nn7JaR1t4SjF0BYO0erlLvC/OZRYhEhbXXIEe/l4EWw36IxQc41nc7kd+cnzuhm4
8kV1j7G5zSjqvTshMoM/kMi6sVUhPO62JmrWAvHMrL5AJyZmGt6QRz6tJTOupLiVhXfDBbge/xFp
4XtbL3yINxhvh5KNTRaSPvdhmmDfp4kxVeag4ERLNQRja9i5m8qjlGmuvypm+PJKFJ32neyj/j2y
d8g7nR/fVVNCvzFy77X7pM20LKO3ViZlvQT8Q3tm4HJ/sRz5BJ4gesLnpO9R9T0N9TU5snf9o7Bi
uEv1ToUoNScYeSa3IZ2mCO3NWARgYojSnQDCqHYHdq/t5cwteHJadcsI/wvOhnkBUIiix+dWcXHe
vYriKmHCFoLETRLsB7s5SHqQ/vK22ac9+R4qvxTyQ26JHIe1ztrvee0yyYvQaqAGkinFbUvC2fZQ
3LrjnPL2d2OvH2lCiJFV9BZscJoaVYQZexO56EYVWBQjPIMHWKl1aiWmgS4q04mw185iY0BUOt8x
UcLgrl49pA+v3vtgof2wnGg8a2UeRKAd/mcYcE+7pFvSgde+TPInfSZiEfyAUrgVkhQYLTvF3HHQ
gViBprjFrb5QOEDaAJSxWPQB8lvGpVUi7ZPaDtV70k6izPUjKffvDLNT11L/GMMXJAd89Raos/9E
213zW+nKlukFqu/DBWRkqr3e8cy9aTToIN2Mm4Hh70mBaiislnqc/yR9jRuHmXCBWqdHOFYt6W3t
tmD2XCmiiTSuArFYoFbVh4kEeSvIpb5U4SGT/1MpVhJ6xx6LjBYY+Qvp0XtRjEj8AXUUM/IsoiD9
FA1Irpfjse5Altt8vOgzNH2XBQcT/7dX5f9GWUEuVNc2A49raOqVMZfcCOPz+5Igod7ZOQjxICRT
LGFQmHY9rqW7u/CFbp0ExgFQ3qAyAOgqNX5T9ZDzB442EcfbZ+46WkqMVqFEotq6qacVhD+0ZHba
+g0iinwWmDUYJFmWec/5EWFrnS+YPPX98tBfjHrYHwNWFHDX5emPOzZbMC3GzfEYW/HD3C7EaRmt
sjw45Uhzu52ItojlPBfsWcXspWtPHLx7iUezmmvckX7j/WXJ/R3qszBPG+fLhk5bpFMhpFrunDN0
wGfPcoFjsbyrN+D5veAnEzJXXCoUX7RuWP8KgVewBiO3wZGlBILV9LNgJYJKFYufOiGnQJBwupJg
BJYFzXweO4QZw8cSaE+Jz7gfeJhtej+HqMhI80rmw4qlpjJz19KPad6XQ5wPlbnL/lSuZK5jSIZI
foHk+OBBIihGPzazdqBGqJ7VtKi/XolxeHlMLLOtgJhYBtRKKs8c0XW+IEwveyzK6kH2KahC7ZWf
kXTI3d1rNDovpuBFhUCbShG48ut5mheo7rahTsAnFk7CCnMLZaVU3Vh15UPcXEVSu8wo4MeM9174
FjF7FGREHSJHKDbJWYSbrYkWvgCx1U16YN89uQ/z7acvA5kmOtSlAwo+QOgZ8MOpr4G5MpADz1ss
9KsAWFaDgH6DA9GWmJfruBqF4Hxk5/Q1p7NB7qtxrJgIXGgsQXaZ2CTtwwIjTqEYlXcjgJycjpck
1tDd4uWGhwdFWIWN9hesMK2augCszmjaCkLHd36fOUT4sFiKq/lU4fe2OUakQ/jX5wiWaOzDYNwV
cGCR2i3cE/lixYK9lBiFGH3hjWWZZ2fUNk5f9kOzgiMWonRzoee7fK0A799bMC1Krpn+nElc909Q
rsIJV5mo4LaPU0vKp6JjnklCeiT93LJWrA/xRSIz6GuRXAT4Kpf603R+AC/AVAHeTkXzRR/XmKGJ
Keyq3rmTIONlU06St5HrpoZcQ1YmsQ31rchOsiWm+w30HWF8I2XnyhCwrfmR138PNvuG25tBztML
+VIWmIEP8RADCi1qwh2Pz8GMqnGI43CGDsUdQGo8EFPWqSTW1gkjDllNq5ONwYV2xmWwIhcnIsVU
aGb/WOzJjgzzRBgsiayo4vB7LBDrgsulfPwEaMKgsykK2MbrawPVZV6GLK88RvnA62bmu575hSt0
kGkbcAmlO1jwg02PSiZooV3I5K1FpD20Uzd+HbNumxcetoP/thWPcPPQsamZBjv73AZBRHxR5f3V
LO4b082wsp6z4g04jtDzkh/nCBI4XY3XXGouTVnsZsaWY0rt9DabSBVHITU3HdAZWIs5ctuGLMrN
zOa6eLqrbzA/GqfDXuBUDu2xDoamds3oJynBR5zLBgEAIers+6uwdULvPS6WJN+W9j+wpD3lFbQt
ZG/AWrMQs0sYxky4MkoKqKpGv9ElypfeH6kuZZNJI/nZH2HmKTHw+IWA8JpK8Wv+MsRi4pykOPaB
w6+ExKIObFamiXRApYvgM2CRly5PHg1oVTR1XjfJF8+k5fZpiwm15DatLVC7z32C7dWL2f5OgmQ7
MBopUQ+1Qwxq/XxhfdQ1Lr9MWe0QEYv1Lx++5qMhWENIcPI1pMTnsWpOJD7u3q06oaft43dCGbw8
WgOGUzd9LfBJEUresfgjaGiDK3WX66GDzg9LX3Ttm2hYDXjfQGRvLd9yBsrBHC43oZN8xv+SZk/d
ZhwIWDo1/tjV5RrtKS7cAIGnEwKmayaQckczRVU5NG35PsEsA4Vk9KwdtRRiPpqrPK/WtfMiCC/s
kBv+iFa9+3KiFu25qMyHrRyAieqc6PKlXwjvXNEaO6nwyARONhgsdqg2Y0uQzcdXLPP+W1L6bvAd
CKm7CYFenMeabMoSc/5PStITPULWCElFLrxx3QUTJSEpsxdh98lHnHmQQlgfYeY8NesjjGQyaVEx
mN48RrgdC08T1cTeykX85kzEaJWYK99JAndEFg4r5XhsTMNyAYwml7Ylfoiw7GU/HcelXwLKPiSH
2+IaqBlQ8oCGZYXJZUceWfTmYzNhTy+CDggP5nflZpvY51hpBlPt4FMJGrQjFxdepIzKDqadnS4C
7JF5VCcOSQMey25TFVa4kKzhvd40J0l2LB/pJGKKDGFrdZX7HTLs/7yWYT2ri1EGfts5BsLjj3N3
ze7mdEZppX0ta6yrYSqtauHdwzfxEwfvSVaghzwF7301uxGVxKn8enAE+YVzV14TZIVx1tUpdZMx
8NU5UK6oaI2Mq5fYIU5M/c6iqXMDik26onxICOm97sV3307WLcsQAbKlcY7uOvQZNuOZVPFCMCd8
KMZAiX7vzyqecBwarn/vFz446Vr7pA3/2bJa78YvzCl8MMup0wTP9BCpMsdgFjGWBx4tAZLvCR0C
TmQVPB24nRYpmYBV6JJwceln4F9E6hxzHEgysHvFlNZsWbfIxPuR+GxRqkdqds2gkA9shkYi2WgI
+9QqTGBuyAKZbqoiy5PE5mosAkTteYpTdpZYX+4TmbkotPTL5cXgROe9NQF5c8J8dFI5SWaCwrzJ
p6XQIJ994OFEmPfRfI7063Xj270spcIhsrwNJU8trvCD0dmpRGwP/eKdVTNWZBh9mHIHBOLOGHyB
Wq5TWMDqRCrx9Wa1OFE0yIwKrs9RvcFEJSTkY70ojiWBv5GxELBS7vfXbicJqfq09ck7XM4BDLIw
Xgc1ZhS0pv2O2TvyfvqmX305/GojQ70rcntTA0Skb1GMfJBZsZXbUlKwCAiNQ8CBGJDGcRhJ/Cck
q/VcKIfPjhmH+K91kUJanXFRCYv2CBkyXdIA0oUuSm4c8e8hC4osqz7aQzUxdosTlMB3I30PQ+sg
EjgIUIffAmn+AyE8HWMpEteRl+4p3g462ZXZWcK0OFaXfso1EmjHV10PZ+ZmAfjNKmW3f/eHJ/0f
n52ycMvKeNxzY0Z9ITTsD0moY2FmBwWckNhTfpxMrMFycpK0I1isqpzDbmerjVxZpSKichGwFzFf
OWm/zYfJKLeG9X+No8MBAMPyBpNgyLDr0P09X2tGP8+AK/jjGOaaJJyg27C6RzfOzdLMzF2z17Ar
inl3wHsXhTBX081zWWUcTi5DYXIxCl5qj8xzTylmnS9IulPjL8O7pPO+bu3UZqzhhERIsvtrJcau
yeHq7YLw52JQgYa/9tYlP51UkBG8/4MlN6sid9yKSztnMMlToJk7+qPxymdISbJ4r4wK09FM5CJU
VxukK0M577i3Lr5N6EnAtq2Zr3424h5gTN/NmNHn5qj1SgN/t86PB7FOi0FGplx9tIXMP1RN4Vre
W7copN4DvHXSVZ7WsWzEacoGx0uZmyH1JH4IN8xAx1tkZCZmF5ZGiMCCATiubYNE9BHJv8Sv2lo/
MwrHUo+9Fb95jnzOo+fNHHlrfEIWQ7pCRl8f37TqRPWhpu0TVzApva32jYoPFy2iaUBeooa+EBCB
tZQ13lfIbYH8/4ymtuxJtOycU0CVLviYXXKqGKASxQyhzYr+YrB6rQ1KotsAbqqvWvuiQu685u8Z
cI3zPQEcabx+kVzz4jHK3DWbaRx4GxFdTJzUBVJIxDzGMwfMYhib1u2bd2hFi5mM21oSdUpxt5Ls
GyHlgHa2fFW31zNRjGRJLyxyaMwho865/Xu9OR3bk4PgepNB3bGoqARsJNV6Q2mATSd0MLX6eS36
pCWNzFFSzZU1ikY9aal+TJokNwb3uBqqWXDAMWPpoJYQMPGvGIwCZQ9gWhrGzTW6WPFCCvwd5FIm
liqDcfmIhD51QduBoUaLxfv/wnRnO9y7XluzxGonlFDXQIhudDCJ94tD6Vi9XwhFQdP+Rh/lfNVh
N4kBG+eodayJpvlg4XF5IgZ7M8gSAOMfZugWK4EG+xLk9yisZ0LV7QZ7ADxlPjh3ojdi1Q9zKaKW
kQN79U+sD6y3ME8SpAurVPqv3mmyK4bGDP8H1thzHc40PoG8D0/7K2wRMG3vYVJFw/mrx0osGsOy
Vhha3xS5YtpejLMZpXMH0VIR4tfvPW57/awiSiE4OXQDVY0V4leUOduVLMy7hbGkUyUn/ODParNM
QGqRYMLa7pZa/S+OErKTF/XSXkDERYpIDgyScZPxR0+/3YmRO5JUmUUNvPWA4TazZ/zDL8ZUtkYL
mqqv0VoUlmbAC+m4D9rkPb0Bfbpw3k7l7jAvgOsswTXjK0r9ZoO/FbwXtzKyQYzhjmLtV/ybU5GZ
lpARZVa+CceshdtvYdAwWDf6PLHtgBpG20NqLvmWvENkj4NZlvCJBsQuGR/iqI63kexz+jF6VXgz
INGDRNzgp3UgcUJRq5Aci5Zol/y2Yuj7p53wHf8IWRWrC5wl5eCT/DZFYX6GNjHN49h/7vNFaDTt
HBJ9dd7U2d8e0BePvdVr4P8T8tMQ6QBzwLK7hCjrC2nebWrUteL2t3KVvnPCFWNUBFEpKLKvrrZn
JMoENGovEbKOBzO2MBogcOqdllLDBiCUKDzlrK6yz4pHjDlQN9O9Dh6Skn7ypQhxfgVlUEHgeVwm
Ddl+QbRX2dMsHu7hSlJKvzTNXIV5eD62tgc82z0doKAn7BFQUdDi3Db3YQZPfk6iXMthuLZ19VTW
prUhPOVYBJ/xrKnl/CG8T+TvsB/tuqo58jyxETtkq6m7cwKpEeVwrxoFCRtT/a8+5v/UEPnqUDZd
Cf6HHuOuzzxdER1+oREm4By0dRp58PtouS+Jou4Sxsa/UY8xLTz5Qfh0EBzpYFtQz9G9mlEAKr38
a4h4EV2psfkQGHUYszEUu2owbE6ctuEzSw6pcoPhqte7LLd2c4DIHXaaF7yZ6UzS6um0V182OThR
fKEcA+TUFG0n77bJVqNYbk0GmWMoNqFtZ+k9JwP4VIiJoPLoJSKP5NxuoNZIJ2320IVaCK81Nak5
2uQe+MSwe4XSm5JzSOGyYQGygUyCCQwcybk4oyb5POKRf67I3COCBE1DRCspgBDFD6C3vR/m1Zbo
d3qxZGvIHN/9Rjrsv8ncWnHnQ1rrFyYvlq3QVfkvFzJAnpoGauE14qMhrz6upwO9KkM4hEcWm9mY
0cAe6IlVahrvsugBZ5mIZVoZPHHUH+eUsGtk6kdj78Rm5k8JakfiDobCRtfbc7AuVrjb1U/5Sjzf
4GS+kLDdiM9zh8o6YDh/tG9XA8TWbB4vO52+SygnblimwuFOVYWSmKZ0wbWDjb1jfyFhArO3Xcac
QR9j99pGChRjg7BtCYnqxHej5Kg4/N3WUnJBUeVgJRJnUhMUDYLsdlZkVmbdg2idsxym2gjAtRh0
AZzI+J2wxm148BIZHE+Fa+z2HZGdCwCP88rSgcLMi3iU0LkdfJpfb6lpY7opKWoYtvs1W8wOo8dz
jC4Bq+AnAmnT6fCUoFwJ+3clermH+xc5ghq5CwQwoQg0kh1EZsq7cozMDeCExrytWZnS9L8sgKbp
iPOhuc93M2qk3bkQwLX76oeXc1gugvYznABF1GmOnAVWC3j1pJM7rat/qdfdOfGmWfzDX7Pr0GZM
sUL+xX6FR9e/n45Pu8M51HlDK4jlUQ6WBzTyFO1bGNT+KgDPFSPtbGohLsV2xzYk18UxThqHpmM5
lA3Gaf/40s6/LdzkIaYY7uKhMIA+6CJdSoe8vTz91m6PpkruSWXmUfXyfqUz+I9t9ceMvaDiBT+9
YrpxLyyfrvtas16skh1TsjtMM7yrY64qAYqqaUuxVm0p1i0f3CFthMwHkzvhl6KveNcx8Eya4ulC
hNI8XQgaAy58jutbyPLCZRGgPwUyu6ONbKbb6lPSTh5a8MLozNbltnUlAzwQ2JN+2ukSILOQf5wy
wWzXOKOwr1SihQAst0h76gRngOo9AxVuLBVUUMN4ao66TK92u6Mv78RYH4W96ziZC+T7vbOwggKm
LyTcsZ0mhhg8VrPO4C/4qW1Wca82sCJI9JAjgN8bfaEf9uFnDwJERovg+BpNtyEdKAPjfWNKiAhl
09OY+RuUENsoMeLgHnYJ8HSqTnTjxDrzT3HP1qb8iBstLb+p9xavy29wwY58jC2KOMCsGhzm4vGN
j47IVeMmnz4KcvrTpm8/XoRBKlSyLbU5ENYJWXNayJJItdrQZyX6re0l3R0WT8PLoNvBTSikfE+7
3+MF5bk+IBklBl/Qt74ngXC1Bt+An4WKSulRrfS5+5ImXpYiet4Bctx9jkGkrPNet+vxRXA8vOqz
Oc/P7yJ9Nx2bBHoa5HoAHWg/trCcJkMyZZVCp8K11meKVEP7ZkC4rc6cZi267NPJ2ECr3sVO8dH1
fG7Q9+itKxFczwEJNqFWqRaPea8l/o5USiCfA1XempXKHhY+XdNML0+c7gMwzLezfjPoN+yiREFM
VcGsAHnJDhWfqbKSiSDXiNLXdYRvUNNZU6kTlICEGRPpmhXhEWP+ZQINY0TuFncpfDn+qFM4uwuv
2eIKQyfnBdJHH/tXddzF8O/NAwSHPDBWwul8Mt0OQyA20QlTnNAwM9B/bG+QxyOkwElg73/eWIfb
5X7f7vMdnLbQlOwp1uuAnc/LAZNSPWUscL/GlWH3LUSQSTolGUrw6gobnOri19k9CqnHQrepRHGj
qY3XmOkh+dtFHi64IoSsRk2mmQBz/am50OOupYc1I/cXMKGHujqwZ7iAr4Q3ETGoIct+7yFTmZtD
/v18HXxhLpSFqH/nUmO3MkUap/6tZHyOxijCzO5NfyQMMVtk2bofkm/x4g5xOAm5rFLTB4XN4V4u
Bo2YxJLYMgjWSj5UWwhj7CeCzUbs0ifpN22hj1iR9IWBPDi+/z1dqpB/VJ2shJ1K06sJ7qeAmTy0
uZ+UVr/zV5h/aH8q3CFpXANGaQul99npYAFKkm5b0/Y3tQbn811t9QEBD1KajSv6Jz+rso4Yzb5I
gMlDy3MhaVY+BzuBNDqYoMjvXYEBZwEUK7JJt8dw/HWQ0KATrOe9XQmncELe6gbkVOQGo738NvdI
Ohlcu6LS1Rt4qQv3lzBxq39CUio4bsVURua0rjoP3+KC8RIzZ5NT4t5A65/4ljhGjAv4qZQpcnaW
V9KGZU+y0jSKPjW+ug2sTcD0EchwPr6ohuWfw1yQazS1GLSyHzR2Rp9DmIt0LVlaexuc/6/fzk4H
oChJygLFzdMJABDYt7W8I3VdOJEt7eBU1v9mDreN88AiEut93Rk1is+6v+8JWj60tzrE7B6ycvEA
e8q35c1GTcHE0hsZze+aGOhJbMfrx41gTIL4WQ3SSIQpW2I7rILjDSJGExFBSqBgrh+SgNRhEY0d
6zla4JBUYp3RrfrrQlAUdhNgOtDOkJKnB7GFBqkx3sv71J8c4qdThSwH933enLE7RRKJBHLT3KTd
mxIbfRs35itm3MdkTu6s6YbihrQABiRsR7MCmZMkCHhEKQ7S0ea++sVvCuG+LjeQ4rpBg1cEvF/P
/G5xP+UywMaFQLivmUl6uEl8NGNRlnKra6AJSMiaCEswJi+WTv8umfO5lfUeGNHktnCHzb+RVnwM
O6HQWVVrjb7ycnbeTGX5JVPmOlOKLV9S7EjMR1Z4LXbYn8373TiaiCSVamAOvu8iVFhLDSy1bNfX
ZKNVheXSXkTbN92xA5xADxVgBpB6j04VOYQrynADAOO4yvJ55sAnbXv/fCJZczBDsgQVF6UXR5r2
CReNQ/hGceWxMp8gKPZdpdzqul++dsCg4ImofGaWFtseVGG4HBWz60hnT12b6NB2rfp7gPf3pp2o
8M06dzzQEsijzqw1MbacxeHMl9sOGblri1btHk87Nmk6Rr7IQxdN7bSHFspqWQMJQfFQC/PYjvH9
QLHxc9AkmGsvJu4y1qEAgOaSA1vw6guWeIt7qA7x/MhrpOGtvFsVWxJs5DMvAVxXbR4nO9hp4rgW
p6jkYeUMVGV9oUHd22q6TY2B6m48jLaM5M2UirbHC5/rxg7WGUNNvfD9aRHCRhcYNoMLa+rXq01f
tvEDrcA0M56br27fujKtflfzeKlL+mwRBPy6343psG6ngQx/ne9lT+peaKdGKwP6Lu3Sm8j5zp4R
c9ruZu6+77rh5YYBri/TQbnkbX5qgTDGvFR+pEvI9BBfB8/r31kxAqCRuQRveCLM6j4VTPumOp1X
37+d1t2ra5iBfLsYWQOa19tyeyilMABKHircbKFV/HXQyk6yXcIftvelHMdYzssz57WdnEBv+7EU
5kCJrAuqttJND1TtlN1RsCT+bd+rmgqgEssjygQUdpDk2sUUi956fGNuJ8w526QXIq1bOq1m7fo9
LyyjawMX5f/ZS7mLMPGiG3zr6P7UvjJQ3W/Yeof1bWVAVt6/jZRKBhwnhx3YNn+p4zD8m0FPIVUG
wrX0suJ5a4AQMr2HNnwirfS2XL9dAWrzxcwp2yH/LlmVoit27OWXhMdfjFSV4luNwYXrFDlB7OY1
7GuO6CPyYtnJIn7pELdigCwAbHSfi6aCcuif5qJHjKgHFPiBXiJVZZ+SU2jgmgl09mHFjCoYX6JX
FzETaD8t4g2IGX6ePdQeIe9GeXbZ65hkk7+OMTz51lNjSFGG4s6JJzDXSBWaIKefvcQLon1Df7Yt
zaf6W4lbUjahseq9Y77DQuewhikkDtG928FfNbCWe/I42zsQxo0Nz5VlC3fZYQOu4E1EWvitSbSs
HGqafXMMBLoSHiJFZB7wR8xMwjjzzrS2AytpUcXKc6o4rkXR7wvdoAsHgfyBXKUEpfRyzkNG1IFa
EzXYVf5tW47uyceyZngC//0aNfPlU4D+bvjx3YtE2HOecDxd+DnoQnorQcI+vcfnSLMQZqaKn8Lf
NjulVw4h5O0NsgknEIV4D2Sqp1nBsWx057WF4jzwuKi2ESAoeeHKvLb5ujbhklZcNFibTy/sWoJt
oHZlU5XI6wrdo7mXeo+LdMiqkAzebASXSWtmLA14qhsCq/1HDeRFsTxKfoSY8AE+Ol1LqtfnL1Qw
GTKXoPr+dfAuD/b0AR85s5RLOrvISwu+QSsij9ETEDlSV32ginpc5bTqKdCY/UIXrfXX0vsdavrQ
vbVxgagLfZGxoT6Oac6hoCICblXxyET4D9YKz+eOydjj5hT3/Kiahym0aXbFctfjr1GQsE9+s2yf
+Q7mMac6e/YKkxUDheOj2ssm4S5bGHuuulmNmY/PRnZDJt0LJIdlsV2XH8+UCJ1lGL+cFyQn4Gpq
777bi5/y+dJ1L1ga0DdaDEPH2clj3/QCyu2/HTggD7/whi33abdOp1nA7w0vhrKdVt77QgisrcZw
xR7ShRnX3p+402vrbZn9IBAOpnFvrYpN92klcccy/l3QcK093EqNkwKJQ2ng0pfh6awRqv8S7ZMG
phgdAXkDbqZ8CyfyPy7e3iI46IAKfulbs+mrOITdHBp4kpSf0VkVYeAXdP4KM9r1ol7ZKXspu4hs
kFHsCN19y9obHFto9wg4SoU8jC/GAg7YPeKortbk7Bu0ur9R332L8Y/0jDbB1g86g7uYPVZadjL2
0PftgEzCbQqSx08atMEtchvOnBGraMht75FsT/Msv3QJmk2BWy/ACf7uIqpsUWzA71o0TB0u/ltS
zsog4+0La94Ed9QnrJc05geNihn2a7YA4QSUS9ONFxaDrdqPJKHdW6VNeLl5jjIwLnj6jGHM1EN6
24QJ4ATe5mPHBSoKudmJ/Btjo0oiPiCoqeZ/gjrVu2ST+NjDoLvdAOEzqcKqy3qrGtW3PYaSINe7
qvZjo0v6aAhBGUL12fENdSB6NUIB3eQggTOuxP7Z/Hx2IOfQfvUMXBHWHLoyKP4C4l4CMVzXcEB5
YO43ti/U8O/mA6zG4gTiOKgcIwnkp3HSgiG9hpinjEFilpspNYz3UYosQ+5sQWVQphiJ1Dioi4Wj
lMzgLLkUGuNhVvSwvX7+sAMgZABnMxCxjfShvSxJH5iBisUb99v0mKENL1LSqo1LOwlFLIzZ3a0Y
Y2GhlS+HcEYfTbz3aTujwUslH5WKA7mTnvwAxexOB0Z6N8FPC4x1hlX2tkmQndW6Au2HSsLd6m3o
ILdk2lyASxszzPY1/nZujI6Dwes4z6ucl8etBbBm6qEyKiP+Rcg1962FRCZQvAWCey+9Aqc8cWHo
thG6zh3XlP5xyLgnOC+pwASiN2dXPgQAyJixaDBm4YotGmoe96Xe3pOmLnRxRKln4sJJAH22vEF3
TrkQhw7pB5FIjWUcwlDXAP8LS6bwwPYP9p9pvufgA1z99OBVKuPZG+slYPDq7DGp1i94xSQd+QUs
ZTjUJb8JJOtwMKrTsUgxmRpM4/IkUyvMZcQ7Ly3nL16PKRZ5bO94Kj/0cIS7gICbaIZIMpuVnt3B
sWvfRkODfTfwbvCKTKaiYqz6/1LvRL/nTD3jke0zedgG48lPiV5ZkfcUnd4a+iXqBcc21Y3s1Fae
HBgBU7+RBnPiGp6v8PXUnd4did6Y17QNmY+TLFLGgCaP799HOM9CaT4XQARH+B5KMQ86RKZtEnrE
I0Sd66y05B3ckbsT4bw4AkHRPElFxUa78/xeSrdSNjNwV16ACYzQY6MbM4oJMjleU32/HQdiM0mT
KpK1/k2ppnAD8jV0yhD4HxtOarslZagvLGON+XjNJcAnxYbQXV6hQmUjUQTQiiSdHfgE32jMY8Kq
jbcn2IupdaYPzupYQ4udYsmvV/rfhg34p28tHQw26lY0BNikeNf7NdO93UmXaoTYnwfiynNuuw40
10yCRsuIm3wyyZ7XjyN9rx2NGomdhmFkwva8fp19vvxM5EepBVm9dJHGzD45x5xKYvRMpkH8+5tO
gkhn3nVrL0GRqLQt1zFxmDULdBH2h5w2BnL/L9mu2Y7Zi7FU9z2Bq7lulnOUS9hLNvT/RUPonhnh
D/8/+6R510euu+IC/jpLPDycd5g9eW6rryJa5+nJ+IYymtQxyrBjwQY7wJ/sg7x9pdbPovwRtKtu
hxGNKwZu5cTSp5Hm002lQpd7PJsWU7Pp+wExiDvccjpzaFBWF9Lb5JiAP2BgOQHSG8BvyYI7VaDk
5AAIgMhKeMhgcJw6Ym4RK9ZFDFPA4DkV3J0XJc0+6N4cqL9BYQrtZpO8RPOqu92sZ4sGP9WVfWg7
v2XQ9dOB2JYUnw/7TMFmW2/NzwUcGSAE7KMqX2aV265+WIfwUc3yF4V6Dnwj59q1CxI4ekEw6XAJ
5NLaMO3SnSn2nGVyDd74i864DA1j/LRBDrgLo+XDb4KCby67zjgdvEGvqvlXbGBHd5Dap6XuVnt7
fcPlC6kRIufjRf5pFU3Io31yaxPK3dGmbaiYijN1UNWow7Y7ty5hVY44qtqPYGjoBrDRSUqyQ02X
8rpb/mkYr5/kBJ7GulPwK4NciYik6VGTAtpfhOFoeTaH9xQP+FJ6g7iyVhz5PVPKQDP1mHmBa8wt
PWMe71oNxZiBkji2l8AbkM/0XAIICuCPWzD7z/TRqeUUuydMNz/LjYLdfPbmSwJo3BXcEM9RrJL2
gaIsQNEmuhfrwwQMpMByoGxmJQeGUraaDqcrZfiBNFFSx8MW/MS9EUi95jj5T7lmZt8wI7shOO/h
yFxRmkZdN8uG/7JMoUnW89BaH9yoR2Dsgp0GKNtwoILxM4GROkR5jlFJ/NOn6nGOpbcJV/93lnY6
YRZ/VPY0F+k4xVFG1EZWx0hqdlntxOptLK8kisByGN0dwhm3lYsJR2XYKJH/aaQGEw/fSXCGgukw
HCh1vz2XnfNK3P4s///hQW64JWx1ffYoqqIrrvzwKpD0sRozf58hMQEMJkdZc4qjM00hO/dmrtSp
UH549o1w5C4/FMVowSw1fAcEr4/lCjo8NU0kIX2QdAO8LDOwIhQtSsQf0rH2hiPdZt34o98mQ5kv
9/OlSzOqgO3ii7lcIvq2p1QZvAZvYuhTxuCN4isrYI/YjWyHSAsRxGeAJ42fP/3Taq3CGoA9Ab7u
PvFTZroS0GQNJlWT9Ypzbr7TWijeyMXZ6WnwZsuJlYT6eL1QuQran6yN7mtNcSbbOfw8yIE29fK7
07TUXCe0LtktQOyu7BckoUbNdnFSmpBIdJHV0H73SqX4mAWwfYYIw1ol9S19GReSpOlmU+BbBhyh
0Iyk62i8X3PRQzVMATGn2PcLCzRwz51+XyaF7Vw/HYtJUwrO6kHsVEPhgb2zXW9nlikwhM9QLieu
IrSRQdNbDidalvKKwcRCyoVwg8Oh+9S43Gkl1PsBnaYwd1xShd728RkN8J6bJLq4tqQgVjQSKtII
sLjs+uGpSmrn+fb3fVrGn3Szd7y8CeuHjfKfmqC/vQNiT9YdeA1sfCgDVcydJ6zycBteuWh72urT
o5svbS6b2x6vyQ7KD5jiB9GHRXnudewTO5mL6zXM3naqJXBr+LcBqxiNbNrF2c0KNrWlTFooOZoz
EI33uCgt78WVynG9rBoxkkyELsBFBMQRgKlqShuC9JO1d2RpFr524WABDz9m7xeDRf0cyl1xftaO
LZQOnxW5X2wvq0URxwBq1p5WAUaJUxKcAnI9878972yMX6zJAu5iU7FxFF/Q9dmT5iup5szxMFNR
6qbp6dHIGHv0M8IwAwLl5PAS3RWhmBHCoCGtCdcyFvno1oXoFSOiNc3+BBikh07kjdTKjfGehy/I
gGzFKm4wlX0591qbpjbrHn45yjO6j+h2v3lQ55jbK8Z6UdUUlAf2YguHUDEoKxaO1NUrU9u19a7z
V8ZT2FKR+kdbbKZxKRscr34LVLLMgZKbLNc71pJnRES7YOhycLV6dn/T7+tzUjktiTuJYekhghlw
2SzrSAWRDU6ERkJ6LqSyTV32x341wOpb0qcIsB3W0lIY5CFDJyJlPlIaecT7UPsfALjJVwuZnuCS
6M5C9jiBLymOoWWIWW85S0kB7Nq5eNFZ18/jEgizgUMSVZ2llJ8VbaXAo71rzj2uG96CxAtC008S
IesqF3sW5f70buy99ldrSXgi+0ZlOb6YhY6BQAyAjWRG9NYyLd2RmsAX+akJ71QIavLlFtDmLr8v
mMpv3xwznwpcrfKp2x8ybLQKYGwDJ0PvvHdknEAJldOpQ9O6ERD3LpWKx7Nh3XgGuOB8B2LCkkMP
RDKWFnT3ABnqA/G/QpvkYgCTRZUHkhmBpq9eojLLmrpRktMX8I44MhUwOMUKnD40uYkYy99ZT+xR
n8IM3ZtiRedqJYiqSH8vPqGQC/SbmieUmzjJMFwWiJfJSVcQ51su8RQZmU1YcVKrSdakFJE6wqWH
LSkf/Wbes8e8N+Wtyit5FrDD2klly3gEXOl29tmaJCFUhs12E9+jLvgprWsPQkHUupAzyoQlUfTi
vM+OThTnFnwsXSxnoUtrR6KhKcILuhZoVm1hmLl880YnKh+CmAjiQUReV1NZP797+yvCyL1Uio3s
kncF0aWJp8ESS5XVNXtRUjWt5hpzmw4G1kgHXb7i8RhYBjpfIdst/xZERDKo/ax/nw991qUI2nuv
NS/1A6uJRriX4gqjQrO23szcDOX3mdTzhLlGjVasalfssIhidoQaVaI/xUtqGdUt8DtUoGdjk4ht
pW5THIT3qjIwhNz1LfkBNb/yvqul1Io/+PSbLPjV17Z796WO+NqhBbGrt0Fm3k9olmdXe+XOKmkC
lKHI/0N80FT4ck0W4F/Y9/KbYcMepXA1c5mGgxJHMqrOiKSISUkSVUa3exRjWvckFKCx8Kq2EM0D
C6z8n+Njh8uR/tZKe6AhfU6r11DotuqCl2hdvBoEi1G+gtlDcipO+oh7uJO8qqHfEpYlzr9AXpWp
s1ikC1FmKH0t3UEPJwY/nh3Ox+oBAGgEy3ahlz23GKocjelCIiq6x0roF+c2OEKpfsU/dl2huhsU
m4Owo69YYqHk3nLrpOVm0k9ej2mhYzitEWOmMvbiQjtZ4lVs/ZUmvrOYFKVUl+wNU1Zg8Ot63nxe
KOTiHFrqSNyPVEFyO/7zSS/KVS4cG4/0320R24Tw25HOi/+4iPGIZt5JMxhrJs8yHc+gGAeW1FU2
ZOppqlLdqm36kEQbTSHKAKo7Gxdnms6Pe/mhofrwRk6kjm9X0Hi8F6L0L2ETc6h9FtIrYp4q2IGL
t3Zwrc4LRxuNh22Yc4poQBPcAI2rpsk56tnGIHERU3Z8rOX+TuQZp0rrHFX8tOlKW7tTVm9jqaGV
MGJO/a2aLvmJs+0agynkIAVJncohXDJXgn+ATwSumfES34ZbRhLV/SvVS2dBxnD6wsi6sNV5qzZR
airluiPbdgk1s4pYdUim2HVSLQR/g+CuUZgGurwCHGupv5uZravdIVT4qquVKhOrYdQDT/zc3VVC
XA9SAOyTtsw4R+P43C8wbeZrXOovFNkHs8DIceqig3FFwnvPm55LlARM9VUHOwfHgElGy3i5CvNU
96BLQCjGcFvvFqszPM1LjDcykoLpB7eF3UeE24pmdkfHE8ofjxTAzQlVGQC/aIPgAZQ52O3yfCaK
fICM4Lc9zC9YdrBsoi03vlplr7qs8aYYRVVRrybYrH5bBQzGF4cZzLeF44aDGyLJMviEC+f+Ji02
FyBL3/5NS6laIso2bMRnBOPtE61ymrw9wlnVI/tPa2B3MmCNZyU35w0NyfvG97cJ8Sjz1wqfi6F4
nz34Sd4bMmx+sg+OmECiEPQvm1evgE/FWIkhFsXzSEcO9kzi8D+HbH3m3vULCRAL5eV2w3SBmzbK
HnQblVYbtovQFo9XbztPA1+stSBlKqjGVNhBw02IqwrofNhedLCnl0+4SaSAQulvvYzWDCOqGaCa
N6fTB0uiGDV0LEexWRvBJgmFsavc+7LS61bYQkqyspogaA5dhKlD/MnuCBqXYca9fzPX+8iniRC3
QrIaZb7SORQKcpwQeVar+VDUcNG31NZNUFEi590PGJFF+aUIUUMGLvB5+AzadcHa9J0hBzRE79Na
MPsxo3K327e3qxTgm7L3F3EShgfIujet498KrA96h6gMzwehc+0B1kVXa+DGJWxoAj5gHjAAyUcv
EGk66UmhLRpt7y2sPypirNJNXkZ7bMzJPbYSrmcC5Xxgqcju6AZsplr+FgdjMtDPiJGBozQFt9io
WTrrtQh2AIOrbzLD8GM9Ie3iEg0rJenP86P6gXEhR2H/6ZzGylEB9r5wShPa+TK2Svzc1gTUexcV
Q2up59PPGECPzuOn4NtTyqdm0vm3h9wZGzfukIUFFjCUoJV1cIQLVqy2V5Wn9tgS2yaGZB4fvxuH
olktPsNHI2U73LZNoZs9nY52ISdESQn2UNNppv6UdIshARCv8OV4a/7Q9C1mKG+YbdykgWVH1tUI
waeiQsKelWg4jO0yk/JVZjSTlguFEMbry3rkm8k5OdwaNYdTHIL1gojxy8KxcOTleMLiTGPVPRoJ
wHvsQasXQfoEYFj7bfwjvDF9LzwGPB0e/i7ehE5U0L29Zp5da6ML+PzcPVSFHOYwMahljRCC4GmM
qSVoJ2X0vA5OU6EnnwUewvGKvxWD9uYl/m6dGGCE1lxV6oD9wxhmV94ihY3mm91itXo21jf5+qjp
nxluX+2HXMgQg17bUtwjxLsfzlbQzyn9PBU7SZXZLiozuvrErE3IYJ3NbVi8fCiKTSzwdGd8wvAd
BjJZ1QjkTcZbEYKfDtgNVKAg7Z0d214dR0KCUoyZuTh7XX2/BzhhVwB+Jbw9uplaOwUdYrsFswAi
md5PqpBIdzzrlfnUVD8Sf+N1kNFKAzWlID/aJlzKEUMMofT+z+s+Mzytolfb1K5zVoZNoMyM3dPm
W1+qJB0A0EikdrodWMk96f/68feg5p/2NboqkJinfA3YlRbEFr6W49qymZogVh/sLwxev6nwDhs2
NlotqMqM1cNVvuCi6tIjjbFQmvGX2kdHKu3NjfDCINaLhtia8ngICAplRqOThCnx2HX9tE4TMAPg
EG7SrHrf3OhNrQdt8aeiS7eFp4hvQrrt+EF65josgIuMv0s4fLgQ4V1KlO+2+lqdObyoPYgygmZD
L3LanAOMToXRdoHqB8Nt6NHYSgGZlkuYpT21sR8oMlcA39/dsBhoB6Ylk48uGEZS86gnpZIV98bi
Xv4I6r/9hf7w85bO4ndx9dNmraCzHx86b8dZabDSC+jNeOudlAcds7x3djEh/Y8v5qv1jQJ6gyRl
Dic0eli/szGWci9K1k+JzcACMPh7R96ivmjsXDFZNfCEq8KAlkdkG9Q29bqPQUH4tk5G2wesf8iu
O3LU5I9g1ayz7IHmnb0O+v6SkRewf6QdJzsn8UEs4ek5r3hd0e3B39JxAMzZ6GhqUc+NGBR6jjzB
kWEq2xfNERFpv0TMP2kCu5hYaQGCv6MSrmjnEoWaf4Q5kiQ+1MDD4jX8Ul3RA1QhOvoZ2aM68u0P
B1lBBxzTOeeWpoXxJ28Ia51T994zHlgVeMsq8IRJ+ao0jcwHF/20zi+Movym6EssefPki8VkJ4TP
s9JgOKl7ufX7/JxjACeDZFp7PWfFzl/lujG1gUK13fxX7kYkEUe40y3B1R355kj7EE95aLYDqEcQ
KSNn3dEoEaHO+qHTn2IpnuTNWk2hXWRkR7IAU4qALDJ2vK0ZwZ/npcVirHRIR9CJQd9fQr/p1guH
ltWHNUlP0RrW4UGq4pFxIjqEs5BLYGZUvAUtGj81rJ7mPm/WD24zJKrZSW9y6ffxqpyqhqtKbReH
jVcAon3n9aCdviTay2VOqJ5tSbRj8vGuz+uBpXQMkkCI9JrFoUTjXA6VrtOLL8BYvxTsQuLP94zZ
HZOlsL7REH7r6f/gJQXMxmSpzaHkh1sD8HN8dnhbTiA0yfTB1BnH13sPyHsOiyn2RpGvxulhAFUW
lM77cg26S3CP1iIgPpEgyYJQDs5iGluIGtqOSsTLLKrw71qURwKkDdeCl3pPXpwYMc/PLL5GQsJH
weaPkQ7IrWbcQtcIHhAi/LmV9sXqZuPjE1UZE4kqocCnDvc1lTDfFh95EJSVNqo1VZ6zmuIepxE9
trUe3Q5FBWlO3QPP13HSCdl1JOGpYRddYNqeb484nX4xyIDnfBEFWaslGi3AKT020SVk9a+v49ut
Hwv3NsBs2TcLwf7aoifmKnAlWqfDvccSFt6FVWvYwo8ur3qAwan6OwtngAZS1NQ68wxPBZS2dFw3
Jvpwwug48BzgX6hQcxlwB9Qps9VWMUbCL1EGW3LO7LHneerXVcwVSsYn4xOjM9YO2ZYFcSzn4iCd
IyOm6yu5yEspfO172/uaO+G7GOfZwWdtghR+9WL6vpFc86i0VPOxBSvH3jcxAFWVbCgU2FAWIr0W
ywyK16TQtFM58mBxLSOINr0iTN6tNHPfwVES4kFdrDwBx4wiYwss7zPWAzAu4QpjZAFxqdWmhvRT
BGG8kq5JlvGhsmzc2AoTdAtWYnRlPvnAmmD8ssmX2SkK6BY1Cb2NNAQGCocr3Y/wZuFebeqcgEPT
PbKMPZ5FTmrt9I9ZaSJptZ9+1plpyor/WGd+7RM5j2FU1JtvXqQtKYIScq9vXBduNK90MP1y9Fao
hQBDdnD3VTMXk5xE1iU14K5Ibp3YDJTGeBDVyBBZlHraF2VeO1+jznG2GwO5x8bM6VvTCTy48tMh
W8cxexSCX3gUlGIuYvqrdxZE61Y2axqwLardA9Beyr7IESmr/bXg5he9Qc87lLZwT0lLUCWiDWH3
il77P1GxCGuT/Q3ZHl7xwonJnL4Sz8+VD3BjEaBkq7S+ELXzP2HauIfwB19mGkeNiXVeRqKLd9PV
VgHqlTTEB9goC3El5xeIfjKIKy0ZjEWnaDYyzXA5LOugRcOwr75rFq3e+E3GVeiflGnc6/YYWMkb
8x7djR7iy68SSMkqla5DcPjTLophvc1rqCOuvLrCW7hCpjuhB3oaFH2iQdwFxjgwI0SuZ7LgDf7S
kFZVj+bRNAKaaWZ258Uzalk8ZP0vRl3tlD2GqynjZRPy5wMDGto5HC0Y5D4wqvXFZn13Y6IyuqPE
Vqco1CIwD9gnWKZ+QFcNueFHpjLzfWExk3KWICtSQajDKIpZEJ0NCatM+LPXgt54PmAlW7cp3wQ9
ivur/Y9lhUwHbFHYSW+SvS56C/963He0mCGGOzFYFYhjA0e4diORgHIj5AnluNKJQbjnF/rCR5Gi
Lzyv+naznviF6d7jcnOvKVoNEKWwI4zdYiVybL5MS4wr5cY3aS47O5/C3L9q+u/cu2g4wVTZBL2j
QQ1dfPk1Lzy6dg72Z9sa5dLk4CjAjA3zd4v9h8YuGzvKxxjBFb356UGcRq6+cgHEGyMkt4T2bZLs
E4jNQn5bgiomQ0NuBjOtBGCSL/+G46HOoT61N14KpoOv0U7eFiA0mpdcn9RBlnaxdzMdqLUY7gQ1
7DAUDG4eaC8q5Bo7S4+b4XwAJI9Mjr/t0ICgstlQEvivgiGLOXTZoEPCjMW2JSdFI/nCC5T/CgxR
qA43C/WnvGfSnqpltcefocd2iWLqsj0LGL6hR2L34uDyVj1/0OcXtnWdD4TkMoJ4mkURNacXp84p
RICDQarWeTlsmsmTyzQKrut5IU7Wm1z8w6Ty4V8MS5Nb/vNxEF/L+0DOE+TuMP4cNnccORvnE4Hv
6wkCrYOCuiM9OwTz1F4kO9+Mq1arC5IIHUaRL+eCm8SPBwzoBJ+dX8oo++LRVsB38zCrYMABSko7
XFv9du8s8moDhMRmMnE6QsPsUURIXcZso6LCiqX+L/het0ju/3GwICuJdSxuIMzxfgnyq/goyj7+
KkmPUbKJAMpW3kRVPHBONH1xPwHTE/oDrS2huuYFg2rWYv6850fe+bcyrUPcOv+Ipf9mJPuNz/vf
yg3pXAeanGQZAq9e+QJCBlhrRx0qkr9AknAT4LTzNJILnoYBvW1sTiYQOBSLYn8WZ4ySilMdZhlq
BmbLd82xUgSajWkYjN21rHv1Aj09numMGN+Q9GkbKI7bamt6HimoUqDsfOoStGo0UYIbuPZl3TUL
WKZhHITvvJFHc/SEpq/UYI/T6GfBd6w+VT3Qsk/AUBc8YEzH5nQDz5gP7k9nLTZfzIgxEW+pKjCK
+2uh0zLbwhdL5g8rMHHOHUo2et02fl0NPm2rpWOPJtrk3HDjAvHddpm5oBBKnPe55uS3pLQPvHh6
ZnJbLzchQc4cEc4xG6356SZWEH0wcP6K9jZuxWCcgtx/PtHc7GXShGrGekwl/gQtgG4Dh0OqOxoA
i3MV68xsWfAeiogrQTJmGOA07+x7UnuK+hBRUO3Er/bIoL8JoUJUMaKIPGi+b5zBRl0V0bqMOXl2
4QLTU6HIB6f1a3bty9dqkmibwUz4H0XRADPXsahOhxzMBMrPuSOvZ5eUZ/yWG5uEcljV0nPrEwIg
NdTUCtlA4HVn944a9zmXFFBHyFGJlcPyX2EQfajTtyNh1a8lqJXeRd2D9iHDMLHCbdyAZ8HFcIZj
0MmL2pDfsW3bJa/xSPq/8y/SEJ6Yw52VUaeVJx1N3d16byn2jauKKnJZfLM4OqTvIzEXj5vWK6pZ
qSmChFMcdxg28a/SqdEFkIWQqnQosPxbVRVfa33wAdO4Z1HUGVG5Nogm0H6YJ/rjl5y8D1MDnf4m
hj8j2ELDM8H4fdKZVKFjtEVA+d8ABYOrEciGuytS4ijxv3ajT/T7t1xoFffNQjh9dOSoiRGXOygV
A9gpuhf6CNQ3umLcFx5kaFnD+tUp+YSzfNveMADbMsw1qrNxlSo9WBcmEh4OkyAoiMlWVCc/Ecjv
UtAVj0Jl6hJBfDtEshKR4M2r34LpjPCLM/j3kcJHGTFNmLOz1FsYTt6u6yVjPky3RHo0pduy3Xz/
Pg0I2zulq8Evxw8XpTlmYeQckFnmmxeRq80TsorXMyG8AQ9NZipyNzBCdOymyMZbFgPSMoO5FSBL
oUZwyiwgpeXTHs1ENcc6Kvqaenqo7RUtrGeUTCzaeRnDJYy0riNdWj/8zPIZUAwAs7uI+VZ2K6Vw
0RB7wYHgsW5z34dZXjQmYuzcTXYqU9iuBQRFbvtpst/+qSqXTPXaQrmuoFXTtXQK7UwhV4uBA2N9
cYNYOBWu8wgkb6QkNiYu52vUK6ApBaAIOXeF6Uei/+tDg1kPbwT6MvJjH1uNF/S7rVXb3FGaHcfr
o/wCfQm7OgaIcmJ06Ba5VWirE8tBJMvYog/DXErjbEtUXBBKV0ADAoAYHcVrWBB1F+0PeClydolM
6bax0vrIBvYJAl7db7qDzRxXvb31mylOOwvpqufd4qqKUcducP3gK/AS5UCq95jKKZW+OGBag/Ur
s95if3JViP4n+v/8ilFG/FCTMiYY9yDGGUxG+M2ETQJReM0+Ep0WWfQQOzLYdUasChU7PCXxdpMP
TQJLYVgo9xBbdXwHwk281Y3eMIlGTfJtrQyu9+8uQLJCNimMtgSj4B9zBVFIlCVXk6Gtj1NwwOML
U6iw0xujZxH/313nkorY9wDt96Xx6sbkG0hkWtVTqaDYRNG0aPaJcCop8NtB1XX9XWjmozYK3ixe
rueiyAil7zrdOcbp4jdarMquLY+hOPsYDMkN1Lj/6Wa6It5L3o9vmIJY91XKOWzDBZon/tobNOrq
J0dQFMH14/yOnoPbWnGXssEK4ZMB2CWUoZrQfcOuB2aZHUEZo3DaF5iBpXuXilVV/P0bdRHBDey/
5SHE6nCmo2UqPoCuqQxwfh+snh5Q0nVk7VX/9bbOMEraWTy/I2HAr6tpKIy3TeyiP6Z0dJ4rPs+k
fTfa/FqFjZfQs/uwbTdHI8ymmq+NbP0gzlG1XABPIC5HrlUETzIKRR9DShbVBHdiB5UfUuQiTB4k
k4YXHo3SuaT6Sj/241Y0A6yD6qvFCREC4f0amdaXpoEjRROr9OD8qjUk7u2THLh59+60XEXbqJ13
93l5KShlAusF0cG/hz5btuGPEgGGhw2ay3MEx0efejAHJLry+auwIPum+C7qK11Z+F0s1qxXyHJ7
tcKkzxT178Cq3MqiOGcKSE0P17bFcGwC9Aq690yF6t55v9wUhauCDH/XeGWRKxdCgdoDUFUIebbs
3530IYRLkmNP6t+R0RmrAAnpsoGdLH2wQqostyuqn6RQ7weG4wQ0Gy2D+liRnrWunXTNSayxtxKE
gpHDKJaXmhoEayCQrHHEQWrBx1BOzYXAKr60PBOqmSloOSu50JJWsTRrCZksRTMs58NC5GlXKBkX
bNGdoIxdnB9DDcbMGIiB4s15jrS0aTwU+rVfv67CgBDa0Q1a34qCw/ht1CHmFa07t0pMwmUZ+Ubw
/W+hqp3dWrtlkEW7JopszPfVy7saPxoo+SRU2dBPQTcwveMkkLO5sHMQU4nHPh93zaWLCbgZDR5r
ZAcVFVxG9EoEQuOKcKAW5fmEDC/uhD1rC0HCnvs+riVOrBLqi4JEfKQL+4MhppZUtF0dHCECnNRl
04QemT0189GPpyryiQnrpdo8cU83bd9sGA3QMCUxZosI4VgxO8J6XV0r2D8UfIkAMlUCXzdlZBAs
z/pGFeAHL38hkMf//csNz9KMT4I6zUX/u7UQVsSqgkKtHvxi77aLQaBBbcJrCgor9lIVEjXeT0fs
u0NwOmcwQb4Cl1xze17/BLE4q/tEGmH+87IUzF0HzeVApaS9VbjLPPQj8UpdjfKAWKKRkEgOpGCb
eUmJuo5qmdUlyJf6UXYRCe0WZK8HJc9ZtDEKN6XoWmq4Nzm3ACghJITRV9dVMiNHkgyfV3FbJiqx
2Lyn26c6tBROWrEKcoPHNJ8EgKhcRBwuR99WAWJg211IGRUwYnScyimguShViwL19CQKHxSNa+bl
lh5D4AJhBpn0FzQiNluO+tb905nLywwVt8FB9Pz6Bz9wMAwgzL3a3U9dOtMaCXgCB8tNPGtJMxLY
mVyWSXtXlNM5iO5Ue9lLc8exIfGsrT7v/StrDXMkx7gZ+1e4Frxu6m1uxv28v9Y/kNm2JG0ConGL
f7+IC7jkZS++BL1F8om6ylqXs5x7sNu6JqI9SQ0aWNMStKjCG286WW26CtaLLH6FBaPrI1emy2FR
LaZjtdUVxYY1ePWG+U/ffcN6izIzPAb9XWxWCRuGL8YrXiuC8GL2OlRoms/lfc99tT0X64SdGddf
8wIVmpaNwx0vJ14DRjj6xlYP1LauVg9D9gQdovvlP3wM5muG0nhIez+GTNYLjaNOME4pWO5vR7u/
h11pvki0PS9DWWDoxUEBc+mnUTU75nmNlNXQ7lSN0FUTDy0ztlcLXkj+Y9KncmLuQp3WsmbLp4wu
dGNpLz9Eace0BINTQ1GHnOP4xCju4aMgnBsQZT/KRRtAVw7z8k4cH1bHhm3yLZbDPjGngYmSyFoK
Garlh6nnt8whPFEbPVtyykvU5/8iUUQJgoiIsy4yHp9w000j4YN75o67x70DfQ+FXYaN372TDrrk
Lfeero/UH9MWbS7FrcDVfnqv3dgXUQ9y9ciZEiAvq4u4ewZDbz5Yf684x5ZnUl/DPt7qRKOaV6Uv
GYfn1LT/k9YKUch+qv8KPh3gMhRRoR9f7yYwmiZP72uWIj3Ct6Cg9H9ef1bYjX3L3jn3hb+ZRfMP
P6bONpZZpKDHd1xsHLSzmAZteYvVfMUsQ+7ZuenJgH31PWoes+XHA+dok62GnjCysrVrjhSdFQ3i
yFt9mT100n0rILslHhuTd5R25N4oxK4GNM36ckm+v/WCn7TBMWq78seaS0n5xhlyAhV5wm7XFEJY
NaWJjupDJ/RM8IefPLL9rusU6510kKDZD5qqhGmM+kE6btho+GmxiBBb76Pb6nitGLUWiXtEU8pe
pciIT6dPaLfAoElJ7b6gdn8hzJ0re1B1KjOthS6qpOxDj39VOnnkLJYKy8dOn7QZGwfpt2dLlqGK
bi2XH3B3xi22JKQE2jmeEWgQx7v2G35QBBaY/HTHEVcN0IYiMfoGqsjGs9K1xhOx8kctlUoBmpew
w1jmgmBuQJy3rj2sN53Rb2yfxCjempUk5MknDue0tyVReXdpi2XCmPKNuI1TufIdrrHYqTu5YiPG
PaX4qT4K+v+ez4jg+94a3HdZQX6aYk7jiZjVt03lUjUaYz1hFsnJbIqGaNdILgrcpefac8FXFA0t
QHwKI2AWMP1OQUJm78HmUCeAzYE9TdTWDtSKne07HP+hvMMv64L6pzNSqfV+8uL05IHDtfhghc50
jJFRG/1nFDpmuTPQDE5+2d1ulZv2bNoLGieOpZiGy5MQjHvqHrGbpYYGX1pVB1QbpDDyTYgz2UYg
YvmYHleRBGWHTOhAMj8Eo82VPbt/5bA3I3YMJDHgo2QPHsSVR/Iha6AjbBPt2aZuCj4iYbTn7WXE
k497ndst/eCl41XftGmHmDpKdr5KnSr/Wp7S3MnzZLAm+0tiD53ElTnKY2HZAgcD8vSbZpvaPktw
YXMBQJvpDhWojqwqumAcdJBr1cVmXV4tNgUQweJzesVzoMysKa8BjZHT/l16Jrau2KvJ6PX+Htah
TCSYm4aKn6GUL9hVP2Op/XL9r4s253Lb3NuwaIEoZLfh71fagnOyCa6ZCK4XIU3n+TZp9P9x/Z8P
/szi+KzqINy0U80ORd105AkBlnRP955ANQoNWmC4VAoK+l+jNAlsKA03cbjj9a7ZeRntbJNfBxZs
Damodo0ceHC30QqdmnDT0Hs6SBQZ/UIPQSoJHmykNJvanVPrsqZmq9mCjC6fLl1RSRCpxAuWZ0Op
o4j0Adnn7f9RnH2UzWyK70X+zPzo+jAmUuGD0BI8Ae1jWQDGfwY7h0DMRaLWSOenPY6tWu+xCHKv
NpNMrj2VQEOrzcvc/6oK1jGe6BZWcD+/BXEjYrj4zGVn/aM1AtPbht51zkzO/Wj4AlxYfYtvfGjB
9/VUsul9BNdTgqAjvXVvAZFvcAyqhkAFBQbSFtqi5ssfyPsbkxy/SF3BQQhcUEy8OBnooq8uKMvU
TxsdXC0jkRTJAMHFr/fLXfYjYm/APz0E0vNl8N900EagbzM6/M7eIlX2SSojmipsWRChOK1PemSr
qXWfN34n5lJbcZHhVoupz4noRYFizspytXvWi6EwkxERNTYSQJB7siY0jTt89J1OUEohjQZu2U3Z
rCSAgbTBLWWp00cyrLCjxhiec5ut26Cq2HKPTwXIV1V+NXzhx2mlm7y/pwCjl3g9s1gnEKydHXHt
GF1nB1MZMPrZOYTXOvm8f7xHjYGq6jxE/KjMtToxZ1ul7KUTE8pS7nkfoznNQXqr9+d4dZiiYwkW
g8cQO1HWJzNpCH+HVOxddQj/ptHTBqHd+rT+Zt9QNE9pX9ODzmPzP5e9u7yxDCDEgNEMbXjMkNE/
RLoX+UQvD0kW4Sa/+e0b0zzfmIRh6PzM2qahxpxspQdQonYLdkpMz6PBh6+gJmiYmGaSuh4Brt3W
R2zM/Gs/Noq10YksbXfcC+s86hSFg/xEpgI97YdJ3V3ugy2l4nlKSgjvjeAC1AnTddlrQYtaC3BY
g+nVRjQY4tngO18XsBa978svbRlsFGdeSHcJe5OU9eqBJChQDt6PXQNHHk+5Kj8KrGD5dywffm3q
b4uRCaRTCTom+flnQdvgI0Uw75/TWy1Z1mdtWQeG8ebz6TyUUb6Ih6JzJepp+tqIKsNfrrQZUYJe
VM2fqBvvYn8BB0Q2yRy+m+HbX3xcb9yMQPu0j2xWOAxN9RSkL51ridwWNTiintcpd89S8IeJlF9S
h3zvTag1qnWENCpe6re/DLvJY5FQpJ0wW37jZN/fD0rDA7icXkjW7Gc9BIGEmEOXkU6B14RYQuYQ
61bqfMXSawziRMXfiK6ucV7z3JHns8pagx0IGhrpHWY2om/iJ9lSKkCGwoltZtNqGrqRMocrTyOr
bC9I9uAsllUo0MPbpsZ1v0O8L4ZpOPJZk5DQOsDf9FS02uJL4vmlu/uPZKPffAn1cndEMAXxWUye
9r+bWzPAUvJDhD67+xd8uYiy7ZSa5VgMNsDKndvYuJC3pUz0mAqjelqhyTap6YvGSKutiMObcVj/
HzsR+qtXvCtUbTQDPgUtiEha1n6SkANxcfeQtJ4XHEogDsQXTHaG+Pj/KX+GWP86BVt4Av8jD594
IA+nLbpZBwwlcCzvYkQTGSOpW4aGa5kyF4YrCvWaYR/+UpFK243f7DjfJmIhd0rsf6ep5W5HXGe0
ePdB3n8C8lKZnZokN0NLqRG7pABAh0CQ9q+CrAmNCFze8xLBIPmD+C1RWMLR4Qbw9/odKH3vgv1/
f6Uwhq3I1cJRrFFdorjcfGi5sQp9Jl28bKdmeHdDjXcNPTOj8SDdXUefpSaCatRzfbAZgNlF7Vvj
ZNEiGKGk/eOlSfFlp/h+mcUs48iejxtdQwi8Vxhog3Tnk2+Ba+O2tps2w6dSFNUQeBxroh9twMhx
AFvf1GqbAW5uQ9PgyA97LzdoT7161dpgLe4933VH08EwuWHBf1oDPYaVuWT76GU4cva5Wjvs8bgz
6VMHe+bliT0RJ21rIdW0S2kyNmkJlzPnGuAgkCkqLIgg5AzCHNc2CsQ9qRq4/dCKY0lUEQHomvqu
xeoyNRNkLE7CbEsuT0ZRPQiz1hz0TifcdryLc5GDp4f+DwStB6P1rQTxjKL49ul0ypLrURGtWykG
F1xSQHFi1nDbNKutOb+Z3GeevA+zrhdcWWUWxloduDD54gU9OgslfQ/QMxYjC9hr0yVYMuS0J1Gz
xuJBgdXWaptqH31iKX4z6HylzgK+YQiLVtESv5QQTZiUXeVfH11htZ4O3dCOqsJVEs1c5eMPOaah
stosXzLqnq5U+5Lk3At46BvrnoHa7YnQuvyvjhMqDqK1GQDzBKOoY1H1CZUQTzy5IAJufJ4E2+mO
qDlfcHxxpF0tXI3LtrjHDBqhPvmXghb54EYNxRdz8dje7UZ7Vdx9iG+AWI+e7yIaqtJN/rMB9Q8U
/dVyByqHfC3qwxm8U/F8FX0KOdMaUvIQ5h2xiAnQ+G3zipB4F42CyRvku9uxCOvcfeV5oL7inn34
TsKiEcKdXTtmp4bLraudnB6am+N4JiGKA8n3Bpp9WMiBeGN8IbA8vPDzBKgOaPhool2eEfkmiKVT
EZpCX3LzDkWEowe4NdC0JKU6E1THVTH4qTZLA/qcQBSCbo5jx6902kAe+2Hvq8CsBja0fDlHDr0b
/gzpQ5nurqO4V+Y10GpHCjWprmy9UHl+0w42vi4NCAfThlcRmLI4DlNQYHLz+KaEmM3WquyPJlrV
2UFg33uJXzxf3h2aIg3qMElHqxTx3GpqhgAm8b7aq5m/v51LY65zUJS/WlbqOKFkKuqg5+sBjoxT
ABBr7YPCHOmsRKQWJDqJZPqxOubf3FjPNN88VnOR71q+ZY//TFfmWxfsu2xYKOF6kgasD4FhFPYT
iN8YoYn2mXzvX7IYlmIjjgldzyVIMtRb+dJSG4bCnnFgpVceV4W/Mq5KLXElRfua0+RsHeodVRq0
lAz7jXmw88RkTHj+dR3gV1Qmq/qLdfBLjIJ1Sl8EDONHxCNvMtVXEQ7OscSadgHpq9aN04FTnH2F
nGxGljjwVSjskcB26OyPWy+Bl8WPDxEdX8KM6M/fBWACRCcoaxFYxc0ZN1mj2w0h0vxjR780zcKH
tbwo+WFRYITFK0hQZ86sPBLJfAbHvbJApTKuYlbMcg3X+fjW2kBlGUYj6KAZ7jLhJJotaO0BuylD
OG2UGKDkRhGIS8DJVq4D9KNffRPQ//IyLRpgH2LmcZDXufmA+JBE3oVI5b1AG91nFNPwdIF+lruR
kwD/NfkIdzJPzwnNPoYEB9jFxKt6xTVX83m2esiodycB9zxkf4KWdO/xWM+pD6jiBQMNb8LQcmU5
pr7hzifPER7+wdL2pc7QnWq9GFUBizVIedoShdsNqTV3t9cbc+VLBmMGaLQTHe6yVd8GEFTfj4xO
N0XA79xfhO0EEQ3mBtZKemhAB9an1ST32AgW1b/7gbja4nl6OhoBCUzZsTGMO+AzF76tKkRZt7IO
dvkBY4t/fsi0a51iBaP6uz+St1i3aaUvcbOPX/WIz3UdJTROaXw3qffYmNmuyqOG81hNho0CPL5g
SnL+JoC/qhUuNYIxxY9qSPfCfVNLrFPBiBVY4usZE70ingsQFKyB1p8Q30qLv86HXVE8a46bJXZ4
hdbK9lozFyCDRQ4nLr1dZLxLvzJWekAKn5exyWfcDooxqKiE8B+DavIzssS//ig2B7ctdfB7gpx6
qPsxYy4L7CPwETcEi74pUx2HF0XymZSxuiIUTQJvImtHD5nuC3goXXLi9HfTTyVlNR8GeP0sWcNn
WvEjGeTudn0mas0/gNVjUTA8rPqKqaP3mvCn3qOAS7mzHcJx8CgLmwT76Pb7rYjgjER/5usgCJOX
Ybv0JegI3MqmUfLgZeccsdxgNrF2s9TuDs7WH8tXPGDpklAKAEKaTWdYs5kEOaoMURbx1q28gcbK
7xk1v//WIEPsOSu1PrRiH3T4kYVwjZYrHerzav+xkkAysgonQL0mjuPHhVDFfLokTBa4oWvmwfMR
SxuRIMzF07y8/A7TMU1eRaB4w2yP90tpoLFmPLQsjC+ceRzXwYEgVN6WNkbfhTcOqQ8y9daIyAP1
QrYwYffe1l+9wnneQpjdBTvNAIU67JabjY1Q0jUWgGFSCTpKAwRyHN5p0sVbe7aYdef9J7GloHIJ
I2DqcUppcwRiAiz0el6l2ksnVTZ9MZL4ITvSNjvBQLzEWNZmOsPsZl+r1rzgSyubZ0cQA5cyvXzq
voo1kZfm5CAXCD/2vrEQ6lVbjeK+hhbJYC/yU9L1KnlQpWk9xhJcmgBEfjxvl/WHumtUL2Q3nH5D
BEoZ+9+3OZNVL0CRdkj48Nn3q4LYO/yVZewYTCVAePlleFOTN5n2gCFMmk/ELLcB4arpbeEJHrvn
4AV0FvPVVHj+tP6IxQsJ+xxxLYLydHu77lJjBFOMLfIe4tSpBv5oDBtJbjcGyWbz1EBCYkVyQR+7
aJectxI6d/CNHoAOUHpNEBy+f5nQg3yxqGbivHihp8ig5h/Bs+VfZF31J9C+3ECAQSUvC1spgBDg
dp3EjTMaY4ArsI12rV41zXkiWoHHzlli2zE9GoIRxQaqFKG12CfMcY/bXJhRjMHdrfKcfjSPVaf3
6qpkw4vwngDzcSAINuD9wydeP7VHI9WjYsd/kqKt0JvcUAcWPHhJiwjliLoY9COgxVmqFjlwiQWr
8OgWckK1qnscaDp9J766A7QGCAAaR7j6yNytHPaIboXvitkOrrWAyJsn8iVkVR+H5KE1GxI5fqtB
mYetFd0V8+Xu4QndUA+fGHRQS5fADog8/TMPgE/d936vfe8Z+vwxV5QgpQ/o4Mb1GbrjWtme6TNh
+iqIGsikkFXvNPksxpap+DfEpouZApReEKKBtBhNOe1A4KfhtGI0tN6/I6OBZD9Bl4MUeNLQl5Xj
Uijn+qxmevrvp15zjImr4iTV7stN3xPZ+ybd/vDBBLffXEb46J5LjNUKkSIyUkH3TWTJokuhplnT
dbX0scsA52F02y8eeIIhilWjFMxGCuSaq/MvCdKUEM5SJyk59zsLlQ257kjUcWOX0dyhshY5HRRN
kh422Q9xqDuVQGPl/bbAaqjxgCnqu+MFWa4TapaoFcFpIdvDw3FJD6J2FK4SLPq4eb+CnSjcCwf4
A6nedNsTWZbC5QHmgefXeprJ0o3G16K+MspltAyAG74OOyZyisFAVLnqgoKABKxpZlgQyHdx3Uzm
TOHA7ozHGpktGSKKcAmRBxkHl0A85HM860nEJKkHcS3VIJHSuv5QJujfRk2ud9BrDinje03sbu9L
FHrKPre2HUjzAp5SSVxvs8mUCkvs5gQOodluHTmk0f8zGYJqZiXcVyBIvbPqlqa1y0hTZLOZIel9
UaZoU0bOnbyv1f4lUxaPmK53aBh4T/EtZOaXMZQatTiyI8lHGX5LpbsD7x677ervA07/y8pTWB3u
gwqODTEbjloS7a5xFC7+VCKs3/49uoI20DVAm149qsNNGZ5OX//MGFMqLptAS4vkoxQOL2q7csVZ
Aea5wb/OXeQHywaUi9RUwbLPyX3B39nXVwQyAd1/9xEuXn981GXnEsQHNd6eK4J4oQKC1kz3jfli
xON0wncO2pTyntO7uVPTrgJfNGBN1RKrG9pl74Vvm0VKOc2+c/16FioNYlsKj5anwwX+FBHNh67D
4ONIj/hEpzW260PZyDEclkYCNr0jRSMSti3OeJ+uf8fNMX6cRjhlLZiDJbFhF7av6M+Jijt5xxG1
phm95iOIzQ+sUD7CmgOh+CorEeIsTNOoEH3dD+Wi17ksSEaEA7kBf91SolBXwAr2CRQHV0cm5wJD
a75MiIgWcsU8D9ri6XkLgVy5gKmDeBpw+ACXp06aG2axDaO0lcgzZEaAZOS1zwDzGaGV3cxkr9S9
G1ZpXwtFwHEVYVhQCGcy2IC96TPWCE4P+t4obWuBnwVYxeQmPcKEXVK2nFpmWA4oani9ItEYB352
D3SIFYluh8OvgMQ1LnXi3K4TX7iH7Qw/reTzGGzjjkS1tQVBIS5mx2dhd7saL2XFsVlA8ArPACaq
Lckye1VqQ4wjiM2jecQFvEKTIT6ys6UMa85EYTqPy198ow8kzmh193ozQo9jWrnWG8Z/A4v7XvQe
iFfkMCtH9lfd4HVLnzCp5NfEw9/YDMUcdFI/N2oNwDS0hAac3mCkZlWjwjaKi5HmCj1bPoZPinqQ
wb/LRm2SjGOikbZokEK30LgzQ3nGYdDUJCoZREqWrBi1XRj8pXoTADcvFHktmRjevt36y9K3+YnP
nSJ5cGrjYhsBrm7ICmJGgH+FGSOHkw+peTcq476c3q58VZr5W+5qBLZubLEsNPby5GBR0AYCxTP+
bIOUDowYq2dnNtEMvcPwrM2WEltz4uL2rzNcvRwzW9O1phwbu2hZEdwhogiF/qTOeTapiOiCtOih
ObevfIPPuP7e3rMmWkWzKYugQqRVmYy37DzHi5Ou6hV+T9oR/pxRXl7KQ/7qiCaumH5kHjWpRs/h
Wd9GoOFkPGxpF5+1D3TMwd22B/3Ab9cSj9Q4iMlbxtkvKZSslBhDLJSGr5/913cka8fw+g6aaLKN
BYcn59JtRtHa9SwgXYDOOgRYDYGDE4CJ+0GD8YvwgkSdSTHhXyGOuP4TU8zy8vW1pGaSqMCEbUP9
0RtrTdhYJbdUNKZvKJpbK409MSAmzBsysSLDGv2aPYorhEM9cwRXIP4LmsRc0IPJT+md4MaA1x5l
OmGhU1J1J8XyD9Zjr14InEP/pmoaN7mawBCvi9FC7wO1rlhaBMs11Z8CQsBhwvhtj5vi+t2fJM9c
MElTYog09ndj+j1iQNl4GpKSw6VYTF/rlM038KMHzOHdlnoM3rMg+o/K4tbcP4kHMh5IMSfmoTtj
1I2u/OY42iF4R44adYwKT4rohvOZ3dQpdmhGTdokOZhL+upRK1V+Qtmrt6/HGNhQZqXo2AcgN+gB
LSz9wwpgAxlYuKUQ9oSEWL0R+V0eFEU6FWglUi0AEB5Aa1CxPP5KLpVwge0EASy4zlU/zvnhrSw9
KKy5CBvCdMOCXpf4c8pvcOJj0E5SJGyewwLJciKkM0L/mtij+XBaj3Vf07aawin+N3oNiGEWSqgH
rX9YI+fpWSEwS0MFqEr/i5Mr2O8UdwKDIgpb1LOVQmuy19mm7JFHGvYo/ANROonPlSxzrc4Otgmu
6awY30YEkyDk/A873mDYIM8IBPwJfEx4afLe6VCVm9L2CMULJzc5lBVUcF3Lnh2toeh2sEX8x+jk
gxkNCsgxyLMFSGJIQsH/LkV6NbEmeKS51lpVXu6WonBvGeL1ZUl6dri10K66iGLpSWVJiRM1Lp6Z
/8r9dep4de8fdGPBAEiK2iw/sHvSiAuK6C2uUGWHCc8fKUXCFM51MZ/GyoOOIYXPJdnjvA+VXcYN
/Brf/FHmQnd9V6/+h0prrzpduxXvrW4JNPg0EhbQXo48rEwLb2sxdwRL4y7RSNQ+HOB0/piQOz2P
5kubSV6B3LTHfp9HcdJOjgSqKHM9VMF1lQz/4IzbB0gB9N8mo5fJKUjdshpUQYheKbbJqq9e8yyk
S2+ydlRQ8v/jvRque9X37h4sPVDm5r33mjsVjkd5paFHj7kyaYjI8jjbsaNvlgaMF4evjJ9zJ9Bx
nI8xnabysuBtdQKLvcp7RO02XArwDVbnOdNychqSDsAIw3SmWT1xzSm3R736V/xfwPDvvvSGNluE
i7sY8i1RhfNJJzftGkkz6ZwWTjIm8kmI7mll3fyZw1brD4+UPjI5q3V/24NiUWU+aC0kKl9a7up3
KgyE8y5he+xXPuyPLUb590wDQQDvq3l3p44XaQZ4YFrR95N8qZyoGud1Kpd9DQU4khHGAv/+gosW
Ppk33hvpjAZZ/W7J02WrAy0ZwKkbX0m1mil7wbykNOQ+JzP4aF7/EidXKS8Yu/bMtD4AVlemz+d1
3GnbOxeKQwKfh8HIFZKWyBAhouuXJvrHoHXH3BlC8YuyMLN9/0TBKQSfJ4MR4sAY9U85nUI0uAzU
K/4Fez7efzallnuD1QS6not6/OCMJEN/e2dej67JUPhfVy+cknYkK8UdZfMxBjkuAGtzQh+MOWuN
i2kGpx92uSthzY98NqxP2jyVGxLITv2HCO51jEc15d1dE04F+L9Sxo9/+fNrlkbRBMUmRLquOZJc
J89Iem6bQgGQBdiSqQaqpIvaUjMxdJotZ5zJDVl+MM4ddmhwfHpWXtvjTzm7lBpwpyIxHx3HVIPd
uNnoLdcEhiBgrHFEcWhwduJNYi/mFoRktfRjwF03rMzGv7NeuFSET7DB/g5nANxE7XLqzE/eC5MQ
KgqutD7hLQWn8xhnHHu1UnNvwCzJ4nGFhJzO7/8NQ9YjglxhYuTLXAT2xacPnAMIweL80NJYmOL/
F6DianTHFOaDyzAGu2OxdElOny3R5OKchmfJKjJ6DBT56leV+jdayIQ8z/KLGoJtF8ulIEfkIrN9
akVA3Tc9RlGEpPvwOv/8KbnTo575HdZvbN4awBJgaqPpEfjETHTzB6tcLL+yxP4W9m90oZkN7VEU
4YVq2DEruv8+PnyLOVQ2CnStuLwPkL7IvqLivhgtlXYm45/6MAS5BviA/V/drdYIg15IuScIF/tS
hB/v/zbiBMD7fLJl/kVxdLz0GLSM8G9O65S5s5YudIUMg+0tDk/8E38/CJN6szUhjXJjXYwCPP6W
kgySMOdVKkZzSp6GZoeN+EZbRfHdpY3JS3LzkUkdAObmQZc6N4qlqtCnKaVxl9EvzIAhV81GYFK4
eBqxT7MqLPsfrfCINFT57xCeA/nOyPArGEqUaak0OoQm34wGjDALG4r9/iWGz5a7PdgF1BVSFjDo
Dz7yEtzFDRxZwZwmlUperbCUgQHLYciy2Qw3M0vaR1RA+fva5Z1OOiTme59sAMgI2tO4yF0MIvi7
yL4fvUi5MITkl4cJIYqN1y3nhXOWT3vMtsfZAl4A/0VQqrVDhqlIm0BkG7OUDVIupTIqwPehZxmE
iwMhxw5ujsVdDKHBOf/15Sz78aazMuhVMQOgoC/rweeLgGAqmGLrkwfv7Ol0hkKTdwupKLC99Sih
HXnG5n2hAlZw/gB/tbLCEk9ugvX37zukWPmT2He5dhaTOH+Jf85fwBkyebuFdOoAOE3R0dcoMTj0
ziYMB+Y+z6TSCCT8XljPhiLW/zzfD2EawDJ56aWfLhDmta98VHPz+QJBuxmbWBPOlVaqIa/eSYJI
Yqp5u9f6+VFRhqe3wJCRgF8DGYa9PC1BOn+HqTAhS4fK+MGnKD0QrGPHK1WhfJcW8MneaYgjEDVn
G7C4Hg3Q4TE5IR2ut9jw2d5sPD1UnFQDKzSqm83FTyNqioR2j8UbJb+wB0LyB7rpZhBeNyDxSMrw
D32AA11C3AWBpo2UTPK87FD5wuG6OIa47tgoZxg+TilHlcL/CVGCeKHXrv8U8gwqU3Qa3sodvHYV
y73I70qX+n5LCVARvPMn5LcLb3Mn1nNuKj1evLC8g4m+OQcoD1CKHIAacRDulgflFQN+sfpoQaX3
MWpQ2DpiExZBl90cL7GRKGeib2jrP+q6L3l/wT4eizkrZfSVoNCp4Yr00S7aVBInifirZ3FNoZma
fkxrC13WFz7nVN4qbhN5kTQqiENnLP/G/lrRBUr9u0jT5FxdlIO3FhlREsi4L4S0YwniOyuJJ1q1
FpL+Z7XInsqGT4xhg8OXam4lp/w7Qbn8RvmwYWx8GDrfE1Os9cbwudSiEvuVyFoMc3rb/1q/Cou/
jTN5p0yx4CshT30HNfVN3NqTc6O6Mwt3HvyViz0vvWaeDiok/rQpOPuxv31KRBgLjNijQ1jS87kY
ylDt2WUf2DDr1AdeleShpl7CY4twBUVfku29TlKmqOAQSEeGnr2v1R4zk/1hU0ZoBbX+cTCUJ+Fo
5fPFDK5PbME1JlihZEciev91DsOeGSqRsjThtMeQktJpFdKeAJW22I76QCnVuwodU2O5Lt6+Nj37
YQmCFkGfhVsb22TNrwa+A0EM70T/NOxH8Vg8Wr0KGoM2kt2f1nvEbGCZqzxhsbNtHOA3Dr7cIho/
fJmwN4J2/qT1j/MFkSvhBmeA+PT55QVUipw94k87ig0+SBeDWp7as1FUUR6VB8FO9mFT/Rbom0Nf
0onoAaO7sc4INV+W2Pe62xNZ4Ss8ICL/PQDhGFcPWgQZcIxLKmvfKaopZzbFNkL7mXXmlrUJoE+s
UjkpYmR4WQDrPCbNr+uQAITSI1JpdP+3zWSj/E0iO//MXo4wts5p51LX1LyvREsC961vtK86Shn0
+1W5rVWzxY+rjrtGkUX5ZadOGcHfyzrp0cTKv9+PUdP9UVw9qufFzPvWblcOxU7Xi2XbqMGTluSJ
jxyiJOM31orilE6zeWVDiSsCbJxfq8Rf9mugf3ddidZOzMtoVPyhstboB8y0eWLu0Qufcb6lrXvl
4+NCY9ag2BJs0HZGoaUFW8YOFTO7doSgo4xpAYh+Sgu9anqpjo+xvcTtszbwR8lyj9HF+CEhtZgN
Pxi7214yPhJ7wxVumj/fje30IftEI5+tBrudlpxRBSXkZGj7wxyy6rNhsZe2DOTFEGeZEcNixa1B
qbEOIyMlLDq7FVDHcvODTzHSx/h8ewKr9d1oJNZAAjkvqm3ZjXbVeCiMoyPKtt+S7fpYugfD33DK
dsS5ULW0HMIkRM/qC7Xt05z3JLVjwnuhNw5wB4VAEVjhuN+2rNjTOQQdMoX0GfIrWR2jFeNB/XMb
/af6le3kCbtUDOIfsnGKRcH3Q9EpeYgbjY3G5rW7372nkmo15PAB+58/sfq8gaKL3VKS0XmMDZdw
2WE46Hek8oI00K1MOIC4rvcCydperS1KvsOkABIgi4vrvVdM8FYKYSeghNZOp08Hj49qbs0ZEXb7
kILkL9SpCsWWmRBvXxZXTzVyfP1A4rIRuquEjqaHUCXw+VCOv8E1GcacpPwAXMrotR/72ZOqksSF
o3WT+YdhxoIt2LqqVQTsckOxGqgXey8BQK/U6W8I6Jv1Uo61HeJxMRzaUaSFMNyV0+rAMGPcoKob
duwdZ180lN+Fba9klBpPMbSyGtGDun5u02RzcXHC5IS8wEpj3SjTCeYItBjsF3ECcW439poY6EiM
k9pOmwVUrcBSojXD+jTb1DGqA9EElSJGDJ4+NxlysVLHxf5SvKr8KqFwlvYp2bUPIsG7b23kxG/f
GfKN/s8wKUxyY95O9j45xD3Ehx7AjBPMm6UxW9nkGVx0SFd6L/CMpx9Y+ENJDzis3eD7bOPigJut
6QqxMidsgiapW+VczORb5qtnWtamzPyXgcxTPDjq421W7ZsKT2KhrlaHfcUZUODi8K+oQcic5+Nm
U1p+Q8IEh4/N5Sj0fLmL6RJisMeaMc/cXOit+V8luVQykvRMeChpdyVRtrR7YXNT6O52RcaKlrMe
frqxg9G74KPOyCxNXYuKbUqrNQGGR3DX20Z+u7cKeynHbZyHZ0OL8CchC3CzEz3awDT5R5vFADjZ
awzO66kvKHbWXR2v39ghWcZRRMkBMeT+ER2rB3TJXyCa/eGUBc0Sja52ds0Epyd0u4bqE5WyikwR
R2PknPTR3s56NT9M4OoYKjk8Ie9pwsC1jf935z6I3RfyyelhPN1XqUTGZXQTmNfzXhAyoF+S4eqU
FpD6II+/SmO9OuEEGkZG/n/KyALGtTveh266Mmbg71shftFTfYm1+1Ma/5CXPIyCHoFo17bDD54G
xCd6t+nsUaqozzn+2QDE9/JtTRE29YietTB2/Cmz35EJZ8DhxCn+X3d2D9eptJxPOnZTMmtz2pjK
LHepwk+2BzZ3008Sr8eK/dtCWWtYbpkAj75/YswUPaQYT87ZqBrFOmeY4uNQAZIZR/erzBnp2Csu
LqsXhiXcuqDsdxoi3ugW2ppeenFbYLZBh3cjF6OR5KXE3LACtnq6ot6p4T7apvgLpnL6TcdvnDAQ
pEQQk1PqIlzJAOPdGmj5xycuyKujVdyNz1ZXZ9Y8teflWvYRxaFolRMQ7nzYixXYH5NDNIasWw2c
dZraDeF7vgsoWtSnceAD3w8IXSf5s887ZfZC7XHQMO3mbkUlkAhBSpD29JzTwrlFYmH8fEhxica4
6CsIv8V7Rjt0AjRcaBTfbV65Etxl0pOjsz6QN7Q9WqWcRUqv+GS86C+RmUmOn3H7XNIAQA6RWVsO
ZcrhY8ncQqi1id9X9eQeHjulESsVBAA+ZwZO6MSi97aYj3IgI4LhPmLRjOj1rGuFsSPFdT1aJwkk
VBqm1H7Wwt5PFlchOao6E+qxdkgAjMvqqZE4ymbdyLuMtTkMYTpYtnaN9HPnkyPMwuHqtNPALjiA
2xcTHUx7Mo/nGibxR57X2bt82Mp87VWH5cdZwVwKUcfFEbbjvokDoO86Lzt086R59QhDZqJtbdyP
x9MwfYN1pH543+gWsOJGhUXHsrFhLm+sNIBgQ+rQnRkWtX0qbBdi0cfgN5qqLpf/g7QLoQDhboFR
LjW2UJ85Dxev2dXYlYkVHfImBADXHZzQiiWjhRHOxjXGb4CGxJHMYCURODGsM40oNij1G9URzB3P
Nd/Y0t/tUac81mPykqmtP+9vKED1ilAkQGC7J5GLS3YnUeb+d3qgqxKRXNmz3SlCf7ehl0AJKA/4
VInmHiRojIj7TO6j3r1dhltsteFnpL+7leFEn+MN/2PwjfLpyRHJx6zs8OwOvqZ1wlI45wSsamw3
RezVmqXT+LAXF3nYb22yFwFnEprCGaI0VYUjL2BtDngeqxn058id8cW6R7oPab9VYGklXboydb5H
75c+IeJiFXoXC+s/lOIWtIkPYnhdKnNpo0sUw+xcapfHYG/PFiqKCaQPUEMTHR2LNm3vRxkq15rr
nUqWTdCW8pR5CnZdvmPqEUAOhFXzMlix2Nc7VPLkwkuQ1uC2PWqlUed7BqU1ZX6ja5dieUxUBPew
Cl8Vw8NEspuGT7OwpU0Jb2dRBlQRqC23EYmEAfwT8RoYvl60JoDIDn2wdqRxFyGW/TiSIoi6jK27
BDrX0ywy7yXSr2oIFCJ2Qa1Sd4fcR8eSEdbDTEauCbNCVAGoin2gcN91oe+XcPy/eLuZoHfDyW+2
7NgfX/yegSB26sOLBE4N1yXRobHuTVrHeILEyuAaTQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
end vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3 is
begin
inst_blk_mem_gen: entity work.vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      aclk => aclk,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized1\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_1 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "blk_mem_gen_v8_4_3";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      ENA_I => ENA_I,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I => ENB_I,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B => POR_B,
      POR_B_0 => POR_B_0,
      POR_B_1 => POR_B_1,
      Q(25 downto 0) => Q(25 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0),
      ram_rstram_b => ram_rstram_b,
      ram_rstram_b_6 => ram_rstram_b_6,
      ram_rstram_b_7 => ram_rstram_b_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized3\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B_2 : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_3 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_4 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "blk_mem_gen_v8_4_3";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized3\ is
begin
inst_blk_mem_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\
     port map (
      D(13 downto 0) => D(13 downto 0),
      ENA_I => ENA_I,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I => ENB_I,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B_2 => POR_B_2,
      POR_B_3 => POR_B_3,
      POR_B_4 => POR_B_4,
      Q(24 downto 0) => Q(24 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0),
      ram_rstram_b_10 => ram_rstram_b_10,
      ram_rstram_b_8 => ram_rstram_b_8,
      ram_rstram_b_9 => ram_rstram_b_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "blk_mem_gen_v8_4_3";
end \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized5\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized5\ is
begin
inst_blk_mem_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13 : entity is "c_addsub_v12_0_13";
end vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__3\
     port map (
      A(12 downto 7) => B"000000",
      A(6) => Q(1),
      A(5 downto 2) => B"0000",
      A(1) => Q(0),
      A(0) => '0',
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_110 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_110 : entity is "c_addsub_v12_0_13";
end vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_110;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_110 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__2\
     port map (
      A(12 downto 0) => A(12 downto 0),
      ADD => '0',
      B(12 downto 0) => B(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_111 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_111 : entity is "c_addsub_v12_0_13";
end vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_111;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_111 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__1\
     port map (
      A(12 downto 0) => B(12 downto 0),
      ADD => '0',
      B(12 downto 0) => A(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => D(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_134 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_134 : entity is "c_addsub_v12_0_13";
end vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_134;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_134 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv
     port map (
      A(12 downto 7) => B"000000",
      A(6) => Q(1),
      A(5 downto 2) => B"0000",
      A(1) => Q(0),
      A(0) => '0',
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_135 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_135 : entity is "c_addsub_v12_0_13";
end vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_135;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_135 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__5\
     port map (
      A(12 downto 0) => A(12 downto 0),
      ADD => '0',
      B(12 downto 0) => B(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_136 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_136 : entity is "c_addsub_v12_0_13";
end vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_136;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_136 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__4\
     port map (
      A(12 downto 0) => B(12 downto 0),
      ADD => '0',
      B(12 downto 0) => A(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => D(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__4\
     port map (
      A(11) => Q(1),
      A(10 downto 7) => B"0000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 0) => S(11 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_18\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_18\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_18\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_18\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__5\
     port map (
      A(11 downto 0) => Q(11 downto 0),
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 0) => S(11 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_19\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_19\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_19\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__6\
     port map (
      A(11 downto 0) => Q(11 downto 0),
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 0) => D(11 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_36\ is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_36\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_36\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_36\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__9\
     port map (
      A(11) => Q(1),
      A(10 downto 7) => B"0000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 4) => S(7 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_37\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_37\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_37\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_37\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__10\
     port map (
      A(11 downto 0) => Q(11 downto 0),
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 0) => S(11 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_38\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_38\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_38\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_38\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__11\
     port map (
      A(11 downto 0) => Q(11 downto 0),
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 4) => D(7 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_62\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_62\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_62\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_62\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__3\
     port map (
      A(11) => Q(1),
      A(10 downto 7) => B"0000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 0) => S(11 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_63\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_63\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_63\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_63\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__2\
     port map (
      A(11 downto 0) => Q(11 downto 0),
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 0) => S(11 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_64\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_64\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_64\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_64\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__1\
     port map (
      A(11 downto 0) => Q(11 downto 0),
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 0) => D(11 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_89\ is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_89\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_89\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_89\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1\
     port map (
      A(11) => Q(1),
      A(10 downto 7) => B"0000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 4) => S(7 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_90\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_90\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_90\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_90\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__8\
     port map (
      A(11 downto 0) => Q(11 downto 0),
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 0) => S(11 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_91\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    i_primitive_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_91\ : entity is "c_addsub_v12_0_13";
end \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_91\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_91\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 12;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 12;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 12;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__7\
     port map (
      A(11 downto 0) => Q(11 downto 0),
      ADD => '0',
      B(11 downto 0) => i_primitive(11 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(11 downto 4) => D(7 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => i_primitive_0(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4 is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I135 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4 : entity is "fifo_generator_v13_2_4";
end vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4 is
begin
inst_fifo_gen: entity work.vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth
     port map (
      I135(40 downto 0) => I135(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    next_state : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized3\ : entity is "fifo_generator_v13_2_4";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized3\ is
begin
inst_fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\ => \gfwd_rev.state_reg[0]\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      next_state => next_state,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\ => \pkt_cnt_reg_reg[2]\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i_0 => prog_full_i_0,
      ram_empty_i_reg => ram_empty_i_reg,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized7\ is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    m_axi_bvalid_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized7\ : entity is "fifo_generator_v13_2_4";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized7\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized7\ is
begin
inst_fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized3\
     port map (
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]\(1 downto 0) => \gpr1.dout_i_reg[0]\(1 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bvalid_0 => m_axi_bvalid_0,
      mem_init_done => mem_init_done,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__xdcDup__1\ : entity is "fifo_generator_v13_2_4";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__xdcDup__1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__xdcDup__1\ is
begin
inst_fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__xdcDup__1\
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss is
  port (
    p_0_out : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss : entity is "axi_vfifo_ctrl_v2_0_21_wr_pf_ss";
end vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss is
  signal a : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_12_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_13_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_14_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_15_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \pf_thresh_dly_reg[1]_3\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \pf_thresh_dly_reg[2]_4\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13
     port map (
      Q(1) => a(6),
      Q(0) => a(1),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      i_primitive_0(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => diff_pntr(9),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(1),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[12]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_0\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_10_n_0\
    );
\gset.prog_full_i_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => \pf_thresh_dly_reg[2]_4\(1),
      I2 => diff_pntr(1),
      O => \gset.prog_full_i_i_11_n_0\
    );
\gset.prog_full_i_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_4\(6),
      I2 => diff_pntr(7),
      O => \gset.prog_full_i_i_12_n_0\
    );
\gset.prog_full_i_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_13_n_0\
    );
\gset.prog_full_i_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_14_n_0\
    );
\gset.prog_full_i_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(1),
      I1 => \pf_thresh_dly_reg[2]_4\(1),
      I2 => diff_pntr(0),
      O => \gset.prog_full_i_i_15_n_0\
    );
\gset.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_3_n_0\
    );
\gset.prog_full_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      O => \gset.prog_full_i_i_4_n_0\
    );
\gset.prog_full_i_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(12),
      O => \gset.prog_full_i_i_5_n_0\
    );
\gset.prog_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_6_n_0\
    );
\gset.prog_full_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      O => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_4\(6),
      I2 => diff_pntr(7),
      O => \gset.prog_full_i_i_8_n_0\
    );
\gset.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_9_n_0\
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out,
      R => Q(1)
    );
\gset.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gset.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => geqOp,
      CO(1) => \gset.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff_pntr(12),
      DI(1) => \gset.prog_full_i_i_3_n_0\,
      DI(0) => \gset.prog_full_i_i_4_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gset.prog_full_i_i_5_n_0\,
      S(1) => \gset.prog_full_i_i_6_n_0\,
      S(0) => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gset.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gset.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \gset.prog_full_i_i_8_n_0\,
      DI(2) => \gset.prog_full_i_i_9_n_0\,
      DI(1) => \gset.prog_full_i_i_10_n_0\,
      DI(0) => \gset.prog_full_i_i_11_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_12_n_0\,
      S(2) => \gset.prog_full_i_i_13_n_0\,
      S(1) => \gset.prog_full_i_i_14_n_0\,
      S(0) => \gset.prog_full_i_i_15_n_0\
    );
\pf_thresh_dly_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_2\(1),
      R => Q(0)
    );
\pf_thresh_dly_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg[0]_2\(6),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_2\(1),
      Q => \pf_thresh_dly_reg[1]_3\(1),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_2\(6),
      Q => \pf_thresh_dly_reg[1]_3\(6),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_3\(1),
      Q => \pf_thresh_dly_reg[2]_4\(1),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_3\(6),
      Q => \pf_thresh_dly_reg[2]_4\(6),
      R => Q(0)
    );
rd_minus_wr: entity work.vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_110
     port map (
      A(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      B(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      Q(0) => Q(1),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_111
     port map (
      A(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      B(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      D(12 downto 0) => s(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized0\ is
  port (
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    \active_ch_dly_reg[4]_9\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_21_wr_pf_ss";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized0\ is
  signal \^a\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_inv_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg[12]_inv_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][6]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_minus_rd_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0D00"
    )
        port map (
      I0 => p_0_out_0,
      I1 => Q_reg,
      I2 => \active_ch_dly_reg[4]_9\,
      I3 => p_0_out,
      I4 => mcdf_full(0),
      I5 => Q(1),
      O => \gclr.prog_full_i_reg_0\
    );
\Q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077777000"
    )
        port map (
      I0 => Q_reg,
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_9\,
      I3 => p_0_out,
      I4 => mcdf_full(1),
      I5 => Q(1),
      O => \active_ch_dly_reg[4][0]\
    );
ch_dpth_rd_wr: entity work.vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_134
     port map (
      Q(1) => \^a\(6),
      Q(0) => \^a\(1),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      i_primitive_0(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => \wr_minus_rd_dly_reg_n_0_[0]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3553"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_inv_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => \wr_minus_rd_dly_reg_n_0_[1]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => \wr_minus_rd_dly_reg_n_0_[2]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => \wr_minus_rd_dly_reg_n_0_[3]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[0]\,
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_inv_i_1_n_0\,
      Q => \diff_pntr_reg[12]_inv_n_0\,
      S => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[1]\,
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[2]\,
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[3]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][1]\,
      I1 => \diff_pntr_reg_n_0_[1]\,
      I2 => \diff_pntr_reg_n_0_[0]\,
      O => \gclr.prog_full_i_i_10_n_0\
    );
\gclr.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      O => \gclr.prog_full_i_i_3_n_0\
    );
\gclr.prog_full_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      O => \gclr.prog_full_i_i_4_n_0\
    );
\gclr.prog_full_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][6]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      O => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][1]\,
      I1 => \diff_pntr_reg_n_0_[1]\,
      O => \gclr.prog_full_i_i_6_n_0\
    );
\gclr.prog_full_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][6]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      O => \gclr.prog_full_i_i_7_n_0\
    );
\gclr.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      O => \gclr.prog_full_i_i_8_n_0\
    );
\gclr.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[2]\,
      I1 => \diff_pntr_reg_n_0_[3]\,
      O => \gclr.prog_full_i_i_9_n_0\
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out_0,
      R => Q(1)
    );
\gclr.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => ltOp,
      CO(1) => \gclr.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \diff_pntr_reg[12]_inv_n_0\,
      S(1) => \gclr.prog_full_i_i_3_n_0\,
      S(0) => \gclr.prog_full_i_i_4_n_0\
    );
\gclr.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gclr.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \gclr.prog_full_i_i_5_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \gclr.prog_full_i_i_6_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gclr.prog_full_i_i_7_n_0\,
      S(2) => \gclr.prog_full_i_i_8_n_0\,
      S(1) => \gclr.prog_full_i_i_9_n_0\,
      S(0) => \gclr.prog_full_i_i_10_n_0\
    );
\gin_reg.channel_depth_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^a\(1),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^a\(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_0\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\pf_thresh_dly_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][1]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg_n_0_[0][6]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][1]\,
      Q => \pf_thresh_dly_reg_n_0_[1][1]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][6]\,
      Q => \pf_thresh_dly_reg_n_0_[1][6]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][1]\,
      Q => \pf_thresh_dly_reg_n_0_[2][1]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][6]\,
      Q => \pf_thresh_dly_reg_n_0_[2][6]\,
      R => Q(0)
    );
rd_minus_wr: entity work.vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_135
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(12 downto 0) => B(12 downto 0),
      Q(0) => Q(1),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_136
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(12 downto 0) => B(12 downto 0),
      D(12 downto 0) => s(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => \wr_minus_rd_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => \wr_minus_rd_dly_reg_n_0_[1]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => \wr_minus_rd_dly_reg_n_0_[2]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => \wr_minus_rd_dly_reg_n_0_[3]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1\ is
  port (
    p_0_out : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    geqOp_carry_0 : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_21_wr_pf_ss";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1\ is
  signal a : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal geqOp_carry_i_1_n_0 : STD_LOGIC;
  signal geqOp_carry_i_2_n_0 : STD_LOGIC;
  signal geqOp_carry_i_3_n_0 : STD_LOGIC;
  signal geqOp_carry_i_4_n_0 : STD_LOGIC;
  signal geqOp_carry_i_5_n_0 : STD_LOGIC;
  signal geqOp_carry_i_6_n_0 : STD_LOGIC;
  signal geqOp_carry_i_7_n_0 : STD_LOGIC;
  signal geqOp_carry_i_8_n_0 : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \pf_thresh_dly_reg[0]_10\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \pf_thresh_dly_reg[1]_11\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \pf_thresh_dly_reg[2]_12\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2\
     port map (
      Q(1) => a(11),
      Q(0) => a(6),
      S(11 downto 0) => ch_depth_minus_rd_m_wr(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => rd_pntr_minus_wr_pntr(11 downto 0),
      i_primitive_0(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(0)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(10)
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(11)
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(1)
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(2)
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(3)
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(4)
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(5)
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(6)
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(7)
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(8)
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(9)
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(10),
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(11),
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(2),
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(3),
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(4),
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(5),
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(6),
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(7),
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(8),
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(9),
      Q => diff_pntr(9),
      R => Q(1)
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => geqOp_carry_i_1_n_0,
      DI(2) => geqOp_carry_i_2_n_0,
      DI(1) => geqOp_carry_i_3_n_0,
      DI(0) => geqOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => geqOp_carry_i_5_n_0,
      S(2) => geqOp_carry_i_6_n_0,
      S(1) => geqOp_carry_i_7_n_0,
      S(0) => geqOp_carry_i_8_n_0
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3 downto 2) => \NLW_geqOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => geqOp,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \geqOp_carry__0_i_1_n_0\,
      DI(0) => \geqOp_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \geqOp_carry__0_i_3_n_0\,
      S(0) => \geqOp_carry__0_i_4_n_0\
    );
\geqOp_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2]_12\(10),
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_1_n_0\
    );
\geqOp_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_12\(10),
      I2 => diff_pntr(9),
      O => \geqOp_carry__0_i_2_n_0\
    );
\geqOp_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2]_12\(10),
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_3_n_0\
    );
\geqOp_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \pf_thresh_dly_reg[2]_12\(10),
      O => \geqOp_carry__0_i_4_n_0\
    );
geqOp_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_12\(10),
      I2 => diff_pntr(7),
      O => geqOp_carry_i_1_n_0
    );
geqOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => geqOp_carry_0,
      I2 => diff_pntr(5),
      O => geqOp_carry_i_2_n_0
    );
geqOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => geqOp_carry_i_3_n_0
    );
geqOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => geqOp_carry_i_4_n_0
    );
geqOp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      I2 => \pf_thresh_dly_reg[2]_12\(10),
      O => geqOp_carry_i_5_n_0
    );
geqOp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => geqOp_carry_0,
      I2 => diff_pntr(5),
      O => geqOp_carry_i_6_n_0
    );
geqOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => geqOp_carry_i_7_n_0
    );
geqOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => geqOp_carry_i_8_n_0
    );
\gin_reg.channel_depth_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(11),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_0\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out,
      R => Q(1)
    );
\pf_thresh_dly_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg[0]_10\(10),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_10\(10),
      Q => \pf_thresh_dly_reg[1]_11\(10),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_11\(10),
      Q => \pf_thresh_dly_reg[2]_12\(10),
      R => Q(0)
    );
rd_minus_wr: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_18\
     port map (
      Q(11 downto 0) => rd_pntr_pf_dly(11 downto 0),
      S(11 downto 0) => rd_pntr_minus_wr_pntr(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => wr_pntr_pf_dly(11 downto 0),
      i_primitive_0(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_19\
     port map (
      D(11 downto 0) => s(11 downto 0),
      Q(11 downto 0) => wr_pntr_pf_dly(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => rd_pntr_pf_dly(11 downto 0),
      i_primitive_0(0) => Q(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1_56\ is
  port (
    p_0_out : out STD_LOGIC;
    aclk : in STD_LOGIC;
    i_primitive : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    geqOp_carry_0 : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1_56\ : entity is "axi_vfifo_ctrl_v2_0_21_wr_pf_ss";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1_56\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1_56\ is
  signal a : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal \geqOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \pf_thresh_dly_reg[0]_14\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \pf_thresh_dly_reg[1]_15\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \pf_thresh_dly_reg[2]_16\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_62\
     port map (
      Q(1) => a(11),
      Q(0) => a(6),
      S(11 downto 0) => ch_depth_minus_rd_m_wr(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => rd_pntr_minus_wr_pntr(11 downto 0),
      i_primitive_0(0) => i_primitive(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(0)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(10)
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(11)
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(1)
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(2)
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(3)
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(4)
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(5)
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(6)
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(7)
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(8)
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(9)
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => diff_pntr(0),
      R => i_primitive(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(10),
      Q => diff_pntr(10),
      R => i_primitive(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(11),
      Q => diff_pntr(11),
      R => i_primitive(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => diff_pntr(1),
      R => i_primitive(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(2),
      Q => diff_pntr(2),
      R => i_primitive(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(3),
      Q => diff_pntr(3),
      R => i_primitive(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(4),
      Q => diff_pntr(4),
      R => i_primitive(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(5),
      Q => diff_pntr(5),
      R => i_primitive(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(6),
      Q => diff_pntr(6),
      R => i_primitive(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(7),
      Q => diff_pntr(7),
      R => i_primitive(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(8),
      Q => diff_pntr(8),
      R => i_primitive(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(9),
      Q => diff_pntr(9),
      R => i_primitive(1)
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => \geqOp_carry_i_1__0_n_0\,
      DI(2) => \geqOp_carry_i_2__0_n_0\,
      DI(1) => \geqOp_carry_i_3__0_n_0\,
      DI(0) => \geqOp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \geqOp_carry_i_5__0_n_0\,
      S(2) => \geqOp_carry_i_6__0_n_0\,
      S(1) => \geqOp_carry_i_7__0_n_0\,
      S(0) => \geqOp_carry_i_8__0_n_0\
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3 downto 2) => \NLW_geqOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => geqOp,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \geqOp_carry__0_i_1__0_n_0\,
      DI(0) => \geqOp_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \geqOp_carry__0_i_3__0_n_0\,
      S(0) => \geqOp_carry__0_i_4__0_n_0\
    );
\geqOp_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2]_16\(10),
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_1__0_n_0\
    );
\geqOp_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_16\(10),
      I2 => diff_pntr(9),
      O => \geqOp_carry__0_i_2__0_n_0\
    );
\geqOp_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2]_16\(10),
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_3__0_n_0\
    );
\geqOp_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \pf_thresh_dly_reg[2]_16\(10),
      O => \geqOp_carry__0_i_4__0_n_0\
    );
\geqOp_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_16\(10),
      I2 => diff_pntr(7),
      O => \geqOp_carry_i_1__0_n_0\
    );
\geqOp_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => geqOp_carry_0,
      I2 => diff_pntr(5),
      O => \geqOp_carry_i_2__0_n_0\
    );
\geqOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \geqOp_carry_i_3__0_n_0\
    );
\geqOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \geqOp_carry_i_4__0_n_0\
    );
\geqOp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      I2 => \pf_thresh_dly_reg[2]_16\(10),
      O => \geqOp_carry_i_5__0_n_0\
    );
\geqOp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => geqOp_carry_0,
      I2 => diff_pntr(5),
      O => \geqOp_carry_i_6__0_n_0\
    );
\geqOp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \geqOp_carry_i_7__0_n_0\
    );
\geqOp_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \geqOp_carry_i_8__0_n_0\
    );
\gin_reg.channel_depth_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(11),
      R => i_primitive(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_0\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => i_primitive(1)
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out,
      R => i_primitive(1)
    );
\pf_thresh_dly_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg[0]_14\(10),
      R => i_primitive(0)
    );
\pf_thresh_dly_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_14\(10),
      Q => \pf_thresh_dly_reg[1]_15\(10),
      R => i_primitive(0)
    );
\pf_thresh_dly_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_15\(10),
      Q => \pf_thresh_dly_reg[2]_16\(10),
      R => i_primitive(0)
    );
rd_minus_wr: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_63\
     port map (
      Q(11 downto 0) => rd_pntr_pf_dly(11 downto 0),
      S(11 downto 0) => rd_pntr_minus_wr_pntr(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => wr_pntr_pf_dly(11 downto 0),
      i_primitive_0(0) => i_primitive(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => i_primitive(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => i_primitive(1)
    );
wr_minus_rd: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_64\
     port map (
      D(11 downto 0) => s(11 downto 0),
      Q(11 downto 0) => wr_pntr_pf_dly(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => rd_pntr_pf_dly(11 downto 0),
      i_primitive_0(0) => i_primitive(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => i_primitive(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => i_primitive(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => i_primitive(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2\ is
  port (
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \gclr.prog_full_i_reg_1\ : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    \active_ch_dly_reg[4]_0\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_21_wr_pf_ss";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2\ is
  signal a : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal ltOp_carry_i_1_n_0 : STD_LOGIC;
  signal ltOp_carry_i_2_n_0 : STD_LOGIC;
  signal ltOp_carry_i_3_n_0 : STD_LOGIC;
  signal ltOp_carry_i_4_n_0 : STD_LOGIC;
  signal ltOp_carry_i_5_n_0 : STD_LOGIC;
  signal ltOp_carry_i_6_n_0 : STD_LOGIC;
  signal ltOp_carry_i_7_n_0 : STD_LOGIC;
  signal ltOp_carry_i_8_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][10]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0D00"
    )
        port map (
      I0 => p_0_out_0,
      I1 => Q_reg,
      I2 => \active_ch_dly_reg[4]_0\,
      I3 => p_0_out,
      I4 => mctf_full(0),
      I5 => Q(1),
      O => \gclr.prog_full_i_reg_0\
    );
\Q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077777000"
    )
        port map (
      I0 => Q_reg,
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_0\,
      I3 => p_0_out,
      I4 => mctf_full(1),
      I5 => Q(1),
      O => \active_ch_dly_reg[4][0]\
    );
ch_dpth_rd_wr: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_36\
     port map (
      Q(1) => a(11),
      Q(0) => a(6),
      S(7 downto 0) => ch_depth_minus_rd_m_wr(11 downto 4),
      aclk => aclk,
      i_primitive(11 downto 0) => rd_pntr_minus_wr_pntr(11 downto 0),
      i_primitive_0(0) => Q(1)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out_0,
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(11),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_0\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => ltOp_carry_i_1_n_0,
      DI(2) => ltOp_carry_i_2_n_0,
      DI(1) => ltOp_carry_i_3_n_0,
      DI(0) => ltOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ltOp_carry_i_5_n_0,
      S(2) => ltOp_carry_i_6_n_0,
      S(1) => ltOp_carry_i_7_n_0,
      S(0) => ltOp_carry_i_8_n_0
    );
ltOp_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][10]\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => ltOp_carry_i_1_n_0
    );
ltOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][10]\,
      O => ltOp_carry_i_2_n_0
    );
ltOp_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \diff_pntr_reg_n_0_[7]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][10]\,
      O => ltOp_carry_i_3_n_0
    );
ltOp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \gclr.prog_full_i_reg_1\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => ltOp_carry_i_4_n_0
    );
ltOp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][10]\,
      I1 => \diff_pntr_reg_n_0_[10]\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => ltOp_carry_i_5_n_0
    );
ltOp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][10]\,
      I2 => \diff_pntr_reg_n_0_[9]\,
      O => ltOp_carry_i_6_n_0
    );
ltOp_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][10]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      O => ltOp_carry_i_7_n_0
    );
ltOp_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gclr.prog_full_i_reg_1\,
      I1 => \diff_pntr_reg_n_0_[4]\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => ltOp_carry_i_8_n_0
    );
\pf_thresh_dly_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg_n_0_[0][10]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][10]\,
      Q => \pf_thresh_dly_reg_n_0_[1][10]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][10]\,
      Q => \pf_thresh_dly_reg_n_0_[2][10]\,
      R => Q(0)
    );
rd_minus_wr: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_37\
     port map (
      Q(11 downto 0) => rd_pntr_pf_dly(11 downto 0),
      S(11 downto 0) => rd_pntr_minus_wr_pntr(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => wr_pntr_pf_dly(11 downto 0),
      i_primitive_0(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_38\
     port map (
      D(7 downto 0) => s(11 downto 4),
      Q(11 downto 0) => wr_pntr_pf_dly(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => rd_pntr_pf_dly(11 downto 0),
      i_primitive_0(0) => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2_81\ is
  port (
    \pf_thresh_dly_reg[2][4]_0\ : out STD_LOGIC;
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    i_primitive : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg_0\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \pf_thresh_dly_reg[0][4]_0\ : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    \active_ch_dly_reg[4]_1\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2_81\ : entity is "axi_vfifo_ctrl_v2_0_21_wr_pf_ss";
end \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2_81\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2_81\ is
  signal a : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal \^pf_thresh_dly_reg[2][4]_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][10]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \pf_thresh_dly_reg[2][4]_0\ <= \^pf_thresh_dly_reg[2][4]_0\;
\Q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0D00"
    )
        port map (
      I0 => p_0_out_0,
      I1 => Q_reg,
      I2 => \active_ch_dly_reg[4]_1\,
      I3 => p_0_out,
      I4 => mcpf_full(0),
      I5 => i_primitive(1),
      O => \gclr.prog_full_i_reg_0\
    );
\Q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077777000"
    )
        port map (
      I0 => Q_reg,
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_1\,
      I3 => p_0_out,
      I4 => mcpf_full(1),
      I5 => i_primitive(1),
      O => \active_ch_dly_reg[4][0]\
    );
ch_dpth_rd_wr: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_89\
     port map (
      Q(1) => a(11),
      Q(0) => a(6),
      S(7 downto 0) => ch_depth_minus_rd_m_wr(11 downto 4),
      aclk => aclk,
      i_primitive(11 downto 0) => rd_pntr_minus_wr_pntr(11 downto 0),
      i_primitive_0(0) => i_primitive(1)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => i_primitive(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => i_primitive(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => i_primitive(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => i_primitive(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => i_primitive(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => i_primitive(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => i_primitive(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => i_primitive(1)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out_0,
      R => i_primitive(1)
    );
\gin_reg.channel_depth_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(11),
      R => i_primitive(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_pf_dly_reg[11]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => i_primitive(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_0\,
      Q => rd_pntr_roll_over_dly,
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_pf_dly_reg[11]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => i_primitive(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => i_primitive(1)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => \ltOp_carry_i_1__0_n_0\,
      DI(2) => \ltOp_carry_i_2__0_n_0\,
      DI(1) => \ltOp_carry_i_3__0_n_0\,
      DI(0) => \ltOp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ltOp_carry_i_5__0_n_0\,
      S(2) => \ltOp_carry_i_6__0_n_0\,
      S(1) => \ltOp_carry_i_7__0_n_0\,
      S(0) => \ltOp_carry_i_8__0_n_0\
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][10]\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => \ltOp_carry_i_1__0_n_0\
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][10]\,
      O => \ltOp_carry_i_2__0_n_0\
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \diff_pntr_reg_n_0_[7]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][10]\,
      O => \ltOp_carry_i_3__0_n_0\
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => \ltOp_carry_i_4__0_n_0\
    );
\ltOp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][10]\,
      I1 => \diff_pntr_reg_n_0_[10]\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => \ltOp_carry_i_5__0_n_0\
    );
\ltOp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][10]\,
      I2 => \diff_pntr_reg_n_0_[9]\,
      O => \ltOp_carry_i_6__0_n_0\
    );
\ltOp_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][10]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      O => \ltOp_carry_i_7__0_n_0\
    );
\ltOp_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^pf_thresh_dly_reg[2][4]_0\,
      I1 => \diff_pntr_reg_n_0_[4]\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => \ltOp_carry_i_8__0_n_0\
    );
\pf_thresh_dly_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg_n_0_[0][10]\,
      R => i_primitive(0)
    );
\pf_thresh_dly_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][4]_0\,
      Q => \pf_thresh_dly_reg_n_0_[0][4]\,
      R => i_primitive(0)
    );
\pf_thresh_dly_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][10]\,
      Q => \pf_thresh_dly_reg_n_0_[1][10]\,
      R => i_primitive(0)
    );
\pf_thresh_dly_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][4]\,
      Q => \pf_thresh_dly_reg_n_0_[1][4]\,
      R => i_primitive(0)
    );
\pf_thresh_dly_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][10]\,
      Q => \pf_thresh_dly_reg_n_0_[2][10]\,
      R => i_primitive(0)
    );
\pf_thresh_dly_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][4]\,
      Q => \^pf_thresh_dly_reg[2][4]_0\,
      R => i_primitive(0)
    );
rd_minus_wr: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_90\
     port map (
      Q(11 downto 0) => rd_pntr_pf_dly(11 downto 0),
      S(11 downto 0) => rd_pntr_minus_wr_pntr(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => wr_pntr_pf_dly(11 downto 0),
      i_primitive_0(0) => i_primitive(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => i_primitive(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => i_primitive(1)
    );
wr_minus_rd: entity work.\vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_91\
     port map (
      D(7 downto 0) => s(11 downto 4),
      Q(11 downto 0) => wr_pntr_pf_dly(11 downto 0),
      aclk => aclk,
      i_primitive(11 downto 0) => rd_pntr_pf_dly(11 downto 0),
      i_primitive_0(0) => i_primitive(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => i_primitive(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => i_primitive(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => i_primitive(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => i_primitive(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_bram_top is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_1 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_bram_top : entity is "bram_top";
end vfifo_axi_vfifo_ctrl_0_0_bram_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_bram_top is
begin
\blk_mem_gen.bmg\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized1\
     port map (
      D(14 downto 0) => D(14 downto 0),
      ENA_I => ENA_I,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I => ENB_I,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B => POR_B,
      POR_B_0 => POR_B_0,
      POR_B_1 => POR_B_1,
      Q(25 downto 0) => Q(25 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0),
      ram_rstram_b => ram_rstram_b,
      ram_rstram_b_6 => ram_rstram_b_6,
      ram_rstram_b_7 => ram_rstram_b_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    POR_B_2 : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    POR_B_3 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    POR_B_4 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ : entity is "bram_top";
end \vfifo_axi_vfifo_ctrl_0_0_bram_top__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ is
begin
\blk_mem_gen.bmg\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized3\
     port map (
      D(13 downto 0) => D(13 downto 0),
      ENA_I => ENA_I,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I => ENB_I,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_3 => ENB_dly_D_3,
      POR_B_2 => POR_B_2,
      POR_B_3 => POR_B_3,
      POR_B_4 => POR_B_4,
      Q(24 downto 0) => Q(24 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0),
      ram_rstram_b_10 => ram_rstram_b_10,
      ram_rstram_b_8 => ram_rstram_b_8,
      ram_rstram_b_9 => ram_rstram_b_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_fifo_top is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I135 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_fifo_top : entity is "fifo_top";
end vfifo_axi_vfifo_ctrl_0_0_fifo_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_fifo_top is
begin
fifo_gen: entity work.vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4
     port map (
      I135(40 downto 0) => I135(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    next_state : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ : entity is "fifo_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ is
begin
fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized3\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\ => \gfwd_rev.state_reg[0]\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      next_state => next_state,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\ => \pkt_cnt_reg_reg[2]\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i_0 => prog_full_i_0,
      ram_empty_i_reg => ram_empty_i_reg,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    tid_fifo_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    m_axi_bvalid_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_19_out : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ : entity is "fifo_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ is
begin
fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized7\
     port map (
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\ => tid_fifo_dout(0),
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]\(1 downto 0) => \gpr1.dout_i_reg[0]\(1 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bvalid_0 => m_axi_bvalid_0,
      mem_init_done => mem_init_done,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ : entity is "fifo_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ is
begin
fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__xdcDup__1\
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized0\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \goreg_bm.dout_i_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    \goreg_bm.dout_i_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized0\ : entity is "memory";
end \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3
     port map (
      D(32 downto 0) => doutb(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      aclk => aclk,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(0),
      Q => \goreg_bm.dout_i_reg[32]_0\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(10),
      Q => \goreg_bm.dout_i_reg[32]_0\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(11),
      Q => \goreg_bm.dout_i_reg[32]_0\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(12),
      Q => \goreg_bm.dout_i_reg[32]_0\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(13),
      Q => \goreg_bm.dout_i_reg[32]_0\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(14),
      Q => \goreg_bm.dout_i_reg[32]_0\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(15),
      Q => \goreg_bm.dout_i_reg[32]_0\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(16),
      Q => \goreg_bm.dout_i_reg[32]_0\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(17),
      Q => \goreg_bm.dout_i_reg[32]_0\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(18),
      Q => \goreg_bm.dout_i_reg[32]_0\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(19),
      Q => \goreg_bm.dout_i_reg[32]_0\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(1),
      Q => \goreg_bm.dout_i_reg[32]_0\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(20),
      Q => \goreg_bm.dout_i_reg[32]_0\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(21),
      Q => \goreg_bm.dout_i_reg[32]_0\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(22),
      Q => \goreg_bm.dout_i_reg[32]_0\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(23),
      Q => \goreg_bm.dout_i_reg[32]_0\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(24),
      Q => \goreg_bm.dout_i_reg[32]_0\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(25),
      Q => \goreg_bm.dout_i_reg[32]_0\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(26),
      Q => \goreg_bm.dout_i_reg[32]_0\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(27),
      Q => \goreg_bm.dout_i_reg[32]_0\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(28),
      Q => \goreg_bm.dout_i_reg[32]_0\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(29),
      Q => \goreg_bm.dout_i_reg[32]_0\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(2),
      Q => \goreg_bm.dout_i_reg[32]_0\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(30),
      Q => \goreg_bm.dout_i_reg[32]_0\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(31),
      Q => \goreg_bm.dout_i_reg[32]_0\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(32),
      Q => \goreg_bm.dout_i_reg[32]_0\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(3),
      Q => \goreg_bm.dout_i_reg[32]_0\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(4),
      Q => \goreg_bm.dout_i_reg[32]_0\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(5),
      Q => \goreg_bm.dout_i_reg[32]_0\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(6),
      Q => \goreg_bm.dout_i_reg[32]_0\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(7),
      Q => \goreg_bm.dout_i_reg[32]_0\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(8),
      Q => \goreg_bm.dout_i_reg[32]_0\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(9),
      Q => \goreg_bm.dout_i_reg[32]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized2\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[7]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_full_fb_i_i_3__1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[40]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1[35]_i_4_0\ : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \goreg_bm.dout_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized2\ : entity is "memory";
end \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_memory__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gfwd_mode.storage_data1[35]_i_8_n_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 15 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[33]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[34]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[35]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[35]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[35]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_7 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[2]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[3]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[4]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[5]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[7]_i_3\ : label is "soft_lutpair68";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized5\
     port map (
      D(14) => doutb(15),
      D(13 downto 0) => doutb(13 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
\gfwd_mode.storage_data1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => tdest_fifo_dout(5),
      I1 => tdest_fifo_dout(3),
      I2 => \gfwd_mode.storage_data1_reg[40]\,
      I3 => tdest_fifo_dout(4),
      O => D(0)
    );
\gfwd_mode.storage_data1[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => tdest_fifo_dout(5),
      I1 => \gfwd_mode.storage_data1_reg[40]\,
      I2 => tdest_fifo_dout(3),
      O => D(1)
    );
\gfwd_mode.storage_data1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF3"
    )
        port map (
      I0 => tdest_fifo_dout(5),
      I1 => tdest_fifo_dout(3),
      I2 => \gfwd_mode.storage_data1_reg[40]\,
      I3 => tdest_fifo_dout(4),
      O => D(2)
    );
\gfwd_mode.storage_data1[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gfwd_mode.storage_data1[35]_i_8_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \ram_full_fb_i_i_3__1\,
      O => \goreg_bm.dout_i_reg[8]_0\
    );
\gfwd_mode.storage_data1[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => tdest_fifo_dout(9),
      O => \goreg_bm.dout_i_reg[10]_0\
    );
\gfwd_mode.storage_data1[35]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gfwd_mode.storage_data1[35]_i_4_0\,
      I2 => \^q\(6),
      I3 => tdest_fifo_dout(9),
      I4 => \^q\(8),
      I5 => \^q\(7),
      O => \gfwd_mode.storage_data1[35]_i_8_n_0\
    );
\gfwd_mode.storage_data1[39]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tdest_fifo_dout(3),
      I1 => \gfwd_mode.storage_data1_reg[40]\,
      O => D(3)
    );
\gfwd_mode.storage_data1[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tdest_fifo_dout(15),
      I1 => \gfwd_mode.storage_data1_reg[40]\,
      O => D(4)
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(0),
      Q => \^q\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(10),
      Q => \^q\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(11),
      Q => \^q\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(12),
      Q => \^q\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(13),
      Q => \^q\(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(15),
      Q => tdest_fifo_dout(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(1),
      Q => \^q\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(2),
      Q => \^q\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(3),
      Q => tdest_fifo_dout(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(4),
      Q => tdest_fifo_dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(5),
      Q => tdest_fifo_dout(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(6),
      Q => \^q\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(7),
      Q => \^q\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(8),
      Q => \^q\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[15]_0\(0),
      D => doutb(9),
      Q => tdest_fifo_dout(9),
      R => '0'
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tdest_fifo_dout(9),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \goreg_bm.dout_i_reg[9]_0\
    );
ram_full_fb_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^goreg_bm.dout_i_reg[11]_0\,
      I2 => curr_state,
      O => \goreg_bm.dout_i_reg[12]_0\
    );
\tlen_cntr_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \goreg_bm.dout_i_reg[7]_0\
    );
\tlen_cntr_reg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tdest_fifo_dout(9),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \goreg_bm.dout_i_reg[9]_2\
    );
\tlen_cntr_reg[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => tdest_fifo_dout(9),
      O => \goreg_bm.dout_i_reg[8]_1\
    );
\tlen_cntr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tdest_fifo_dout(9),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \goreg_bm.dout_i_reg[9]_1\
    );
\tlen_cntr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => tdest_fifo_dout(9),
      O => \^goreg_bm.dout_i_reg[11]_0\
    );
\tlen_cntr_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^goreg_bm.dout_i_reg[11]_0\,
      O => \goreg_bm.dout_i_reg[12]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ is
  signal dout_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal rstblk_n_5 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\
     port map (
      E(0) => dout_i,
      Q(8 downto 0) => p_0_out(8 downto 0),
      SR(0) => rstblk_n_4,
      aclk => aclk,
      empty_fwft_i_reg(1) => rstblk_n_2,
      empty_fwft_i_reg(0) => rstblk_n_3,
      \gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gmux.gm[1].gms.ms\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gmux.gm[2].gms.ms\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gmux.gm[3].gms.ms\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gmux.gm[4].gms.ms\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gmux.gm[4].gms.ms_0\(0) => p_12_out(8),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \^out\,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_0\,
      ram_empty_i_reg => rstblk_n_5,
      ram_empty_i_reg_0(0) => E(0),
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\
     port map (
      E(0) => E(0),
      Q(1) => rstblk_n_2,
      Q(0) => rstblk_n_3,
      SR(0) => rstblk_n_4,
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8 downto 0) => p_0_out(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \greg.ram_rd_en_i_reg\ => \gntv_or_sync_fifo.gl0.rd_n_0\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \^out\,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      prog_full_i => prog_full_i,
      prog_full_i_0 => prog_full_i_0,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_1\,
      ram_full_i_reg_0 => rst_full_gen_i,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\vfifo_axi_vfifo_ctrl_0_0_memory__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_12_out(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0),
      E(0) => E(0),
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(8 downto 0) => p_0_out(8 downto 0),
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]_0\(32 downto 0) => \goreg_bm.dout_i_reg[32]\(32 downto 0),
      \goreg_bm.dout_i_reg[32]_1\(0) => dout_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \^out\
    );
rstblk: entity work.\vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \gntv_or_sync_fifo.gl0.rd_n_0\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(0) => Q(0),
      SR(0) => rstblk_n_4,
      aclk => aclk,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(1) => rstblk_n_2,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\(0) => rstblk_n_3,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\ => rstblk_n_5,
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[40]\ : in STD_LOGIC;
    \ram_full_fb_i_i_3__1\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ is
  signal dout_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal \^ram_full_fb_i_reg\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_5 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
  ram_full_fb_i_reg <= \^ram_full_fb_i_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => rstblk_n_2,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      S(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      S(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      S(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      SR(0) => rstblk_n_5,
      aclk => aclk,
      empty_fwft_i_reg => \^out\,
      \gc0.count_d1_reg[3]\(3) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      \gc0.count_d1_reg[3]\(2) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gc0.count_d1_reg[3]\(1) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \gc0.count_d1_reg[3]\(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(7 downto 0) => p_13_out(7 downto 0),
      \gmux.gm[1].gms.ms\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gmux.gm[2].gms.ms\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gmux.gm[3].gms.ms\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gmux.gm[4].gms.ms\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gmux.gm[4].gms.ms_0\(0) => p_12_out(8),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => dout_i,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => p_2_out,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_empty_i_reg => \^ram_full_fb_i_reg\,
      ram_empty_i_reg_0 => \gfwd_mode.storage_data1_reg[40]\,
      ram_empty_i_reg_1(0) => E(0),
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      S(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      S(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      SR(0) => rstblk_n_5,
      aclk => aclk,
      comp0 => \gwss.wsts/comp0\,
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(0) => E(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(8 downto 0) => p_0_out(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => rst_full_gen_i,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \^ram_full_fb_i_reg\,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      \pkt_cnt_reg_reg[2]\(0) => \pkt_cnt_reg_reg[2]\(0),
      prog_full_i => prog_full_i,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_11\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_20\,
      ram_full_i_reg_0 => rstblk_n_1,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\vfifo_axi_vfifo_ctrl_0_0_memory__parameterized2\
     port map (
      D(4 downto 0) => D(4 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => p_12_out(8 downto 0),
      E(0) => E(0),
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(9 downto 0) => \goreg_bm.dout_i_reg[13]\(9 downto 0),
      aclk => aclk,
      curr_state => curr_state,
      \gfwd_mode.storage_data1[35]_i_4_0\ => \^out\,
      \gfwd_mode.storage_data1_reg[40]\ => \gfwd_mode.storage_data1_reg[40]\,
      \goreg_bm.dout_i_reg[10]_0\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]_0\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_1\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[15]_0\(0) => dout_i,
      \goreg_bm.dout_i_reg[7]_0\ => \goreg_bm.dout_i_reg[7]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_1\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_2\ => \goreg_bm.dout_i_reg[9]_1\,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \^ram_full_fb_i_reg\,
      \ram_full_fb_i_i_3__1\ => \ram_full_fb_i_i_3__1\
    );
rstblk: entity work.\vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => rstblk_n_5,
      aclk => aclk,
      comp0 => \gwss.wsts/comp0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0\ => rstblk_n_2,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i,
      ram_empty_fb_i_reg => rstblk_n_1,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => p_2_out,
      ram_full_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_11\,
      ram_full_i_reg_2 => \^ram_full_fb_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    \active_ch_dly_reg[4]_9\ : out STD_LOGIC;
    aclk_0 : out STD_LOGIC;
    ram_init_done_i_reg : out STD_LOGIC;
    \init_addr_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    rom_rd_addr_int_1 : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]_0\ : out STD_LOGIC;
    \active_ch_dly_reg[1][0]_1\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]\ : out STD_LOGIC_VECTOR ( 66 downto 0 );
    aclk_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_4\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \no_of_bytes_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    pntrs_eql_dly : in STD_LOGIC;
    vfifo_idle : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic : entity is "mcf_data_flow_logic";
end vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic is
  signal CHANNEL_DEPTH : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal D_0 : STD_LOGIC_VECTOR ( 27 downto 15 );
  signal \active_ch_dly_reg[0]_5\ : STD_LOGIC;
  signal \active_ch_dly_reg[1]_6\ : STD_LOGIC;
  signal \active_ch_dly_reg[2]_7\ : STD_LOGIC;
  signal \active_ch_dly_reg[3]_8\ : STD_LOGIC;
  signal active_ch_valid_dly : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal m_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 65 to 65 );
  signal p_0_out_0 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal \^ram_init_done_i_reg\ : STD_LOGIC;
  signal rd_data_wr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axis_payload_wr_in_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal sdpram_top_inst_n_48 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_64 : STD_LOGIC;
  signal sdpram_top_inst_n_65 : STD_LOGIC;
  signal sdpram_top_inst_n_66 : STD_LOGIC;
  signal sdpram_top_inst_n_67 : STD_LOGIC;
  signal sdpram_top_inst_n_68 : STD_LOGIC;
  signal sdpram_top_inst_n_69 : STD_LOGIC;
  signal sdpram_top_inst_n_70 : STD_LOGIC;
  signal sdpram_top_inst_n_71 : STD_LOGIC;
  signal sdpram_top_inst_n_72 : STD_LOGIC;
  signal sdpram_top_inst_n_73 : STD_LOGIC;
  signal sdpram_top_inst_n_74 : STD_LOGIC;
  signal spo_int : STD_LOGIC_VECTOR ( 21 to 21 );
  signal we_int : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \gfwd_mode.storage_data1_reg[0]\(0) <= \^gfwd_mode.storage_data1_reg[0]\(0);
  ram_init_done_i_reg <= \^ram_init_done_i_reg\;
\Q_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \active_ch_dly_reg[1]_6\,
      I1 => active_ch_valid_dly(1),
      I2 => Q_reg,
      I3 => pntrs_eql_dly,
      I4 => vfifo_idle(1),
      O => \active_ch_dly_reg[1][0]_1\
    );
\Q_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B00"
    )
        port map (
      I0 => \active_ch_dly_reg[1]_6\,
      I1 => active_ch_valid_dly(1),
      I2 => Q_reg,
      I3 => pntrs_eql_dly,
      I4 => vfifo_idle(0),
      O => \active_ch_dly_reg[1][0]_0\
    );
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^gfwd_mode.storage_data1_reg[0]\(0),
      Q => \active_ch_dly_reg[0]_5\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[0]_5\,
      Q => \active_ch_dly_reg[1]_6\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[1]_6\,
      Q => \active_ch_dly_reg[2]_7\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2]_7\,
      Q => \active_ch_dly_reg[3]_8\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[3]_8\,
      Q => \active_ch_dly_reg[4]_9\,
      R => Q(1)
    );
depth_rom_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0\
     port map (
      D(1) => spo_int(21),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      Q(1) => CHANNEL_DEPTH(6),
      Q(0) => CHANNEL_DEPTH(1),
      aclk => aclk,
      \greg_out.QSPO_reg[16]_0\(0) => Q(0)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      Q => active_ch_valid_dly(1),
      R => Q(1)
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss
     port map (
      D(1) => CHANNEL_DEPTH(6),
      D(0) => CHANNEL_DEPTH(1),
      D_0(12 downto 0) => D_0(27 downto 15),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[12]_0\(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg_0\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(65) => m_axis_payload_wr_out_i(65),
      D(64 downto 33) => rd_data_wr_i(31 downto 0),
      D(32 downto 1) => s_axis_payload_wr_in_i(32 downto 1),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      E(0) => p_0_out_0,
      aclk => aclk,
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.m_valid_i_reg_2\(0) => \gfwd_mode.m_valid_i_reg_1\(0),
      \gfwd_mode.m_valid_i_reg_3\(0) => \gfwd_mode.m_valid_i_reg_2\(0),
      \gfwd_mode.m_valid_i_reg_4\(0) => \gfwd_mode.m_valid_i_reg_3\(0),
      \gfwd_mode.storage_data1_reg[66]_0\(66 downto 0) => \gfwd_mode.storage_data1_reg[66]\(66 downto 0),
      \no_of_bytes_reg[5]\(1 downto 0) => \no_of_bytes_reg[5]\(1 downto 0),
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sdpram_top_inst_n_64,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_65,
      S(2) => sdpram_top_inst_n_66,
      S(1) => sdpram_top_inst_n_67,
      S(0) => sdpram_top_inst_n_68
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_45,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_46,
      S(2) => sdpram_top_inst_n_47,
      S(1) => sdpram_top_inst_n_48,
      S(0) => sdpram_top_inst_n_49
    );
\pntr_rchd_end_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(3) => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__1_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__1_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_37,
      DI(2) => sdpram_top_inst_n_38,
      DI(1) => sdpram_top_inst_n_39,
      DI(0) => sdpram_top_inst_n_40,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_41,
      S(2) => sdpram_top_inst_n_42,
      S(1) => sdpram_top_inst_n_43,
      S(0) => sdpram_top_inst_n_44
    );
\pntr_rchd_end_addr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__2_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sdpram_top_inst_n_69,
      DI(1) => sdpram_top_inst_n_70,
      DI(0) => sdpram_top_inst_n_71,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => sdpram_top_inst_n_72,
      S(1) => sdpram_top_inst_n_73,
      S(0) => sdpram_top_inst_n_74
    );
s2mm_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\
     port map (
      D(1) => spo_int(21),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      E(0) => p_0_out_0,
      Q(31 downto 0) => s_axis_payload_wr_in_i(32 downto 1),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_4\,
      \gfwd_mode.storage_data1_reg[32]_0\(0) => E(0),
      \gfwd_mode.storage_data1_reg[32]_1\(32 downto 0) => D(32 downto 0),
      \gstage1.q_dly_reg[1]\ => \^ram_init_done_i_reg\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      we_int => we_int
    );
sdpram_top_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_sdpram_top
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => pntr_rchd_end_addr,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      DI(3) => sdpram_top_inst_n_37,
      DI(2) => sdpram_top_inst_n_38,
      DI(1) => sdpram_top_inst_n_39,
      DI(0) => sdpram_top_inst_n_40,
      D_0(12 downto 0) => D_0(27 downto 15),
      Q(0) => Q(0),
      S(3) => sdpram_top_inst_n_41,
      S(2) => sdpram_top_inst_n_42,
      S(1) => sdpram_top_inst_n_43,
      S(0) => sdpram_top_inst_n_44,
      aclk => aclk,
      aclk_0 => aclk_0,
      aclk_1(32) => m_axis_payload_wr_out_i(65),
      aclk_1(31 downto 0) => rd_data_wr_i(31 downto 0),
      aclk_2(0) => sdpram_top_inst_n_64,
      aclk_3(3) => sdpram_top_inst_n_65,
      aclk_3(2) => sdpram_top_inst_n_66,
      aclk_3(1) => sdpram_top_inst_n_67,
      aclk_3(0) => sdpram_top_inst_n_68,
      aclk_4(2) => sdpram_top_inst_n_69,
      aclk_4(1) => sdpram_top_inst_n_70,
      aclk_4(0) => sdpram_top_inst_n_71,
      aclk_5(2) => sdpram_top_inst_n_72,
      aclk_5(1) => sdpram_top_inst_n_73,
      aclk_5(0) => sdpram_top_inst_n_74,
      aclk_6(31 downto 0) => aclk_1(31 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(3) => sdpram_top_inst_n_46,
      \gfwd_mode.storage_data1_reg[0]\(2) => sdpram_top_inst_n_47,
      \gfwd_mode.storage_data1_reg[0]\(1) => sdpram_top_inst_n_48,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdpram_top_inst_n_49,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[45]\(0) => S(0),
      \gfwd_mode.storage_data1_reg[45]_0\(0) => \gfwd_mode.storage_data1_reg[45]\(0),
      \gfwd_mode.storage_data1_reg[45]_1\(0) => \gfwd_mode.storage_data1_reg[45]_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[7]\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[7]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]_0\(0),
      \init_addr_reg[0]_0\ => \init_addr_reg[0]\,
      \init_addr_reg[0]_1\(0) => sdpram_top_inst_n_45,
      \init_addr_reg[0]_2\(0) => DI(0),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_0 => \^ram_init_done_i_reg\,
      \ram_reg_0_1_6_11_i_7__1\(0) => CO(0),
      rom_rd_addr_int => rom_rd_addr_int,
      rom_rd_addr_int_0 => rom_rd_addr_int_0,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdp_rd_addr_in_i_1 => sdp_rd_addr_in_i_1,
      sdp_rd_addr_in_i_2 => sdp_rd_addr_in_i_2,
      sdpo_int(5 downto 0) => sdpo_int(5 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ is
  port (
    aclk_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[1][0]_0\ : out STD_LOGIC;
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : out STD_LOGIC;
    aclk_1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : in STD_LOGIC;
    \pntr_rchd_end_addr0_carry__1_0\ : in STD_LOGIC;
    \active_ch_dly_reg[4]_9\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ : entity is "mcf_data_flow_logic";
end \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^active_ch_dly_reg[1][0]_0\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[4][0]\ : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \eqOp_carry__0_n_3\ : STD_LOGIC;
  signal eqOp_carry_n_0 : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\ : STD_LOGIC;
  signal lsb_eql : STD_LOGIC;
  signal msb_eql : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_5 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal sdpram_top_inst_n_48 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_50 : STD_LOGIC;
  signal sdpram_top_inst_n_51 : STD_LOGIC;
  signal sdpram_top_inst_n_52 : STD_LOGIC;
  signal sdpram_top_inst_n_53 : STD_LOGIC;
  signal sdpram_top_inst_n_54 : STD_LOGIC;
  signal sdpram_top_inst_n_55 : STD_LOGIC;
  signal sdpram_top_inst_n_56 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal we_int : STD_LOGIC;
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  D(0) <= \^d\(0);
  \active_ch_dly_reg[1][0]_0\ <= \^active_ch_dly_reg[1][0]_0\;
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^d\(0),
      Q => \active_ch_dly_reg_n_0_[0][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[0][0]\,
      Q => \^active_ch_dly_reg[1][0]_0\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[1][0]_0\,
      Q => \active_ch_dly_reg_n_0_[2][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[2][0]\,
      Q => \active_ch_dly_reg_n_0_[3][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[3][0]\,
      Q => \active_ch_dly_reg_n_0_[4][0]\,
      R => Q(1)
    );
depth_rom_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0_126\
     port map (
      D(1) => s2mm_reg_slice_inst_n_0,
      D(0) => \^d\(0),
      Q(1) => depth_rom_inst_n_0,
      Q(0) => depth_rom_inst_n_1,
      aclk => aclk,
      \greg_out.QSPO_reg[16]_0\(0) => Q(0)
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp_carry_n_0,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\,
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\,
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp_carry_n_0,
      CO(3 downto 2) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => lsb_eql,
      CO(0) => \eqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\
    );
\eqOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__0/i__carry_n_0\,
      CO(2) => \eqOp_inferred__0/i__carry_n_1\,
      CO(1) => \eqOp_inferred__0/i__carry_n_2\,
      CO(0) => \eqOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\,
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\
    );
\eqOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => msb_eql,
      CO(0) => \eqOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\
    );
\gptr_mcdf.gch_idle.pntr_eql_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized0\
     port map (
      CO(0) => msb_eql,
      Q(0) => Q(1),
      aclk => aclk,
      \gstage1.q_dly_reg[0]_0\(0) => lsb_eql,
      pntrs_eql_dly => pntrs_eql_dly
    );
\gptr_mcdf.gch_idle.rdp_dly_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay
     port map (
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      Q(0) => Q(1),
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\,
      aclk => aclk,
      \eqOp_inferred__0/i__carry__0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\,
      \eqOp_inferred__0/i__carry__0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\,
      \gstage1.q_dly_reg[15]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      \gstage1.q_dly_reg[30]_0\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[30]_0\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[30]_0\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[30]_0\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[30]_0\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[30]_0\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[30]_0\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[30]_0\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[30]_0\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[30]_0\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[30]_0\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[30]_0\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[30]_0\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[30]_0\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \gstage1.q_dly_reg[30]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\,
      \gstage1.q_dly_reg[31]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      sdpo_int(31 downto 0) => sdpo_int(31 downto 0)
    );
\gptr_mcdf.gch_idle.wrp_dly_inst\: entity work.vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay_127
     port map (
      A(12) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\,
      A(11) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\,
      A(10) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      A(9) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      A(8) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\,
      A(7) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\,
      A(6) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\,
      A(5) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\,
      A(4) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\,
      A(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\,
      A(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\,
      A(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\,
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      D(16) => s2mm_reg_slice_inst_n_5,
      D(15) => sdpram_top_inst_n_29,
      D(14) => sdpram_top_inst_n_30,
      D(13) => sdpram_top_inst_n_31,
      D(12) => sdpram_top_inst_n_32,
      D(11) => sdpram_top_inst_n_33,
      D(10) => sdpram_top_inst_n_34,
      D(9) => sdpram_top_inst_n_35,
      D(8) => sdpram_top_inst_n_36,
      D(7) => sdpram_top_inst_n_37,
      D(6) => sdpram_top_inst_n_38,
      D(5) => sdpram_top_inst_n_39,
      D(4) => sdpram_top_inst_n_40,
      D(3) => sdpram_top_inst_n_41,
      D(2) => sdpram_top_inst_n_42,
      D(1) => sdpram_top_inst_n_43,
      D(0) => sdpram_top_inst_n_44,
      Q(0) => Q(1),
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\,
      aclk => aclk,
      \eqOp_inferred__0/i__carry__0\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \eqOp_inferred__0/i__carry__0\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \eqOp_inferred__0/i__carry__0\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \eqOp_inferred__0/i__carry__0\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \eqOp_inferred__0/i__carry__0\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \eqOp_inferred__0/i__carry__0\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \eqOp_inferred__0/i__carry__0\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \eqOp_inferred__0/i__carry__0\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \eqOp_inferred__0/i__carry__0\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \eqOp_inferred__0/i__carry__0\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \eqOp_inferred__0/i__carry__0\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \eqOp_inferred__0/i__carry__0\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \eqOp_inferred__0/i__carry__0\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \eqOp_inferred__0/i__carry__0\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \eqOp_inferred__0/i__carry__0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\,
      \gstage1.q_dly_reg[12]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\,
      \gstage1.q_dly_reg[15]_0\ => sdpram_top_inst_n_45,
      \gstage1.q_dly_reg[16]_0\ => sdpram_top_inst_n_46,
      \gstage1.q_dly_reg[17]_0\ => sdpram_top_inst_n_47,
      \gstage1.q_dly_reg[18]_0\ => sdpram_top_inst_n_48,
      \gstage1.q_dly_reg[19]_0\ => sdpram_top_inst_n_49,
      \gstage1.q_dly_reg[20]_0\ => sdpram_top_inst_n_50,
      \gstage1.q_dly_reg[21]_0\ => sdpram_top_inst_n_17,
      \gstage1.q_dly_reg[22]_0\ => sdpram_top_inst_n_51,
      \gstage1.q_dly_reg[23]_0\ => sdpram_top_inst_n_52,
      \gstage1.q_dly_reg[24]_0\ => sdpram_top_inst_n_53,
      \gstage1.q_dly_reg[25]_0\(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\,
      \gstage1.q_dly_reg[25]_0\(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\,
      \gstage1.q_dly_reg[25]_0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\,
      \gstage1.q_dly_reg[25]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\,
      \gstage1.q_dly_reg[25]_1\ => sdpram_top_inst_n_54,
      \gstage1.q_dly_reg[26]_0\ => sdpram_top_inst_n_55,
      \gstage1.q_dly_reg[27]_0\ => sdpram_top_inst_n_56,
      \gstage1.q_dly_reg[28]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\,
      \gstage1.q_dly_reg[31]_0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\,
      \gstage1.q_dly_reg[31]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized0\
     port map (
      A(12) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\,
      A(11) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\,
      A(10) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      A(9) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      A(8) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\,
      A(7) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\,
      A(6) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\,
      A(5) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\,
      A(4) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\,
      A(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\,
      A(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\,
      A(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\,
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => \active_ch_dly_reg_n_0_[4][0]\,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_9\ => \active_ch_dly_reg[4]_9\,
      \gclr.prog_full_i_reg_0\ => \gclr.prog_full_i_reg\,
      \gin_reg.rd_pntr_roll_over_dly_reg_0\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sdpram_top_inst_n_18,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_19,
      S(2) => sdpram_top_inst_n_20,
      S(1) => sdpram_top_inst_n_21,
      S(0) => sdpram_top_inst_n_22
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_16,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_12,
      S(2) => sdpram_top_inst_n_13,
      S(1) => sdpram_top_inst_n_14,
      S(0) => sdpram_top_inst_n_15
    );
\pntr_rchd_end_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(3) => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__1_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__1_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_4,
      DI(2) => sdpram_top_inst_n_5,
      DI(1) => sdpram_top_inst_n_6,
      DI(0) => sdpram_top_inst_n_7,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_8,
      S(2) => sdpram_top_inst_n_9,
      S(1) => sdpram_top_inst_n_10,
      S(0) => sdpram_top_inst_n_11
    );
\pntr_rchd_end_addr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__2_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sdpram_top_inst_n_23,
      DI(1) => sdpram_top_inst_n_24,
      DI(0) => sdpram_top_inst_n_25,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => sdpram_top_inst_n_26,
      S(1) => sdpram_top_inst_n_27,
      S(0) => sdpram_top_inst_n_28
    );
s2mm_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_128\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(1) => s2mm_reg_slice_inst_n_0,
      D(0) => \^d\(0),
      O(0) => sdpram_top_inst_n_1,
      WR_DATA(0) => s2mm_reg_slice_inst_n_4,
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\(0) => s2mm_reg_slice_inst_n_5,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_pf_dly_reg[0]\ => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(0) => sdpram_top_inst_n_2,
      we_int => we_int
    );
sdpram_top_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_sdpram_top_129
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(0) => \^d\(0),
      DI(3) => sdpram_top_inst_n_4,
      DI(2) => sdpram_top_inst_n_5,
      DI(1) => sdpram_top_inst_n_6,
      DI(0) => sdpram_top_inst_n_7,
      O(0) => sdpram_top_inst_n_1,
      S(3) => sdpram_top_inst_n_8,
      S(2) => sdpram_top_inst_n_9,
      S(1) => sdpram_top_inst_n_10,
      S(0) => sdpram_top_inst_n_11,
      WR_DATA(0) => s2mm_reg_slice_inst_n_4,
      aclk => aclk,
      aclk_0 => aclk_0,
      aclk_1(0) => sdpram_top_inst_n_18,
      aclk_2(3) => sdpram_top_inst_n_19,
      aclk_2(2) => sdpram_top_inst_n_20,
      aclk_2(1) => sdpram_top_inst_n_21,
      aclk_2(0) => sdpram_top_inst_n_22,
      aclk_3(2) => sdpram_top_inst_n_23,
      aclk_3(1) => sdpram_top_inst_n_24,
      aclk_3(0) => sdpram_top_inst_n_25,
      aclk_4(2) => sdpram_top_inst_n_26,
      aclk_4(1) => sdpram_top_inst_n_27,
      aclk_4(0) => sdpram_top_inst_n_28,
      aclk_5(12 downto 0) => aclk_1(12 downto 0),
      \gfwd_mode.m_valid_i_reg\ => sdpram_top_inst_n_17,
      \gfwd_mode.m_valid_i_reg_0\(15) => sdpram_top_inst_n_29,
      \gfwd_mode.m_valid_i_reg_0\(14) => sdpram_top_inst_n_30,
      \gfwd_mode.m_valid_i_reg_0\(13) => sdpram_top_inst_n_31,
      \gfwd_mode.m_valid_i_reg_0\(12) => sdpram_top_inst_n_32,
      \gfwd_mode.m_valid_i_reg_0\(11) => sdpram_top_inst_n_33,
      \gfwd_mode.m_valid_i_reg_0\(10) => sdpram_top_inst_n_34,
      \gfwd_mode.m_valid_i_reg_0\(9) => sdpram_top_inst_n_35,
      \gfwd_mode.m_valid_i_reg_0\(8) => sdpram_top_inst_n_36,
      \gfwd_mode.m_valid_i_reg_0\(7) => sdpram_top_inst_n_37,
      \gfwd_mode.m_valid_i_reg_0\(6) => sdpram_top_inst_n_38,
      \gfwd_mode.m_valid_i_reg_0\(5) => sdpram_top_inst_n_39,
      \gfwd_mode.m_valid_i_reg_0\(4) => sdpram_top_inst_n_40,
      \gfwd_mode.m_valid_i_reg_0\(3) => sdpram_top_inst_n_41,
      \gfwd_mode.m_valid_i_reg_0\(2) => sdpram_top_inst_n_42,
      \gfwd_mode.m_valid_i_reg_0\(1) => sdpram_top_inst_n_43,
      \gfwd_mode.m_valid_i_reg_0\(0) => sdpram_top_inst_n_44,
      \gfwd_mode.m_valid_i_reg_1\ => sdpram_top_inst_n_45,
      \gfwd_mode.m_valid_i_reg_10\ => sdpram_top_inst_n_54,
      \gfwd_mode.m_valid_i_reg_11\ => sdpram_top_inst_n_55,
      \gfwd_mode.m_valid_i_reg_12\ => sdpram_top_inst_n_56,
      \gfwd_mode.m_valid_i_reg_2\ => sdpram_top_inst_n_46,
      \gfwd_mode.m_valid_i_reg_3\ => sdpram_top_inst_n_47,
      \gfwd_mode.m_valid_i_reg_4\ => sdpram_top_inst_n_48,
      \gfwd_mode.m_valid_i_reg_5\ => sdpram_top_inst_n_49,
      \gfwd_mode.m_valid_i_reg_6\ => sdpram_top_inst_n_50,
      \gfwd_mode.m_valid_i_reg_7\ => sdpram_top_inst_n_51,
      \gfwd_mode.m_valid_i_reg_8\ => sdpram_top_inst_n_52,
      \gfwd_mode.m_valid_i_reg_9\ => sdpram_top_inst_n_53,
      \gfwd_mode.storage_data1_reg[0]\(3) => sdpram_top_inst_n_12,
      \gfwd_mode.storage_data1_reg[0]\(2) => sdpram_top_inst_n_13,
      \gfwd_mode.storage_data1_reg[0]\(1) => sdpram_top_inst_n_14,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdpram_top_inst_n_15,
      \gin_reg.rd_pntr_pf_dly_reg[0]\ => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      \gin_reg.rd_pntr_pf_dly_reg[10]\(0) => \gin_reg.rd_pntr_pf_dly_reg[10]\(0),
      \init_addr_reg[0]\(0) => sdpram_top_inst_n_16,
      \pntr_rchd_end_addr0_carry__1\ => \pntr_rchd_end_addr0_carry__1_0\,
      pntr_roll_over => pntr_roll_over,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(0) => sdpram_top_inst_n_2,
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ is
  port (
    active_ch_dly_reg_r_1_0 : out STD_LOGIC;
    active_ch_dly_reg_r_2_0 : out STD_LOGIC;
    \active_ch_dly_reg[4]_0\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    aclk_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gfwd_mode.storage_data1_reg[25]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    aclk_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC;
    \greg_out.QSPO_reg[11]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    geqOp_carry : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENA_dly_D_4 : in STD_LOGIC;
    ENA_dly_D_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ : entity is "mcf_data_flow_logic";
end \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QSPO : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal active_ch_dly_reg_r_0_n_0 : STD_LOGIC;
  signal \^active_ch_dly_reg_r_1_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg_r_2_0\ : STD_LOGIC;
  signal active_ch_dly_reg_r_n_0 : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  active_ch_dly_reg_r_1_0 <= \^active_ch_dly_reg_r_1_0\;
  active_ch_dly_reg_r_2_0 <= \^active_ch_dly_reg_r_2_0\;
  sdpo_int(5 downto 0) <= \^sdpo_int\(5 downto 0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => storage_data1(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_0\,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      I1 => \^active_ch_dly_reg_r_2_0\,
      O => active_ch_dly_reg_gate_n_0
    );
active_ch_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => active_ch_dly_reg_r_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_n_0,
      Q => active_ch_dly_reg_r_0_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_0_n_0,
      Q => \^active_ch_dly_reg_r_1_0\,
      R => Q(1)
    );
active_ch_dly_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg_r_1_0\,
      Q => \^active_ch_dly_reg_r_2_0\,
      R => Q(1)
    );
depth_rom_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2\
     port map (
      D(1) => QSPO(11),
      D(0) => QSPO(6),
      Q(0) => Q(0),
      aclk => aclk,
      \greg_out.QSPO_reg[11]_0\ => \greg_out.QSPO_reg[11]\,
      storage_data1(0) => storage_data1(0)
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1\
     port map (
      D(1) => QSPO(11),
      D(0) => QSPO(6),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      geqOp_carry_0 => geqOp_carry,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(11 downto 0) => D(11 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg_0\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[11]_0\(11 downto 0) => wr_data_i(11 downto 0),
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\
     port map (
      D(26 downto 21) => \^sdpo_int\(5 downto 0),
      D(20 downto 14) => S_PAYLOAD_DATA(20 downto 14),
      D(13 downto 6) => \gfwd_mode.storage_data1_reg[13]\(7 downto 0),
      D(5 downto 0) => S_PAYLOAD_DATA(5 downto 0),
      E(0) => p_0_out_0,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENA_dly_D_5 => ENA_dly_D_5,
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.storage_data1_reg[25]_0\(25 downto 0) => \gfwd_mode.storage_data1_reg[25]\(25 downto 0),
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_17,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_18,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => S(0),
      S(2) => sdpram_top_inst_n_31,
      S(1) => sdpram_top_inst_n_32,
      S(0) => sdpram_top_inst_n_33
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => DI(0),
      DI(0) => sdpram_top_inst_n_16,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"01",
      S(1) => sdpram_top_inst_n_3,
      S(0) => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
s2mm_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => \^co\(0),
      E(0) => p_0_out_0,
      O(0) => sdpram_top_inst_n_1,
      Q(6) => S_PAYLOAD_DATA(14),
      Q(5 downto 0) => S_PAYLOAD_DATA(5 downto 0),
      WR_DATA(1) => WR_DATA_0(11),
      WR_DATA(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[15]_0\(0) => \gfwd_mode.storage_data1_reg[15]\(0),
      \gfwd_mode.storage_data1_reg[15]_1\(6 downto 0) => \gfwd_mode.storage_data1_reg[15]_0\(6 downto 0),
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(1) => \^sdpo_int\(5),
      sdpo_int(0) => S_PAYLOAD_DATA(15),
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => \^co\(0),
      DI(0) => sdpram_top_inst_n_16,
      O(0) => sdpram_top_inst_n_1,
      S(0) => sdpram_top_inst_n_3,
      WR_DATA(1) => WR_DATA_0(11),
      WR_DATA(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      aclk_0 => aclk_0,
      aclk_1(2) => sdpram_top_inst_n_31,
      aclk_1(1) => sdpram_top_inst_n_32,
      aclk_1(0) => sdpram_top_inst_n_33,
      aclk_2(11 downto 0) => aclk_1(11 downto 0),
      \gfwd_mode.m_valid_i_reg\(11 downto 0) => wr_data_i(11 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[11]\(0) => \gin_reg.wr_pntr_pf_dly_reg[11]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[7]\ => \gin_reg.wr_pntr_pf_dly_reg[7]\,
      \init_addr_reg[0]\(1) => sdpram_top_inst_n_17,
      \init_addr_reg[0]\(0) => sdpram_top_inst_n_18,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 6) => \^sdpo_int\(5 downto 0),
      sdpo_int(5 downto 0) => S_PAYLOAD_DATA(20 downto 15),
      storage_data1(0) => storage_data1(0),
      we_int => s2mm_reg_slice_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    aclk_0 : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_2 : out STD_LOGIC;
    ENB_I_3 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \active_ch_dly_reg[4][0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gclr.prog_full_i_reg_0\ : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \active_ch_dly_reg[4]_0\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENB_dly_D : in STD_LOGIC;
    ENB_dly_D_6 : in STD_LOGIC;
    ENB_dly_D_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ : entity is "mcf_data_flow_logic";
end \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[4][0]\ : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_5 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_6 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_7 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg_n_0_[4][0]\,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      I1 => \active_ch_dly_reg[4][0]_1\,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2_30\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \greg_out.QSPO_reg[11]_0\ => s2mm_reg_slice_inst_n_7,
      \greg_out.QSPO_reg[6]_0\(0) => \^gfwd_mode.storage_data1_reg[0]\
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => \active_ch_dly_reg_n_0_[4][0]\,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_0\ => \active_ch_dly_reg[4]_0\,
      \gclr.prog_full_i_reg_0\ => \gclr.prog_full_i_reg\,
      \gclr.prog_full_i_reg_1\ => \gclr.prog_full_i_reg_0\,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(11) => s2mm_reg_slice_inst_n_6,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(10) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(9) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(8) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(7) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(6) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(5) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(4) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(3) => sdpram_top_inst_n_32,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(2) => sdpram_top_inst_n_33,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(1) => sdpram_top_inst_n_34,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(0) => sdpram_top_inst_n_35,
      \gin_reg.rd_pntr_roll_over_dly_reg_0\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[11]_0\(11 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[11]\(11 downto 0),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => p_0_out_0,
      ENB_I => ENB_I,
      ENB_I_2 => ENB_I_2,
      ENB_I_3 => ENB_I_3,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_6 => ENB_dly_D_6,
      ENB_dly_D_7 => ENB_dly_D_7,
      Q(12 downto 0) => \gfwd_mode.storage_data1_reg[12]\(12 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_19,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_20,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_21,
      S(2) => sdpram_top_inst_n_22,
      S(1) => sdpram_top_inst_n_23,
      S(0) => sdpram_top_inst_n_24
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => sdpram_top_inst_n_17,
      DI(0) => sdpram_top_inst_n_18,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"01",
      S(1) => sdpram_top_inst_n_3,
      S(0) => sdpram_top_inst_n_4
    );
s2mm_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\
     port map (
      CO(0) => pntr_rchd_end_addr,
      E(0) => p_0_out_0,
      O(0) => sdpram_top_inst_n_1,
      S(0) => s2mm_reg_slice_inst_n_5,
      WR_DATA(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg_0\(0) => s2mm_reg_slice_inst_n_6,
      \gfwd_mode.storage_data1_reg[0]_0\ => s2mm_reg_slice_inst_n_7,
      \gfwd_mode.storage_data1_reg[0]_1\ => \gfwd_mode.storage_data1_reg[0]_0\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(1) => sdpram_top_inst_n_5,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(1) => sdpram_top_inst_n_17,
      DI(0) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_1,
      S(0) => s2mm_reg_slice_inst_n_5,
      WR_DATA(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      aclk_0 => aclk_0,
      aclk_1(11 downto 0) => sdpo_int(11 downto 0),
      \gfwd_mode.m_valid_i_reg\(10) => sdpram_top_inst_n_25,
      \gfwd_mode.m_valid_i_reg\(9) => sdpram_top_inst_n_26,
      \gfwd_mode.m_valid_i_reg\(8) => sdpram_top_inst_n_27,
      \gfwd_mode.m_valid_i_reg\(7) => sdpram_top_inst_n_28,
      \gfwd_mode.m_valid_i_reg\(6) => sdpram_top_inst_n_29,
      \gfwd_mode.m_valid_i_reg\(5) => sdpram_top_inst_n_30,
      \gfwd_mode.m_valid_i_reg\(4) => sdpram_top_inst_n_31,
      \gfwd_mode.m_valid_i_reg\(3) => sdpram_top_inst_n_32,
      \gfwd_mode.m_valid_i_reg\(2) => sdpram_top_inst_n_33,
      \gfwd_mode.m_valid_i_reg\(1) => sdpram_top_inst_n_34,
      \gfwd_mode.m_valid_i_reg\(0) => sdpram_top_inst_n_35,
      \gfwd_mode.storage_data1_reg[0]\(3) => sdpram_top_inst_n_21,
      \gfwd_mode.storage_data1_reg[0]\(2) => sdpram_top_inst_n_22,
      \gfwd_mode.storage_data1_reg[0]\(1) => sdpram_top_inst_n_23,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdpram_top_inst_n_24,
      \gfwd_mode.storage_data1_reg[8]\(0) => \^gfwd_mode.storage_data1_reg[0]\,
      \init_addr_reg[0]\(1) => sdpram_top_inst_n_3,
      \init_addr_reg[0]\(0) => sdpram_top_inst_n_4,
      \init_addr_reg[0]_0\(1) => sdpram_top_inst_n_19,
      \init_addr_reg[0]_0\(0) => sdpram_top_inst_n_20,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => storage_data1(0),
      we_int => s2mm_reg_slice_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_1\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    aclk_0 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[24]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    i_primitive : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]_0\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    geqOp_carry : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENA_dly_D_4 : in STD_LOGIC;
    ENA_dly_D_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ : entity is "mcf_data_flow_logic";
end \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QSPO : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_21 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(0) <= \^q\(0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^q\(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_1\,
      R => i_primitive(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      I1 => \active_ch_dly_reg[4][0]_0\,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5\
     port map (
      D(1) => QSPO(11),
      D(0) => QSPO(6),
      Q(0) => \^q\(0),
      aclk => aclk,
      \greg_out.QSPO_reg[11]_0\(0) => i_primitive(0),
      \greg_out.QSPO_reg[11]_1\ => s2mm_reg_slice_inst_n_21
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1_56\
     port map (
      D(1) => QSPO(11),
      D(0) => QSPO(6),
      aclk => aclk,
      geqOp_carry_0 => geqOp_carry,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(11 downto 0) => D(11 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg_0\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[11]_0\(11 downto 0) => wr_data_i(11 downto 0),
      i_primitive(1 downto 0) => i_primitive(1 downto 0),
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\
     port map (
      E(0) => p_0_out_0,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENA_dly_D_5 => ENA_dly_D_5,
      S_PAYLOAD_DATA(25 downto 0) => S_PAYLOAD_DATA(25 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.storage_data1_reg[24]_0\(24 downto 0) => \gfwd_mode.storage_data1_reg[24]\(24 downto 0),
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_19,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_20,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_21,
      S(2) => sdpram_top_inst_n_22,
      S(1) => sdpram_top_inst_n_23,
      S(0) => sdpram_top_inst_n_24
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => sdpram_top_inst_n_17,
      DI(0) => sdpram_top_inst_n_18,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"01",
      S(1) => sdpram_top_inst_n_3,
      S(0) => sdpram_top_inst_n_4
    );
s2mm_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\
     port map (
      CO(0) => pntr_rchd_end_addr,
      E(0) => p_0_out_0,
      O(0) => sdpram_top_inst_n_1,
      Q(14 downto 1) => S_PAYLOAD_DATA(13 downto 0),
      Q(0) => \^q\(0),
      S(0) => s2mm_reg_slice_inst_n_4,
      WR_DATA(0) => s2mm_reg_slice_inst_n_1,
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\(0) => wr_data_i(11),
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\ => s2mm_reg_slice_inst_n_21,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[14]_0\(14 downto 0) => \gfwd_mode.storage_data1_reg[14]\(14 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[11]\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(1) => S_PAYLOAD_DATA(25),
      sdpo_int(0) => S_PAYLOAD_DATA(14),
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_57\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(1) => sdpram_top_inst_n_17,
      DI(0) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_1,
      S(0) => s2mm_reg_slice_inst_n_4,
      aclk => aclk,
      aclk_0 => aclk_0,
      aclk_1(11 downto 0) => sdpo_int(11 downto 0),
      \gfwd_mode.m_valid_i_reg\(10 downto 0) => wr_data_i(10 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(3) => sdpram_top_inst_n_21,
      \gfwd_mode.storage_data1_reg[0]\(2) => sdpram_top_inst_n_22,
      \gfwd_mode.storage_data1_reg[0]\(1) => sdpram_top_inst_n_23,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdpram_top_inst_n_24,
      \gin_reg.wr_pntr_pf_dly_reg[1]\(0) => s2mm_reg_slice_inst_n_1,
      \gin_reg.wr_pntr_pf_dly_reg[7]\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[7]_0\ => \gin_reg.wr_pntr_pf_dly_reg[7]_0\,
      \init_addr_reg[0]\(1) => sdpram_top_inst_n_3,
      \init_addr_reg[0]\(0) => sdpram_top_inst_n_4,
      \init_addr_reg[0]_0\(1) => sdpram_top_inst_n_19,
      \init_addr_reg[0]_0\(0) => sdpram_top_inst_n_20,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 0) => S_PAYLOAD_DATA(25 downto 14),
      storage_data1(0) => \^q\(0),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    aclk_0 : out STD_LOGIC;
    \pf_thresh_dly_reg[2][4]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_2 : out STD_LOGIC;
    ENB_I_3 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \active_ch_dly_reg[4][0]_1\ : in STD_LOGIC;
    i_primitive : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \active_ch_dly_reg[4]_1\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENB_dly_D : in STD_LOGIC;
    ENB_dly_D_6 : in STD_LOGIC;
    ENB_dly_D_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ : entity is "mcf_data_flow_logic";
end \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[4][0]\ : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_6 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_7 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg_n_0_[4][0]\,
      R => i_primitive(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      I1 => \active_ch_dly_reg[4][0]_1\,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5_80\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      aclk => aclk,
      \greg_out.QSPO_reg[11]_0\(0) => i_primitive(0),
      \greg_out.QSPO_reg[11]_1\ => s2mm_reg_slice_inst_n_7,
      \greg_out.QSPO_reg[6]_0\(0) => \^gfwd_mode.storage_data1_reg[0]\
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2_81\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q_reg => \active_ch_dly_reg_n_0_[4][0]\,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_1\ => \active_ch_dly_reg[4]_1\,
      \gclr.prog_full_i_reg_0\ => \gclr.prog_full_i_reg\,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(11) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(10) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(9) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(8) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(7) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(6) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(5) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(4) => sdpram_top_inst_n_32,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(3) => sdpram_top_inst_n_33,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(2) => sdpram_top_inst_n_34,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(1) => sdpram_top_inst_n_35,
      \gin_reg.rd_pntr_pf_dly_reg[11]_0\(0) => sdpram_top_inst_n_36,
      \gin_reg.rd_pntr_roll_over_dly_reg_0\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[11]_0\(11 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[11]\(11 downto 0),
      i_primitive(1 downto 0) => i_primitive(1 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[0][4]_0\ => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      \pf_thresh_dly_reg[2][4]_0\ => \pf_thresh_dly_reg[2][4]\,
      pntr_roll_over => pntr_roll_over
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_rom__parameterized3\
     port map (
      aclk => aclk,
      \greg_out.QSPO_reg[4]_0\ => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      \greg_out.QSPO_reg[4]_1\(0) => i_primitive(0)
    );
mcf2awgen_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_82\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => p_0_out_0,
      ENB_I => ENB_I,
      ENB_I_2 => ENB_I_2,
      ENB_I_3 => ENB_I_3,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_6 => ENB_dly_D_6,
      ENB_dly_D_7 => ENB_dly_D_7,
      Q(12 downto 0) => \gfwd_mode.storage_data1_reg[12]\(12 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_19,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_20,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_21,
      S(2) => sdpram_top_inst_n_22,
      S(1) => sdpram_top_inst_n_23,
      S(0) => sdpram_top_inst_n_24
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => sdpram_top_inst_n_17,
      DI(0) => sdpram_top_inst_n_18,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"01",
      S(1) => sdpram_top_inst_n_3,
      S(0) => sdpram_top_inst_n_4
    );
s2mm_reg_slice_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_83\
     port map (
      CO(0) => pntr_rchd_end_addr,
      E(0) => p_0_out_0,
      O(0) => sdpram_top_inst_n_1,
      S(0) => s2mm_reg_slice_inst_n_6,
      WR_DATA(1) => s2mm_reg_slice_inst_n_2,
      WR_DATA(0) => s2mm_reg_slice_inst_n_3,
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[0]_0\ => s2mm_reg_slice_inst_n_7,
      \gfwd_mode.storage_data1_reg[0]_1\ => \gfwd_mode.storage_data1_reg[0]_0\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(1) => sdpram_top_inst_n_5,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_4
    );
sdpram_top_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_84\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(1) => sdpram_top_inst_n_17,
      DI(0) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_1,
      Q(0) => Q(0),
      S(0) => s2mm_reg_slice_inst_n_6,
      WR_DATA(1) => s2mm_reg_slice_inst_n_2,
      WR_DATA(0) => s2mm_reg_slice_inst_n_3,
      aclk => aclk,
      aclk_0 => aclk_0,
      aclk_1(11 downto 0) => sdpo_int(11 downto 0),
      \gfwd_mode.m_valid_i_reg\(11) => sdpram_top_inst_n_25,
      \gfwd_mode.m_valid_i_reg\(10) => sdpram_top_inst_n_26,
      \gfwd_mode.m_valid_i_reg\(9) => sdpram_top_inst_n_27,
      \gfwd_mode.m_valid_i_reg\(8) => sdpram_top_inst_n_28,
      \gfwd_mode.m_valid_i_reg\(7) => sdpram_top_inst_n_29,
      \gfwd_mode.m_valid_i_reg\(6) => sdpram_top_inst_n_30,
      \gfwd_mode.m_valid_i_reg\(5) => sdpram_top_inst_n_31,
      \gfwd_mode.m_valid_i_reg\(4) => sdpram_top_inst_n_32,
      \gfwd_mode.m_valid_i_reg\(3) => sdpram_top_inst_n_33,
      \gfwd_mode.m_valid_i_reg\(2) => sdpram_top_inst_n_34,
      \gfwd_mode.m_valid_i_reg\(1) => sdpram_top_inst_n_35,
      \gfwd_mode.m_valid_i_reg\(0) => sdpram_top_inst_n_36,
      \gfwd_mode.storage_data1_reg[0]\(1) => sdpram_top_inst_n_3,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdpram_top_inst_n_4,
      \gfwd_mode.storage_data1_reg[0]_0\(3) => sdpram_top_inst_n_21,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => sdpram_top_inst_n_22,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => sdpram_top_inst_n_23,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => sdpram_top_inst_n_24,
      \init_addr_reg[0]\(1) => sdpram_top_inst_n_19,
      \init_addr_reg[0]\(0) => sdpram_top_inst_n_20,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_mpf is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg_0 : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]_0\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_mpf : entity is "vfifo_ar_mpf";
end vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_mpf;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_mpf is
  signal curr_state : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal pkt_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^pkt_cnt_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pkt_cntr : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  \pkt_cnt_reg_reg[0]_0\(0) <= \^pkt_cnt_reg_reg[0]_0\(0);
ar_fifo_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\
     port map (
      D(5 downto 0) => pkt_cntr(5 downto 0),
      E(0) => E(0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg_0,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\ => \gfwd_rev.state_reg[0]\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      next_state => next_state,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\ => \pkt_cnt_reg_reg[2]_0\,
      \pkt_cnt_reg_reg[5]\(5 downto 1) => pkt_cnt_reg(5 downto 1),
      \pkt_cnt_reg_reg[5]\(0) => \^pkt_cnt_reg_reg[0]_0\(0),
      prog_full_i_0 => prog_full_i_0,
      ram_empty_i_reg => ram_empty_i_reg,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => curr_state,
      R => Q(0)
    );
\pkt_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(0),
      Q => \^pkt_cnt_reg_reg[0]_0\(0),
      R => Q(0)
    );
\pkt_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(1),
      Q => pkt_cnt_reg(1),
      R => Q(0)
    );
\pkt_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(2),
      Q => pkt_cnt_reg(2),
      R => Q(0)
    );
\pkt_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(3),
      Q => pkt_cnt_reg(3),
      R => Q(0)
    );
\pkt_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(4),
      Q => pkt_cnt_reg(4),
      R => Q(0)
    );
\pkt_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(5),
      Q => pkt_cnt_reg(5),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]\(32 downto 0) => \goreg_bm.dout_i_reg[32]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      prog_full_i_0 => prog_full_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[40]\ : in STD_LOGIC;
    \ram_full_fb_i_i_3__1\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\
     port map (
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[40]\ => \gfwd_mode.storage_data1_reg[40]\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(9 downto 0) => \goreg_bm.dout_i_reg[13]\(9 downto 0),
      \goreg_bm.dout_i_reg[7]\ => \goreg_bm.dout_i_reg[7]\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\(0) => \pkt_cnt_reg_reg[2]\(0),
      prog_full_i => prog_full_i,
      \ram_full_fb_i_i_3__1\ => \ram_full_fb_i_i_3__1\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo is
  port (
    sdp_rd_addr_in_i : out STD_LOGIC;
    ram_init_done_i : out STD_LOGIC;
    rom_rd_addr_i : out STD_LOGIC;
    mcdf_to_awgen_tvalid : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    \active_ch_dly_reg[1][0]\ : out STD_LOGIC;
    \active_ch_dly_reg[1][0]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]\ : out STD_LOGIC_VECTOR ( 66 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_4\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \no_of_bytes_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo : entity is "multi_channel_fifo";
end vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo is
  signal \active_ch_dly_reg[4]_9\ : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_0 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_3 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_100 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_101 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_102 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_103 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_104 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_105 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_106 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_107 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_108 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_109 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_110 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_111 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_112 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_113 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_114 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_115 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_116 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_117 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_118 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_119 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_120 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_3 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_89 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_90 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_91 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_92 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_93 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_94 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_95 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_96 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_97 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_98 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_99 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal pntrs_eql_dly : STD_LOGIC;
  signal \^ram_init_done_i\ : STD_LOGIC;
  signal rd_pntr_pf : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^rom_rd_addr_i\ : STD_LOGIC;
  signal rom_rd_addr_int_1 : STD_LOGIC;
  signal \^sdp_rd_addr_in_i\ : STD_LOGIC;
  signal sdp_rd_addr_out_i : STD_LOGIC;
begin
  ram_init_done_i <= \^ram_init_done_i\;
  rom_rd_addr_i <= \^rom_rd_addr_i\;
  sdp_rd_addr_in_i <= \^sdp_rd_addr_in_i\;
mcf_dfl_rd_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\
     port map (
      D(0) => \^sdp_rd_addr_in_i\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      aclk_0 => mcf_dfl_rd_inst_n_0,
      aclk_1(12 downto 0) => rd_pntr_pf(12 downto 0),
      \active_ch_dly_reg[1][0]_0\ => mcf_dfl_rd_inst_n_3,
      \active_ch_dly_reg[4][0]_0\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_9\ => \active_ch_dly_reg[4]_9\,
      areset_d1 => areset_d1,
      \gclr.prog_full_i_reg\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg_4\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gin_reg.rd_pntr_pf_dly_reg[0]\ => \^ram_init_done_i\,
      \gin_reg.rd_pntr_pf_dly_reg[10]\(0) => sdp_rd_addr_out_i,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_3,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      \pntr_rchd_end_addr0_carry__1_0\ => \^rom_rd_addr_i\,
      pntrs_eql_dly => pntrs_eql_dly,
      rom_rd_addr_int => rom_rd_addr_int_1,
      sdpo_int(31) => mcf_dfl_wr_inst_n_89,
      sdpo_int(30) => mcf_dfl_wr_inst_n_90,
      sdpo_int(29) => mcf_dfl_wr_inst_n_91,
      sdpo_int(28) => mcf_dfl_wr_inst_n_92,
      sdpo_int(27) => mcf_dfl_wr_inst_n_93,
      sdpo_int(26) => mcf_dfl_wr_inst_n_94,
      sdpo_int(25) => mcf_dfl_wr_inst_n_95,
      sdpo_int(24) => mcf_dfl_wr_inst_n_96,
      sdpo_int(23) => mcf_dfl_wr_inst_n_97,
      sdpo_int(22) => mcf_dfl_wr_inst_n_98,
      sdpo_int(21) => mcf_dfl_wr_inst_n_99,
      sdpo_int(20) => mcf_dfl_wr_inst_n_100,
      sdpo_int(19) => mcf_dfl_wr_inst_n_101,
      sdpo_int(18) => mcf_dfl_wr_inst_n_102,
      sdpo_int(17) => mcf_dfl_wr_inst_n_103,
      sdpo_int(16) => mcf_dfl_wr_inst_n_104,
      sdpo_int(15) => mcf_dfl_wr_inst_n_105,
      sdpo_int(14) => mcf_dfl_wr_inst_n_106,
      sdpo_int(13) => mcf_dfl_wr_inst_n_107,
      sdpo_int(12) => mcf_dfl_wr_inst_n_108,
      sdpo_int(11) => mcf_dfl_wr_inst_n_109,
      sdpo_int(10) => mcf_dfl_wr_inst_n_110,
      sdpo_int(9) => mcf_dfl_wr_inst_n_111,
      sdpo_int(8) => mcf_dfl_wr_inst_n_112,
      sdpo_int(7) => mcf_dfl_wr_inst_n_113,
      sdpo_int(6) => mcf_dfl_wr_inst_n_114,
      sdpo_int(5) => mcf_dfl_wr_inst_n_115,
      sdpo_int(4) => mcf_dfl_wr_inst_n_116,
      sdpo_int(3) => mcf_dfl_wr_inst_n_117,
      sdpo_int(2) => mcf_dfl_wr_inst_n_118,
      sdpo_int(1) => mcf_dfl_wr_inst_n_119,
      sdpo_int(0) => mcf_dfl_wr_inst_n_120
    );
mcf_dfl_wr_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(32 downto 0) => D(32 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_3,
      S(0) => S(0),
      aclk => aclk,
      aclk_0 => mcf_dfl_wr_inst_n_3,
      aclk_1(31) => mcf_dfl_wr_inst_n_89,
      aclk_1(30) => mcf_dfl_wr_inst_n_90,
      aclk_1(29) => mcf_dfl_wr_inst_n_91,
      aclk_1(28) => mcf_dfl_wr_inst_n_92,
      aclk_1(27) => mcf_dfl_wr_inst_n_93,
      aclk_1(26) => mcf_dfl_wr_inst_n_94,
      aclk_1(25) => mcf_dfl_wr_inst_n_95,
      aclk_1(24) => mcf_dfl_wr_inst_n_96,
      aclk_1(23) => mcf_dfl_wr_inst_n_97,
      aclk_1(22) => mcf_dfl_wr_inst_n_98,
      aclk_1(21) => mcf_dfl_wr_inst_n_99,
      aclk_1(20) => mcf_dfl_wr_inst_n_100,
      aclk_1(19) => mcf_dfl_wr_inst_n_101,
      aclk_1(18) => mcf_dfl_wr_inst_n_102,
      aclk_1(17) => mcf_dfl_wr_inst_n_103,
      aclk_1(16) => mcf_dfl_wr_inst_n_104,
      aclk_1(15) => mcf_dfl_wr_inst_n_105,
      aclk_1(14) => mcf_dfl_wr_inst_n_106,
      aclk_1(13) => mcf_dfl_wr_inst_n_107,
      aclk_1(12) => mcf_dfl_wr_inst_n_108,
      aclk_1(11) => mcf_dfl_wr_inst_n_109,
      aclk_1(10) => mcf_dfl_wr_inst_n_110,
      aclk_1(9) => mcf_dfl_wr_inst_n_111,
      aclk_1(8) => mcf_dfl_wr_inst_n_112,
      aclk_1(7) => mcf_dfl_wr_inst_n_113,
      aclk_1(6) => mcf_dfl_wr_inst_n_114,
      aclk_1(5) => mcf_dfl_wr_inst_n_115,
      aclk_1(4) => mcf_dfl_wr_inst_n_116,
      aclk_1(3) => mcf_dfl_wr_inst_n_117,
      aclk_1(2) => mcf_dfl_wr_inst_n_118,
      aclk_1(1) => mcf_dfl_wr_inst_n_119,
      aclk_1(0) => mcf_dfl_wr_inst_n_120,
      \active_ch_dly_reg[1][0]_0\ => \active_ch_dly_reg[1][0]\,
      \active_ch_dly_reg[1][0]_1\ => \active_ch_dly_reg[1][0]_0\,
      \active_ch_dly_reg[4]_9\ => \active_ch_dly_reg[4]_9\,
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => mcdf_to_awgen_tvalid,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_1\(0) => \gfwd_mode.m_valid_i_reg_0\(0),
      \gfwd_mode.m_valid_i_reg_2\(0) => \gfwd_mode.m_valid_i_reg_1\(0),
      \gfwd_mode.m_valid_i_reg_3\(0) => \gfwd_mode.m_valid_i_reg_2\(0),
      \gfwd_mode.m_valid_i_reg_4\ => \gfwd_mode.m_valid_i_reg_3\,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdp_rd_addr_out_i,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[45]\(0) => \gfwd_mode.storage_data1_reg[45]\(0),
      \gfwd_mode.storage_data1_reg[45]_0\(0) => \gfwd_mode.storage_data1_reg[45]_0\(0),
      \gfwd_mode.storage_data1_reg[66]\(66 downto 0) => \gfwd_mode.storage_data1_reg[66]\(66 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => rd_pntr_pf(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_0,
      \gin_reg.wr_pntr_pf_dly_reg[7]\(0) => storage_data1(0),
      \gin_reg.wr_pntr_pf_dly_reg[7]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      \init_addr_reg[0]\ => \^rom_rd_addr_i\,
      \no_of_bytes_reg[5]\(1 downto 0) => \no_of_bytes_reg[5]\(1 downto 0),
      p_0_out => p_0_out,
      pntrs_eql_dly => pntrs_eql_dly,
      ram_init_done_i_reg => \^ram_init_done_i\,
      rom_rd_addr_int => rom_rd_addr_int,
      rom_rd_addr_int_0 => rom_rd_addr_int_0,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      sdp_rd_addr_in_i_1 => sdp_rd_addr_in_i_1,
      sdp_rd_addr_in_i_2 => sdp_rd_addr_in_i_2,
      sdpo_int(5 downto 0) => sdpo_int(5 downto 0),
      storage_data1(0) => \^sdp_rd_addr_in_i\,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ is
  port (
    active_ch_dly_reg_r_1 : out STD_LOGIC;
    active_ch_dly_reg_r_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[25]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    ENB_I_2 : out STD_LOGIC;
    ENB_I_3 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \greg_out.QSPO_reg[11]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gclr.prog_full_i_reg_0\ : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENA_dly_D_4 : in STD_LOGIC;
    ENA_dly_D_5 : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ENB_dly_D_6 : in STD_LOGIC;
    ENB_dly_D_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ : entity is "multi_channel_fifo";
end \vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \active_ch_dly_reg[4]_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg_r_2\ : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_1 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_10 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_11 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_12 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_13 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_14 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_15 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_16 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_6 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_7 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_8 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_9 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_38 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_39 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_4 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_40 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_41 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_42 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_43 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_44 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_45 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_46 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_47 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_48 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_49 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  active_ch_dly_reg_r_2 <= \^active_ch_dly_reg_r_2\;
mcf_dfl_rd_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\
     port map (
      ENB_I => ENB_I,
      ENB_I_2 => ENB_I_2,
      ENB_I_3 => ENB_I_3,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_6 => ENB_dly_D_6,
      ENB_dly_D_7 => ENB_dly_D_7,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      aclk_0 => mcf_dfl_rd_inst_n_1,
      \active_ch_dly_reg[4][0]_0\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4][0]_1\ => \^active_ch_dly_reg_r_2\,
      \active_ch_dly_reg[4]_0\ => \active_ch_dly_reg[4]_0\,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gclr.prog_full_i_reg\ => \gclr.prog_full_i_reg\,
      \gclr.prog_full_i_reg_0\ => \gclr.prog_full_i_reg_0\,
      \gfwd_mode.m_valid_i_reg\ => bram_rd_en,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[12]\(12 downto 0) => \gfwd_mode.storage_data1_reg[12]\(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_4,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(11) => mcf_dfl_wr_inst_n_38,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(10) => mcf_dfl_wr_inst_n_39,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(9) => mcf_dfl_wr_inst_n_40,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(8) => mcf_dfl_wr_inst_n_41,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(7) => mcf_dfl_wr_inst_n_42,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(6) => mcf_dfl_wr_inst_n_43,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(5) => mcf_dfl_wr_inst_n_44,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(4) => mcf_dfl_wr_inst_n_45,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(3) => mcf_dfl_wr_inst_n_46,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(2) => mcf_dfl_wr_inst_n_47,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(1) => mcf_dfl_wr_inst_n_48,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(0) => mcf_dfl_wr_inst_n_49,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out => p_0_out,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(11) => mcf_dfl_rd_inst_n_5,
      sdpo_int(10) => mcf_dfl_rd_inst_n_6,
      sdpo_int(9) => mcf_dfl_rd_inst_n_7,
      sdpo_int(8) => mcf_dfl_rd_inst_n_8,
      sdpo_int(7) => mcf_dfl_rd_inst_n_9,
      sdpo_int(6) => mcf_dfl_rd_inst_n_10,
      sdpo_int(5) => mcf_dfl_rd_inst_n_11,
      sdpo_int(4) => mcf_dfl_rd_inst_n_12,
      sdpo_int(3) => mcf_dfl_rd_inst_n_13,
      sdpo_int(2) => mcf_dfl_rd_inst_n_14,
      sdpo_int(1) => mcf_dfl_rd_inst_n_15,
      sdpo_int(0) => mcf_dfl_rd_inst_n_16,
      storage_data1(0) => storage_data1(0)
    );
mcf_dfl_wr_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(11) => mcf_dfl_rd_inst_n_5,
      D(10) => mcf_dfl_rd_inst_n_6,
      D(9) => mcf_dfl_rd_inst_n_7,
      D(8) => mcf_dfl_rd_inst_n_8,
      D(7) => mcf_dfl_rd_inst_n_9,
      D(6) => mcf_dfl_rd_inst_n_10,
      D(5) => mcf_dfl_rd_inst_n_11,
      D(4) => mcf_dfl_rd_inst_n_12,
      D(3) => mcf_dfl_rd_inst_n_13,
      D(2) => mcf_dfl_rd_inst_n_14,
      D(1) => mcf_dfl_rd_inst_n_15,
      D(0) => mcf_dfl_rd_inst_n_16,
      DI(0) => DI(0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENA_dly_D_5 => ENA_dly_D_5,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      aclk => aclk,
      aclk_0 => mcf_dfl_wr_inst_n_4,
      aclk_1(11) => mcf_dfl_wr_inst_n_38,
      aclk_1(10) => mcf_dfl_wr_inst_n_39,
      aclk_1(9) => mcf_dfl_wr_inst_n_40,
      aclk_1(8) => mcf_dfl_wr_inst_n_41,
      aclk_1(7) => mcf_dfl_wr_inst_n_42,
      aclk_1(6) => mcf_dfl_wr_inst_n_43,
      aclk_1(5) => mcf_dfl_wr_inst_n_44,
      aclk_1(4) => mcf_dfl_wr_inst_n_45,
      aclk_1(3) => mcf_dfl_wr_inst_n_46,
      aclk_1(2) => mcf_dfl_wr_inst_n_47,
      aclk_1(1) => mcf_dfl_wr_inst_n_48,
      aclk_1(0) => mcf_dfl_wr_inst_n_49,
      \active_ch_dly_reg[4]_0\ => \active_ch_dly_reg[4]_0\,
      active_ch_dly_reg_r_1_0 => active_ch_dly_reg_r_1,
      active_ch_dly_reg_r_2_0 => \^active_ch_dly_reg_r_2\,
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      geqOp_carry => \gclr.prog_full_i_reg_0\,
      \gfwd_mode.storage_data1_reg[13]\(7 downto 0) => \gfwd_mode.storage_data1_reg[13]\(7 downto 0),
      \gfwd_mode.storage_data1_reg[15]\(0) => \gfwd_mode.storage_data1_reg[15]\(0),
      \gfwd_mode.storage_data1_reg[15]_0\(6 downto 0) => \gfwd_mode.storage_data1_reg[15]_0\(6 downto 0),
      \gfwd_mode.storage_data1_reg[25]\(25 downto 0) => \gfwd_mode.storage_data1_reg[25]\(25 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_1,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(0) => \gin_reg.wr_pntr_pf_dly_reg[11]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[7]\ => \^d\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => \gin_reg.wr_pntr_roll_over_dly_reg\(0),
      \greg_out.QSPO_reg[11]\ => \greg_out.QSPO_reg[11]\,
      p_0_out => p_0_out,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      sdpo_int(5 downto 0) => sdpo_int(5 downto 0),
      storage_data1(0) => storage_data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2][4]\ : out STD_LOGIC;
    bram_rd_en : out STD_LOGIC;
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[24]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    ENB_I_2 : out STD_LOGIC;
    ENB_I_3 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    i_primitive : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENA_dly_D_4 : in STD_LOGIC;
    ENA_dly_D_5 : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ENB_dly_D_6 : in STD_LOGIC;
    ENB_dly_D_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ : entity is "multi_channel_fifo";
end \vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \active_ch_dly_reg[4]_1\ : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_1 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_10 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_11 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_12 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_13 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_14 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_15 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_16 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_17 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_6 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_7 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_8 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_9 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_29 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_3 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_30 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_31 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_32 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_33 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_34 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_35 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_36 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_37 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_38 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_39 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_40 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \^pf_thresh_dly_reg[2][4]\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  Q(0) <= \^q\(0);
  \pf_thresh_dly_reg[2][4]\ <= \^pf_thresh_dly_reg[2][4]\;
mcf_dfl_rd_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\
     port map (
      ENB_I => ENB_I,
      ENB_I_2 => ENB_I_2,
      ENB_I_3 => ENB_I_3,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_6 => ENB_dly_D_6,
      ENB_dly_D_7 => ENB_dly_D_7,
      Q(0) => \^q\(0),
      aclk => aclk,
      aclk_0 => mcf_dfl_rd_inst_n_1,
      \active_ch_dly_reg[4][0]_0\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4][0]_1\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_1\ => \active_ch_dly_reg[4]_1\,
      areset_d1 => areset_d1,
      \gclr.prog_full_i_reg\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.m_valid_i_reg\ => bram_rd_en,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[12]\(12 downto 0) => \gfwd_mode.storage_data1_reg[12]\(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_3,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(11) => mcf_dfl_wr_inst_n_29,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(10) => mcf_dfl_wr_inst_n_30,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(9) => mcf_dfl_wr_inst_n_31,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(8) => mcf_dfl_wr_inst_n_32,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(7) => mcf_dfl_wr_inst_n_33,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(6) => mcf_dfl_wr_inst_n_34,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(5) => mcf_dfl_wr_inst_n_35,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(4) => mcf_dfl_wr_inst_n_36,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(3) => mcf_dfl_wr_inst_n_37,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(2) => mcf_dfl_wr_inst_n_38,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(1) => mcf_dfl_wr_inst_n_39,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(0) => mcf_dfl_wr_inst_n_40,
      i_primitive(1 downto 0) => i_primitive(1 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][4]\ => \^pf_thresh_dly_reg[2][4]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(11) => mcf_dfl_rd_inst_n_6,
      sdpo_int(10) => mcf_dfl_rd_inst_n_7,
      sdpo_int(9) => mcf_dfl_rd_inst_n_8,
      sdpo_int(8) => mcf_dfl_rd_inst_n_9,
      sdpo_int(7) => mcf_dfl_rd_inst_n_10,
      sdpo_int(6) => mcf_dfl_rd_inst_n_11,
      sdpo_int(5) => mcf_dfl_rd_inst_n_12,
      sdpo_int(4) => mcf_dfl_rd_inst_n_13,
      sdpo_int(3) => mcf_dfl_rd_inst_n_14,
      sdpo_int(2) => mcf_dfl_rd_inst_n_15,
      sdpo_int(1) => mcf_dfl_rd_inst_n_16,
      sdpo_int(0) => mcf_dfl_rd_inst_n_17
    );
mcf_dfl_wr_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\
     port map (
      D(11) => mcf_dfl_rd_inst_n_6,
      D(10) => mcf_dfl_rd_inst_n_7,
      D(9) => mcf_dfl_rd_inst_n_8,
      D(8) => mcf_dfl_rd_inst_n_9,
      D(7) => mcf_dfl_rd_inst_n_10,
      D(6) => mcf_dfl_rd_inst_n_11,
      D(5) => mcf_dfl_rd_inst_n_12,
      D(4) => mcf_dfl_rd_inst_n_13,
      D(3) => mcf_dfl_rd_inst_n_14,
      D(2) => mcf_dfl_rd_inst_n_15,
      D(1) => mcf_dfl_rd_inst_n_16,
      D(0) => mcf_dfl_rd_inst_n_17,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENA_dly_D_5 => ENA_dly_D_5,
      Q(0) => \^q\(0),
      aclk => aclk,
      aclk_0 => mcf_dfl_wr_inst_n_3,
      \active_ch_dly_reg[4][0]_0\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_1\ => \active_ch_dly_reg[4]_1\,
      areset_d1 => areset_d1,
      geqOp_carry => \^pf_thresh_dly_reg[2][4]\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[14]\(14 downto 0) => \gfwd_mode.storage_data1_reg[14]\(14 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(24 downto 0) => \gfwd_mode.storage_data1_reg[24]\(24 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_1,
      \gin_reg.wr_pntr_pf_dly_reg[7]\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[7]_0\ => \^d\(0),
      i_primitive(1 downto 0) => i_primitive(1 downto 0),
      p_0_out => p_0_out,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      sdpo_int(11) => mcf_dfl_wr_inst_n_29,
      sdpo_int(10) => mcf_dfl_wr_inst_n_30,
      sdpo_int(9) => mcf_dfl_wr_inst_n_31,
      sdpo_int(8) => mcf_dfl_wr_inst_n_32,
      sdpo_int(7) => mcf_dfl_wr_inst_n_33,
      sdpo_int(6) => mcf_dfl_wr_inst_n_34,
      sdpo_int(5) => mcf_dfl_wr_inst_n_35,
      sdpo_int(4) => mcf_dfl_wr_inst_n_36,
      sdpo_int(3) => mcf_dfl_wr_inst_n_37,
      sdpo_int(2) => mcf_dfl_wr_inst_n_38,
      sdpo_int(1) => mcf_dfl_wr_inst_n_39,
      sdpo_int(0) => mcf_dfl_wr_inst_n_40
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_top is
  port (
    counts_matched : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I135 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid_arb_i : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_1_18_23 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_top : entity is "vfifo_ar_top";
end vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_top is
  signal \^prog_full_i\ : STD_LOGIC;
begin
  prog_full_i <= \^prog_full_i\;
ar_mpf_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_mpf
     port map (
      E(0) => E(0),
      PAYLOAD_FROM_MTF(6 downto 1) => ram_reg_0_1_18_23(5 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state_reg_0 => curr_state_reg(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\ => \gfwd_mode.m_valid_i_reg\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \^prog_full_i\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      \pkt_cnt_reg_reg[0]_0\(0) => \pkt_cnt_reg_reg[0]\(0),
      \pkt_cnt_reg_reg[2]_0\ => \pkt_cnt_reg_reg[2]\,
      prog_full_i_0 => prog_full_i_0,
      ram_empty_i_reg => ram_empty_i_reg,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
ar_txn_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_txn
     port map (
      I135(31 downto 0) => I135(31 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      aclk_0(28 downto 0) => aclk_0(28 downto 0),
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => counts_matched,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\(0) => \gfwd_mode.m_valid_i_reg_0\(0),
      mem_init_done_reg_0 => mem_init_done,
      prog_full_i => \^prog_full_i\,
      ram_reg_0_1_18_23(8 downto 0) => ram_reg_0_1_18_23(14 downto 6),
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_ar_txn => we_ar_txn,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized0\ : entity is "fifo_generator_v13_2_4_synth";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]\(32 downto 0) => \goreg_bm.dout_i_reg[32]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      prog_full_i_0 => prog_full_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[40]\ : in STD_LOGIC;
    \ram_full_fb_i_i_3__1\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized2\ : entity is "fifo_generator_v13_2_4_synth";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\
     port map (
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[40]\ => \gfwd_mode.storage_data1_reg[40]\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(9 downto 0) => \goreg_bm.dout_i_reg[13]\(9 downto 0),
      \goreg_bm.dout_i_reg[7]\ => \goreg_bm.dout_i_reg[7]\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\(0) => \pkt_cnt_reg_reg[2]\(0),
      prog_full_i => prog_full_i,
      \ram_full_fb_i_i_3__1\ => \ram_full_fb_i_i_3__1\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top is
  port (
    active_ch_dly_reg_r_1 : out STD_LOGIC;
    active_ch_dly_reg_r_2 : out STD_LOGIC;
    sdp_rd_addr_in_i : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    POR_B_0 : out STD_LOGIC;
    POR_B_1 : out STD_LOGIC;
    I135 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_19_out_5 : out STD_LOGIC;
    we_ar_txn : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rstram_b : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \greg_out.QSPO_reg[11]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gclr.prog_full_i_reg_0\ : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_1_30_31 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top : entity is "mcf_txn_top";
end vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top is
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal bram_inst_n_10 : STD_LOGIC;
  signal bram_inst_n_11 : STD_LOGIC;
  signal bram_inst_n_12 : STD_LOGIC;
  signal bram_inst_n_13 : STD_LOGIC;
  signal bram_inst_n_14 : STD_LOGIC;
  signal bram_inst_n_15 : STD_LOGIC;
  signal bram_inst_n_16 : STD_LOGIC;
  signal bram_inst_n_17 : STD_LOGIC;
  signal bram_inst_n_18 : STD_LOGIC;
  signal bram_inst_n_19 : STD_LOGIC;
  signal bram_inst_n_20 : STD_LOGIC;
  signal bram_inst_n_21 : STD_LOGIC;
  signal bram_inst_n_22 : STD_LOGIC;
  signal bram_inst_n_23 : STD_LOGIC;
  signal bram_inst_n_9 : STD_LOGIC;
  signal bram_payload : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal mcf_inst_n_51 : STD_LOGIC;
begin
bram_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_bram_top
     port map (
      D(14) => bram_inst_n_9,
      D(13) => bram_inst_n_10,
      D(12) => bram_inst_n_11,
      D(11) => bram_inst_n_12,
      D(10) => bram_inst_n_13,
      D(9) => bram_inst_n_14,
      D(8) => bram_inst_n_15,
      D(7) => bram_inst_n_16,
      D(6) => bram_inst_n_17,
      D(5) => bram_inst_n_18,
      D(4) => bram_inst_n_19,
      D(3) => bram_inst_n_20,
      D(2) => bram_inst_n_21,
      D(1) => bram_inst_n_22,
      D(0) => bram_inst_n_23,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENA_dly_D_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D\,
      ENA_dly_D_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      ENB_dly_D_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D\,
      ENB_dly_D_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D\,
      POR_B => POR_B,
      POR_B_0 => POR_B_0,
      POR_B_1 => POR_B_1,
      Q(25 downto 0) => bram_payload(25 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => Q(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => bram_rd_addr(12 downto 1),
      ram_rstram_b => ram_rstram_b,
      ram_rstram_b_6 => ram_rstram_b_6,
      ram_rstram_b_7 => ram_rstram_b_7
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized2\
     port map (
      D(14) => bram_inst_n_9,
      D(13) => bram_inst_n_10,
      D(12) => bram_inst_n_11,
      D(11) => bram_inst_n_12,
      D(10) => bram_inst_n_13,
      D(9) => bram_inst_n_14,
      D(8) => bram_inst_n_15,
      D(7) => bram_inst_n_16,
      D(6) => bram_inst_n_17,
      D(5) => bram_inst_n_18,
      D(4) => bram_inst_n_19,
      D(3) => bram_inst_n_20,
      D(2) => bram_inst_n_21,
      D(1) => bram_inst_n_22,
      D(0) => bram_inst_n_23,
      Q(14) => \gstage1.q_dly_reg[14]\(6),
      Q(13 downto 6) => I135(7 downto 0),
      Q(5 downto 0) => \gstage1.q_dly_reg[14]\(5 downto 0),
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      \gstage1.q_dly_reg[14]_0\(0) => Q(1),
      mem_init_done => mem_init_done,
      ram_reg_0_1_30_31(28 downto 0) => ram_reg_0_1_30_31(28 downto 0)
    );
mcf_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(0) => sdp_rd_addr_in_i,
      DI(0) => DI(0),
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D\,
      ENA_dly_D_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENA_dly_D_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D\,
      ENB_dly_D_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      ENB_dly_D_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D\,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      active_ch_dly_reg_r_1 => active_ch_dly_reg_r_1,
      active_ch_dly_reg_r_2 => active_ch_dly_reg_r_2,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      bram_rd_en => bram_rd_en,
      \gclr.prog_full_i_reg\ => \gclr.prog_full_i_reg\,
      \gclr.prog_full_i_reg_0\ => \gclr.prog_full_i_reg_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[12]\(12 downto 1) => bram_rd_addr(12 downto 1),
      \gfwd_mode.storage_data1_reg[12]\(0) => mcf_inst_n_51,
      \gfwd_mode.storage_data1_reg[13]\(7 downto 0) => \gfwd_mode.storage_data1_reg[13]\(7 downto 0),
      \gfwd_mode.storage_data1_reg[15]\(0) => \gfwd_mode.storage_data1_reg[15]\(0),
      \gfwd_mode.storage_data1_reg[15]_0\(6 downto 0) => D(6 downto 0),
      \gfwd_mode.storage_data1_reg[25]\(25 downto 0) => bram_payload(25 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[11]\(0) => \gin_reg.wr_pntr_pf_dly_reg[11]\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => \gin_reg.wr_pntr_roll_over_dly_reg\(0),
      \greg_out.QSPO_reg[11]\ => \greg_out.QSPO_reg[11]\,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(5 downto 0) => sdpo_int(5 downto 0),
      storage_data1(0) => storage_data1(0)
    );
tid_dly_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1\
     port map (
      I135(0) => I135(8),
      Q(0) => Q(1),
      aclk => aclk,
      \gnstage1.q_dly_reg[0][0]_0\(0) => mcf_inst_n_51
    );
vld_dly_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_15\
     port map (
      E(0) => E(0),
      Q(0) => Q(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gnstage1.q_dly_reg[1][0]_0\ => \gnstage1.q_dly_reg[1][0]\,
      mem_init_done => mem_init_done,
      \out\ => \out\,
      p_19_out_5 => p_19_out_5,
      we_ar_txn => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i : out STD_LOGIC;
    mcpf_to_argen_payload : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B_2 : out STD_LOGIC;
    POR_B_3 : out STD_LOGIC;
    POR_B_4 : out STD_LOGIC;
    mcpf_to_argen_tvalid : out STD_LOGIC;
    \pf_thresh_dly_reg[2][4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[3][0]\ : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ : entity is "mcf_txn_top";
end \vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ is
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal bram_inst_n_10 : STD_LOGIC;
  signal bram_inst_n_11 : STD_LOGIC;
  signal bram_inst_n_12 : STD_LOGIC;
  signal bram_inst_n_13 : STD_LOGIC;
  signal bram_inst_n_14 : STD_LOGIC;
  signal bram_inst_n_15 : STD_LOGIC;
  signal bram_inst_n_16 : STD_LOGIC;
  signal bram_inst_n_17 : STD_LOGIC;
  signal bram_inst_n_18 : STD_LOGIC;
  signal bram_inst_n_19 : STD_LOGIC;
  signal bram_inst_n_20 : STD_LOGIC;
  signal bram_inst_n_21 : STD_LOGIC;
  signal bram_inst_n_22 : STD_LOGIC;
  signal bram_inst_n_9 : STD_LOGIC;
  signal bram_payload : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal mcf_inst_n_43 : STD_LOGIC;
begin
bram_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_bram_top__parameterized0\
     port map (
      D(13) => bram_inst_n_9,
      D(12) => bram_inst_n_10,
      D(11) => bram_inst_n_11,
      D(10) => bram_inst_n_12,
      D(9) => bram_inst_n_13,
      D(8) => bram_inst_n_14,
      D(7) => bram_inst_n_15,
      D(6) => bram_inst_n_16,
      D(5) => bram_inst_n_17,
      D(4) => bram_inst_n_18,
      D(3) => bram_inst_n_19,
      D(2) => bram_inst_n_20,
      D(1) => bram_inst_n_21,
      D(0) => bram_inst_n_22,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENA_dly_D_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D\,
      ENA_dly_D_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      ENB_dly_D_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D\,
      ENB_dly_D_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D\,
      POR_B_2 => POR_B_2,
      POR_B_3 => POR_B_3,
      POR_B_4 => POR_B_4,
      Q(24 downto 0) => bram_payload(24 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\(0) => \gnstage1.q_dly_reg[0][0]\(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\(11 downto 0) => bram_rd_addr(12 downto 1),
      ram_rstram_b_10 => ram_rstram_b_10,
      ram_rstram_b_8 => ram_rstram_b_8,
      ram_rstram_b_9 => ram_rstram_b_9
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized4\
     port map (
      D(13) => bram_inst_n_9,
      D(12) => bram_inst_n_10,
      D(11) => bram_inst_n_11,
      D(10) => bram_inst_n_12,
      D(9) => bram_inst_n_13,
      D(8) => bram_inst_n_14,
      D(7) => bram_inst_n_15,
      D(6) => bram_inst_n_16,
      D(5) => bram_inst_n_17,
      D(4) => bram_inst_n_18,
      D(3) => bram_inst_n_19,
      D(2) => bram_inst_n_20,
      D(1) => bram_inst_n_21,
      D(0) => bram_inst_n_22,
      aclk => aclk,
      \gstage1.q_dly_reg[13]_0\(0) => \gnstage1.q_dly_reg[0][0]\(1),
      mcpf_to_argen_payload(13 downto 0) => mcpf_to_argen_payload(14 downto 1)
    );
mcf_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\
     port map (
      D(0) => sdp_rd_addr_in_i,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D\,
      ENA_dly_D_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENA_dly_D_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D\,
      ENB_dly_D_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      ENB_dly_D_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D\,
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4][0]_0\ => \active_ch_dly_reg[4][0]_0\,
      areset_d1 => areset_d1,
      bram_rd_en => bram_rd_en,
      \gclr.prog_full_i_reg\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[12]\(12 downto 1) => bram_rd_addr(12 downto 1),
      \gfwd_mode.storage_data1_reg[12]\(0) => mcf_inst_n_43,
      \gfwd_mode.storage_data1_reg[14]\(14 downto 0) => D(14 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(24 downto 0) => bram_payload(24 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[7]\(0) => \gin_reg.wr_pntr_pf_dly_reg[7]\(0),
      i_primitive(1 downto 0) => \gnstage1.q_dly_reg[0][0]\(1 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      \pf_thresh_dly_reg[2][4]\ => \pf_thresh_dly_reg[2][4]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int
    );
tid_dly_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_54\
     port map (
      aclk => aclk,
      \gnstage1.q_dly_reg[0][0]_0\(0) => \gnstage1.q_dly_reg[0][0]\(1),
      \gnstage1.q_dly_reg[0][0]_1\(0) => mcf_inst_n_43,
      mcpf_to_argen_payload(0) => mcpf_to_argen_payload(0)
    );
trans_dly_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized3\
     port map (
      aclk => aclk,
      \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_0\(0) => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\(0),
      \gnstage1.q_dly_reg[3][0]_0\ => \gnstage1.q_dly_reg[3][0]\,
      \gnstage1.q_dly_reg[3][0]_1\(0) => \gnstage1.q_dly_reg[0][0]\(1),
      mcpf_to_argen_payload(0) => mcpf_to_argen_payload(15)
    );
vld_dly_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_55\
     port map (
      E(0) => E(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gnstage1.q_dly_reg[0][0]_0\(0) => \gnstage1.q_dly_reg[0][0]\(1),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "fifo_generator_v13_2_4";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized1\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized1\ is
begin
inst_fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]\(32 downto 0) => \goreg_bm.dout_i_reg[32]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      prog_full_i_0 => prog_full_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[40]\ : in STD_LOGIC;
    \ram_full_fb_i_i_3__1\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized5\ : entity is "fifo_generator_v13_2_4";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized5\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized5\ is
begin
inst_fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized2\
     port map (
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[40]\ => \gfwd_mode.storage_data1_reg[40]\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(9 downto 0) => \goreg_bm.dout_i_reg[13]\(9 downto 0),
      \goreg_bm.dout_i_reg[7]\ => \goreg_bm.dout_i_reg[7]\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\(0) => \pkt_cnt_reg_reg[2]\(0),
      prog_full_i => prog_full_i,
      \ram_full_fb_i_i_3__1\ => \ram_full_fb_i_i_3__1\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    prog_full_i_0 : in STD_LOGIC;
    prog_full_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ : entity is "fifo_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ is
begin
fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]\(32 downto 0) => \goreg_bm.dout_i_reg[32]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      prog_full_i_0 => prog_full_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_payload : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[40]\ : in STD_LOGIC;
    \ram_full_fb_i_i_3__1\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ : entity is "fifo_top";
end \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\;

architecture STRUCTURE of \vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ is
begin
fifo_gen: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized5\
     port map (
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[40]\ => \gfwd_mode.storage_data1_reg[40]\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(9 downto 0) => \goreg_bm.dout_i_reg[13]\(9 downto 0),
      \goreg_bm.dout_i_reg[7]\ => \goreg_bm.dout_i_reg[7]\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\,
      \pkt_cnt_reg_reg[2]\(0) => \pkt_cnt_reg_reg[2]\(0),
      prog_full_i => prog_full_i,
      \ram_full_fb_i_i_3__1\ => \ram_full_fb_i_i_3__1\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_top is
  port (
    DI : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    POR_B : out STD_LOGIC;
    POR_B_0 : out STD_LOGIC;
    POR_B_1 : out STD_LOGIC;
    I135 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    m_axi_arvalid_i : out STD_LOGIC;
    POR_B_2 : out STD_LOGIC;
    POR_B_3 : out STD_LOGIC;
    POR_B_4 : out STD_LOGIC;
    m_axi_awvalid_i : out STD_LOGIC;
    m_axi_wvalid_i : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tready : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_out_5 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    ram_rstram_b_6 : in STD_LOGIC;
    ram_rstram_b_7 : in STD_LOGIC;
    ram_rstram_b_8 : in STD_LOGIC;
    ram_rstram_b_9 : in STD_LOGIC;
    ram_rstram_b_10 : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_top : entity is "axi_vfifo_top";
end vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_top;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_top is
  signal \^di\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^i135\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^q_reg\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 26 downto 21 );
  signal ar_address_inc : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \ar_mpf_inst/pkt_cnt_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ar_txn_inst/counts_matched\ : STD_LOGIC;
  signal \ar_txn_inst/mem_init_done\ : STD_LOGIC;
  signal \ar_txn_inst/we_ar_txn\ : STD_LOGIC;
  signal argen_inst_n_1 : STD_LOGIC;
  signal argen_inst_n_69 : STD_LOGIC;
  signal argen_inst_n_71 : STD_LOGIC;
  signal argen_inst_n_72 : STD_LOGIC;
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 1 to 1 );
  signal argen_to_mctf_tvalid : STD_LOGIC;
  signal \aw_rslice1/p_0_out\ : STD_LOGIC;
  signal awgen_inst_n_20 : STD_LOGIC;
  signal awgen_inst_n_21 : STD_LOGIC;
  signal awgen_inst_n_6 : STD_LOGIC;
  signal awgen_inst_n_71 : STD_LOGIC;
  signal awgen_inst_n_72 : STD_LOGIC;
  signal awgen_to_mcpf_payload : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal awgen_to_mctf_tvalid : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_3\ : STD_LOGIC;
  signal garb_n_3 : STD_LOGIC;
  signal garb_n_4 : STD_LOGIC;
  signal garb_n_5 : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\ : STD_LOGIC;
  signal gs2mm_n_36 : STD_LOGIC;
  signal gs2mm_n_43 : STD_LOGIC;
  signal gs2mm_n_44 : STD_LOGIC;
  signal gs2mm_n_45 : STD_LOGIC;
  signal \^m_axi_arvalid_i\ : STD_LOGIC;
  signal mcdf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcdf_inst_n_16 : STD_LOGIC;
  signal mcdf_inst_n_17 : STD_LOGIC;
  signal mcdf_inst_n_18 : STD_LOGIC;
  signal mcdf_inst_n_19 : STD_LOGIC;
  signal mcdf_inst_n_4 : STD_LOGIC;
  signal mcdf_inst_n_5 : STD_LOGIC;
  signal mcdf_inst_n_6 : STD_LOGIC;
  signal mcdf_inst_n_7 : STD_LOGIC;
  signal mcdf_inst_n_8 : STD_LOGIC;
  signal mcdf_inst_n_9 : STD_LOGIC;
  signal mcdf_to_awgen_payload : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal mcdf_to_awgen_tvalid : STD_LOGIC;
  signal \mcf_dfl_wr_inst/ram_init_done_i\ : STD_LOGIC;
  signal \mcf_dfl_wr_inst/rom_rd_addr_i\ : STD_LOGIC;
  signal \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_1\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_2\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_in_i\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_in_i_4\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_out_i\ : STD_LOGIC;
  signal mcpf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcpf_inst_n_22 : STD_LOGIC;
  signal mcpf_inst_n_24 : STD_LOGIC;
  signal mcpf_inst_n_25 : STD_LOGIC;
  signal mcpf_to_argen_payload : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mcpf_to_argen_tvalid : STD_LOGIC;
  signal mctf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mctf_inst_n_0 : STD_LOGIC;
  signal mctf_inst_n_1 : STD_LOGIC;
  signal mctf_inst_n_26 : STD_LOGIC;
  signal mctf_inst_n_27 : STD_LOGIC;
  signal mctf_inst_n_28 : STD_LOGIC;
  signal mctf_inst_n_29 : STD_LOGIC;
  signal mctf_inst_n_30 : STD_LOGIC;
  signal mctf_inst_n_31 : STD_LOGIC;
  signal mctf_inst_n_32 : STD_LOGIC;
  signal mctf_inst_n_33 : STD_LOGIC;
  signal mctf_inst_n_34 : STD_LOGIC;
  signal mctf_inst_n_35 : STD_LOGIC;
  signal mctf_inst_n_36 : STD_LOGIC;
  signal mctf_inst_n_37 : STD_LOGIC;
  signal mctf_inst_n_38 : STD_LOGIC;
  signal mctf_inst_n_39 : STD_LOGIC;
  signal mctf_inst_n_40 : STD_LOGIC;
  signal mctf_inst_n_41 : STD_LOGIC;
  signal mctf_inst_n_42 : STD_LOGIC;
  signal mctf_inst_n_43 : STD_LOGIC;
  signal mctf_inst_n_44 : STD_LOGIC;
  signal mctf_inst_n_45 : STD_LOGIC;
  signal mctf_inst_n_46 : STD_LOGIC;
  signal mctf_inst_n_47 : STD_LOGIC;
  signal mctf_inst_n_48 : STD_LOGIC;
  signal mctf_inst_n_49 : STD_LOGIC;
  signal mctf_inst_n_50 : STD_LOGIC;
  signal mctf_inst_n_51 : STD_LOGIC;
  signal mctf_inst_n_52 : STD_LOGIC;
  signal mctf_inst_n_53 : STD_LOGIC;
  signal mctf_inst_n_54 : STD_LOGIC;
  signal mctf_inst_n_55 : STD_LOGIC;
  signal mctf_inst_n_56 : STD_LOGIC;
  signal mctf_to_argen_payload : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal mem_init_done : STD_LOGIC;
  signal mm2s_inst_n_2 : STD_LOGIC;
  signal mm2s_inst_n_44 : STD_LOGIC;
  signal mm2s_inst_n_45 : STD_LOGIC;
  signal mm2s_inst_n_46 : STD_LOGIC;
  signal mm2s_inst_n_48 : STD_LOGIC;
  signal mm2s_inst_n_49 : STD_LOGIC;
  signal mm2s_to_switch_payload : STD_LOGIC_VECTOR ( 40 to 40 );
  signal no_of_bytes : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal prog_full_i_0 : STD_LOGIC;
  signal prog_full_i_5 : STD_LOGIC;
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal s2mm_to_mcdf_payload : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 40 downto 33 );
  signal s_axis_tid_arb_i : STD_LOGIC;
  signal s_axis_tvalid_arb_i : STD_LOGIC;
  signal sdp_rd_addr_in_i : STD_LOGIC;
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tdest_fifo_inst_n_1 : STD_LOGIC;
  signal tdest_fifo_inst_n_14 : STD_LOGIC;
  signal tdest_fifo_inst_n_20 : STD_LOGIC;
  signal tdest_fifo_inst_n_21 : STD_LOGIC;
  signal tdest_fifo_inst_n_22 : STD_LOGIC;
  signal tdest_fifo_inst_n_23 : STD_LOGIC;
  signal tdest_fifo_inst_n_24 : STD_LOGIC;
  signal tdest_fifo_inst_n_25 : STD_LOGIC;
  signal tdest_fifo_inst_n_26 : STD_LOGIC;
  signal tdest_fifo_inst_n_27 : STD_LOGIC;
  signal tdest_fifo_inst_n_28 : STD_LOGIC;
  signal tdest_fifo_inst_n_29 : STD_LOGIC;
  signal tdest_fifo_inst_n_3 : STD_LOGIC;
  signal tid_fifo_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tid_fifo_inst_n_0 : STD_LOGIC;
  signal tid_fifo_inst_n_3 : STD_LOGIC;
  signal tid_fifo_inst_n_5 : STD_LOGIC;
  signal tid_fifo_inst_n_6 : STD_LOGIC;
  signal tlast_to_switch : STD_LOGIC;
  signal \tstart__0\ : STD_LOGIC;
  signal tuser_r : STD_LOGIC;
  signal valid_pkt_r : STD_LOGIC;
  signal \^vfifo_idle\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wdata_rslice1/p_0_out\ : STD_LOGIC;
begin
  DI(40 downto 0) <= \^di\(40 downto 0);
  I135(40 downto 0) <= \^i135\(40 downto 0);
  Q_reg <= \^q_reg\;
  Q_reg_0 <= \^q_reg_0\;
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
  \gfwd_mode.storage_data1_reg[39]\(39 downto 0) <= \^gfwd_mode.storage_data1_reg[39]\(39 downto 0);
  m_axi_arvalid_i <= \^m_axi_arvalid_i\;
  vfifo_idle(1 downto 0) <= \^vfifo_idle\(1 downto 0);
argen_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_top
     port map (
      E(0) => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      I135(31 downto 0) => \^i135\(39 downto 8),
      PAYLOAD_FROM_MTF(0) => \^i135\(40),
      Q(0) => Q(0),
      Q_reg => \^q_reg\,
      Q_reg_0 => \^q_reg_0\,
      Q_reg_1 => tid_fifo_inst_n_5,
      Q_reg_2 => tid_fifo_inst_n_6,
      WR_DATA(28) => mctf_inst_n_28,
      WR_DATA(27) => mctf_inst_n_29,
      WR_DATA(26) => mctf_inst_n_30,
      WR_DATA(25) => mctf_inst_n_31,
      WR_DATA(24) => mctf_inst_n_32,
      WR_DATA(23) => mctf_inst_n_33,
      WR_DATA(22) => mctf_inst_n_34,
      WR_DATA(21) => mctf_inst_n_35,
      WR_DATA(20) => mctf_inst_n_36,
      WR_DATA(19) => mctf_inst_n_37,
      WR_DATA(18) => mctf_inst_n_38,
      WR_DATA(17) => mctf_inst_n_39,
      WR_DATA(16) => mctf_inst_n_40,
      WR_DATA(15) => mctf_inst_n_41,
      WR_DATA(14) => mctf_inst_n_42,
      WR_DATA(13) => mctf_inst_n_43,
      WR_DATA(12) => mctf_inst_n_44,
      WR_DATA(11) => mctf_inst_n_45,
      WR_DATA(10) => mctf_inst_n_46,
      WR_DATA(9) => mctf_inst_n_47,
      WR_DATA(8) => mctf_inst_n_48,
      WR_DATA(7) => mctf_inst_n_49,
      WR_DATA(6) => mctf_inst_n_50,
      WR_DATA(5) => mctf_inst_n_51,
      WR_DATA(4) => mctf_inst_n_52,
      WR_DATA(3) => mctf_inst_n_53,
      WR_DATA(2) => mctf_inst_n_54,
      WR_DATA(1) => mctf_inst_n_55,
      WR_DATA(0) => mctf_inst_n_56,
      aclk => aclk,
      aclk_0(28 downto 19) => ar_address_inc(29 downto 20),
      aclk_0(18 downto 0) => ar_address_inc(18 downto 0),
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => \ar_txn_inst/counts_matched\,
      curr_state_reg(0) => argen_to_mcpf_payload(1),
      empty_fwft_i_reg => argen_inst_n_72,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_rev.state_reg[0]\,
      \gfwd_mode.m_valid_i_reg_0\(0) => s_axis_tvalid_arb_i,
      \goreg_dm.dout_i_reg[0]\ => argen_inst_n_71,
      \gpfs.prog_full_i_reg\ => argen_inst_n_69,
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => argen_inst_n_1,
      \pkt_cnt_reg_reg[0]\(0) => \ar_mpf_inst/pkt_cnt_reg\(0),
      \pkt_cnt_reg_reg[2]\ => tdest_fifo_inst_n_29,
      prog_full_i => prog_full_i_0,
      prog_full_i_0 => prog_full_i_5,
      ram_empty_i_reg => \^m_axi_arvalid_i\,
      ram_reg_0_1_18_23(14) => mctf_to_argen_payload(15),
      ram_reg_0_1_18_23(13 downto 6) => \^i135\(7 downto 0),
      ram_reg_0_1_18_23(5 downto 0) => mctf_to_argen_payload(6 downto 1),
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i\,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_ar_txn => \ar_txn_inst/we_ar_txn\,
      we_bcnt => tid_fifo_inst_n_3
    );
awgen_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_vfifo_awgen
     port map (
      D(6) => awgen_to_mctf_payload(15),
      D(5 downto 1) => awgen_to_mctf_payload(6 downto 2),
      D(0) => awgen_inst_n_6,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      DI(39 downto 0) => \^di\(39 downto 0),
      E(0) => \aw_rslice1/p_0_out\,
      Q(0) => Q(1),
      aclk => aclk,
      addr_rollover_r_reg_0(65) => mcdf_to_awgen_payload(66),
      addr_rollover_r_reg_0(64 downto 0) => mcdf_to_awgen_payload(64 downto 0),
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      \aw_len_i_reg[7]_0\(0) => mcdf_inst_n_5,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gcc0.gc0.count_d1_reg[5]\ => tid_fifo_inst_n_0,
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \gfwd_mode.storage_data1_reg[1]\(0) => \wdata_rslice1/p_0_out\,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gfwd_mode.storage_data1_reg[33]_0\ => gs2mm_n_36,
      \gfwd_mode.storage_data1_reg[45]\ => awgen_inst_n_71,
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \no_of_bytes_reg[5]_0\ => mcdf_inst_n_4,
      \out\ => \out\,
      p_19_out => p_19_out,
      p_19_out_0 => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \packet_cnt_reg[5]_0\(0) => valid_pkt_r,
      storage_data1(0) => \^di\(40),
      \tdest_r_reg[0]_0\ => gs2mm_n_43,
      tstart_reg_0(14) => \tstart__0\,
      tstart_reg_0(13 downto 6) => no_of_bytes(9 downto 2),
      tstart_reg_0(5 downto 4) => awgen_to_mcpf_payload(5 downto 4),
      tstart_reg_0(3) => awgen_inst_n_20,
      tstart_reg_0(2) => awgen_inst_n_21,
      tstart_reg_0(1) => tuser_r,
      tstart_reg_0(0) => awgen_to_mctf_payload(0),
      tstart_reg_1(5 downto 4) => s2mm_to_awgen_payload(7 downto 6),
      tstart_reg_1(3 downto 0) => s2mm_to_awgen_payload(4 downto 1),
      \tuser_r_reg[0]_0\ => gs2mm_n_44,
      valid_pkt_r_reg_0(0) => \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\,
      valid_pkt_r_reg_1 => awgen_inst_n_72
    );
flag_gen_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_flag_gen
     port map (
      Q(0) => Q(1),
      Q_reg => mcdf_inst_n_16,
      Q_reg_0 => mcdf_inst_n_17,
      Q_reg_1 => mcpf_inst_n_24,
      Q_reg_2 => mcpf_inst_n_25,
      Q_reg_3 => mctf_inst_n_26,
      Q_reg_4 => mctf_inst_n_27,
      aclk => aclk,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
garb: entity work.vfifo_axi_vfifo_ctrl_0_0_vfifo_arbiter
     port map (
      \FSM_onehot_gfwd_rev.state_reg[2]\(0) => Q(0),
      Q(1) => mm2s_to_switch_payload(40),
      Q(0) => \^gfwd_mode.storage_data1_reg[39]\(36),
      \Q_i_2__0\ => \^gfwd_mode.m_valid_i_reg\,
      Q_i_5 => mm2s_inst_n_2,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \ch_mask_reg[1]_0\ => \^q_reg\,
      counts_matched => \ar_txn_inst/counts_matched\,
      \gfwd_rev.state_reg[0]\(0) => s_axis_tvalid_arb_i,
      \gfwd_rev.state_reg[0]_0\ => \gfwd_rev.state_reg[0]\,
      \gfwd_rev.state_reg[0]_1\ => argen_inst_n_69,
      \gfwd_rev.storage_data1_reg[0]\ => garb_n_3,
      \gfwd_rev.storage_data1_reg[0]_0\ => garb_n_4,
      \gfwd_rev.storage_data1_reg[0]_1\ => garb_n_5,
      \gfwd_rev.storage_data2_reg[0]\ => \^q_reg_0\,
      m_axis_tready => m_axis_tready,
      mem_init_done => mem_init_done,
      prog_full_i => prog_full_i_0,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i_4\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0)
    );
gs2mm: entity work.vfifo_axi_vfifo_ctrl_0_0_vfifo_s2mm
     port map (
      D(1) => awgen_inst_n_21,
      D(0) => tuser_r,
      E(0) => \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\,
      Q(0) => Q(1),
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => gs2mm_n_36,
      \gfwd_mode.m_valid_i_reg_0\ => gs2mm_n_45,
      \gfwd_mode.storage_data1_reg[0]\ => gs2mm_n_43,
      \gfwd_mode.storage_data1_reg[32]\(32 downto 0) => s2mm_to_mcdf_payload(32 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(0) => mcdf_to_awgen_payload(65),
      \gfwd_mode.storage_data1_reg[39]\(39 downto 0) => D(39 downto 0),
      \gfwd_mode.storage_data1_reg[5]\ => gs2mm_n_44,
      \gfwd_mode.storage_data1_reg[7]\(5 downto 4) => s2mm_to_awgen_payload(7 downto 6),
      \gfwd_mode.storage_data1_reg[7]\(3 downto 0) => s2mm_to_awgen_payload(4 downto 1),
      \gno_bkp_on_tready.s_axis_tready_i_reg_0\ => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
mcdf_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo
     port map (
      ADDRD(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_2\,
      CO(0) => \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      D(32 downto 0) => s2mm_to_mcdf_payload(32 downto 0),
      DI(0) => mcdf_inst_n_6,
      E(0) => \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => mcdf_inst_n_7,
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => mcdf_inst_n_18,
      \active_ch_dly_reg[1][0]_0\ => mcdf_inst_n_19,
      \active_ch_dly_reg[4][0]\ => mcdf_inst_n_17,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gclr.prog_full_i_reg\ => mcdf_inst_n_16,
      \gfwd_mode.m_valid_i_reg\ => mcdf_inst_n_4,
      \gfwd_mode.m_valid_i_reg_0\(0) => mcdf_inst_n_5,
      \gfwd_mode.m_valid_i_reg_1\(0) => \wdata_rslice1/p_0_out\,
      \gfwd_mode.m_valid_i_reg_2\(0) => valid_pkt_r,
      \gfwd_mode.m_valid_i_reg_3\ => gs2mm_n_45,
      \gfwd_mode.m_valid_i_reg_4\ => mm2s_inst_n_49,
      \gfwd_mode.storage_data1_reg[0]\(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\,
      \gfwd_mode.storage_data1_reg[0]_0\ => mm2s_inst_n_48,
      \gfwd_mode.storage_data1_reg[45]\(0) => mcdf_inst_n_8,
      \gfwd_mode.storage_data1_reg[45]_0\(0) => mcdf_inst_n_9,
      \gfwd_mode.storage_data1_reg[66]\(66 downto 0) => mcdf_to_awgen_payload(66 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[7]\(0) => \mcf_inst/sdp_rd_addr_out_i\,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \no_of_bytes_reg[5]\(1 downto 0) => s2mm_to_awgen_payload(7 downto 6),
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_1\,
      rom_rd_addr_int_0 => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      sdp_rd_addr_in_i_1 => \mcf_inst/sdp_rd_addr_in_i_4\,
      sdp_rd_addr_in_i_2 => \mcf_inst/sdp_rd_addr_in_i\,
      sdpo_int(5 downto 0) => S_PAYLOAD_DATA(26 downto 21),
      storage_data1(0) => \^di\(40),
      vfifo_idle(1 downto 0) => \^vfifo_idle\(1 downto 0)
    );
mcpf_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\
     port map (
      D(14) => \tstart__0\,
      D(13 downto 6) => no_of_bytes(9 downto 2),
      D(5 downto 4) => awgen_to_mcpf_payload(5 downto 4),
      D(3) => awgen_inst_n_20,
      D(2) => awgen_inst_n_21,
      D(1) => tuser_r,
      D(0) => awgen_to_mctf_payload(0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_3\,
      POR_B_2 => POR_B_2,
      POR_B_3 => POR_B_3,
      POR_B_4 => POR_B_4,
      Q(0) => \mcf_inst/sdp_rd_addr_out_i\,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => mcpf_inst_n_25,
      \active_ch_dly_reg[4][0]_0\ => mctf_inst_n_1,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      \gclr.prog_full_i_reg\ => mcpf_inst_n_24,
      \gfwd_mode.m_valid_i_reg\ => awgen_inst_n_72,
      \gfwd_mode.m_valid_i_reg_0\ => argen_inst_n_72,
      \gfwd_mode.storage_data1_reg[0]\ => argen_inst_n_71,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\,
      \gin_reg.wr_pntr_pf_dly_reg[7]\(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\,
      \gnstage1.q_dly_reg[0][0]\(1 downto 0) => Q(1 downto 0),
      \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\(0) => argen_to_mcpf_payload(1),
      \gnstage1.q_dly_reg[3][0]\ => mctf_inst_n_0,
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => tdest_fifo_inst_n_1,
      \pf_thresh_dly_reg[2][4]\ => mcpf_inst_n_22,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      ram_rstram_b_10 => ram_rstram_b_10,
      ram_rstram_b_8 => ram_rstram_b_8,
      ram_rstram_b_9 => ram_rstram_b_9,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i\
    );
mctf_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top
     port map (
      ADDRD(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_2\,
      CO(0) => \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      D(6) => awgen_to_mctf_payload(15),
      D(5 downto 1) => awgen_to_mctf_payload(6 downto 2),
      D(0) => awgen_inst_n_6,
      DI(0) => mcdf_inst_n_6,
      E(0) => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      I135(8) => \^i135\(40),
      I135(7 downto 0) => \^i135\(7 downto 0),
      POR_B => POR_B,
      POR_B_0 => POR_B_0,
      POR_B_1 => POR_B_1,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => mcdf_inst_n_7,
      WR_DATA(28) => mctf_inst_n_28,
      WR_DATA(27) => mctf_inst_n_29,
      WR_DATA(26) => mctf_inst_n_30,
      WR_DATA(25) => mctf_inst_n_31,
      WR_DATA(24) => mctf_inst_n_32,
      WR_DATA(23) => mctf_inst_n_33,
      WR_DATA(22) => mctf_inst_n_34,
      WR_DATA(21) => mctf_inst_n_35,
      WR_DATA(20) => mctf_inst_n_36,
      WR_DATA(19) => mctf_inst_n_37,
      WR_DATA(18) => mctf_inst_n_38,
      WR_DATA(17) => mctf_inst_n_39,
      WR_DATA(16) => mctf_inst_n_40,
      WR_DATA(15) => mctf_inst_n_41,
      WR_DATA(14) => mctf_inst_n_42,
      WR_DATA(13) => mctf_inst_n_43,
      WR_DATA(12) => mctf_inst_n_44,
      WR_DATA(11) => mctf_inst_n_45,
      WR_DATA(10) => mctf_inst_n_46,
      WR_DATA(9) => mctf_inst_n_47,
      WR_DATA(8) => mctf_inst_n_48,
      WR_DATA(7) => mctf_inst_n_49,
      WR_DATA(6) => mctf_inst_n_50,
      WR_DATA(5) => mctf_inst_n_51,
      WR_DATA(4) => mctf_inst_n_52,
      WR_DATA(3) => mctf_inst_n_53,
      WR_DATA(2) => mctf_inst_n_54,
      WR_DATA(1) => mctf_inst_n_55,
      WR_DATA(0) => mctf_inst_n_56,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => mctf_inst_n_27,
      active_ch_dly_reg_r_1 => mctf_inst_n_0,
      active_ch_dly_reg_r_2 => mctf_inst_n_1,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gclr.prog_full_i_reg\ => mctf_inst_n_26,
      \gclr.prog_full_i_reg_0\ => mcpf_inst_n_22,
      \gfwd_mode.storage_data1_reg[0]\ => garb_n_5,
      \gfwd_mode.storage_data1_reg[13]\(7 downto 0) => \^di\(7 downto 0),
      \gfwd_mode.storage_data1_reg[15]\(0) => \aw_rslice1/p_0_out\,
      \gin_reg.wr_pntr_pf_dly_reg[11]\(0) => mcdf_inst_n_9,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => mcdf_inst_n_8,
      \gnstage1.q_dly_reg[1][0]\ => \^m_axi_arvalid_i\,
      \greg_out.QSPO_reg[11]\ => awgen_inst_n_71,
      \gstage1.q_dly_reg[14]\(6) => mctf_to_argen_payload(15),
      \gstage1.q_dly_reg[14]\(5 downto 0) => mctf_to_argen_payload(6 downto 1),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => argen_inst_n_1,
      p_19_out_5 => p_19_out_5,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      ram_reg_0_1_30_31(28 downto 19) => ar_address_inc(29 downto 20),
      ram_reg_0_1_30_31(18 downto 0) => ar_address_inc(18 downto 0),
      ram_rstram_b => ram_rstram_b,
      ram_rstram_b_6 => ram_rstram_b_6,
      ram_rstram_b_7 => ram_rstram_b_7,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_1\,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i_4\,
      sdpo_int(5 downto 0) => S_PAYLOAD_DATA(26 downto 21),
      storage_data1(0) => \^di\(40),
      we_ar_txn => \ar_txn_inst/we_ar_txn\
    );
mm2s_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_vfifo_mm2s
     port map (
      D(4) => s_axis_payload_wr_out_i(40),
      D(3) => tlast_to_switch,
      D(2 downto 0) => s_axis_payload_wr_out_i(35 downto 33),
      Q(0) => Q(1),
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      curr_state => curr_state,
      curr_state_reg_0 => mm2s_inst_n_45,
      curr_state_reg_1 => mm2s_inst_n_46,
      curr_state_reg_2 => tdest_fifo_inst_n_3,
      \gfwd_mode.areset_d1_reg\ => mm2s_inst_n_44,
      \gfwd_mode.m_valid_i_reg\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\ => mm2s_inst_n_2,
      \gfwd_mode.storage_data1_reg[36]\ => mm2s_inst_n_48,
      \gfwd_mode.storage_data1_reg[40]\(40) => mm2s_to_switch_payload(40),
      \gfwd_mode.storage_data1_reg[40]\(39 downto 0) => \^gfwd_mode.storage_data1_reg[39]\(39 downto 0),
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tready_0 => mm2s_inst_n_49,
      mem_init_done => mem_init_done,
      \out\ => empty,
      \ram_full_fb_i_i_3__1\ => tdest_fifo_inst_n_20,
      \ram_full_fb_i_i_3__1_0\ => tdest_fifo_inst_n_21,
      \ram_full_fb_i_i_3__1_1\ => tdest_fifo_inst_n_24,
      ram_full_i_reg => tdest_fifo_inst_n_14,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      \tlen_cntr_reg_reg[2]_0\ => tdest_fifo_inst_n_28,
      \tlen_cntr_reg_reg[3]_0\ => tdest_fifo_inst_n_26,
      \tlen_cntr_reg_reg[4]_0\ => tdest_fifo_inst_n_27,
      \tlen_cntr_reg_reg[5]_0\ => tdest_fifo_inst_n_25,
      \tlen_cntr_reg_reg[6]_0\ => tdest_fifo_inst_n_22,
      \tlen_cntr_reg_reg[7]_0\(9 downto 6) => tdest_fifo_dout(13 downto 10),
      \tlen_cntr_reg_reg[7]_0\(5 downto 3) => tdest_fifo_dout(8 downto 6),
      \tlen_cntr_reg_reg[7]_0\(2 downto 0) => tdest_fifo_dout(2 downto 0),
      \tlen_cntr_reg_reg[7]_1\ => tdest_fifo_inst_n_23
    );
tdest_fifo_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\
     port map (
      D(4) => s_axis_payload_wr_out_i(40),
      D(3) => tlast_to_switch,
      D(2 downto 0) => s_axis_payload_wr_out_i(35 downto 33),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_3\,
      Q(0) => Q(1),
      aclk => aclk,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[40]\ => mm2s_inst_n_46,
      \goreg_bm.dout_i_reg[10]\ => tdest_fifo_inst_n_24,
      \goreg_bm.dout_i_reg[11]\ => tdest_fifo_inst_n_22,
      \goreg_bm.dout_i_reg[12]\ => tdest_fifo_inst_n_21,
      \goreg_bm.dout_i_reg[12]_0\ => tdest_fifo_inst_n_23,
      \goreg_bm.dout_i_reg[13]\(9 downto 6) => tdest_fifo_dout(13 downto 10),
      \goreg_bm.dout_i_reg[13]\(5 downto 3) => tdest_fifo_dout(8 downto 6),
      \goreg_bm.dout_i_reg[13]\(2 downto 0) => tdest_fifo_dout(2 downto 0),
      \goreg_bm.dout_i_reg[7]\ => tdest_fifo_inst_n_28,
      \goreg_bm.dout_i_reg[8]\ => tdest_fifo_inst_n_3,
      \goreg_bm.dout_i_reg[8]_0\ => tdest_fifo_inst_n_27,
      \goreg_bm.dout_i_reg[9]\ => tdest_fifo_inst_n_20,
      \goreg_bm.dout_i_reg[9]_0\ => tdest_fifo_inst_n_25,
      \goreg_bm.dout_i_reg[9]_1\ => tdest_fifo_inst_n_26,
      \gpfs.prog_full_i_reg\ => tdest_fifo_inst_n_29,
      \gpregsm1.curr_fwft_state_reg[0]\ => tdest_fifo_inst_n_14,
      mcpf_to_argen_payload(15 downto 0) => mcpf_to_argen_payload(15 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => empty,
      \pkt_cnt_reg_reg[2]\(0) => \ar_mpf_inst/pkt_cnt_reg\(0),
      prog_full_i => prog_full_i_5,
      \ram_full_fb_i_i_3__1\ => mm2s_inst_n_44,
      ram_full_fb_i_reg => tdest_fifo_inst_n_1,
      ram_full_i_reg => mm2s_inst_n_45
    );
tid_fifo_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\
     port map (
      Q(0) => Q(1),
      Q_reg => garb_n_3,
      Q_reg_0 => \^q_reg\,
      Q_reg_1 => garb_n_4,
      Q_reg_2 => \^q_reg_0\,
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\ => tid_fifo_inst_n_5,
      \gpr1.dout_i_reg[0]\(1) => awgen_inst_n_21,
      \gpr1.dout_i_reg[0]\(0) => awgen_to_mctf_payload(0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bvalid_0 => tid_fifo_inst_n_6,
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => tid_fifo_inst_n_0,
      p_19_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      prog_full_i => prog_full_i,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => tid_fifo_inst_n_3
    );
vfifo_idle_gen_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\
     port map (
      Q(0) => Q(1),
      Q_reg => mcdf_inst_n_18,
      Q_reg_0 => mcdf_inst_n_19,
      aclk => aclk,
      vfifo_idle(1 downto 0) => \^vfifo_idle\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_synth is
  port (
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    Q_reg : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \goreg_dm.dout_i_reg[40]_0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_synth : entity is "axi_vfifo_ctrl_v2_0_21_synth";
end vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_synth;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_synth is
  signal ar_fifo_inst_n_0 : STD_LOGIC;
  signal ar_fifo_inst_n_1 : STD_LOGIC;
  signal aw_fifo_inst_n_0 : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\ : STD_LOGIC;
  signal m_axi_araddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_arid_i : STD_LOGIC;
  signal m_axi_arlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_arvalid_i : STD_LOGIC;
  signal m_axi_awaddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_awid_i : STD_LOGIC;
  signal m_axi_awlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_awvalid_i : STD_LOGIC;
  signal m_axi_wdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_wlast_i : STD_LOGIC;
  signal m_axi_wvalid_i : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B\ : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B\ : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal prog_full_i : STD_LOGIC;
  signal \tid_fifo_inst/prog_full_i\ : STD_LOGIC;
  signal w_fifo_inst_n_0 : STD_LOGIC;
  signal w_fifo_inst_n_1 : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 15 downto 1 );
begin
ar_fifo_inst: entity work.vfifo_axi_vfifo_ctrl_0_0_fifo_top
     port map (
      I135(40) => m_axi_arid_i,
      I135(39 downto 8) => m_axi_araddr_i(31 downto 0),
      I135(7 downto 0) => m_axi_arlen_i(7 downto 0),
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]_0\(40 downto 0),
      \gpfs.prog_full_i_reg\ => ar_fifo_inst_n_1,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      \out\ => ar_fifo_inst_n_0,
      p_19_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\
    );
aw_fifo_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\
     port map (
      DI(40) => m_axi_awid_i,
      DI(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      DI(7 downto 0) => m_axi_awlen_i(7 downto 0),
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \goreg_dm.dout_i_reg[40]\(40 downto 0) => \goreg_dm.dout_i_reg[40]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => aw_fifo_inst_n_0,
      p_19_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\,
      prog_full_i => prog_full_i
    );
gvfifo_top: entity work.vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_top
     port map (
      D(39 downto 0) => D(39 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => w_fifo_inst_n_0,
      DI(40) => m_axi_awid_i,
      DI(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      DI(7 downto 0) => m_axi_awlen_i(7 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\,
      I135(40) => m_axi_arid_i,
      I135(39 downto 8) => m_axi_araddr_i(31 downto 0),
      I135(7 downto 0) => m_axi_arlen_i(7 downto 0),
      POR_B => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      POR_B_0 => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B\,
      POR_B_1 => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B\,
      POR_B_2 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      POR_B_3 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B\,
      POR_B_4 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B\,
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      Q_reg => Q_reg_0,
      Q_reg_0 => Q_reg,
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[3]\ => ar_fifo_inst_n_0,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[33]\(32) => m_axi_wlast_i,
      \gfwd_mode.storage_data1_reg[33]\(31 downto 0) => m_axi_wdata_i(31 downto 0),
      \gfwd_mode.storage_data1_reg[39]\(39 downto 0) => Q(39 downto 0),
      \gfwd_rev.state_reg[0]\ => ar_fifo_inst_n_1,
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => w_fifo_inst_n_1,
      m_axi_arvalid_i => m_axi_arvalid_i,
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      m_axis_tready => m_axis_tready,
      \out\ => aw_fifo_inst_n_0,
      p_19_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\,
      p_19_out_5 => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      prog_full_i => \tid_fifo_inst/prog_full_i\,
      ram_rstram_b => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      ram_rstram_b_10 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b\,
      ram_rstram_b_6 => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b\,
      ram_rstram_b_7 => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b\,
      ram_rstram_b_8 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      ram_rstram_b_9 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b\,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
rstblk: entity work.vfifo_axi_vfifo_ctrl_0_0_vfifo_reset_blk
     port map (
      POR_B => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      POR_B_5 => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B\,
      POR_B_6 => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B\,
      POR_B_7 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      POR_B_8 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B\,
      POR_B_9 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B\,
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      aclk => aclk,
      aresetn => aresetn,
      ram_rstram_b => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      ram_rstram_b_0 => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b\,
      ram_rstram_b_1 => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b\,
      ram_rstram_b_2 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      ram_rstram_b_3 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b\,
      ram_rstram_b_4 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b\
    );
w_fifo_inst: entity work.\vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(32) => m_axi_wlast_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(31 downto 0) => m_axi_wdata_i(31 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]\(32 downto 0) => \goreg_bm.dout_i_reg[32]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => w_fifo_inst_n_0,
      prog_full_i => prog_full_i,
      prog_full_i_0 => \tid_fifo_inst/prog_full_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_rresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_bresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_overrun_err_intr : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 1024;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is "80000000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is "artix7";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 512;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 16;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 16;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 16;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 16;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 16;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 16;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 16;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 64;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 : entity is "axi_vfifo_ctrl_v2_0_21";
end vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const1>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \^m_axi_awburst\(0);
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_wstrb(3) <= \<const1>\;
  m_axi_wstrb(2) <= \<const1>\;
  m_axi_wstrb(1) <= \<const1>\;
  m_axi_wstrb(0) <= \<const1>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axis_tstrb(3) <= \<const1>\;
  m_axis_tstrb(2) <= \<const1>\;
  m_axis_tstrb(1) <= \<const1>\;
  m_axis_tstrb(0) <= \<const1>\;
  vfifo_mm2s_rresp_err_intr <= \<const0>\;
  vfifo_s2mm_bresp_err_intr <= \<const0>\;
  vfifo_s2mm_overrun_err_intr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_vfifo: entity work.vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_synth
     port map (
      D(39) => s_axis_tid(0),
      D(38 downto 35) => s_axis_tkeep(3 downto 0),
      D(34) => s_axis_tuser(0),
      D(33) => s_axis_tlast,
      D(32 downto 1) => s_axis_tdata(31 downto 0),
      D(0) => s_axis_tdest(0),
      Q(39) => m_axis_tlast,
      Q(38) => m_axis_tid(0),
      Q(37) => m_axis_tuser(0),
      Q(36) => m_axis_tdest(0),
      Q(35 downto 32) => m_axis_tkeep(3 downto 0),
      Q(31 downto 0) => m_axis_tdata(31 downto 0),
      Q_reg => vfifo_mm2s_channel_empty(1),
      Q_reg_0 => vfifo_mm2s_channel_empty(0),
      aclk => aclk,
      aresetn => aresetn,
      \gfwd_mode.m_valid_i_reg\ => m_axis_tvalid,
      \goreg_bm.dout_i_reg[32]\(32 downto 1) => m_axi_wdata(31 downto 0),
      \goreg_bm.dout_i_reg[32]\(0) => m_axi_wlast,
      \goreg_dm.dout_i_reg[40]\(40) => m_axi_awid(0),
      \goreg_dm.dout_i_reg[40]\(39 downto 8) => m_axi_awaddr(31 downto 0),
      \goreg_dm.dout_i_reg[40]\(7 downto 0) => m_axi_awlen(7 downto 0),
      \goreg_dm.dout_i_reg[40]_0\(40) => m_axi_arid(0),
      \goreg_dm.dout_i_reg[40]_0\(39 downto 8) => m_axi_araddr(31 downto 0),
      \goreg_dm.dout_i_reg[40]_0\(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awburst(0) => \^m_axi_awburst\(0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tready => m_axis_tready,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vfifo_axi_vfifo_ctrl_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of vfifo_axi_vfifo_ctrl_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vfifo_axi_vfifo_ctrl_0_0 : entity is "vfifo_axi_vfifo_ctrl_0_0,axi_vfifo_ctrl_v2_0_21,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vfifo_axi_vfifo_ctrl_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of vfifo_axi_vfifo_ctrl_0_0 : entity is "axi_vfifo_ctrl_v2_0_21,Vivado 2019.1";
end vfifo_axi_vfifo_ctrl_0_0;

architecture STRUCTURE of vfifo_axi_vfifo_ctrl_0_0 is
  signal NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of U0 : label is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of U0 : label is 1024;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of U0 : label is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of U0 : label is "80000000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of U0 : label is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of U0 : label is 512;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of U0 : label is 16;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of U0 : label is 16;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of U0 : label is 16;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of U0 : label is 16;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of U0 : label is 16;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of U0 : label is 16;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of U0 : label is 16;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of U0 : label is 64;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME AXI_CLOCK, ASSOCIATED_BUSIF M_AXIS:M_AXI:S_AXIS, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN vfifo_mig_7series_0_0_ui_clk, INSERT_VIP 0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute x_interface_info of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute x_interface_info of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute x_interface_parameter of m_axis_tvalid : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN vfifo_mig_7series_0_0_ui_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute x_interface_info of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute x_interface_info of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute x_interface_parameter of s_axis_tvalid : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN vfifo_mig_7series_0_0_ui_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARUSER";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN vfifo_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWUSER";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_buser : signal is "xilinx.com:interface:aximm:1.0 M_AXI BUSER";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_ruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI RUSER";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of m_axi_wuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI WUSER";
  attribute x_interface_info of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute x_interface_info of m_axis_tdest : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDEST";
  attribute x_interface_info of m_axis_tid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TID";
  attribute x_interface_info of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS TKEEP";
  attribute x_interface_info of m_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 M_AXIS TSTRB";
  attribute x_interface_info of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute x_interface_info of s_axis_tdest : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDEST";
  attribute x_interface_info of s_axis_tid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TID";
  attribute x_interface_info of s_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS TKEEP";
  attribute x_interface_info of s_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 S_AXIS TSTRB";
begin
U0: entity work.vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => m_axi_arid(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => m_axi_awid(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => m_axi_bid(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => m_axi_buser(0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => m_axi_rid(0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => m_axi_ruser(0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => m_axi_wuser(0),
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => m_axis_tdest(0),
      m_axis_tid(0) => m_axis_tid(0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => m_axis_tstrb(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => s_axis_tdest(0),
      s_axis_tid(0) => s_axis_tid(0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => s_axis_tstrb(3 downto 0),
      s_axis_tuser(0) => '1',
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      vfifo_mm2s_channel_empty(1 downto 0) => vfifo_mm2s_channel_empty(1 downto 0),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_mm2s_rresp_err_intr => NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED,
      vfifo_s2mm_bresp_err_intr => NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED,
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0),
      vfifo_s2mm_overrun_err_intr => NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED
    );
end STRUCTURE;
