<def f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2401' ll='2404'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2406'/>
<size>4</size>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2395'>/// Map pseudo instructions that imply an &apos;S&apos; bit onto real opcodes. Whether the
/// instruction is encoded with an &apos;S&apos; bit is determined by the optional CPSR
/// def operand.
///
/// This will go away once we can teach tblgen how to set the optional CPSR def
/// operand itself.</doc>
