--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
bt_state    |    3.870(R)|      SLOW  |   -1.509(R)|      FAST  |clk_BUFGP         |   0.000|
btn<1>      |    2.275(R)|      SLOW  |   -0.755(R)|      FAST  |clk_BUFGP         |   0.000|
btn<2>      |    1.900(R)|      SLOW  |   -0.478(R)|      FAST  |clk_BUFGP         |   0.000|
btn<3>      |    2.238(R)|      SLOW  |   -0.723(R)|      FAST  |clk_BUFGP         |   0.000|
btn<4>      |    3.112(R)|      SLOW  |   -1.342(R)|      FAST  |clk_BUFGP         |   0.000|
btn<5>      |    0.893(R)|      SLOW  |    0.353(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<6>      |    0.806(R)|      SLOW  |    0.438(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<0>       |    1.615(R)|      SLOW  |   -0.335(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
bt_tx       |        11.652(R)|      SLOW  |         5.347(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<0> |         9.538(R)|      SLOW  |         3.977(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<1> |         9.364(R)|      SLOW  |         3.918(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<2> |         9.583(R)|      SLOW  |         3.993(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<3> |         9.458(R)|      SLOW  |         3.990(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<4> |         9.331(R)|      SLOW  |         3.843(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<5> |         9.070(R)|      SLOW  |         3.700(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<6> |         8.956(R)|      SLOW  |         3.604(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<7> |         9.349(R)|      SLOW  |         3.821(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_en      |         9.151(R)|      SLOW  |         3.769(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |         9.574(R)|      SLOW  |         4.033(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         9.087(R)|      SLOW  |         3.660(R)|      FAST  |clk_BUFGP         |   0.000|
mn<0>       |         9.848(R)|      SLOW  |         4.154(R)|      FAST  |clk_BUFGP         |   0.000|
mn<1>       |        10.264(R)|      SLOW  |         4.348(R)|      FAST  |clk_BUFGP         |   0.000|
mn<2>       |        10.223(R)|      SLOW  |         4.343(R)|      FAST  |clk_BUFGP         |   0.000|
mn<3>       |         9.920(R)|      SLOW  |         4.200(R)|      FAST  |clk_BUFGP         |   0.000|
mn<4>       |         9.172(R)|      SLOW  |         3.751(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.868|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov  7 15:12:39 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



