# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 13291
attribute \dynports 1
attribute \hdlname "\\load_unit"
attribute \src "load_unit.v:1.1-313.10"
module $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_unit.v:145.2-243.5"
  wire $10\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $10\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $11\pop_ld_o[0:0]
  wire width 3 $11\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $13\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $13\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $14\state_d[3:0]
  wire width 3 $15\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $18\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $1\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $1\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\valid_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $2\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\translation_req_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $3\pop_ld_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $3\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $4\req_port_o[9:9]
  attribute \src "load_unit.v:145.2-243.5"
  wire $5\req_port_o[9:9]
  attribute \src "load_unit.v:244.2-263.5"
  wire $5\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $7\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $8\req_port_o[1:1]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $8\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $9\state_d[3:0]
  wire width 2 $add$load_unit.v:286$597_Y
  attribute \src "load_unit.v:293.21-293.48"
  wire $and$load_unit.v:293$602_Y
  wire width 2 $auto$async2sync.cc:140:execute$12219
  wire $auto$async2sync.cc:140:execute$12221
  wire $auto$async2sync.cc:140:execute$12223
  wire width 4 $auto$async2sync.cc:140:execute$12225
  wire width 13 $auto$async2sync.cc:140:execute$12227
  wire $auto$opt_dff.cc:276:combine_resets$12585
  wire $auto$opt_reduce.cc:134:opt_mux$11949
  wire $auto$opt_reduce.cc:134:opt_mux$11951
  wire $auto$opt_reduce.cc:134:opt_mux$11953
  wire $auto$opt_reduce.cc:134:opt_mux$12161
  wire $auto$rtlil.cc:2127:Not$12584
  attribute \src "load_unit.v:181.16-181.31"
  wire $eq$load_unit.v:181$554_Y
  attribute \src "load_unit.v:251.20-251.35"
  wire $eq$load_unit.v:251$572_Y
  attribute \src "load_unit.v:261.12-261.27"
  wire $eq$load_unit.v:261$577_Y
  attribute \src "load_unit.v:283.78-283.104"
  wire $eq$load_unit.v:283$581_Y
  attribute \src "load_unit.v:283.50-283.76"
  wire $eq$load_unit.v:283$582_Y
  attribute \src "load_unit.v:283.22-283.48"
  wire $eq$load_unit.v:283$583_Y
  attribute \src "load_unit.v:284.79-284.105"
  wire $eq$load_unit.v:284$585_Y
  attribute \src "load_unit.v:284.51-284.77"
  wire $eq$load_unit.v:284$586_Y
  attribute \src "load_unit.v:284.23-284.49"
  wire $eq$load_unit.v:284$587_Y
  attribute \src "load_unit.v:234.7-234.25"
  wire $logic_and$load_unit.v:234$564_Y
  attribute \src "load_unit.v:239.7-239.27"
  wire $logic_and$load_unit.v:239$567_Y
  attribute \src "load_unit.v:248.7-248.42"
  wire $logic_and$load_unit.v:248$570_Y
  attribute \src "load_unit.v:251.8-251.36"
  wire $logic_and$load_unit.v:251$573_Y
  attribute \src "load_unit.v:256.7-256.46"
  wire $logic_and$load_unit.v:256$576_Y
  attribute \src "load_unit.v:239.19-239.27"
  wire $logic_not$load_unit.v:239$566_Y
  attribute \src "load_unit.v:256.31-256.46"
  wire $logic_not$load_unit.v:256$575_Y
  attribute \src "load_unit.v:248.26-248.41"
  wire $ne$load_unit.v:248$569_Y
  wire width 3 $procmux$1542_CMP
  wire $procmux$1542_CTRL
  wire width 3 $procmux$1543_CMP
  wire $procmux$1543_CTRL
  wire $procmux$1603_CMP
  wire width 2 $procmux$1605_CMP
  wire $procmux$1605_CTRL
  wire $procmux$1754_CMP
  wire $procmux$1823_CMP
  wire $procmux$1848_CMP
  wire $procmux$2039_CMP
  wire width 5 $procmux$2074_CMP
  wire $procmux$2074_CTRL
  wire width 5 $procmux$2075_CMP
  wire $procmux$2075_CTRL
  wire width 16 $procmux$2076_CMP
  wire $procmux$2076_CTRL
  attribute \src "load_unit.v:286.121-286.178"
  wire $reduce_or$load_unit.v:286$596_Y
  attribute \src "load_unit.v:0.0-0.0"
  wire $shiftx$load_unit.v:0$601_Y
  attribute \src "load_unit.v:181.16-181.45"
  wire width 4 $ternary$load_unit.v:181$555_Y
  attribute \src "load_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "load_unit.v:58.19-58.35"
  wire width 3 input 20 \commit_tran_id_i
  attribute \src "load_unit.v:69.13-69.36"
  wire input 23 \dcache_wbuffer_not_ni_i
  attribute \src "load_unit.v:52.13-52.23"
  wire input 15 \dtlb_hit_i
  attribute \src "load_unit.v:54.20-54.30"
  wire width 22 input 16 \dtlb_ppn_i
  attribute \src "load_unit.v:51.20-51.24"
  wire width 65 input 14 \ex_i
  attribute \src "load_unit.v:46.20-46.24"
  wire width 65 output 10 \ex_o
  attribute \src "load_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "load_unit.v:281.7-281.16"
  wire \fp_sign_d
  attribute \src "load_unit.v:282.6-282.15"
  wire \fp_sign_q
  attribute \src "load_unit.v:276.13-276.18"
  wire width 2 \idx_d
  attribute \src "load_unit.v:277.12-277.17"
  wire width 2 \idx_q
  attribute \src "load_unit.v:75.14-75.21"
  wire width 13 \in_data
  attribute \src "load_unit.v:73.13-73.24"
  wire width 13 \load_data_d
  attribute \src "load_unit.v:74.13-74.24"
  wire width 13 \load_data_q
  attribute \src "load_unit.v:103.20-103.32"
  wire width 2 output 24 \load_state_o
  attribute \src "load_unit.v:41.20-41.30"
  wire width 85 input 5 \lsu_ctrl_i
  attribute \src "load_unit.v:50.20-50.27"
  wire width 34 input 13 \paddr_i
  attribute \src "load_unit.v:97.7-97.15"
  wire \paddr_ni
  attribute \src "load_unit.v:56.13-56.34"
  wire input 18 \page_offset_matches_i
  attribute \src "load_unit.v:55.21-55.34"
  wire width 12 output 17 \page_offset_o
  attribute \src "load_unit.v:42.13-42.21"
  wire output 6 \pop_ld_o
  attribute \src "load_unit.v:63.20-63.30"
  wire width 35 input 21 \req_port_i
  attribute \src "load_unit.v:68.131-68.141"
  wire width 77 output 22 \req_port_o
  attribute \src "load_unit.v:45.20-45.28"
  wire width 32 output 9 \result_o
  attribute \src "load_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "load_unit.v:273.14-273.26"
  wire width 32 \shifted_data
  attribute \src "load_unit.v:278.7-278.15"
  wire \sign_bit
  attribute \src "load_unit.v:275.13-275.22"
  wire width 4 \sign_bits
  attribute \src "load_unit.v:279.7-279.15"
  wire \signed_d
  attribute \src "load_unit.v:280.6-280.14"
  wire \signed_q
  attribute \src "load_unit.v:100.7-100.15"
  wire \stall_ni
  attribute \src "load_unit.v:70.12-70.19"
  attribute \unused_bits "3"
  wire width 4 \state_d
  attribute \src "load_unit.v:71.12-71.19"
  wire width 4 \state_q
  attribute \src "load_unit.v:57.13-57.33"
  wire input 19 \store_buffer_empty_i
  attribute \src "load_unit.v:85.352-85.366"
  wire width 12 offset 1 \sv2v_tmp_0A7E4
  attribute \src "load_unit.v:94.14-94.28"
  wire width 32 offset 1 \sv2v_tmp_39B40
  attribute \src "load_unit.v:88.130-88.144"
  wire width 22 offset 1 \sv2v_tmp_500C1
  attribute \src "load_unit.v:78.13-78.27"
  wire offset 1 \sv2v_tmp_52ECA
  attribute \src "load_unit.v:81.14-81.28"
  wire width 32 offset 1 \sv2v_tmp_82AC4
  attribute \src "load_unit.v:91.14-91.28"
  wire width 32 offset 1 \sv2v_tmp_C5B66
  attribute \src "load_unit.v:44.19-44.29"
  wire width 3 output 8 \trans_id_o
  attribute \src "load_unit.v:47.13-47.30"
  wire output 11 \translation_req_o
  attribute \src "load_unit.v:48.21-48.28"
  wire width 32 output 12 \vaddr_o
  attribute \src "load_unit.v:35.13-35.20"
  wire input 4 \valid_i
  attribute \src "load_unit.v:43.13-43.20"
  wire output 7 \valid_o
  attribute \src "load_unit.v:286.181-286.202"
  cell $add $add$load_unit.v:286$597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B 1'1
    connect \Y $add$load_unit.v:286$597_Y
  end
  attribute \src "load_unit.v:293.21-293.48"
  cell $and $and$load_unit.v:293$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_q
    connect \B $shiftx$load_unit.v:0$601_Y
    connect \Y $and$load_unit.v:293$602_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12220
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12219
    connect \S \rst_ni
    connect \Y \idx_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12222
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12221
    connect \S \rst_ni
    connect \Y \signed_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12224
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12223
    connect \S \rst_ni
    connect \Y \fp_sign_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12226
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12225
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12228
    parameter \WIDTH 13
    connect \A 13'0000000000000
    connect \B $auto$async2sync.cc:140:execute$12227
    connect \S \rst_ni
    connect \Y \load_data_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$12583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$12584
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$12586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$load_unit.v:234$564_Y \flush_i $auto$rtlil.cc:2127:Not$12584 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$12585
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $auto$opt_dff.cc:702:run$12587
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\state_d[3:0] [3]
    connect \Q $auto$async2sync.cc:140:execute$12225 [3]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$12585
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11948
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1605_CMP [0] $procmux$1603_CMP $eq$load_unit.v:251$572_Y $eq$load_unit.v:181$554_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11949
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1754_CMP $eq$load_unit.v:261$577_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11951
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11952
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1605_CMP [0] $procmux$1603_CMP $eq$load_unit.v:181$554_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11953
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1848_CMP $eq$load_unit.v:251$572_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12161
  end
  attribute \src "load_unit.v:181.16-181.31"
  cell $eq $eq$load_unit.v:181$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'101
    connect \Y $eq$load_unit.v:181$554_Y
  end
  attribute \src "load_unit.v:251.20-251.35"
  cell $eq $eq$load_unit.v:251$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $eq$load_unit.v:251$572_Y
  end
  attribute \src "load_unit.v:261.12-261.27"
  cell $eq $eq$load_unit.v:261$577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'110
    connect \Y $eq$load_unit.v:261$577_Y
  end
  attribute \src "load_unit.v:283.78-283.104"
  cell $eq $eq$load_unit.v:283$581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101011
    connect \Y $eq$load_unit.v:283$581_Y
  end
  attribute \src "load_unit.v:283.50-283.76"
  cell $eq $eq$load_unit.v:283$582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101000
    connect \Y $eq$load_unit.v:283$582_Y
  end
  attribute \src "load_unit.v:283.22-283.48"
  cell $eq $eq$load_unit.v:283$583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'100101
    connect \Y $eq$load_unit.v:283$583_Y
  end
  attribute \src "load_unit.v:284.79-284.105"
  cell $eq $eq$load_unit.v:284$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010100
    connect \Y $eq$load_unit.v:284$585_Y
  end
  attribute \src "load_unit.v:284.51-284.77"
  cell $eq $eq$load_unit.v:284$586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010011
    connect \Y $eq$load_unit.v:284$586_Y
  end
  attribute \src "load_unit.v:284.23-284.49"
  cell $eq $eq$load_unit.v:284$587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010010
    connect \Y $eq$load_unit.v:284$587_Y
  end
  attribute \src "load_unit.v:234.7-234.25"
  cell $logic_and $logic_and$load_unit.v:234$564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B \valid_i
    connect \Y $logic_and$load_unit.v:234$564_Y
  end
  attribute \src "load_unit.v:239.7-239.27"
  cell $logic_and $logic_and$load_unit.v:239$567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_ld_o
    connect \B $logic_not$load_unit.v:239$566_Y
    connect \Y $logic_and$load_unit.v:239$567_Y
  end
  attribute \src "load_unit.v:248.7-248.42"
  cell $logic_and $logic_and$load_unit.v:248$570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \B $ne$load_unit.v:248$569_Y
    connect \Y $logic_and$load_unit.v:248$570_Y
  end
  attribute \src "load_unit.v:251.8-251.36"
  cell $logic_and $logic_and$load_unit.v:251$573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $eq$load_unit.v:251$572_Y
    connect \Y $logic_and$load_unit.v:251$573_Y
  end
  attribute \src "load_unit.v:256.7-256.46"
  cell $logic_and $logic_and$load_unit.v:256$576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$load_unit.v:234$564_Y
    connect \B $logic_not$load_unit.v:256$575_Y
    connect \Y $logic_and$load_unit.v:256$576_Y
  end
  attribute \src "load_unit.v:239.19-239.27"
  cell $logic_not $logic_not$load_unit.v:239$566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \Y $logic_not$load_unit.v:239$566_Y
  end
  attribute \src "load_unit.v:256.31-256.46"
  cell $logic_not $logic_not$load_unit.v:256$575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \Y $logic_not$load_unit.v:256$575_Y
  end
  attribute \src "load_unit.v:248.26-248.41"
  cell $ne $ne$load_unit.v:248$569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $ne$load_unit.v:248$569_Y
  end
  attribute \src "load_unit.v:293.20-293.61"
  cell $or $or$load_unit.v:293$603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$load_unit.v:293$602_Y
    connect \B \fp_sign_q
    connect \Y \sign_bit
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11717
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \idx_d
    connect \Q $auto$async2sync.cc:140:execute$12219
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11718
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \signed_d
    connect \Q $auto$async2sync.cc:140:execute$12221
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11719
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \fp_sign_d
    connect \Q $auto$async2sync.cc:140:execute$12223
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11720
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \state_d [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12225 [2:0]
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11721
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 13'0000000000000
    parameter \WIDTH 13
    connect \CLK \clk_i
    connect \D \load_data_d
    connect \Q $auto$async2sync.cc:140:execute$12227
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $pmux $procmux$1541
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \shifted_data
    connect \B { \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [15:0] \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [7:0] }
    connect \S { $procmux$1543_CTRL $procmux$1542_CTRL }
    connect \Y \result_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1542_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1542_CMP
    connect \Y $procmux$1542_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1542_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101011
    connect \Y $procmux$1542_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1542_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101101
    connect \Y $procmux$1542_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1542_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010100
    connect \Y $procmux$1542_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1543_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1543_CMP
    connect \Y $procmux$1543_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1543_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101000
    connect \Y $procmux$1543_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1543_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101001
    connect \Y $procmux$1543_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1543_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010011
    connect \Y $procmux$1543_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:261.12-261.27|load_unit.v:261.8-262.19"
  cell $mux $procmux$1545
    parameter \WIDTH 1
    connect \A $1\valid_o[0:0]
    connect \B 1'0
    connect \S $eq$load_unit.v:261$577_Y
    connect \Y $5\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1551
    parameter \WIDTH 3
    connect \A \load_data_q [12:10]
    connect \B \lsu_ctrl_i [2:0]
    connect \S $logic_and$load_unit.v:256$576_Y
    connect \Y \trans_id_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1554
    parameter \WIDTH 1
    connect \A $1\ex_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$576_Y
    connect \Y \ex_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1557
    parameter \WIDTH 1
    connect \A $5\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$576_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1561
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$573_Y
    connect \Y $2\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1567
    parameter \WIDTH 1
    connect \A $2\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$573_Y
    connect \Y $3\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:249.8-249.22|load_unit.v:249.4-250.20"
  cell $mux $procmux$1573
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \req_port_o [1]
    connect \Y $2\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1578
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\ex_o[0:0]
    connect \S $logic_and$load_unit.v:248$570_Y
    connect \Y $1\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1581
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\valid_o[0:0]
    connect \S $logic_and$load_unit.v:248$570_Y
    connect \Y $1\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:241.7-241.14|load_unit.v:241.3-242.19"
  cell $mux $procmux$1584
    parameter \WIDTH 4
    connect \A $18\state_d[3:0]
    connect \B 4'0111
    connect \S \flush_i
    connect \Y \state_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:239.7-239.27|load_unit.v:239.3-240.26"
  cell $mux $procmux$1587
    parameter \WIDTH 13
    connect \A \load_data_q
    connect \B { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
    connect \S $logic_and$load_unit.v:239$567_Y
    connect \Y \load_data_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:236.8-236.23|load_unit.v:236.4-237.21"
  cell $mux $procmux$1591
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $1\pop_ld_o[0:0]
    connect \S \req_port_i [33]
    connect \Y $13\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1596
    parameter \WIDTH 1
    connect \A $1\pop_ld_o[0:0]
    connect \B $13\pop_ld_o[0:0]
    connect \S $logic_and$load_unit.v:234$564_Y
    connect \Y \pop_ld_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1599
    parameter \WIDTH 4
    connect \A $1\state_d[3:0]
    connect \B 4'0000
    connect \S $logic_and$load_unit.v:234$564_Y
    connect \Y $18\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$1602
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $8\req_port_o[1:1] 1'1 }
    connect \S { $eq$load_unit.v:251$572_Y $auto$opt_reduce.cc:134:opt_mux$11953 }
    connect \Y \req_port_o [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $procmux$1603_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $reduce_or $procmux$1605_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1605_CMP [0] $eq$load_unit.v:181$554_Y }
    connect \Y $procmux$1605_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'100
    connect \Y $procmux$1605_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:213.16-213.39|load_unit.v:213.12-220.23"
  cell $mux $procmux$1646
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \dtlb_hit_i
    connect \Y $11\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:211.11-211.26|load_unit.v:211.7-220.23"
  cell $mux $procmux$1675
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $11\pop_ld_o[0:0]
    connect \S \req_port_i [34]
    connect \Y $10\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1687
    parameter \WIDTH 4
    connect \A { 1'0 $15\state_d[3:0] }
    connect \B 4'0011
    connect \S \page_offset_matches_i
    connect \Y $14\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1707
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $5\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1716
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $13\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1723
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_ld_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1730
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $5\req_port_o[9:9]
    connect \S \valid_i
    connect \Y $4\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1737
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1754_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1754_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:194.9-194.23|load_unit.v:194.5-202.22"
  cell $mux $procmux$1781
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { 1'0 $11\state_d[3:0] }
    connect \S \req_port_i [34]
    connect \Y $10\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $mux $procmux$1794
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_mux$11949
    connect \Y \req_port_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:225.9-225.16|load_unit.v:225.5-226.27"
  cell $mux $procmux$1801
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \ex_i [0]
    connect \Y $8\req_port_o[1:1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:188.9-188.19|load_unit.v:188.5-189.21"
  cell $mux $procmux$1810
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0001
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:184.9-184.32|load_unit.v:184.5-185.21"
  cell $mux $procmux$1820
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0110
    connect \S \dcache_wbuffer_not_ni_i
    connect \Y $8\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1823_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 4'1000
    connect \Y $procmux$1823_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $logic_not $procmux$1848_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1848_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:163.16-163.39|load_unit.v:163.12-170.23"
  cell $mux $procmux$1860
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $11\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:161.11-161.26|load_unit.v:161.7-170.23"
  cell $mux $procmux$1904
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $11\state_d[3:0]
    connect \S \req_port_i [34]
    connect \Y $15\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:159.10-159.32|load_unit.v:159.6-173.22"
  cell $mux $procmux$1957
    parameter \WIDTH 1
    connect \A $10\pop_ld_o[0:0]
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $3\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:157.9-157.16|load_unit.v:157.5-174.8"
  cell $mux $procmux$1988
    parameter \WIDTH 4
    connect \A \state_q
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $2\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2032
    parameter \S_WIDTH 8
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { $2\state_d[3:0] $7\state_d[3:0] $ternary$load_unit.v:181$555_Y $8\state_d[3:0] $9\state_d[3:0] $10\state_d[3:0] $13\state_d[3:0] 4'0000 }
    connect \S { $procmux$1848_CMP $procmux$2039_CMP $procmux$1605_CTRL $procmux$1823_CMP $eq$load_unit.v:261$577_Y $procmux$1754_CMP $eq$load_unit.v:251$572_Y $procmux$1603_CMP }
    connect \Y $1\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$2039_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$2039_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2043
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $10\pop_ld_o[0:0] $2\pop_ld_o[0:0] }
    connect \S { $procmux$1754_CMP $auto$opt_reduce.cc:134:opt_mux$12161 }
    connect \Y $1\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2049
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $4\req_port_o[9:9] }
    connect \S { $procmux$1754_CMP $auto$opt_reduce.cc:134:opt_mux$12161 }
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2055
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $2\translation_req_o[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$11951 $auto$opt_reduce.cc:134:opt_mux$12161 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:176.9-176.31|load_unit.v:176.5-177.21"
  cell $mux $procmux$2068
    parameter \WIDTH 4
    connect \A 4'0001
    connect \B \state_q
    connect \S \page_offset_matches_i
    connect \Y $7\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $pmux $procmux$2073
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2076_CTRL $procmux$2075_CTRL $procmux$2074_CTRL }
    connect \Y \req_port_o [3:2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2074_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2074_CMP
    connect \Y $procmux$2074_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2074_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$2074_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2074_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$2074_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2074_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$2074_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2074_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$2074_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2074_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$2074_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2075_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2075_CMP
    connect \Y $procmux$2075_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2075_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$2075_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2075_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$2075_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2075_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$2075_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2075_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$2075_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2075_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$2075_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2076_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2076_CMP
    connect \Y $procmux$2076_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$2076_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$2076_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$2076_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$2076_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$2076_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$2076_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$2076_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$2076_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$2076_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$2076_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$2076_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$2076_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$2076_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$2076_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$2076_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2076_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$2076_CMP [9]
  end
  attribute \src "load_unit.v:283.20-283.105"
  cell $reduce_or $reduce_or$load_unit.v:283$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:283$583_Y $eq$load_unit.v:283$582_Y $eq$load_unit.v:283$581_Y }
    connect \Y \signed_d
  end
  attribute \src "load_unit.v:284.21-284.106"
  cell $reduce_or $reduce_or$load_unit.v:284$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$587_Y $eq$load_unit.v:284$586_Y $eq$load_unit.v:284$585_Y }
    connect \Y \fp_sign_d
  end
  attribute \src "load_unit.v:286.121-286.178"
  cell $reduce_or $reduce_or$load_unit.v:286$596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$586_Y $eq$load_unit.v:283$582_Y }
    connect \Y $reduce_or$load_unit.v:286$596_Y
  end
  attribute \src "load_unit.v:0.0-0.0"
  cell $shiftx $shiftx$load_unit.v:0$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
    connect \B \idx_q
    connect \Y $shiftx$load_unit.v:0$601_Y
  end
  attribute \src "load_unit.v:274.24-274.73"
  cell $shr $shr$load_unit.v:274$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \req_port_i [32:1]
    connect \B { \load_data_q [9:8] 3'000 }
    connect \Y \shifted_data
  end
  attribute \src "load_unit.v:181.16-181.45"
  cell $mux $ternary$load_unit.v:181$555
    parameter \WIDTH 4
    connect \A 4'0110
    connect \B 4'1000
    connect \S $eq$load_unit.v:181$554_Y
    connect \Y $ternary$load_unit.v:181$555_Y
  end
  attribute \src "load_unit.v:286.121-286.222"
  cell $mux $ternary$load_unit.v:286$599
    parameter \WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B $add$load_unit.v:286$597_Y
    connect \S $reduce_or$load_unit.v:286$596_Y
    connect \Y \idx_d
  end
  connect $procmux$1605_CMP [1] $eq$load_unit.v:181$554_Y
  connect \ex_o [64:1] \ex_i [64:1]
  connect \in_data { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
  connect \load_state_o \state_q [1:0]
  connect \paddr_ni 1'0
  connect \page_offset_o \lsu_ctrl_i [63:52]
  connect { \req_port_o [76:11] \req_port_o [8:4] } { \lsu_ctrl_i [63:52] \paddr_i [33:12] 33'000000000000000000000000000000000 \lsu_ctrl_i [18:15] }
  connect \sign_bits { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
  connect \stall_ni 1'0
  connect \sv2v_tmp_0A7E4 \lsu_ctrl_i [63:52]
  connect \sv2v_tmp_39B40 \ex_i [32:1]
  connect \sv2v_tmp_500C1 \paddr_i [33:12]
  connect \sv2v_tmp_52ECA 1'0
  connect \sv2v_tmp_82AC4 0
  connect \sv2v_tmp_C5B66 \ex_i [64:33]
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
attribute \hdlname "\\amo_buffer"
attribute \src "amo_buffer.v:1.1-63.10"
module \amo_buffer
  attribute \src "amo_buffer.v:36.27-36.63"
  wire $and$amo_buffer.v:36$648_Y
  attribute \src "amo_buffer.v:34.14-34.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71"
  wire width 72 \amo_data_in
  attribute \src "amo_buffer.v:35.14-35.26"
  wire width 72 \amo_data_out
  attribute \src "amo_buffer.v:21.19-21.27"
  wire width 4 input 6 \amo_op_i
  attribute \src "amo_buffer.v:28.22-28.31"
  wire width 135 output 10 \amo_req_o
  attribute \src "amo_buffer.v:29.20-29.30"
  wire width 65 input 11 \amo_resp_i
  attribute \src "amo_buffer.v:33.7-33.16"
  wire \amo_valid
  attribute \src "amo_buffer.v:30.13-30.31"
  wire input 12 \amo_valid_commit_i
  attribute \src "amo_buffer.v:16.13-16.18"
  wire input 1 \clk_i
  attribute \src "amo_buffer.v:26.20-26.26"
  wire width 32 input 8 \data_i
  attribute \src "amo_buffer.v:27.19-27.30"
  wire width 2 input 9 \data_size_i
  attribute \src "amo_buffer.v:18.13-18.20"
  wire input 3 \flush_i
  attribute \src "amo_buffer.v:31.13-31.28"
  wire input 13 \no_st_pending_i
  attribute \src "amo_buffer.v:25.20-25.27"
  wire width 34 input 7 \paddr_i
  attribute \src "amo_buffer.v:20.14-20.21"
  wire output 5 \ready_o
  attribute \src "amo_buffer.v:17.13-17.19"
  wire input 2 \rst_ni
  attribute \src "amo_buffer.v:19.13-19.20"
  wire input 4 \valid_i
  attribute \src "amo_buffer.v:36.27-36.63"
  cell $and $and$amo_buffer.v:36$648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \no_st_pending_i
    connect \B \amo_valid_commit_i
    connect \Y $and$amo_buffer.v:36$648_Y
  end
  attribute \src "amo_buffer.v:36.26-36.76"
  cell $and $and$amo_buffer.v:36$649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$amo_buffer.v:36$648_Y
    connect \B \amo_valid
    connect \Y \amo_req_o [134]
  end
  connect \amo_data_in { \amo_op_i \paddr_i \data_i \data_size_i }
  connect \amo_data_out { \amo_req_o [133:130] \amo_req_o [97:64] \amo_req_o [31:0] \amo_req_o [129:128] }
  connect { \amo_req_o [127:98] \amo_req_o [63:32] } 62'00000000000000000000000000000000000000000000000000000000000000
end
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-213.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$37
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$38
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$39
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$41
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$43
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:166$11_CHECK[0:0]$45
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:166$11_EN[0:0]$46
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:168$12_CHECK[0:0]$47
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:203$13_CHECK[0:0]$49
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$5_DATA[31:0]$78
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$6_DATA[31:0]$86
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:181.24-181.32"
  wire width 32 $add$cva6_lsu_formal.v:181$85_Y
  attribute \src "cva6_lsu_formal.v:198.24-198.32"
  wire width 32 $add$cva6_lsu_formal.v:198$93_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$12596
  wire $auto$opt_dff.cc:242:make_patterns_logic$12600
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12272
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12274
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12276
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12278
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12280
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12282
  wire $auto$rtlil.cc:2817:Anyseq$12284
  wire $auto$rtlil.cc:2817:Anyseq$12286
  wire $auto$rtlil.cc:2817:Anyseq$12288
  wire $auto$rtlil.cc:2817:Anyseq$12290
  wire $auto$rtlil.cc:2817:Anyseq$12292
  wire $auto$rtlil.cc:2817:Anyseq$12294
  wire $auto$rtlil.cc:2817:Anyseq$12296
  wire $auto$rtlil.cc:2817:Anyseq$12298
  wire $auto$rtlil.cc:2817:Anyseq$12300
  wire $auto$rtlil.cc:2817:Anyseq$12302
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$57_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$58_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$60_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$61_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$63_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$64_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$66_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$67_Y
  attribute \src "cva6_lsu_formal.v:168.21-168.71"
  wire $eq$cva6_lsu_formal.v:168$76_Y
  attribute \src "cva6_lsu_formal.v:169.21-169.73"
  wire $eq$cva6_lsu_formal.v:169$77_Y
  attribute \src "cva6_lsu_formal.v:174.21-174.55"
  wire $eq$cva6_lsu_formal.v:174$82_Y
  attribute \src "cva6_lsu_formal.v:174.59-174.93"
  wire $eq$cva6_lsu_formal.v:174$83_Y
  attribute \src "cva6_lsu_formal.v:191.21-191.55"
  wire $eq$cva6_lsu_formal.v:191$90_Y
  attribute \src "cva6_lsu_formal.v:191.59-191.93"
  wire $eq$cva6_lsu_formal.v:191$91_Y
  attribute \src "cva6_lsu_formal.v:205.21-205.67"
  wire $eq$cva6_lsu_formal.v:205$94_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$17_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$19_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$21_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:166$11_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:203$13_CHECK
  attribute \src "cva6_lsu_formal.v:166.31-166.42"
  wire $gt$cva6_lsu_formal.v:166$70_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$51_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$52_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$59_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$62_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$65_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$68_Y
  attribute \src "cva6_lsu_formal.v:173.17-173.55"
  wire $logic_and$cva6_lsu_formal.v:173$79_Y
  attribute \src "cva6_lsu_formal.v:173.17-173.67"
  wire $logic_and$cva6_lsu_formal.v:173$81_Y
  attribute \src "cva6_lsu_formal.v:190.17-190.55"
  wire $logic_and$cva6_lsu_formal.v:190$87_Y
  attribute \src "cva6_lsu_formal.v:190.17-190.67"
  wire $logic_and$cva6_lsu_formal.v:190$89_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$18_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$20_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$22_Y
  attribute \src "cva6_lsu_formal.v:166.22-166.27"
  wire $logic_not$cva6_lsu_formal.v:166$69_Y
  attribute \src "cva6_lsu_formal.v:166.22-166.42"
  wire $logic_or$cva6_lsu_formal.v:166$71_Y
  attribute \src "cva6_lsu_formal.v:174.21-174.93"
  wire $logic_or$cva6_lsu_formal.v:174$84_Y
  attribute \src "cva6_lsu_formal.v:191.21-191.93"
  wire $logic_or$cva6_lsu_formal.v:191$92_Y
  attribute \src "cva6_lsu_formal.v:173.59-173.67"
  wire $lt$cva6_lsu_formal.v:173$80_Y
  attribute \src "cva6_lsu_formal.v:190.59-190.67"
  wire $lt$cva6_lsu_formal.v:190$88_Y
  wire width 32 $procmux$11347_Y
  wire $procmux$11348_CMP
  wire $procmux$11349_CMP
  wire $procmux$11350_CMP
  wire $procmux$11351_CMP
  wire width 32 $procmux$11352_Y
  wire width 32 $procmux$11397_Y
  wire $procmux$11398_CMP
  wire $procmux$11399_CMP
  wire $procmux$11400_CMP
  wire $procmux$11401_CMP
  wire width 32 $procmux$11402_Y
  wire $procmux$11540_Y
  wire $procmux$11546_Y
  wire $procmux$11558_Y
  wire $procmux$11570_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:181.24-181.32"
  cell $add $add$cva6_lsu_formal.v:181$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:181$85_Y
  end
  attribute \src "cva6_lsu_formal.v:198.24-198.32"
  cell $add $add$cva6_lsu_formal.v:198$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:198$93_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$28
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$29
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$30
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$31
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$23
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$24
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$25
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$26
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:203.16-205.68"
  cell $assert $assert$cva6_lsu_formal.v:203$102
    connect \A $formal$cva6_lsu_formal.v:203$13_CHECK
    connect \EN $formal$cva6_lsu_formal.v:166$11_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$96
    connect \A $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$37
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$38
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$97
    connect \A $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$39
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$38
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$98
    connect \A $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$41
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$38
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$99
    connect \A $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$43
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$38
  end
  attribute \src "cva6_lsu_formal.v:166.49-168.72"
  cell $assume $assume$cva6_lsu_formal.v:166$100
    connect \A $0$formal$cva6_lsu_formal.v:166$11_CHECK[0:0]$45
    connect \EN $0$formal$cva6_lsu_formal.v:166$11_EN[0:0]$46
  end
  attribute \src "cva6_lsu_formal.v:168.73-169.74"
  cell $assume $assume$cva6_lsu_formal.v:168$101
    connect \A $0$formal$cva6_lsu_formal.v:168$12_CHECK[0:0]$47
    connect \EN $0$formal$cva6_lsu_formal.v:166$11_EN[0:0]$46
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:190$89_Y $logic_or$cva6_lsu_formal.v:166$71_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12596
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:173$81_Y $logic_or$cva6_lsu_formal.v:166$71_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12600
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12589
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$20_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$22_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$12590
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$18_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12592
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12594
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12598
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:198$93_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12596
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12602
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:181$85_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12600
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12604
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12606
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$5_DATA[31:0]$78
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12608
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12610
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$6_DATA[31:0]$86
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$12271
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12272
  end
  cell $anyseq $auto$setundef.cc:501:execute$12273
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12274
  end
  cell $anyseq $auto$setundef.cc:501:execute$12275
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12276
  end
  cell $anyseq $auto$setundef.cc:501:execute$12277
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12278
  end
  cell $anyseq $auto$setundef.cc:501:execute$12279
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12280
  end
  cell $anyseq $auto$setundef.cc:501:execute$12281
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12282
  end
  cell $anyseq $auto$setundef.cc:501:execute$12283
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12284
  end
  cell $anyseq $auto$setundef.cc:501:execute$12285
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12286
  end
  cell $anyseq $auto$setundef.cc:501:execute$12287
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12288
  end
  cell $anyseq $auto$setundef.cc:501:execute$12289
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12290
  end
  cell $anyseq $auto$setundef.cc:501:execute$12291
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12292
  end
  cell $anyseq $auto$setundef.cc:501:execute$12293
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12294
  end
  cell $anyseq $auto$setundef.cc:501:execute$12295
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12296
  end
  cell $anyseq $auto$setundef.cc:501:execute$12297
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12298
  end
  cell $anyseq $auto$setundef.cc:501:execute$12299
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12300
  end
  cell $anyseq $auto$setundef.cc:501:execute$12301
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12302
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:159$57_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $logic_not $eq$cva6_lsu_formal.v:159$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:159$58_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$60_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$61_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$63_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$64_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:162$66_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $logic_not $eq$cva6_lsu_formal.v:162$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:162$67_Y
  end
  attribute \src "cva6_lsu_formal.v:168.21-168.71"
  cell $eq $eq$cva6_lsu_formal.v:168$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:168$76_Y
  end
  attribute \src "cva6_lsu_formal.v:169.21-169.73"
  cell $eq $eq$cva6_lsu_formal.v:169$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:169$77_Y
  end
  attribute \src "cva6_lsu_formal.v:174.21-174.55"
  cell $eq $eq$cva6_lsu_formal.v:174$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$5_DATA[31:0]$78 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:174$82_Y
  end
  attribute \src "cva6_lsu_formal.v:174.59-174.93"
  cell $eq $eq$cva6_lsu_formal.v:174$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$5_DATA[31:0]$78 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:174$83_Y
  end
  attribute \src "cva6_lsu_formal.v:191.21-191.55"
  cell $eq $eq$cva6_lsu_formal.v:191$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$6_DATA[31:0]$86 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:191$90_Y
  end
  attribute \src "cva6_lsu_formal.v:191.59-191.93"
  cell $eq $eq$cva6_lsu_formal.v:191$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$6_DATA[31:0]$86 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:191$91_Y
  end
  attribute \src "cva6_lsu_formal.v:205.21-205.67"
  cell $eq $eq$cva6_lsu_formal.v:205$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:205$94_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$17_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$19_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$21_Y
  end
  attribute \src "cva6_lsu_formal.v:166.31-166.42"
  cell $gt $gt$cva6_lsu_formal.v:166$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:166$70_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$51_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$52_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$57_Y
    connect \B $eq$cva6_lsu_formal.v:159$58_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$59_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$60_Y
    connect \B $eq$cva6_lsu_formal.v:160$61_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$62_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$63_Y
    connect \B $eq$cva6_lsu_formal.v:161$64_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$65_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$66_Y
    connect \B $eq$cva6_lsu_formal.v:162$67_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$68_Y
  end
  attribute \src "cva6_lsu_formal.v:173.17-173.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:173$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:173$79_Y
  end
  attribute \src "cva6_lsu_formal.v:173.17-173.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:173$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:173$79_Y
    connect \B $lt$cva6_lsu_formal.v:173$80_Y
    connect \Y $logic_and$cva6_lsu_formal.v:173$81_Y
  end
  attribute \src "cva6_lsu_formal.v:190.17-190.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:190$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:190$87_Y
  end
  attribute \src "cva6_lsu_formal.v:190.17-190.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:190$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:190$87_Y
    connect \B $lt$cva6_lsu_formal.v:190$88_Y
    connect \Y $logic_and$cva6_lsu_formal.v:190$89_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$17_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$18_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$19_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$20_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$21_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$22_Y
  end
  attribute \src "cva6_lsu_formal.v:166.22-166.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:166$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:166$69_Y
  end
  attribute \src "cva6_lsu_formal.v:166.22-166.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:166$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:166$69_Y
    connect \B $gt$cva6_lsu_formal.v:166$70_Y
    connect \Y $logic_or$cva6_lsu_formal.v:166$71_Y
  end
  attribute \src "cva6_lsu_formal.v:174.21-174.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:174$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:174$82_Y
    connect \B $eq$cva6_lsu_formal.v:174$83_Y
    connect \Y $logic_or$cva6_lsu_formal.v:174$84_Y
  end
  attribute \src "cva6_lsu_formal.v:191.21-191.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:191$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:191$90_Y
    connect \B $eq$cva6_lsu_formal.v:191$91_Y
    connect \Y $logic_or$cva6_lsu_formal.v:191$92_Y
  end
  attribute \src "cva6_lsu_formal.v:173.59-173.67"
  cell $lt $lt$cva6_lsu_formal.v:173$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:173$80_Y
  end
  attribute \src "cva6_lsu_formal.v:190.59-190.67"
  cell $lt $lt$cva6_lsu_formal.v:190$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:190$88_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $dff $procdff$11939
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:166$11_EN[0:0]$46
    connect \Q $formal$cva6_lsu_formal.v:166$11_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $dff $procdff$11942
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:203$13_CHECK[0:0]$49
    connect \Q $formal$cva6_lsu_formal.v:203$13_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$11946
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:191.21-191.93|cva6_lsu_formal.v:191.17-195.20"
  cell $mux $procmux$11310
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:191$92_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:190.17-190.67|cva6_lsu_formal.v:190.13-203.16"
  cell $mux $procmux$11321
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:190$89_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:190.17-190.67|cva6_lsu_formal.v:190.13-203.16"
  cell $mux $procmux$11339
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:190$89_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11347
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12272
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11351_CMP $procmux$11350_CMP $procmux$11349_CMP $procmux$11348_CMP }
    connect \Y $procmux$11347_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11348_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$11348_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11349_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$11349_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11350_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$11350_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11351_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$11351_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$11352
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12274
    connect \B $procmux$11347_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$11352_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11355
    parameter \WIDTH 32
    connect \A $procmux$11352_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12276
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$6_DATA[31:0]$86
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:174.21-174.93|cva6_lsu_formal.v:174.17-178.20"
  cell $mux $procmux$11360
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:174$84_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.17-173.67|cva6_lsu_formal.v:173.13-186.16"
  cell $mux $procmux$11371
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:173$81_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.17-173.67|cva6_lsu_formal.v:173.13-186.16"
  cell $mux $procmux$11389
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:173$81_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11397
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12278
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11401_CMP $procmux$11400_CMP $procmux$11399_CMP $procmux$11398_CMP }
    connect \Y $procmux$11397_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11398_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$11398_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11399_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$11399_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11400_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$11400_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11401_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$11401_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$11402
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12280
    connect \B $procmux$11397_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$11402_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11405
    parameter \WIDTH 32
    connect \A $procmux$11402_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12282
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$5_DATA[31:0]$78
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11516
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$38
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11519
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12284
    connect \B $logic_and$cva6_lsu_formal.v:159$59_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$37
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11525
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12286
    connect \B $logic_and$cva6_lsu_formal.v:160$62_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$39
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11531
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12288
    connect \B $logic_and$cva6_lsu_formal.v:161$65_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$41
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11537
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12290
    connect \B $logic_and$cva6_lsu_formal.v:162$68_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$43
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$11540
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$11540_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11543
    parameter \WIDTH 1
    connect \A $procmux$11540_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$11_EN[0:0]$46
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$11546
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12292
    connect \B $eq$cva6_lsu_formal.v:168$76_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$11546_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11549
    parameter \WIDTH 1
    connect \A $procmux$11546_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12294
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$11_CHECK[0:0]$45
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$11558
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12296
    connect \B $eq$cva6_lsu_formal.v:169$77_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$11558_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11561
    parameter \WIDTH 1
    connect \A $procmux$11558_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12298
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:168$12_CHECK[0:0]$47
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$11570
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12300
    connect \B $eq$cva6_lsu_formal.v:205$94_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$11570_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$11573
    parameter \WIDTH 1
    connect \A $procmux$11570_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12302
    connect \S $logic_and$cva6_lsu_formal.v:148$52_Y
    connect \Y $0$formal$cva6_lsu_formal.v:203$13_CHECK[0:0]$49
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect { \instr0 [31:15] \instr0 [11:7] } { \prog[0] [31:15] \prog[0] [11:7] }
  connect { \instr1 [31:15] \instr1 [11:7] } { \prog[1] [31:15] \prog[1] [11:7] }
  connect { \instr2 [31:15] \instr2 [11:7] } { \prog[2] [31:15] \prog[2] [11:7] }
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect { \prog[0] [14:12] \prog[0] [6:0] } { \instr0 [14:12] \instr0 [6:0] }
  connect { \prog[1] [14:12] \prog[1] [6:0] } { \instr1 [14:12] \instr1 [6:0] }
  connect { \prog[2] [14:12] \prog[2] [6:0] } { \instr2 [14:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \dynports 1
attribute \hdlname "\\cva6_lsu_shim"
attribute \src "cva6_lsu_shim.v:3.1-373.10"
module \cva6_lsu_shim
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104"
  wire width 105 $0\tb_io_dcache_req_ports_i[104:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_dcache_req_ports_i[104:104]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $3\tb_io_commit_tran_id_i[2:0]
  wire width 109 $3\tb_io_fu_data_i[110:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $4\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $4\tb_io_commit_tran_id_i[2:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $5\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $6\tb_io_lsu_valid_i[0:0]
  wire $auto$opt_dff.cc:217:make_patterns_logic$12613
  wire $auto$opt_dff.cc:217:make_patterns_logic$12615
  wire $auto$opt_dff.cc:217:make_patterns_logic$12621
  wire $auto$opt_dff.cc:217:make_patterns_logic$12623
  wire $auto$opt_dff.cc:217:make_patterns_logic$12631
  wire $auto$opt_dff.cc:217:make_patterns_logic$12639
  wire $auto$opt_dff.cc:242:make_patterns_logic$12617
  wire $auto$opt_dff.cc:242:make_patterns_logic$12625
  wire $auto$opt_dff.cc:242:make_patterns_logic$12635
  wire $auto$rtlil.cc:2127:Not$12634
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  wire $eq$cva6_lsu_shim.v:347$394_Y
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  wire $eq$cva6_lsu_shim.v:351$395_Y
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  wire $eq$cva6_lsu_shim.v:356$396_Y
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  wire $eq$cva6_lsu_shim.v:359$397_Y
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  wire $eq$cva6_lsu_shim.v:362$398_Y
  attribute \src "cva6_lsu_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_shim.v:144.14-144.29"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134"
  wire width 135 \de_io_amo_req_o
  attribute \src "cva6_lsu_shim.v:145.17-145.33"
  wire width 65 \de_io_amo_resp_i
  attribute \src "cva6_lsu_shim.v:47.10-47.34"
  wire \de_io_amo_valid_commit_i
  attribute \src "cva6_lsu_shim.v:111.29-111.41"
  wire \de_io_asid_i
  attribute \src "cva6_lsu_shim.v:115.29-115.55"
  wire \de_io_asid_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:69.10-69.24"
  wire \de_io_commit_i
  attribute \src "cva6_lsu_shim.v:73.6-73.26"
  attribute \unused_bits "0"
  wire \de_io_commit_ready_o
  attribute \src "cva6_lsu_shim.v:74.16-74.38"
  wire width 3 \de_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:129.18-129.42"
  wire width 105 \de_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:133.657-133.681"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230"
  wire width 231 \de_io_dcache_req_ports_o
  attribute \src "cva6_lsu_shim.v:134.10-134.38"
  wire \de_io_dcache_wbuffer_empty_i
  attribute \src "cva6_lsu_shim.v:139.10-139.39"
  wire \de_io_dcache_wbuffer_not_ni_i
  attribute \src "cva6_lsu_shim.v:128.6-128.23"
  attribute \unused_bits "0"
  wire \de_io_dtlb_miss_o
  attribute \src "cva6_lsu_shim.v:82.10-82.38"
  wire \de_io_en_ld_st_translation_i
  attribute \src "cva6_lsu_shim.v:78.10-78.36"
  wire \de_io_enable_translation_i
  attribute \src "cva6_lsu_shim.v:42.10-42.23"
  wire \de_io_flush_i
  attribute \src "cva6_lsu_shim.v:123.10-123.27"
  wire \de_io_flush_tlb_i
  attribute \src "cva6_lsu_shim.v:51.18-51.33"
  wire width 111 \de_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:86.17-86.36"
  wire width 33 \de_io_icache_areq_i
  attribute \src "cva6_lsu_shim.v:90.13-90.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99"
  wire width 100 \de_io_icache_areq_o
  attribute \src "cva6_lsu_shim.v:127.6-127.23"
  attribute \unused_bits "0"
  wire \de_io_itlb_miss_o
  attribute \src "cva6_lsu_shim.v:95.16-95.38"
  wire width 2 \de_io_ld_st_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:64.13-64.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_load_exception_o
  attribute \src "cva6_lsu_shim.v:62.13-62.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_load_result_o
  attribute \src "cva6_lsu_shim.v:61.12-61.33"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_load_trans_id_o
  attribute \src "cva6_lsu_shim.v:63.6-63.24"
  attribute \unused_bits "0"
  wire \de_io_load_valid_o
  attribute \src "cva6_lsu_shim.v:55.6-55.23"
  wire \de_io_lsu_ready_o
  attribute \src "cva6_lsu_shim.v:56.10-56.27"
  wire \de_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:103.10-103.21"
  wire \de_io_mxr_i
  attribute \src "cva6_lsu_shim.v:46.6-46.27"
  attribute \unused_bits "0"
  wire \de_io_no_st_pending_o
  attribute \src "cva6_lsu_shim.v:153.18-153.33"
  wire width 512 \de_io_pmpaddr_i
  attribute \src "cva6_lsu_shim.v:149.18-149.32"
  wire width 128 \de_io_pmpcfg_i
  attribute \src "cva6_lsu_shim.v:91.16-91.32"
  wire width 2 \de_io_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:107.17-107.33"
  wire width 22 \de_io_satp_ppn_i
  attribute \src "cva6_lsu_shim.v:68.13-68.36"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_store_exception_o
  attribute \src "cva6_lsu_shim.v:66.13-66.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_store_result_o
  attribute \src "cva6_lsu_shim.v:65.12-65.34"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_store_trans_id_o
  attribute \src "cva6_lsu_shim.v:67.6-67.25"
  attribute \unused_bits "0"
  wire \de_io_store_valid_o
  attribute \src "cva6_lsu_shim.v:99.10-99.21"
  wire \de_io_sum_i
  attribute \src "cva6_lsu_shim.v:119.17-119.44"
  wire width 32 \de_io_vaddr_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:284.16-284.26"
  wire width 32 \dummy_data
  attribute \src "cva6_lsu_shim.v:7.23-7.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_shim.v:10.16-10.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_shim.v:8.11-8.20"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_shim.v:12.16-12.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_shim.v:13.17-13.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_shim.v:281.15-281.29"
  wire width 2 \load_req_state
  attribute \src "cva6_lsu_shim.v:17.25-17.37"
  wire width 2 output 12 \load_state_o
  attribute \src "cva6_lsu_shim.v:14.17-14.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_shim.v:9.11-9.25"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_shim.v:11.16-11.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_shim.v:282.15-282.30"
  wire width 2 \store_req_state
  attribute \src "cva6_lsu_shim.v:16.25-16.38"
  wire width 8 output 11 \store_state_o
  attribute \src "cva6_lsu_shim.v:75.15-75.37"
  wire width 3 \tb_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:130.17-130.41"
  wire width 105 \tb_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:52.17-52.32"
  wire width 111 \tb_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:57.9-57.26"
  wire \tb_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:286.9-286.26"
  wire \x_load_mem_resp_i
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:362$398_Y $eq$cva6_lsu_shim.v:359$397_Y $eq$cva6_lsu_shim.v:356$396_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12613
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12615
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$395_Y $eq$cva6_lsu_shim.v:347$394_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12621
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12623
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$395_Y $eq$cva6_lsu_shim.v:347$394_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12631
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:356$396_Y $eq$cva6_lsu_shim.v:347$394_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12639
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$12634
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12615 $auto$opt_dff.cc:217:make_patterns_logic$12613 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12617
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12623 $auto$opt_dff.cc:217:make_patterns_logic$12621 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12625
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12634 $auto$opt_dff.cc:217:make_patterns_logic$12631 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12635
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12611
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q \x_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12628
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 35'00000000000000000000000000000000000
    parameter \WIDTH 35
    connect \CLK \clk_i
    connect \D { $2\tb_io_dcache_req_ports_i[104:104] \load_mem_resp_i \x_load_mem_resp_i \dummy_data }
    connect \Q { \tb_io_dcache_req_ports_i [104] \tb_io_dcache_req_ports_i [69:36] }
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12619
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\store_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12617
    connect \Q \store_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12627
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12625
    connect \Q \load_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dffe $auto$opt_dff.cc:764:run$12629
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 69
    connect \CLK \clk_i
    connect \D 69'000000000000000000000000000000000000000000000000000000000000000000000
    connect \EN \rst_ni
    connect \Q { \tb_io_dcache_req_ports_i [103:70] \tb_io_dcache_req_ports_i [34:0] }
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12637
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $3\tb_io_commit_tran_id_i[2:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12635
    connect \Q \tb_io_commit_tran_id_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12641
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_lsu_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$12639
    connect \Q \tb_io_lsu_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12643
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 111'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 111
    connect \CLK \clk_i
    connect \D { 2'00 $3\tb_io_fu_data_i[110:0] }
    connect \EN \instr_valid_i
    connect \Q \tb_io_fu_data_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  cell $eq $eq$cva6_lsu_shim.v:347$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:347$394_Y
  end
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  cell $eq $eq$cva6_lsu_shim.v:351$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:351$395_Y
  end
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  cell $eq $eq$cva6_lsu_shim.v:356$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:356$396_Y
  end
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  cell $eq $eq$cva6_lsu_shim.v:359$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:359$397_Y
  end
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  cell $eq $eq$cva6_lsu_shim.v:362$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_shim.v:362$398_Y
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dff $procdff$11733
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\tb_io_dcache_req_ports_i[104:0] [35]
    connect \Q \tb_io_dcache_req_ports_i [35]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:362.30-362.53|cva6_lsu_shim.v:362.26-365.20"
  cell $mux $procmux$2376
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:362$398_Y
    connect \Y $6\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:359.30-359.53|cva6_lsu_shim.v:359.26-365.20"
  cell $mux $procmux$2406
    parameter \WIDTH 2
    connect \A $6\store_req_state[1:0]
    connect \B 2'11
    connect \S $eq$cva6_lsu_shim.v:359$397_Y
    connect \Y $5\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2430
    parameter \WIDTH 2
    connect \A $5\store_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:356$396_Y
    connect \Y $4\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2439
    parameter \WIDTH 1
    connect \A $5\tb_io_lsu_valid_i[0:0]
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:356$396_Y
    connect \Y $6\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2457
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:351$395_Y
    connect \Y $6\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2469
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$cva6_lsu_shim.v:351$395_Y
    connect \Y $4\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2481
    parameter \WIDTH 2
    connect \A $6\load_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:347$394_Y
    connect \Y $5\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2490
    parameter \WIDTH 3
    connect \A $4\tb_io_commit_tran_id_i[2:0]
    connect \B 3'001
    connect \S $eq$cva6_lsu_shim.v:347$394_Y
    connect \Y $3\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2499
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:347$394_Y
    connect \Y $5\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2557
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'xx
    connect \S \is_load_i
    connect \Y $3\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2575
    parameter \WIDTH 109
    connect \A { 10'1000100111 \instr_i 67'1100101011111110110010101111111000000000000000000000000000000000010 }
    connect \B { 10'0100100101 \instr_i 67'0000000000000000000000000000000000000000000000000000000000000000001 }
    connect \S \is_load_i
    connect \Y $3\tb_io_fu_data_i[110:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2602
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'01
    connect \S \is_load_i
    connect \Y $3\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2622
    parameter \WIDTH 2
    connect \A $4\store_req_state[1:0]
    connect \B $3\store_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2628
    parameter \WIDTH 2
    connect \A $5\load_req_state[1:0]
    connect \B $3\load_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2634
    parameter \WIDTH 1
    connect \A $6\tb_io_lsu_valid_i[0:0]
    connect \B 1'1
    connect \S \instr_valid_i
    connect \Y $2\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:313.17-313.33|cva6_lsu_shim.v:313.13-318.16"
  cell $mux $procmux$2658
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \store_mem_resp_i
    connect \Y $2\tb_io_dcache_req_ports_i[104:104]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:292.13-292.20|cva6_lsu_shim.v:292.9-370.12"
  cell $mux $procmux$2670
    parameter \WIDTH 35
    connect \A 35'00000000000000000000000000000000000
    connect \B { \load_mem_resp_i \x_load_mem_resp_i \dummy_data 1'0 }
    connect \S \rst_ni
    connect \Y $0\tb_io_dcache_req_ports_i[104:0] [69:35]
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_shim.v:230.21-277.6"
  cell \load_store_unit \lsu_i
    connect \amo_req_o \de_io_amo_req_o
    connect \amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \amo_valid_commit_i 1'0
    connect \asid_i 1'0
    connect \asid_to_be_flushed_i 1'0
    connect \clk_i \clk_i
    connect \commit_i \store_commit_i
    connect \commit_ready_o \de_io_commit_ready_o
    connect \commit_tran_id_i \tb_io_commit_tran_id_i
    connect \dcache_req_ports_i \tb_io_dcache_req_ports_i
    connect \dcache_req_ports_o \de_io_dcache_req_ports_o
    connect \dcache_wbuffer_empty_i 1'0
    connect \dcache_wbuffer_not_ni_i 1'0
    connect \dtlb_miss_o \de_io_dtlb_miss_o
    connect \en_ld_st_translation_i 1'0
    connect \enable_translation_i 1'0
    connect \flush_i 1'0
    connect \flush_tlb_i 1'0
    connect \fu_data_i \tb_io_fu_data_i
    connect \icache_areq_i 33'000000000000000000000000000000000
    connect \icache_areq_o \de_io_icache_areq_o
    connect \itlb_miss_o \de_io_itlb_miss_o
    connect \ld_st_priv_lvl_i 2'00
    connect \load_exception_o \de_io_load_exception_o
    connect \load_result_o \de_io_load_result_o
    connect \load_state_o \load_state_o
    connect \load_trans_id_o \de_io_load_trans_id_o
    connect \load_valid_o \de_io_load_valid_o
    connect \lsu_ready_o \de_io_lsu_ready_o
    connect \lsu_valid_i \tb_io_lsu_valid_i
    connect \mxr_i 1'0
    connect \no_st_pending_o \de_io_no_st_pending_o
    connect \pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \priv_lvl_i 2'00
    connect \rst_ni \rst_ni
    connect \satp_ppn_i 22'0000000000000000000000
    connect \store_exception_o \de_io_store_exception_o
    connect \store_result_o \de_io_store_result_o
    connect \store_state_o \store_state_o
    connect \store_trans_id_o \de_io_store_trans_id_o
    connect \store_valid_o \de_io_store_valid_o
    connect \sum_i 1'0
    connect \vaddr_to_be_flushed_i 0
  end
  connect \de_io_amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_amo_valid_commit_i 1'0
  connect \de_io_asid_i 1'0
  connect \de_io_asid_to_be_flushed_i 1'0
  connect \de_io_commit_i \store_commit_i
  connect \de_io_commit_tran_id_i \tb_io_commit_tran_id_i
  connect \de_io_dcache_req_ports_i \tb_io_dcache_req_ports_i
  connect \de_io_dcache_wbuffer_empty_i 1'0
  connect \de_io_dcache_wbuffer_not_ni_i 1'0
  connect \de_io_en_ld_st_translation_i 1'0
  connect \de_io_enable_translation_i 1'0
  connect \de_io_flush_i 1'0
  connect \de_io_flush_tlb_i 1'0
  connect \de_io_fu_data_i \tb_io_fu_data_i
  connect \de_io_icache_areq_i 33'000000000000000000000000000000000
  connect \de_io_ld_st_priv_lvl_i 2'00
  connect \de_io_lsu_valid_i \tb_io_lsu_valid_i
  connect \de_io_mxr_i 1'0
  connect \de_io_pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_priv_lvl_i 2'00
  connect \de_io_satp_ppn_i 22'0000000000000000000000
  connect \de_io_sum_i 1'0
  connect \de_io_vaddr_to_be_flushed_i 0
  connect \load_req_o \de_io_dcache_req_ports_o [86]
  connect \ready_o \de_io_lsu_ready_o
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$126_DATA[31:0]$275
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$129_DATA[31:0]$302
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$276_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$303_Y
  wire width 3 $add$cva6_processor_shim.v:254$352_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$322_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$330_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$12644
  wire $auto$opt_dff.cc:217:make_patterns_logic$12646
  wire $auto$opt_dff.cc:217:make_patterns_logic$12648
  wire $auto$opt_dff.cc:217:make_patterns_logic$12657
  wire $auto$opt_dff.cc:217:make_patterns_logic$12659
  wire $auto$opt_dff.cc:217:make_patterns_logic$12666
  wire $auto$opt_dff.cc:217:make_patterns_logic$12668
  wire $auto$opt_dff.cc:217:make_patterns_logic$12679
  wire $auto$opt_dff.cc:217:make_patterns_logic$12681
  wire $auto$opt_dff.cc:217:make_patterns_logic$12690
  wire $auto$opt_dff.cc:217:make_patterns_logic$12692
  wire $auto$opt_dff.cc:217:make_patterns_logic$12701
  wire $auto$opt_dff.cc:217:make_patterns_logic$12703
  wire $auto$opt_dff.cc:217:make_patterns_logic$12712
  wire $auto$opt_dff.cc:217:make_patterns_logic$12714
  wire $auto$opt_dff.cc:217:make_patterns_logic$12723
  wire $auto$opt_dff.cc:217:make_patterns_logic$12725
  wire $auto$opt_dff.cc:217:make_patterns_logic$12734
  wire $auto$opt_dff.cc:217:make_patterns_logic$12736
  wire $auto$opt_dff.cc:217:make_patterns_logic$12745
  wire $auto$opt_dff.cc:217:make_patterns_logic$12747
  wire $auto$opt_dff.cc:217:make_patterns_logic$12756
  wire $auto$opt_dff.cc:217:make_patterns_logic$12758
  wire $auto$opt_dff.cc:217:make_patterns_logic$12767
  wire $auto$opt_dff.cc:217:make_patterns_logic$12769
  wire $auto$opt_dff.cc:217:make_patterns_logic$12778
  wire $auto$opt_dff.cc:217:make_patterns_logic$12780
  wire $auto$opt_dff.cc:217:make_patterns_logic$12789
  wire $auto$opt_dff.cc:217:make_patterns_logic$12791
  wire $auto$opt_dff.cc:217:make_patterns_logic$12800
  wire $auto$opt_dff.cc:217:make_patterns_logic$12802
  wire $auto$opt_dff.cc:217:make_patterns_logic$12811
  wire $auto$opt_dff.cc:217:make_patterns_logic$12813
  wire $auto$opt_dff.cc:217:make_patterns_logic$12822
  wire $auto$opt_dff.cc:217:make_patterns_logic$12824
  wire $auto$opt_dff.cc:217:make_patterns_logic$12833
  wire $auto$opt_dff.cc:217:make_patterns_logic$12835
  wire $auto$opt_dff.cc:217:make_patterns_logic$12844
  wire $auto$opt_dff.cc:217:make_patterns_logic$12846
  wire $auto$opt_dff.cc:217:make_patterns_logic$12855
  wire $auto$opt_dff.cc:217:make_patterns_logic$12857
  wire $auto$opt_dff.cc:217:make_patterns_logic$12866
  wire $auto$opt_dff.cc:217:make_patterns_logic$12868
  wire $auto$opt_dff.cc:217:make_patterns_logic$12877
  wire $auto$opt_dff.cc:217:make_patterns_logic$12879
  wire $auto$opt_dff.cc:217:make_patterns_logic$12888
  wire $auto$opt_dff.cc:217:make_patterns_logic$12890
  wire $auto$opt_dff.cc:217:make_patterns_logic$12899
  wire $auto$opt_dff.cc:217:make_patterns_logic$12901
  wire $auto$opt_dff.cc:217:make_patterns_logic$12910
  wire $auto$opt_dff.cc:217:make_patterns_logic$12912
  wire $auto$opt_dff.cc:217:make_patterns_logic$12921
  wire $auto$opt_dff.cc:217:make_patterns_logic$12923
  wire $auto$opt_dff.cc:217:make_patterns_logic$12932
  wire $auto$opt_dff.cc:217:make_patterns_logic$12934
  wire $auto$opt_dff.cc:217:make_patterns_logic$12943
  wire $auto$opt_dff.cc:217:make_patterns_logic$12945
  wire $auto$opt_dff.cc:217:make_patterns_logic$12954
  wire $auto$opt_dff.cc:217:make_patterns_logic$12956
  wire $auto$opt_dff.cc:217:make_patterns_logic$12965
  wire $auto$opt_dff.cc:217:make_patterns_logic$12967
  wire $auto$opt_dff.cc:217:make_patterns_logic$12976
  wire $auto$opt_dff.cc:217:make_patterns_logic$12978
  wire $auto$opt_dff.cc:217:make_patterns_logic$12987
  wire $auto$opt_dff.cc:217:make_patterns_logic$12989
  wire $auto$opt_dff.cc:217:make_patterns_logic$12996
  wire $auto$opt_dff.cc:217:make_patterns_logic$13001
  wire $auto$opt_dff.cc:217:make_patterns_logic$13006
  wire $auto$opt_dff.cc:217:make_patterns_logic$13011
  wire $auto$opt_dff.cc:217:make_patterns_logic$13016
  wire $auto$opt_dff.cc:217:make_patterns_logic$13021
  wire $auto$opt_dff.cc:217:make_patterns_logic$13026
  wire $auto$opt_dff.cc:217:make_patterns_logic$13031
  wire $auto$opt_dff.cc:217:make_patterns_logic$13036
  wire $auto$opt_dff.cc:217:make_patterns_logic$13041
  wire $auto$opt_dff.cc:217:make_patterns_logic$13046
  wire $auto$opt_dff.cc:217:make_patterns_logic$13051
  wire $auto$opt_dff.cc:217:make_patterns_logic$13056
  wire $auto$opt_dff.cc:217:make_patterns_logic$13061
  wire $auto$opt_dff.cc:217:make_patterns_logic$13066
  wire $auto$opt_dff.cc:217:make_patterns_logic$13071
  wire $auto$opt_dff.cc:217:make_patterns_logic$13076
  wire $auto$opt_dff.cc:217:make_patterns_logic$13081
  wire $auto$opt_dff.cc:217:make_patterns_logic$13086
  wire $auto$opt_dff.cc:217:make_patterns_logic$13091
  wire $auto$opt_dff.cc:217:make_patterns_logic$13096
  wire $auto$opt_dff.cc:217:make_patterns_logic$13101
  wire $auto$opt_dff.cc:217:make_patterns_logic$13106
  wire $auto$opt_dff.cc:217:make_patterns_logic$13111
  wire $auto$opt_dff.cc:217:make_patterns_logic$13116
  wire $auto$opt_dff.cc:217:make_patterns_logic$13121
  wire $auto$opt_dff.cc:217:make_patterns_logic$13126
  wire $auto$opt_dff.cc:217:make_patterns_logic$13131
  wire $auto$opt_dff.cc:217:make_patterns_logic$13136
  wire $auto$opt_dff.cc:217:make_patterns_logic$13141
  wire $auto$opt_dff.cc:217:make_patterns_logic$13146
  wire $auto$opt_dff.cc:217:make_patterns_logic$13151
  wire $auto$opt_dff.cc:217:make_patterns_logic$13157
  wire $auto$opt_dff.cc:217:make_patterns_logic$13159
  wire $auto$opt_dff.cc:217:make_patterns_logic$13161
  wire $auto$opt_dff.cc:217:make_patterns_logic$13163
  wire $auto$opt_dff.cc:217:make_patterns_logic$13165
  wire $auto$opt_dff.cc:217:make_patterns_logic$13181
  wire $auto$opt_dff.cc:217:make_patterns_logic$13188
  wire $auto$opt_dff.cc:217:make_patterns_logic$13200
  wire $auto$opt_dff.cc:217:make_patterns_logic$13202
  wire $auto$opt_dff.cc:217:make_patterns_logic$13219
  wire $auto$opt_dff.cc:217:make_patterns_logic$13221
  wire $auto$opt_dff.cc:217:make_patterns_logic$13227
  wire $auto$opt_dff.cc:217:make_patterns_logic$13253
  wire $auto$opt_dff.cc:242:make_patterns_logic$12652
  wire $auto$opt_dff.cc:242:make_patterns_logic$12663
  wire $auto$opt_dff.cc:242:make_patterns_logic$12674
  wire $auto$opt_dff.cc:242:make_patterns_logic$12685
  wire $auto$opt_dff.cc:242:make_patterns_logic$12696
  wire $auto$opt_dff.cc:242:make_patterns_logic$12707
  wire $auto$opt_dff.cc:242:make_patterns_logic$12718
  wire $auto$opt_dff.cc:242:make_patterns_logic$12729
  wire $auto$opt_dff.cc:242:make_patterns_logic$12740
  wire $auto$opt_dff.cc:242:make_patterns_logic$12751
  wire $auto$opt_dff.cc:242:make_patterns_logic$12762
  wire $auto$opt_dff.cc:242:make_patterns_logic$12773
  wire $auto$opt_dff.cc:242:make_patterns_logic$12784
  wire $auto$opt_dff.cc:242:make_patterns_logic$12795
  wire $auto$opt_dff.cc:242:make_patterns_logic$12806
  wire $auto$opt_dff.cc:242:make_patterns_logic$12817
  wire $auto$opt_dff.cc:242:make_patterns_logic$12828
  wire $auto$opt_dff.cc:242:make_patterns_logic$12839
  wire $auto$opt_dff.cc:242:make_patterns_logic$12850
  wire $auto$opt_dff.cc:242:make_patterns_logic$12861
  wire $auto$opt_dff.cc:242:make_patterns_logic$12872
  wire $auto$opt_dff.cc:242:make_patterns_logic$12883
  wire $auto$opt_dff.cc:242:make_patterns_logic$12894
  wire $auto$opt_dff.cc:242:make_patterns_logic$12905
  wire $auto$opt_dff.cc:242:make_patterns_logic$12916
  wire $auto$opt_dff.cc:242:make_patterns_logic$12927
  wire $auto$opt_dff.cc:242:make_patterns_logic$12938
  wire $auto$opt_dff.cc:242:make_patterns_logic$12949
  wire $auto$opt_dff.cc:242:make_patterns_logic$12960
  wire $auto$opt_dff.cc:242:make_patterns_logic$12971
  wire $auto$opt_dff.cc:242:make_patterns_logic$12982
  wire $auto$opt_dff.cc:242:make_patterns_logic$12993
  wire $auto$opt_dff.cc:242:make_patterns_logic$12998
  wire $auto$opt_dff.cc:242:make_patterns_logic$13003
  wire $auto$opt_dff.cc:242:make_patterns_logic$13008
  wire $auto$opt_dff.cc:242:make_patterns_logic$13013
  wire $auto$opt_dff.cc:242:make_patterns_logic$13018
  wire $auto$opt_dff.cc:242:make_patterns_logic$13023
  wire $auto$opt_dff.cc:242:make_patterns_logic$13028
  wire $auto$opt_dff.cc:242:make_patterns_logic$13033
  wire $auto$opt_dff.cc:242:make_patterns_logic$13038
  wire $auto$opt_dff.cc:242:make_patterns_logic$13043
  wire $auto$opt_dff.cc:242:make_patterns_logic$13048
  wire $auto$opt_dff.cc:242:make_patterns_logic$13053
  wire $auto$opt_dff.cc:242:make_patterns_logic$13058
  wire $auto$opt_dff.cc:242:make_patterns_logic$13063
  wire $auto$opt_dff.cc:242:make_patterns_logic$13068
  wire $auto$opt_dff.cc:242:make_patterns_logic$13073
  wire $auto$opt_dff.cc:242:make_patterns_logic$13078
  wire $auto$opt_dff.cc:242:make_patterns_logic$13083
  wire $auto$opt_dff.cc:242:make_patterns_logic$13088
  wire $auto$opt_dff.cc:242:make_patterns_logic$13093
  wire $auto$opt_dff.cc:242:make_patterns_logic$13098
  wire $auto$opt_dff.cc:242:make_patterns_logic$13103
  wire $auto$opt_dff.cc:242:make_patterns_logic$13108
  wire $auto$opt_dff.cc:242:make_patterns_logic$13113
  wire $auto$opt_dff.cc:242:make_patterns_logic$13118
  wire $auto$opt_dff.cc:242:make_patterns_logic$13123
  wire $auto$opt_dff.cc:242:make_patterns_logic$13128
  wire $auto$opt_dff.cc:242:make_patterns_logic$13133
  wire $auto$opt_dff.cc:242:make_patterns_logic$13138
  wire $auto$opt_dff.cc:242:make_patterns_logic$13143
  wire $auto$opt_dff.cc:242:make_patterns_logic$13148
  wire $auto$opt_dff.cc:242:make_patterns_logic$13153
  wire $auto$opt_dff.cc:242:make_patterns_logic$13171
  wire $auto$opt_dff.cc:242:make_patterns_logic$13190
  wire $auto$opt_dff.cc:242:make_patterns_logic$13214
  wire $auto$opt_dff.cc:242:make_patterns_logic$13223
  wire $auto$opt_dff.cc:242:make_patterns_logic$13233
  wire $auto$opt_dff.cc:242:make_patterns_logic$13241
  wire $auto$opt_dff.cc:276:combine_resets$13177
  wire $auto$opt_reduce.cc:134:opt_mux$11955
  wire $auto$opt_reduce.cc:134:opt_mux$11957
  wire $auto$opt_reduce.cc:134:opt_mux$11959
  wire $auto$opt_reduce.cc:134:opt_mux$11961
  wire $auto$opt_reduce.cc:134:opt_mux$11963
  wire $auto$opt_reduce.cc:134:opt_mux$11965
  wire $auto$opt_reduce.cc:134:opt_mux$11967
  wire $auto$opt_reduce.cc:134:opt_mux$11969
  wire $auto$opt_reduce.cc:134:opt_mux$11971
  wire $auto$opt_reduce.cc:134:opt_mux$11973
  wire $auto$opt_reduce.cc:134:opt_mux$11975
  wire $auto$opt_reduce.cc:134:opt_mux$11977
  wire $auto$opt_reduce.cc:134:opt_mux$11979
  wire $auto$opt_reduce.cc:134:opt_mux$11981
  wire $auto$opt_reduce.cc:134:opt_mux$11983
  wire $auto$opt_reduce.cc:134:opt_mux$11985
  wire $auto$opt_reduce.cc:134:opt_mux$11987
  wire $auto$opt_reduce.cc:134:opt_mux$11989
  wire $auto$opt_reduce.cc:134:opt_mux$11991
  wire $auto$opt_reduce.cc:134:opt_mux$11993
  wire $auto$opt_reduce.cc:134:opt_mux$11995
  wire $auto$opt_reduce.cc:134:opt_mux$11997
  wire $auto$opt_reduce.cc:134:opt_mux$11999
  wire $auto$opt_reduce.cc:134:opt_mux$12001
  wire $auto$opt_reduce.cc:134:opt_mux$12003
  wire $auto$opt_reduce.cc:134:opt_mux$12005
  wire $auto$opt_reduce.cc:134:opt_mux$12007
  wire $auto$opt_reduce.cc:134:opt_mux$12011
  wire $auto$opt_reduce.cc:134:opt_mux$12013
  wire $auto$opt_reduce.cc:134:opt_mux$12015
  wire $auto$opt_reduce.cc:134:opt_mux$12017
  wire $auto$opt_reduce.cc:134:opt_mux$12019
  wire $auto$opt_reduce.cc:134:opt_mux$12021
  wire $auto$opt_reduce.cc:134:opt_mux$12023
  wire $auto$opt_reduce.cc:134:opt_mux$12025
  wire $auto$opt_reduce.cc:134:opt_mux$12027
  wire $auto$opt_reduce.cc:134:opt_mux$12029
  wire $auto$opt_reduce.cc:134:opt_mux$12031
  wire $auto$opt_reduce.cc:134:opt_mux$12033
  wire $auto$opt_reduce.cc:134:opt_mux$12035
  wire $auto$opt_reduce.cc:134:opt_mux$12039
  wire $auto$opt_reduce.cc:134:opt_mux$12041
  wire $auto$opt_reduce.cc:134:opt_mux$12047
  wire $auto$opt_reduce.cc:134:opt_mux$12049
  wire $auto$opt_reduce.cc:134:opt_mux$12051
  wire $auto$opt_reduce.cc:134:opt_mux$12053
  wire $auto$opt_reduce.cc:134:opt_mux$12055
  wire $auto$opt_reduce.cc:134:opt_mux$12065
  wire $auto$opt_reduce.cc:134:opt_mux$12069
  wire $auto$opt_reduce.cc:134:opt_mux$12073
  wire $auto$opt_reduce.cc:134:opt_mux$12077
  wire $auto$opt_reduce.cc:134:opt_mux$12079
  wire $auto$opt_reduce.cc:134:opt_mux$12087
  wire $auto$opt_reduce.cc:134:opt_mux$12089
  wire $auto$opt_reduce.cc:134:opt_mux$12099
  wire $auto$opt_reduce.cc:134:opt_mux$12101
  wire $auto$opt_reduce.cc:134:opt_mux$12103
  wire $auto$opt_reduce.cc:134:opt_mux$12111
  wire $auto$opt_reduce.cc:134:opt_mux$12121
  wire $auto$opt_reduce.cc:134:opt_mux$12125
  wire $auto$opt_reduce.cc:134:opt_mux$12129
  wire $auto$opt_reduce.cc:134:opt_mux$12133
  wire $auto$opt_reduce.cc:134:opt_mux$12135
  wire $auto$opt_reduce.cc:134:opt_mux$12141
  wire $auto$rtlil.cc:2127:Not$12651
  wire $auto$rtlil.cc:2127:Not$13168
  wire $auto$rtlil.cc:2127:Not$13170
  wire $auto$rtlil.cc:2127:Not$13176
  wire $auto$rtlil.cc:2127:Not$13209
  wire $auto$rtlil.cc:2127:Not$13211
  wire $auto$rtlil.cc:2127:Not$13213
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12304
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12306
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12308
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12310
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12312
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12314
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12316
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12318
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12320
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12322
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12324
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12326
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12328
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12330
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12332
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12334
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12336
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12338
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12340
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12342
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12344
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12346
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12348
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12350
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12352
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12354
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12356
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12358
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12360
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12362
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12364
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12366
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12368
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12370
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12372
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12374
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12376
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12378
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12380
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12382
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12384
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12386
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12388
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12390
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12392
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12394
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12396
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12398
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12400
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12402
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12404
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12406
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12408
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12410
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12412
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12414
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12416
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12418
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12420
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12422
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12424
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12426
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12428
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12430
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12432
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12434
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12436
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12438
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12440
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12442
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12444
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12446
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12448
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12450
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12452
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12454
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12456
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12458
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12460
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12462
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12464
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12466
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12468
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12470
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12472
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12474
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12476
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12478
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12480
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12482
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12484
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12486
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12488
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12490
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12492
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12494
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12496
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12498
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12500
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12502
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12504
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12506
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12508
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12510
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12512
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12514
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12516
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12518
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12520
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12522
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12524
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12526
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$12171
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$12172
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$12173
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$12174
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$329_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$331_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$333_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$335_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$338_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$350_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$353_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$354_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$355_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$358_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$359_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$368_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$241_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$278_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$305_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$321_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$323_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$325_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$326_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$357_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$363_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$367_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$369_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$356_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$336_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$339_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$362_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$370_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$332_Y
  wire width 3 $procmux$10888_Y
  wire width 3 $procmux$10930_Y
  wire $procmux$3459_CMP
  wire $procmux$3460_CMP
  wire $procmux$3461_CMP
  wire $procmux$3462_CMP
  wire $procmux$3463_CMP
  wire $procmux$3464_CMP
  wire $procmux$3465_CMP
  wire $procmux$3466_CMP
  wire $procmux$3467_CMP
  wire $procmux$3468_CMP
  wire $procmux$3469_CMP
  wire $procmux$3470_CMP
  wire $procmux$3471_CMP
  wire $procmux$3472_CMP
  wire $procmux$3473_CMP
  wire $procmux$3474_CMP
  wire $procmux$3475_CMP
  wire $procmux$3476_CMP
  wire $procmux$3477_CMP
  wire $procmux$3478_CMP
  wire $procmux$3479_CMP
  wire $procmux$3480_CMP
  wire $procmux$3481_CMP
  wire $procmux$3482_CMP
  wire $procmux$3483_CMP
  wire $procmux$3484_CMP
  wire $procmux$3485_CMP
  wire $procmux$3486_CMP
  wire $procmux$3487_CMP
  wire $procmux$3488_CMP
  wire $procmux$3489_CMP
  wire $procmux$3490_CMP
  wire $procmux$4995_CMP
  wire $procmux$4996_CMP
  wire $procmux$4997_CMP
  wire $procmux$4998_CMP
  wire $procmux$4999_CMP
  wire $procmux$5000_CMP
  wire $procmux$5001_CMP
  wire $procmux$5002_CMP
  wire $procmux$5003_CMP
  wire $procmux$5004_CMP
  wire $procmux$5005_CMP
  wire $procmux$5006_CMP
  wire $procmux$5007_CMP
  wire $procmux$5008_CMP
  wire $procmux$5009_CMP
  wire $procmux$5010_CMP
  wire $procmux$5011_CMP
  wire $procmux$5012_CMP
  wire $procmux$5013_CMP
  wire $procmux$5014_CMP
  wire $procmux$5015_CMP
  wire $procmux$5016_CMP
  wire $procmux$5017_CMP
  wire $procmux$5018_CMP
  wire $procmux$5019_CMP
  wire $procmux$5020_CMP
  wire $procmux$5021_CMP
  wire $procmux$5022_CMP
  wire $procmux$5023_CMP
  wire $procmux$5024_CMP
  wire $procmux$5025_CMP
  wire $procmux$5026_CMP
  wire width 32 $procmux$5027_Y
  wire width 32 $procmux$5030_Y
  wire width 32 $procmux$5033_Y
  wire width 32 $procmux$5035_Y
  wire $procmux$7173_CMP
  wire $procmux$7174_CMP
  wire $procmux$7175_CMP
  wire $procmux$7176_CMP
  wire $procmux$7177_CMP
  wire $procmux$7178_CMP
  wire $procmux$7179_CMP
  wire $procmux$7180_CMP
  wire $procmux$7181_CMP
  wire $procmux$7182_CMP
  wire $procmux$7183_CMP
  wire $procmux$7184_CMP
  wire $procmux$7185_CMP
  wire $procmux$7186_CMP
  wire $procmux$7187_CMP
  wire $procmux$7188_CMP
  wire $procmux$7189_CMP
  wire $procmux$7190_CMP
  wire $procmux$7191_CMP
  wire $procmux$7192_CMP
  wire $procmux$7193_CMP
  wire $procmux$7194_CMP
  wire $procmux$7195_CMP
  wire $procmux$7196_CMP
  wire $procmux$7197_CMP
  wire $procmux$7198_CMP
  wire $procmux$7199_CMP
  wire $procmux$7200_CMP
  wire $procmux$7201_CMP
  wire $procmux$7202_CMP
  wire $procmux$7203_CMP
  wire $procmux$7204_CMP
  wire width 32 $procmux$7250_Y
  wire width 32 $procmux$7253_Y
  wire width 32 $procmux$7255_Y
  wire $procmux$7971_CMP
  wire $procmux$7972_CMP
  wire $procmux$7973_CMP
  wire $procmux$7974_CMP
  wire $procmux$7975_CMP
  wire $procmux$7976_CMP
  wire $procmux$7977_CMP
  wire $procmux$7978_CMP
  wire $procmux$7979_CMP
  wire $procmux$7980_CMP
  wire $procmux$7981_CMP
  wire $procmux$7982_CMP
  wire $procmux$7983_CMP
  wire $procmux$7984_CMP
  wire $procmux$7985_CMP
  wire $procmux$7986_CMP
  wire $procmux$7987_CMP
  wire $procmux$7988_CMP
  wire $procmux$7989_CMP
  wire $procmux$7990_CMP
  wire $procmux$7991_CMP
  wire $procmux$7992_CMP
  wire $procmux$7993_CMP
  wire $procmux$7994_CMP
  wire $procmux$7995_CMP
  wire $procmux$7996_CMP
  wire $procmux$7997_CMP
  wire $procmux$7998_CMP
  wire $procmux$7999_CMP
  wire $procmux$8000_CMP
  wire $procmux$8001_CMP
  wire $procmux$8002_CMP
  wire width 32 $procmux$9389_Y
  wire width 32 $procmux$9391_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$327_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$324_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$361_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$364_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$371_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$345_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$344_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$343_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$341_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$348_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$347_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$346_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$328_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$334_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$126_DATA[31:0]$275
    connect \Y $add$cva6_processor_shim.v:227$276_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$129_DATA[31:0]$302
    connect \Y $add$cva6_processor_shim.v:233$303_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$352_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
    connect \Y $add$cva6_processor_shim.v:96$322_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
    connect \Y $and$cva6_processor_shim.v:102$330_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12644
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12019 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12646
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12019 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12648
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11965 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12657
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11965 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12659
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y $auto$opt_reduce.cc:134:opt_mux$11981 }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12666
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$278_Y $auto$opt_reduce.cc:134:opt_mux$11981 }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12668
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11995 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12679
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11995 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12681
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12023 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12690
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12023 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12692
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11959 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12701
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11959 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12703
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11989 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12712
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11989 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12714
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12021 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12723
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12021 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12725
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12041 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12734
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12041 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12736
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11997 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12745
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11997 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12747
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12035 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12756
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12035 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12758
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12073 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12767
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12073 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12769
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12099 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12778
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12099 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12780
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12129 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12789
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12129 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12791
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11969 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12800
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11969 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12802
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11961 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12811
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11961 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12813
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11971 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12822
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12825
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11971 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12824
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11985 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12833
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11985 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12835
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12845
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12001 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12844
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12001 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12846
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12017 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12855
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12858
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12017 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12857
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12031 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12866
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12031 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12868
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12047 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12877
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12047 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12879
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11963 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12888
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11963 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12890
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11977 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12899
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11977 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12901
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11993 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12910
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11993 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12912
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12003 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12921
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12924
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12003 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12923
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12027 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12932
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12935
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12027 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12934
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12944
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12049 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12943
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12946
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12049 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12945
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12955
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12007 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12954
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12957
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12007 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12956
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11991 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12965
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12968
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11991 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12967
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12005 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12976
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12005 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12978
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11979 $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12987
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12990
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11979 $eq$cva6_processor_shim.v:70$278_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12989
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$12997
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11973
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12996
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13002
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12011
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13001
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12033
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13006
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13012
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12055
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13011
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12079
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13016
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12103
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13021
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13027
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12125
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13026
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13032
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11955
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13031
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13037
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11983
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13036
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12015
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13041
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12029
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13046
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12051
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13051
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13057
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12069
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13056
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12087
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13061
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13067
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12111
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13066
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13072
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12121
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13071
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13077
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12133
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13076
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12141
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13081
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11957
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13086
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11967
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13091
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11975
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13096
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11987
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13101
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11999
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13106
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12013
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13111
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12025
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13116
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12039
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13121
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12053
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13126
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12065
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13131
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12077
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13136
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12089
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13141
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13146
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12135
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13151
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$350_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13157
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$355_Y $eq$cva6_processor_shim.v:261$354_Y $eq$cva6_processor_shim.v:257$353_Y $eq$cva6_processor_shim.v:243$350_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13159
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$357_Y $eq$cva6_processor_shim.v:263$355_Y $eq$cva6_processor_shim.v:261$354_Y $eq$cva6_processor_shim.v:257$353_Y $eq$cva6_processor_shim.v:243$350_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13161
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$354_Y $eq$cva6_processor_shim.v:257$353_Y $eq$cva6_processor_shim.v:243$350_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13163
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$353_Y $eq$cva6_processor_shim.v:243$350_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13165
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$370_Y $logic_and$cva6_processor_shim.v:311$369_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13181
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$278_Y $eq$cva6_processor_shim.v:66$241_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13188
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$358_Y $eq$cva6_processor_shim.v:263$355_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13200
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$357_Y $eq$cva6_processor_shim.v:263$355_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13202
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$359_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13219
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$363_Y $eq$cva6_processor_shim.v:277$359_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13221
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$353_Y $eq$cva6_processor_shim.v:243$350_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13227
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$305_Y $eq$cva6_processor_shim.v:70$278_Y $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13253
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$241_Y
    connect \Y $auto$rtlil.cc:2127:Not$12651
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$13168
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$13170
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$350_Y
    connect \Y $auto$rtlil.cc:2127:Not$13209
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$353_Y
    connect \Y $auto$rtlil.cc:2127:Not$13211
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$354_Y
    connect \Y $auto$rtlil.cc:2127:Not$13213
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12648 $auto$opt_dff.cc:217:make_patterns_logic$12646 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12652
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12659 $auto$opt_dff.cc:217:make_patterns_logic$12657 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12663
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12644 $auto$opt_dff.cc:217:make_patterns_logic$12668 $auto$opt_dff.cc:217:make_patterns_logic$12666 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12674
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12681 $auto$opt_dff.cc:217:make_patterns_logic$12679 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12685
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12692 $auto$opt_dff.cc:217:make_patterns_logic$12690 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12696
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12703 $auto$opt_dff.cc:217:make_patterns_logic$12701 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12707
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12714 $auto$opt_dff.cc:217:make_patterns_logic$12712 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12718
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12725 $auto$opt_dff.cc:217:make_patterns_logic$12723 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12729
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12736 $auto$opt_dff.cc:217:make_patterns_logic$12734 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12740
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12747 $auto$opt_dff.cc:217:make_patterns_logic$12745 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12751
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12758 $auto$opt_dff.cc:217:make_patterns_logic$12756 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12762
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12769 $auto$opt_dff.cc:217:make_patterns_logic$12767 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12773
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12780 $auto$opt_dff.cc:217:make_patterns_logic$12778 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12784
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12791 $auto$opt_dff.cc:217:make_patterns_logic$12789 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12795
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12807
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12802 $auto$opt_dff.cc:217:make_patterns_logic$12800 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12806
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12813 $auto$opt_dff.cc:217:make_patterns_logic$12811 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12817
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12824 $auto$opt_dff.cc:217:make_patterns_logic$12822 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12828
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12835 $auto$opt_dff.cc:217:make_patterns_logic$12833 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12839
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12851
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12846 $auto$opt_dff.cc:217:make_patterns_logic$12844 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12850
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12857 $auto$opt_dff.cc:217:make_patterns_logic$12855 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12861
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12873
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12868 $auto$opt_dff.cc:217:make_patterns_logic$12866 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12872
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12879 $auto$opt_dff.cc:217:make_patterns_logic$12877 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12883
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12895
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12890 $auto$opt_dff.cc:217:make_patterns_logic$12888 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12894
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12901 $auto$opt_dff.cc:217:make_patterns_logic$12899 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12905
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12912 $auto$opt_dff.cc:217:make_patterns_logic$12910 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12916
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12923 $auto$opt_dff.cc:217:make_patterns_logic$12921 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12927
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12939
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12934 $auto$opt_dff.cc:217:make_patterns_logic$12932 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12938
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12945 $auto$opt_dff.cc:217:make_patterns_logic$12943 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12949
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12961
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12956 $auto$opt_dff.cc:217:make_patterns_logic$12954 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12960
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12972
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12967 $auto$opt_dff.cc:217:make_patterns_logic$12965 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12971
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12983
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12978 $auto$opt_dff.cc:217:make_patterns_logic$12976 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12982
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12994
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12651 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12989 $auto$opt_dff.cc:217:make_patterns_logic$12987 $auto$opt_dff.cc:217:make_patterns_logic$12644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12993
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12999
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12996 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12998
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13004
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13001 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13003
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13009
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13006 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13008
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13011 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13013
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13016 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13018
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13021 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13023
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13026 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13028
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13034
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13031 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13033
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13039
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13036 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13038
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13044
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13041 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13043
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13049
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13046 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13048
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13051 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13053
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13059
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13056 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13058
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13063
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13069
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13066 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13068
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13071 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13073
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13076 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13078
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13081 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13083
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13086 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13088
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13091 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13093
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13099
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13096 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13098
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13101 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13103
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13106 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13108
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13111 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13113
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13116 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13118
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13121 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13123
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13126 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13128
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13131 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13133
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13136 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13138
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13141 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13143
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13146 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13148
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$241_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13151 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13153
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13170 $auto$rtlil.cc:2127:Not$13168 $auto$opt_dff.cc:217:make_patterns_logic$13165 $auto$opt_dff.cc:217:make_patterns_logic$13163 $auto$opt_dff.cc:217:make_patterns_logic$13161 $auto$opt_dff.cc:217:make_patterns_logic$13159 $auto$opt_dff.cc:217:make_patterns_logic$13157 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13171
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$13188 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13190
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13213 $auto$rtlil.cc:2127:Not$13211 $auto$rtlil.cc:2127:Not$13209 $auto$rtlil.cc:2127:Not$13170 $auto$rtlil.cc:2127:Not$13168 $auto$opt_dff.cc:217:make_patterns_logic$13202 $auto$opt_dff.cc:217:make_patterns_logic$13200 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13214
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$13221 $auto$opt_dff.cc:217:make_patterns_logic$13219 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13223
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13170 $auto$rtlil.cc:2127:Not$13168 $auto$opt_dff.cc:217:make_patterns_logic$13227 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13233
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$350_Y $auto$rtlil.cc:2127:Not$13170 $auto$rtlil.cc:2127:Not$13168 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13241
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13176
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$369_Y $auto$rtlil.cc:2127:Not$13176 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13177
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13184
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13185
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13186
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13217
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12654
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12652
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12665
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12663
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12676
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12674
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12687
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12685
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12698
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12696
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12709
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12707
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12720
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12718
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12731
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12729
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12742
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12740
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12753
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12751
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12764
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12762
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12775
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12773
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12786
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12784
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12797
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12795
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12808
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12806
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12819
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12817
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12830
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12828
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12841
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12839
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12852
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12850
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12863
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12861
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12874
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12872
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12885
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12883
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12896
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12894
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12907
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12905
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12918
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12916
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12929
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12927
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12940
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12938
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12951
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12949
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12962
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12960
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12973
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12971
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12984
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12982
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12995
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12993
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12998
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13005
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13003
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13010
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13008
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13015
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13013
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13020
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13018
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13025
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13023
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13030
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13028
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13035
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13033
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13040
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13038
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13045
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13043
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13050
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13048
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13055
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13053
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13060
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13058
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13065
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13063
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13070
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13068
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13075
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13073
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13080
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13078
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13085
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13083
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13090
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13088
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13095
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13093
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13100
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13098
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13105
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13103
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13110
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13108
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13115
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13113
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13120
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13118
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13125
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13123
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13130
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13128
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13135
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13133
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13140
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13138
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13145
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13143
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13150
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13148
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13155
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13153
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13173
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13171
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13180
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$371_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$370_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13177
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13183
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13181
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13192
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13190
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13198
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13190
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13216
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13214
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13225
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13223
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13235
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13233
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13243
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13241
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13251
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13241
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13255
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13253
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11955
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11956
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11957
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11967
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11972
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11973
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11974
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11975
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11983
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11987
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11998
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11999
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12008
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11961
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12010
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12011
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12012
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12013
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12015
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12025
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12029
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12032
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12033
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12036
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11971
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12038
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12039
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11959
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12044
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11965
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12051
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12053
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12055
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11963
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11997
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12007
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11985
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12065
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12066
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11989
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12069
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12070
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11981
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11977
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12077
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12079
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11991
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12035
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12021
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12087
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12089
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11993
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12001
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11995
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12005
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12101
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12103
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12003
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12041
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12073
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12111
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12027
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12017
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12049
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12023
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12121
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12099
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12125
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11979
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12031
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12133
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12135
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12129
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12019
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP $procmux$7984_CMP $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12141
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12047
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3472_CMP $procmux$3471_CMP $procmux$3470_CMP $procmux$3469_CMP $procmux$3468_CMP $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP $procmux$3463_CMP $procmux$3462_CMP $procmux$3461_CMP $procmux$3460_CMP $procmux$3459_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11969
  end
  cell $anyseq $auto$setundef.cc:501:execute$12303
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12304
  end
  cell $anyseq $auto$setundef.cc:501:execute$12305
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12306
  end
  cell $anyseq $auto$setundef.cc:501:execute$12307
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12308
  end
  cell $anyseq $auto$setundef.cc:501:execute$12309
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12310
  end
  cell $anyseq $auto$setundef.cc:501:execute$12311
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12312
  end
  cell $anyseq $auto$setundef.cc:501:execute$12313
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12314
  end
  cell $anyseq $auto$setundef.cc:501:execute$12315
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12316
  end
  cell $anyseq $auto$setundef.cc:501:execute$12317
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12318
  end
  cell $anyseq $auto$setundef.cc:501:execute$12319
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12320
  end
  cell $anyseq $auto$setundef.cc:501:execute$12321
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12322
  end
  cell $anyseq $auto$setundef.cc:501:execute$12323
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12324
  end
  cell $anyseq $auto$setundef.cc:501:execute$12325
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12326
  end
  cell $anyseq $auto$setundef.cc:501:execute$12327
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12328
  end
  cell $anyseq $auto$setundef.cc:501:execute$12329
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12330
  end
  cell $anyseq $auto$setundef.cc:501:execute$12331
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12332
  end
  cell $anyseq $auto$setundef.cc:501:execute$12333
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12334
  end
  cell $anyseq $auto$setundef.cc:501:execute$12335
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12336
  end
  cell $anyseq $auto$setundef.cc:501:execute$12337
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12338
  end
  cell $anyseq $auto$setundef.cc:501:execute$12339
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12340
  end
  cell $anyseq $auto$setundef.cc:501:execute$12341
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12342
  end
  cell $anyseq $auto$setundef.cc:501:execute$12343
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12344
  end
  cell $anyseq $auto$setundef.cc:501:execute$12345
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12346
  end
  cell $anyseq $auto$setundef.cc:501:execute$12347
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12348
  end
  cell $anyseq $auto$setundef.cc:501:execute$12349
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12350
  end
  cell $anyseq $auto$setundef.cc:501:execute$12351
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12352
  end
  cell $anyseq $auto$setundef.cc:501:execute$12353
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12354
  end
  cell $anyseq $auto$setundef.cc:501:execute$12355
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12356
  end
  cell $anyseq $auto$setundef.cc:501:execute$12357
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12358
  end
  cell $anyseq $auto$setundef.cc:501:execute$12359
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12360
  end
  cell $anyseq $auto$setundef.cc:501:execute$12361
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12362
  end
  cell $anyseq $auto$setundef.cc:501:execute$12363
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12364
  end
  cell $anyseq $auto$setundef.cc:501:execute$12365
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12366
  end
  cell $anyseq $auto$setundef.cc:501:execute$12367
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12368
  end
  cell $anyseq $auto$setundef.cc:501:execute$12369
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12370
  end
  cell $anyseq $auto$setundef.cc:501:execute$12371
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12372
  end
  cell $anyseq $auto$setundef.cc:501:execute$12373
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12374
  end
  cell $anyseq $auto$setundef.cc:501:execute$12375
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12376
  end
  cell $anyseq $auto$setundef.cc:501:execute$12377
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12378
  end
  cell $anyseq $auto$setundef.cc:501:execute$12379
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12380
  end
  cell $anyseq $auto$setundef.cc:501:execute$12381
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12382
  end
  cell $anyseq $auto$setundef.cc:501:execute$12383
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12384
  end
  cell $anyseq $auto$setundef.cc:501:execute$12385
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12386
  end
  cell $anyseq $auto$setundef.cc:501:execute$12387
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12388
  end
  cell $anyseq $auto$setundef.cc:501:execute$12389
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12390
  end
  cell $anyseq $auto$setundef.cc:501:execute$12391
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12392
  end
  cell $anyseq $auto$setundef.cc:501:execute$12393
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12394
  end
  cell $anyseq $auto$setundef.cc:501:execute$12395
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12396
  end
  cell $anyseq $auto$setundef.cc:501:execute$12397
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12398
  end
  cell $anyseq $auto$setundef.cc:501:execute$12399
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12400
  end
  cell $anyseq $auto$setundef.cc:501:execute$12401
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12402
  end
  cell $anyseq $auto$setundef.cc:501:execute$12403
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12404
  end
  cell $anyseq $auto$setundef.cc:501:execute$12405
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12406
  end
  cell $anyseq $auto$setundef.cc:501:execute$12407
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12408
  end
  cell $anyseq $auto$setundef.cc:501:execute$12409
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12410
  end
  cell $anyseq $auto$setundef.cc:501:execute$12411
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12412
  end
  cell $anyseq $auto$setundef.cc:501:execute$12413
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12414
  end
  cell $anyseq $auto$setundef.cc:501:execute$12415
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12416
  end
  cell $anyseq $auto$setundef.cc:501:execute$12417
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12418
  end
  cell $anyseq $auto$setundef.cc:501:execute$12419
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12420
  end
  cell $anyseq $auto$setundef.cc:501:execute$12421
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12422
  end
  cell $anyseq $auto$setundef.cc:501:execute$12423
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12424
  end
  cell $anyseq $auto$setundef.cc:501:execute$12425
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12426
  end
  cell $anyseq $auto$setundef.cc:501:execute$12427
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12428
  end
  cell $anyseq $auto$setundef.cc:501:execute$12429
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12430
  end
  cell $anyseq $auto$setundef.cc:501:execute$12431
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12432
  end
  cell $anyseq $auto$setundef.cc:501:execute$12433
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12434
  end
  cell $anyseq $auto$setundef.cc:501:execute$12435
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12436
  end
  cell $anyseq $auto$setundef.cc:501:execute$12437
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12438
  end
  cell $anyseq $auto$setundef.cc:501:execute$12439
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12440
  end
  cell $anyseq $auto$setundef.cc:501:execute$12441
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12442
  end
  cell $anyseq $auto$setundef.cc:501:execute$12443
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12444
  end
  cell $anyseq $auto$setundef.cc:501:execute$12445
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12446
  end
  cell $anyseq $auto$setundef.cc:501:execute$12447
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12448
  end
  cell $anyseq $auto$setundef.cc:501:execute$12449
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12450
  end
  cell $anyseq $auto$setundef.cc:501:execute$12451
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12452
  end
  cell $anyseq $auto$setundef.cc:501:execute$12453
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12454
  end
  cell $anyseq $auto$setundef.cc:501:execute$12455
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12456
  end
  cell $anyseq $auto$setundef.cc:501:execute$12457
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12458
  end
  cell $anyseq $auto$setundef.cc:501:execute$12459
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12460
  end
  cell $anyseq $auto$setundef.cc:501:execute$12461
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12462
  end
  cell $anyseq $auto$setundef.cc:501:execute$12463
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12464
  end
  cell $anyseq $auto$setundef.cc:501:execute$12465
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12466
  end
  cell $anyseq $auto$setundef.cc:501:execute$12467
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12468
  end
  cell $anyseq $auto$setundef.cc:501:execute$12469
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12470
  end
  cell $anyseq $auto$setundef.cc:501:execute$12471
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12472
  end
  cell $anyseq $auto$setundef.cc:501:execute$12473
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12474
  end
  cell $anyseq $auto$setundef.cc:501:execute$12475
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12476
  end
  cell $anyseq $auto$setundef.cc:501:execute$12477
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12478
  end
  cell $anyseq $auto$setundef.cc:501:execute$12479
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12480
  end
  cell $anyseq $auto$setundef.cc:501:execute$12481
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12482
  end
  cell $anyseq $auto$setundef.cc:501:execute$12483
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12484
  end
  cell $anyseq $auto$setundef.cc:501:execute$12485
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12486
  end
  cell $anyseq $auto$setundef.cc:501:execute$12487
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12488
  end
  cell $anyseq $auto$setundef.cc:501:execute$12489
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12490
  end
  cell $anyseq $auto$setundef.cc:501:execute$12491
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12492
  end
  cell $anyseq $auto$setundef.cc:501:execute$12493
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12494
  end
  cell $anyseq $auto$setundef.cc:501:execute$12495
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12496
  end
  cell $anyseq $auto$setundef.cc:501:execute$12497
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12498
  end
  cell $anyseq $auto$setundef.cc:501:execute$12499
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12500
  end
  cell $anyseq $auto$setundef.cc:501:execute$12501
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12502
  end
  cell $anyseq $auto$setundef.cc:501:execute$12503
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12504
  end
  cell $anyseq $auto$setundef.cc:501:execute$12505
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12506
  end
  cell $anyseq $auto$setundef.cc:501:execute$12507
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12508
  end
  cell $anyseq $auto$setundef.cc:501:execute$12509
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12510
  end
  cell $anyseq $auto$setundef.cc:501:execute$12511
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12512
  end
  cell $anyseq $auto$setundef.cc:501:execute$12513
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12514
  end
  cell $anyseq $auto$setundef.cc:501:execute$12515
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12516
  end
  cell $anyseq $auto$setundef.cc:501:execute$12517
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12518
  end
  cell $anyseq $auto$setundef.cc:501:execute$12519
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12520
  end
  cell $anyseq $auto$setundef.cc:501:execute$12521
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12522
  end
  cell $anyseq $auto$setundef.cc:501:execute$12523
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12524
  end
  cell $anyseq $auto$setundef.cc:501:execute$12525
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12526
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$329_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$331_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$333_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$335_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$338_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$350_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$353_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$354_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$355_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$358_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$359_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$368_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$241_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$278_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$305_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$321_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$323_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$325_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$326_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$356_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$357_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$362_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$363_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$367_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$367_Y
    connect \B $eq$cva6_processor_shim.v:311$368_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$369_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$356_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$336
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$336_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$339_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$362_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$370_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
    connect \Y $or$cva6_processor_shim.v:103$332_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10888
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$10888_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10891
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12304
    connect \B $procmux$10888_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10906
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10930
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$10930_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10933
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12306
    connect \B $procmux$10930_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$2706
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$371_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$370_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2715
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$369_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2721
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$369_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2727
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2736
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$361_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2746
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$364_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$363_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2758
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$363_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2770
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$363_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2782
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2791
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$361_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2800
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2808
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$359_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2814
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$359_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2820
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$359_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$2828
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2854
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$358_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2878
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$358_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2903
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$357_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2927
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$357_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2950
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$355_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2971
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$355_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2992
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$355_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3013
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$355_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3034
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$354_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3052
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$354_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3088
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$354_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3106
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$353_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3121
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$353_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3136
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$353_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3166
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$353_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3211
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3240
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3255
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$352_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3269
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$350_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3281
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$350_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3293
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$350_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3317
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$350_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3365
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$350_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3385
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3403
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3448
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3458
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12308
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3490_CMP $auto$opt_reduce.cc:134:opt_mux$11979 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3459_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$3459_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3460_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$3460_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3461_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$3461_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3462_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$3462_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3463_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$3463_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3464_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$3464_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3465_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$3465_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3466_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$3466_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3467_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$3467_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3468_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$3468_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3469_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$3469_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3470_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$3470_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3471_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$3471_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3472_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$3472_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3473_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$3473_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3474_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$3474_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3475_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$3475_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3476_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$3476_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3477_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$3477_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3478_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$3478_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3479_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$3479_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3480_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$3480_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3481_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$3481_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3482_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$3482_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3483_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$3483_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3484_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$3484_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3485_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$3485_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3486_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$3486_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3487_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$3487_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3488_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$3488_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3489_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$3489_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3490_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$3490_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3506
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12310
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$348_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12019 $procmux$3459_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3554
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12312
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3460_CMP $auto$opt_reduce.cc:134:opt_mux$11965 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3602
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12314
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3461_CMP $auto$opt_reduce.cc:134:opt_mux$11981 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3650
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12316
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3462_CMP $auto$opt_reduce.cc:134:opt_mux$11995 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3698
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12318
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3463_CMP $auto$opt_reduce.cc:134:opt_mux$12023 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3746
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12320
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3464_CMP $auto$opt_reduce.cc:134:opt_mux$11959 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3794
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12322
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3465_CMP $auto$opt_reduce.cc:134:opt_mux$11989 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3842
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12324
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3466_CMP $auto$opt_reduce.cc:134:opt_mux$12021 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3890
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12326
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3467_CMP $auto$opt_reduce.cc:134:opt_mux$12041 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3938
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12328
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3468_CMP $auto$opt_reduce.cc:134:opt_mux$11997 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3986
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12330
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3469_CMP $auto$opt_reduce.cc:134:opt_mux$12035 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4034
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12332
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3470_CMP $auto$opt_reduce.cc:134:opt_mux$12073 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4082
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12334
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3471_CMP $auto$opt_reduce.cc:134:opt_mux$12099 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4130
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12336
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3472_CMP $auto$opt_reduce.cc:134:opt_mux$12129 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4178
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12338
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3473_CMP $auto$opt_reduce.cc:134:opt_mux$11969 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4226
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12340
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3474_CMP $auto$opt_reduce.cc:134:opt_mux$11961 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4274
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12342
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3475_CMP $auto$opt_reduce.cc:134:opt_mux$11971 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4322
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12344
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3476_CMP $auto$opt_reduce.cc:134:opt_mux$11985 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4370
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12346
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3477_CMP $auto$opt_reduce.cc:134:opt_mux$12001 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4418
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12348
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3478_CMP $auto$opt_reduce.cc:134:opt_mux$12017 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4466
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12350
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3479_CMP $auto$opt_reduce.cc:134:opt_mux$12031 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4514
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12352
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3480_CMP $auto$opt_reduce.cc:134:opt_mux$12047 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4562
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12354
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3481_CMP $auto$opt_reduce.cc:134:opt_mux$11963 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4610
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12356
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3482_CMP $auto$opt_reduce.cc:134:opt_mux$11977 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4658
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12358
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3483_CMP $auto$opt_reduce.cc:134:opt_mux$11993 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4706
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12360
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3484_CMP $auto$opt_reduce.cc:134:opt_mux$12003 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4754
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12362
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3485_CMP $auto$opt_reduce.cc:134:opt_mux$12027 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4802
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12364
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3486_CMP $auto$opt_reduce.cc:134:opt_mux$12049 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4850
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12366
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3487_CMP $auto$opt_reduce.cc:134:opt_mux$12007 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4898
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12368
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3488_CMP $auto$opt_reduce.cc:134:opt_mux$11991 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4946
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12370
    connect \B { $ternary$cva6_processor_shim.v:96$348_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3489_CMP $auto$opt_reduce.cc:134:opt_mux$12005 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$4995_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$4995_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$4996_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$4996_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$4997_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$4997_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$4998_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$4998_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$4999_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$4999_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$5000_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$5001_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$5002_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5003_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$5003_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5004_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$5004_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5005_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$5005_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5006_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$5006_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$5007_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5008_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$5008_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5009_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$5009_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$5010_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5011_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$5011_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$5012_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$5013_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$5014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$5015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$5016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$5017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$5018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$5019_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$5020_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5021_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$5021_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5022_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$5022_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$5023_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5024_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$5024_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5025_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$5025_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5026_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$5026_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5027
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12372
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $procmux$5027_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5030
    parameter \WIDTH 32
    connect \A $procmux$5027_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12374
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $procmux$5030_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5033
    parameter \WIDTH 32
    connect \A $procmux$5030_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12376
    connect \S $eq$cva6_processor_shim.v:66$241_Y
    connect \Y $procmux$5033_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5035
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12378
    connect \B $procmux$5033_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5035_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5038
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12380
    connect \B $procmux$5035_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5042
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5057
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5072
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5087
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5102
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5117
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5132
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5147
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5162
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5177
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5192
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5207
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5222
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5237
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5252
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5267
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5282
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5297
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5312
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5327
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5342
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5357
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5372
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5387
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5402
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5417
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5432
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5447
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5462
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5477
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5492
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5507
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5522
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$305_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5732
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12382
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3490_CMP $auto$opt_reduce.cc:134:opt_mux$11979 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5777
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12384
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12019 $procmux$3459_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5822
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12386
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3460_CMP $auto$opt_reduce.cc:134:opt_mux$11965 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5867
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12388
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3461_CMP $auto$opt_reduce.cc:134:opt_mux$11981 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5912
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12390
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3462_CMP $auto$opt_reduce.cc:134:opt_mux$11995 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5957
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12392
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3463_CMP $auto$opt_reduce.cc:134:opt_mux$12023 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6002
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12394
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3464_CMP $auto$opt_reduce.cc:134:opt_mux$11959 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6047
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12396
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3465_CMP $auto$opt_reduce.cc:134:opt_mux$11989 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6092
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12398
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3466_CMP $auto$opt_reduce.cc:134:opt_mux$12021 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6137
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12400
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3467_CMP $auto$opt_reduce.cc:134:opt_mux$12041 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6182
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12402
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3468_CMP $auto$opt_reduce.cc:134:opt_mux$11997 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6227
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12404
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3469_CMP $auto$opt_reduce.cc:134:opt_mux$12035 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6272
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12406
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3470_CMP $auto$opt_reduce.cc:134:opt_mux$12073 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6317
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12408
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3471_CMP $auto$opt_reduce.cc:134:opt_mux$12099 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6362
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12410
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3472_CMP $auto$opt_reduce.cc:134:opt_mux$12129 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6407
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12412
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3473_CMP $auto$opt_reduce.cc:134:opt_mux$11969 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6452
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12414
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3474_CMP $auto$opt_reduce.cc:134:opt_mux$11961 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6497
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12416
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3475_CMP $auto$opt_reduce.cc:134:opt_mux$11971 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6542
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12418
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3476_CMP $auto$opt_reduce.cc:134:opt_mux$11985 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6587
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12420
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3477_CMP $auto$opt_reduce.cc:134:opt_mux$12001 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6632
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12422
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3478_CMP $auto$opt_reduce.cc:134:opt_mux$12017 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6677
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12424
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3479_CMP $auto$opt_reduce.cc:134:opt_mux$12031 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6722
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12426
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3480_CMP $auto$opt_reduce.cc:134:opt_mux$12047 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6767
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12428
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3481_CMP $auto$opt_reduce.cc:134:opt_mux$11963 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6812
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12430
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3482_CMP $auto$opt_reduce.cc:134:opt_mux$11977 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6857
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12432
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3483_CMP $auto$opt_reduce.cc:134:opt_mux$11993 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6902
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12434
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3484_CMP $auto$opt_reduce.cc:134:opt_mux$12003 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6947
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12436
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3485_CMP $auto$opt_reduce.cc:134:opt_mux$12027 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6992
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12438
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3486_CMP $auto$opt_reduce.cc:134:opt_mux$12049 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7037
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12440
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3487_CMP $auto$opt_reduce.cc:134:opt_mux$12007 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7082
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12442
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3488_CMP $auto$opt_reduce.cc:134:opt_mux$11991 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7127
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12444
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3489_CMP $auto$opt_reduce.cc:134:opt_mux$12005 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7172
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12446
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$7204_CMP $procmux$7203_CMP $procmux$7202_CMP $procmux$7201_CMP $procmux$7200_CMP $procmux$7199_CMP $procmux$7198_CMP $procmux$7197_CMP $procmux$7196_CMP $procmux$7195_CMP $procmux$7194_CMP $procmux$7193_CMP $procmux$7192_CMP $procmux$7191_CMP $procmux$7190_CMP $procmux$7189_CMP $procmux$7188_CMP $procmux$7187_CMP $procmux$7186_CMP $procmux$7185_CMP $procmux$7184_CMP $procmux$7183_CMP $procmux$7182_CMP $procmux$7181_CMP $procmux$7180_CMP $procmux$7179_CMP $procmux$7178_CMP $procmux$7177_CMP $procmux$7176_CMP $procmux$7175_CMP $procmux$7174_CMP $procmux$7173_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$131_DATA[31:0]$304
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7173_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7173_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7174_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7174_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7175_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7175_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7176_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7176_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7177_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7177_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7178_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7178_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7179_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7179_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7180_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7180_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7181_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$7181_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7182_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$7182_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7183_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$7183_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7184_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$7184_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7185_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$7185_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7186_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$7186_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7187_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$7187_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7188_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$7188_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7189_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$7189_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7190_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$7190_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7191_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$7191_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7192_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$7192_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7193_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$7193_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7194_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$7194_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7195_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$7195_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7196_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$7196_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7197_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$7197_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7198_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$7198_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7199_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$7199_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7200_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$7200_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7201_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$7201_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7202_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$7202_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7203_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$7203_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$7204_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$303_Y [6:2]
    connect \Y $procmux$7204_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7217
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12448
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$5026_CMP $procmux$5025_CMP $procmux$5024_CMP $procmux$5023_CMP $procmux$5022_CMP $procmux$5021_CMP $procmux$5020_CMP $procmux$5019_CMP $procmux$5018_CMP $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5011_CMP $procmux$5010_CMP $procmux$5009_CMP $procmux$5008_CMP $procmux$5007_CMP $procmux$5006_CMP $procmux$5005_CMP $procmux$5004_CMP $procmux$5003_CMP $procmux$5002_CMP $procmux$5001_CMP $procmux$5000_CMP $procmux$4999_CMP $procmux$4998_CMP $procmux$4997_CMP $procmux$4996_CMP $procmux$4995_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7250
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12450
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $procmux$7250_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7253
    parameter \WIDTH 32
    connect \A $procmux$7250_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12452
    connect \S $eq$cva6_processor_shim.v:66$241_Y
    connect \Y $procmux$7253_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7255
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12454
    connect \B $procmux$7253_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7255_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7258
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12456
    connect \B $procmux$7255_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$129_DATA[31:0]$302
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7262
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7274
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7286
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7298
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7310
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7322
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7334
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7346
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7358
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7370
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7382
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7394
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7406
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7418
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7430
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7442
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7454
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7466
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7478
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7490
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7502
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7514
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7526
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7538
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7550
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7562
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7574
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7586
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7598
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7610
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7622
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7634
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7646
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7658
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7670
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7730
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$303_Y
    connect \S $eq$cva6_processor_shim.v:70$278_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7970
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12458
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8002_CMP $auto$opt_reduce.cc:134:opt_mux$12135 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7971_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7971_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7972_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7972_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7973_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7973_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7974_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7974_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7975_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7975_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7976_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7976_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7977_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7977_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7978_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7978_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7979_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$7979_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7980_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$7980_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7981_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$7981_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7982_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$7982_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7983_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$7983_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7984_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$7984_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7985_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$7985_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7986_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$7986_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7987_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$7987_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7988_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$7988_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7989_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$7989_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7990_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$7990_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7991_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$7991_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7992_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$7992_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7993_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$7993_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$7994_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7995_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$7995_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7996_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$7996_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7997_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$7997_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7998_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$7998_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7999_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$7999_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$8000_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$8001_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$8002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$276_Y [6:2]
    connect \Y $procmux$8002_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8012
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12460
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$11973 $procmux$7971_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8054
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12462
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7972_CMP $auto$opt_reduce.cc:134:opt_mux$12011 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8096
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12464
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7973_CMP $auto$opt_reduce.cc:134:opt_mux$12033 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8138
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12466
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7974_CMP $auto$opt_reduce.cc:134:opt_mux$12055 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8180
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12468
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7975_CMP $auto$opt_reduce.cc:134:opt_mux$12079 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8222
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12470
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7976_CMP $auto$opt_reduce.cc:134:opt_mux$12103 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8264
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12472
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7977_CMP $auto$opt_reduce.cc:134:opt_mux$12125 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8306
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12474
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7978_CMP $auto$opt_reduce.cc:134:opt_mux$11955 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8348
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12476
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7979_CMP $auto$opt_reduce.cc:134:opt_mux$11983 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8390
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12478
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7980_CMP $auto$opt_reduce.cc:134:opt_mux$12015 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8432
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12480
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7981_CMP $auto$opt_reduce.cc:134:opt_mux$12029 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8474
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12482
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7982_CMP $auto$opt_reduce.cc:134:opt_mux$12051 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8516
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12484
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7983_CMP $auto$opt_reduce.cc:134:opt_mux$12069 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8558
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12486
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7984_CMP $auto$opt_reduce.cc:134:opt_mux$12087 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8600
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12488
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7985_CMP $auto$opt_reduce.cc:134:opt_mux$12111 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8642
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12490
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7986_CMP $auto$opt_reduce.cc:134:opt_mux$12121 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8684
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12492
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7987_CMP $auto$opt_reduce.cc:134:opt_mux$12133 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8726
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12494
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7988_CMP $auto$opt_reduce.cc:134:opt_mux$12141 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8768
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12496
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7989_CMP $auto$opt_reduce.cc:134:opt_mux$11957 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8810
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12498
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7990_CMP $auto$opt_reduce.cc:134:opt_mux$11967 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8852
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12500
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7991_CMP $auto$opt_reduce.cc:134:opt_mux$11975 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8894
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12502
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7992_CMP $auto$opt_reduce.cc:134:opt_mux$11987 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8936
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12504
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7993_CMP $auto$opt_reduce.cc:134:opt_mux$11999 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8978
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12506
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7994_CMP $auto$opt_reduce.cc:134:opt_mux$12013 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9020
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12508
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7995_CMP $auto$opt_reduce.cc:134:opt_mux$12025 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9062
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12510
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7996_CMP $auto$opt_reduce.cc:134:opt_mux$12039 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9104
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12512
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7997_CMP $auto$opt_reduce.cc:134:opt_mux$12053 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9146
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12514
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7998_CMP $auto$opt_reduce.cc:134:opt_mux$12065 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9188
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12516
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7999_CMP $auto$opt_reduce.cc:134:opt_mux$12077 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9230
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12518
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8000_CMP $auto$opt_reduce.cc:134:opt_mux$12089 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9272
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12520
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8001_CMP $auto$opt_reduce.cc:134:opt_mux$12101 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9389
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12522
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$128_DATA[31:0]$277
    connect \S $eq$cva6_processor_shim.v:66$241_Y
    connect \Y $procmux$9389_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9391
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12524
    connect \B $procmux$9389_Y
    connect \S \instr_valid_i
    connect \Y $procmux$9391_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9394
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12526
    connect \B $procmux$9391_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$126_DATA[31:0]$275
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9398
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$241_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9407
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$241_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9416
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$241_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9749
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$276_Y
    connect \S $eq$cva6_processor_shim.v:66$241_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$327_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$12171 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$324_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$361_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$364_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$371_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$345
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$344_Y
    connect \B $and$cva6_processor_shim.v:102$330_Y
    connect \S $eq$cva6_processor_shim.v:102$329_Y
    connect \Y $ternary$cva6_processor_shim.v:102$345_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$344
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$343_Y
    connect \B $or$cva6_processor_shim.v:103$332_Y
    connect \S $eq$cva6_processor_shim.v:103$331_Y
    connect \Y $ternary$cva6_processor_shim.v:103$344_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$343
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$12173 [0] }
    connect \B $xor$cva6_processor_shim.v:104$334_Y
    connect \S $eq$cva6_processor_shim.v:104$333_Y
    connect \Y $ternary$cva6_processor_shim.v:104$343_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$337
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$336_Y
    connect \Y $auto$wreduce.cc:454:run$12172 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$342
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$341_Y [0]
    connect \B $auto$wreduce.cc:454:run$12172 [0]
    connect \S $eq$cva6_processor_shim.v:105$335_Y
    connect \Y $auto$wreduce.cc:454:run$12173 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$340
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$339_Y
    connect \Y $auto$wreduce.cc:454:run$12174 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$341
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12174 [0]
    connect \S $eq$cva6_processor_shim.v:106$338_Y
    connect \Y $ternary$cva6_processor_shim.v:106$341_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$348
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$347_Y
    connect \B $add$cva6_processor_shim.v:96$322_Y
    connect \S $eq$cva6_processor_shim.v:96$321_Y
    connect \Y $ternary$cva6_processor_shim.v:96$348_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$347
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$346_Y
    connect \B $shr$cva6_processor_shim.v:97$324_Y
    connect \S $eq$cva6_processor_shim.v:97$323_Y
    connect \Y $ternary$cva6_processor_shim.v:97$347_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$346
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$345_Y
    connect \B $ternary$cva6_processor_shim.v:99$328_Y
    connect \S $eq$cva6_processor_shim.v:98$325_Y
    connect \Y $ternary$cva6_processor_shim.v:98$346_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$328
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$12171 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$327_Y
    connect \S $eq$cva6_processor_shim.v:99$326_Y
    connect \Y $ternary$cva6_processor_shim.v:99$328_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$132_DATA[31:0]$319
    connect \Y $xor$cva6_processor_shim.v:104$334_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:136.19-147.6"
  cell \cva6_lsu_shim \lsu_shim_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$12172 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12173 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12174 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$341_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
attribute \dynports 1
attribute \hdlname "\\load_store_unit"
attribute \src "load_store_unit.v:1.1-558.10"
module \load_store_unit
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$459
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$460
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$461
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$462
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$463
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$464
  wire width 32 $auto$async2sync.cc:140:execute$12229
  wire $auto$opt_reduce.cc:134:opt_mux$12147
  wire $auto$opt_reduce.cc:134:opt_mux$12149
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12528
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12530
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12532
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12534
  attribute \src "load_store_unit.v:497.8-497.27"
  wire $eq$load_store_unit.v:497$465_Y
  wire $procmux$2148_CMP
  wire $procmux$2149_CMP
  wire $procmux$2150_CMP
  wire $procmux$2151_CMP
  wire $procmux$2153_CMP
  wire $procmux$2170_CMP
  wire $procmux$2188_CMP
  wire width 5 $procmux$2191_CMP
  wire $procmux$2191_CTRL
  wire width 5 $procmux$2192_CMP
  wire $procmux$2192_CTRL
  wire width 16 $procmux$2193_CMP
  wire $procmux$2193_CTRL
  wire $procmux$2362_CMP
  wire $procmux$2363_CMP
  attribute \src "load_store_unit.v:106.22-106.31"
  wire width 135 output 39 \amo_req_o
  attribute \src "load_store_unit.v:107.20-107.30"
  wire width 65 input 40 \amo_resp_i
  attribute \src "load_store_unit.v:57.13-57.31"
  wire input 5 \amo_valid_commit_i
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 \ariane_pkg_be_gen_32$func$load_store_unit.v:514$402.$result
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$401.$result
  attribute \src "load_store_unit.v:88.32-88.38"
  wire input 29 \asid_i
  attribute \src "load_store_unit.v:89.32-89.52"
  wire input 30 \asid_to_be_flushed_i
  attribute \src "load_store_unit.v:117.13-117.17"
  wire width 4 \be_i
  attribute \src "load_store_unit.v:53.13-53.18"
  wire input 1 \clk_i
  attribute \src "load_store_unit.v:73.13-73.21"
  wire input 17 \commit_i
  attribute \src "load_store_unit.v:74.14-74.28"
  wire output 18 \commit_ready_o
  attribute \src "load_store_unit.v:75.19-75.35"
  wire width 3 input 19 \commit_tran_id_i
  attribute \src "load_store_unit.v:98.21-98.39"
  wire width 105 input 35 \dcache_req_ports_i
  attribute \src "load_store_unit.v:103.665-103.683"
  wire width 231 output 36 \dcache_req_ports_o
  attribute \src "load_store_unit.v:104.13-104.35"
  wire input 37 \dcache_wbuffer_empty_i
  attribute \src "load_store_unit.v:105.13-105.36"
  wire input 38 \dcache_wbuffer_not_ni_i
  attribute \src "load_store_unit.v:134.7-134.15"
  wire \dtlb_hit
  attribute \src "load_store_unit.v:93.14-93.25"
  wire output 34 \dtlb_miss_o
  wire width 20 \dtlb_ppn
  attribute \src "load_store_unit.v:77.13-77.35"
  wire input 21 \en_ld_st_translation_i
  attribute \src "load_store_unit.v:76.13-76.33"
  wire input 20 \enable_translation_i
  attribute \src "load_store_unit.v:55.13-55.20"
  wire input 3 \flush_i
  attribute \src "load_store_unit.v:91.13-91.24"
  wire input 32 \flush_tlb_i
  attribute \src "load_store_unit.v:62.21-62.30"
  wire width 111 input 6 \fu_data_i
  attribute \src "load_store_unit.v:79.20-79.33"
  wire width 33 input 22 \icache_areq_i
  attribute \src "load_store_unit.v:81.21-81.34"
  wire width 100 output 23 \icache_areq_o
  attribute \src "load_store_unit.v:92.14-92.25"
  wire output 33 \itlb_miss_o
  attribute \src "load_store_unit.v:145.14-145.19"
  wire width 65 \ld_ex
  attribute \src "load_store_unit.v:138.14-138.23"
  wire width 32 \ld_result
  attribute \src "load_store_unit.v:83.19-83.35"
  wire width 2 input 25 \ld_st_priv_lvl_i
  attribute \src "load_store_unit.v:137.13-137.24"
  wire width 3 \ld_trans_id
  attribute \src "load_store_unit.v:125.7-125.25"
  attribute \unused_bits "0"
  wire \ld_translation_req
  attribute \src "load_store_unit.v:127.14-127.22"
  wire width 32 \ld_vaddr
  attribute \src "load_store_unit.v:136.7-136.15"
  wire \ld_valid
  attribute \src "load_store_unit.v:124.6-124.16"
  wire \ld_valid_i
  attribute \src "load_store_unit.v:68.21-68.37"
  wire width 65 output 12 \load_exception_o
  attribute \src "load_store_unit.v:66.21-66.34"
  wire width 32 output 10 \load_result_o
  attribute \src "load_store_unit.v:293.20-293.32"
  wire width 2 output 44 \load_state_o
  attribute \src "load_store_unit.v:65.20-65.35"
  wire width 3 output 9 \load_trans_id_o
  attribute \src "load_store_unit.v:67.14-67.26"
  wire output 11 \load_valid_o
  attribute \src "load_store_unit.v:111.14-111.22"
  wire width 85 \lsu_ctrl
  attribute \src "load_store_unit.v:63.14-63.25"
  wire output 7 \lsu_ready_o
  attribute \src "load_store_unit.v:547.14-547.23"
  wire width 85 \lsu_req_i
  attribute \src "load_store_unit.v:64.13-64.24"
  wire input 8 \lsu_valid_i
  attribute \src "load_store_unit.v:133.14-133.27"
  wire width 65 \mmu_exception
  wire width 32 \mmu_paddr
  attribute \src "load_store_unit.v:131.13-131.22"
  wire width 32 \mmu_vaddr
  attribute \src "load_store_unit.v:85.13-85.18"
  wire input 27 \mxr_i
  attribute \src "load_store_unit.v:56.14-56.29"
  wire output 4 \no_st_pending_o
  attribute \src "load_store_unit.v:116.7-116.15"
  wire \overflow
  attribute \src "load_store_unit.v:142.14-142.25"
  wire width 12 \page_offset
  attribute \src "load_store_unit.v:143.7-143.26"
  wire \page_offset_matches
  attribute \src "load_store_unit.v:109.21-109.30"
  wire width 512 input 42 \pmpaddr_i
  attribute \src "load_store_unit.v:108.21-108.29"
  wire width 128 input 41 \pmpcfg_i
  attribute \src "load_store_unit.v:113.7-113.13"
  wire \pop_ld
  attribute \src "load_store_unit.v:112.7-112.13"
  wire \pop_st
  attribute \src "load_store_unit.v:82.19-82.29"
  wire width 2 input 24 \priv_lvl_i
  attribute \src "load_store_unit.v:54.13-54.19"
  wire input 2 \rst_ni
  attribute \src "load_store_unit.v:87.20-87.30"
  wire width 22 input 28 \satp_ppn_i
  attribute \src "load_store_unit.v:146.14-146.19"
  wire width 65 \st_ex
  attribute \src "load_store_unit.v:141.14-141.23"
  wire width 32 \st_result
  attribute \src "load_store_unit.v:140.13-140.24"
  wire width 3 \st_trans_id
  attribute \src "load_store_unit.v:126.7-126.25"
  attribute \unused_bits "0"
  wire \st_translation_req
  attribute \src "load_store_unit.v:128.14-128.22"
  wire width 32 \st_vaddr
  attribute \src "load_store_unit.v:139.7-139.15"
  wire \st_valid
  attribute \src "load_store_unit.v:123.6-123.16"
  wire \st_valid_i
  attribute \src "load_store_unit.v:232.7-232.25"
  wire \store_buffer_empty
  attribute \src "load_store_unit.v:72.21-72.38"
  wire width 65 output 16 \store_exception_o
  attribute \src "load_store_unit.v:70.21-70.35"
  wire width 32 output 14 \store_result_o
  attribute \src "load_store_unit.v:294.20-294.33"
  wire width 8 output 43 \store_state_o
  attribute \src "load_store_unit.v:69.20-69.36"
  wire width 3 output 13 \store_trans_id_o
  attribute \src "load_store_unit.v:71.14-71.27"
  wire output 15 \store_valid_o
  attribute \src "load_store_unit.v:84.13-84.18"
  wire input 26 \sum_i
  attribute \src "load_store_unit.v:114.14-114.21"
  wire width 32 \vaddr_i
  attribute \src "load_store_unit.v:90.20-90.41"
  wire width 32 input 31 \vaddr_to_be_flushed_i
  attribute \src "load_store_unit.v:115.14-115.24"
  wire width 32 \vaddr_xlen
  attribute \src "load_store_unit.v:118.32-118.87"
  cell $add $add$load_store_unit.v:118$407
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \fu_data_i [34:3]
    connect \B \fu_data_i [98:67]
    connect \Y \vaddr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$12230
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12229
    connect \S \rst_ni
    connect \Y \mmu_paddr
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$2151_CMP $procmux$2150_CMP $procmux$2149_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12147
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$2151_CMP $procmux$2150_CMP $procmux$2149_CMP $procmux$2148_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12149
  end
  cell $anyseq $auto$setundef.cc:501:execute$12527
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12528
  end
  cell $anyseq $auto$setundef.cc:501:execute$12529
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12530
  end
  cell $anyseq $auto$setundef.cc:501:execute$12531
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12532
  end
  cell $anyseq $auto$setundef.cc:501:execute$12533
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12534
  end
  cell $anyseq $auto$setundef.cc:501:execute$12551
    parameter \WIDTH 1
    connect \Y \icache_areq_o [98]
  end
  attribute \src "load_store_unit.v:497.8-497.27"
  cell $logic_not $eq$load_store_unit.v:497$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$460
    connect \Y $eq$load_store_unit.v:497$465_Y
  end
  attribute \src "load_store_unit.v:221.4-229.8"
  cell $sdff $procdff$11728
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \mmu_vaddr
    connect \Q $auto$async2sync.cc:140:execute$12229
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:497.8-497.27|load_store_unit.v:497.4-500.7"
  cell $mux $procmux$2144
    parameter \WIDTH 4
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$459
    connect \B 4'0000
    connect \S $eq$load_store_unit.v:497$465_Y
    connect \Y \ariane_pkg_be_gen_32$func$load_store_unit.v:514$402.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $mux $procmux$2147
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12528
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12149
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$464
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2148_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'11
    connect \Y $procmux$2148_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2149_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$2149_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2150_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 1'1
    connect \Y $procmux$2150_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $logic_not $procmux$2151_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \Y $procmux$2151_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $logic_not $procmux$2153_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$401.$result
    connect \Y $procmux$2153_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $pmux $procmux$2155
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12530
    connect \B 16'0001001001001000
    connect \S { $procmux$2151_CMP $procmux$2150_CMP $procmux$2149_CMP $procmux$2148_CMP }
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$463
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $mux $procmux$2165
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12147
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$462
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2170_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$401.$result
    connect \B 1'1
    connect \Y $procmux$2170_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $pmux $procmux$2174
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12532
    connect \B 12'001101101100
    connect \S { $procmux$2151_CMP $procmux$2150_CMP $procmux$2149_CMP }
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$461
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2181
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'11
    connect \B { $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$462 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$464 }
    connect \S { $procmux$2170_CMP $procmux$2153_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406._sv2v_jump[1:0]$460
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2185
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { 4'1111 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$461 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$463 }
    connect \S { $procmux$2188_CMP $procmux$2170_CMP $procmux$2153_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$406.$result[3:0]$459
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2188_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$401.$result
    connect \B 2'10
    connect \Y $procmux$2188_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $pmux $procmux$2190
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2193_CTRL $procmux$2192_CTRL $procmux$2191_CTRL }
    connect \Y \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$401.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2191_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2191_CMP
    connect \Y $procmux$2191_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2191_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101011
    connect \Y $procmux$2191_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2191_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101101
    connect \Y $procmux$2191_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2191_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101100
    connect \Y $procmux$2191_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2191_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010100
    connect \Y $procmux$2191_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2191_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1011000
    connect \Y $procmux$2191_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2192_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2192_CMP
    connect \Y $procmux$2192_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2192_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101000
    connect \Y $procmux$2192_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2192_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101001
    connect \Y $procmux$2192_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2192_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101010
    connect \Y $procmux$2192_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2192_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010011
    connect \Y $procmux$2192_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2192_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010111
    connect \Y $procmux$2192_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2193_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2193_CMP
    connect \Y $procmux$2193_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100101
    connect \Y $procmux$2193_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100110
    connect \Y $procmux$2193_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110101
    connect \Y $procmux$2193_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110110
    connect \Y $procmux$2193_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110111
    connect \Y $procmux$2193_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111000
    connect \Y $procmux$2193_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111001
    connect \Y $procmux$2193_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111010
    connect \Y $procmux$2193_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100111
    connect \Y $procmux$2193_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010010
    connect \Y $procmux$2193_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010110
    connect \Y $procmux$2193_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101110
    connect \Y $procmux$2193_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110000
    connect \Y $procmux$2193_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110010
    connect \Y $procmux$2193_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110011
    connect \Y $procmux$2193_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2193_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110100
    connect \Y $procmux$2193_CMP [9]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $pmux $procmux$2361
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 0
    connect \B { \ld_vaddr \st_vaddr }
    connect \S { $procmux$2363_CMP $procmux$2362_CMP }
    connect \Y \mmu_vaddr
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2362_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 2'10
    connect \Y $procmux$2362_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2363_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 1'1
    connect \Y $procmux$2363_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2370
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2363_CMP
    connect \Y \ld_valid_i
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2373
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2362_CMP
    connect \Y \st_valid_i
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:264.37-291.3"
  cell $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit \i_load_unit
    connect \clk_i \clk_i
    connect \commit_tran_id_i \commit_tran_id_i
    connect \dcache_wbuffer_not_ni_i \dcache_wbuffer_not_ni_i
    connect \dtlb_hit_i 1'1
    connect \dtlb_ppn_i { $auto$rtlil.cc:2817:Anyseq$12534 \mmu_vaddr [31:12] }
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \ld_ex
    connect \flush_i \flush_i
    connect \load_state_o \load_state_o
    connect \lsu_ctrl_i \lsu_ctrl
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_matches_i \page_offset_matches
    connect \page_offset_o \page_offset
    connect \pop_ld_o \pop_ld
    connect \req_port_i \dcache_req_ports_i [69:35]
    connect \req_port_o \dcache_req_ports_o [153:77]
    connect \result_o \ld_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_i \store_buffer_empty
    connect \trans_id_o \ld_trans_id
    connect \translation_req_o \ld_translation_req
    connect \vaddr_o \ld_vaddr
    connect \valid_i \ld_valid_i
    connect \valid_o \ld_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:302.2-307.3"
  cell \shift_reg \i_pipe_reg_load
    connect \clk_i \clk_i
    connect \d_i { \ld_valid \ld_trans_id \ld_result \ld_ex }
    connect \d_o { \load_valid_o \load_trans_id_o \load_result_o \load_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:314.2-319.3"
  cell \shift_reg \i_pipe_reg_store
    connect \clk_i \clk_i
    connect \d_i { \st_valid \st_trans_id \st_result \st_ex }
    connect \d_o { \store_valid_o \store_trans_id_o \store_result_o \store_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:233.13-263.3"
  cell \store_unit \i_store_unit
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \dtlb_hit_i 1'1
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \st_ex
    connect \flush_i \flush_i
    connect \lsu_ctrl_i \lsu_ctrl
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_i \page_offset
    connect \page_offset_matches_o \page_offset_matches
    connect \pop_st_o \pop_st
    connect \req_port_i \dcache_req_ports_i [104:70]
    connect \req_port_o \dcache_req_ports_o [230:154]
    connect \result_o \st_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_o \store_buffer_empty
    connect \store_state_o \store_state_o
    connect \trans_id_o \st_trans_id
    connect \translation_req_o \st_translation_req
    connect \vaddr_o \st_vaddr
    connect \valid_i \st_valid_i
    connect \valid_o \st_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:549.13-557.3"
  cell \lsu_bypass \lsu_bypass_i
    connect \clk_i \clk_i
    connect \flush_i \flush_i
    connect \lsu_ctrl_o \lsu_ctrl
    connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$402.$result \fu_data_i [110:99] \fu_data_i [2:0] }
    connect \lsu_req_valid_i \lsu_valid_i
    connect \pop_ld_i \pop_ld
    connect \pop_st_i \pop_st
    connect \ready_o \lsu_ready_o
    connect \rst_ni \rst_ni
  end
  connect \be_i \ariane_pkg_be_gen_32$func$load_store_unit.v:514$402.$result
  connect { \dcache_req_ports_o [76:11] \dcache_req_ports_o [9:0] } 76'0000000000000000000000000000000000000000000000000000000000000000000011111100
  connect \dtlb_hit 1'1
  connect \dtlb_miss_o 1'0
  connect \dtlb_ppn \mmu_vaddr [31:12]
  connect { \icache_areq_o [99] \icache_areq_o [97:0] } { \icache_areq_i [32] \icache_areq_i 65'00000000000000000000000000000000000000000000000000000000000000000 }
  connect \itlb_miss_o 1'0
  connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$402.$result \fu_data_i [110:99] \fu_data_i [2:0] }
  connect \mmu_exception 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \overflow 1'0
  connect \vaddr_xlen \vaddr_i
end
attribute \hdlname "\\lsu_bypass"
attribute \src "lsu_bypass.v:1.1-92.10"
module \lsu_bypass
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $1\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $1\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\write_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $2\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $2\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $2\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $3\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $3\status_cnt[1:0]
  wire width 9 $add$lsu_bypass.v:0$485_Y
  wire width 9 $add$lsu_bypass.v:0$525_Y
  wire $add$lsu_bypass.v:48$494_Y
  attribute \src "lsu_bypass.v:49.17-49.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:49$495_Y
  wire width 9 $add$lsu_bypass.v:52$499_Y
  wire $add$lsu_bypass.v:53$507_Y
  attribute \src "lsu_bypass.v:58.19-58.35"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:58$520_Y
  wire width 85 $and$lsu_bypass.v:0$487_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$492_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$505_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$518_Y
  wire width 170 $auto$async2sync.cc:140:execute$12231
  wire $auto$async2sync.cc:140:execute$12233
  wire $auto$async2sync.cc:140:execute$12235
  wire width 2 $auto$async2sync.cc:140:execute$12237
  wire $auto$opt_dff.cc:276:combine_resets$13258
  wire $auto$opt_dff.cc:276:combine_resets$13273
  wire $auto$rtlil.cc:2127:Not$13257
  attribute \src "lsu_bypass.v:47.10-47.30"
  wire width 32 $auto$wreduce.cc:454:run$12183
  attribute \src "lsu_bypass.v:52.11-52.30"
  wire width 32 $auto$wreduce.cc:454:run$12184
  attribute \src "lsu_bypass.v:61.7-61.27"
  wire $logic_and$lsu_bypass.v:61$522_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$491_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$504_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$493_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$506_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$519_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 85 $shiftx$lsu_bypass.v:0$526_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$486_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$490_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$500_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$503_Y
  attribute \src "lsu_bypass.v:54.17-54.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:54$508_Y
  attribute \src "lsu_bypass.v:59.17-59.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:59$521_Y
  attribute \src "lsu_bypass.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "lsu_bypass.v:34.7-34.12"
  wire \empty
  attribute \src "lsu_bypass.v:14.13-14.20"
  wire input 3 \flush_i
  attribute \src "lsu_bypass.v:24.20-24.30"
  wire width 85 output 8 \lsu_ctrl_o
  attribute \src "lsu_bypass.v:20.20-20.29"
  wire width 85 input 4 \lsu_req_i
  attribute \src "lsu_bypass.v:21.13-21.28"
  wire input 5 \lsu_req_valid_i
  attribute \src "lsu_bypass.v:27.14-27.19"
  wire width 170 \mem_q
  attribute \src "lsu_bypass.v:22.13-22.21"
  wire input 6 \pop_ld_i
  attribute \src "lsu_bypass.v:23.13-23.21"
  wire input 7 \pop_st_i
  attribute \src "lsu_bypass.v:29.6-29.20"
  wire \read_pointer_q
  attribute \src "lsu_bypass.v:25.14-25.21"
  wire output 9 \ready_o
  attribute \src "lsu_bypass.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "lsu_bypass.v:33.12-33.24"
  wire width 2 \status_cnt_q
  attribute \src "lsu_bypass.v:31.6-31.21"
  wire \write_pointer_q
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12183 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$485_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12184 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$525_Y
  end
  attribute \src "lsu_bypass.v:48.20-48.37"
  cell $add $add$lsu_bypass.v:48$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:48$494_Y
  end
  attribute \src "lsu_bypass.v:49.17-49.31"
  cell $add $add$lsu_bypass.v:49$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \status_cnt_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:49$495_Y [1:0]
  end
  attribute \src "lsu_bypass.v:52.10-52.36"
  cell $add $add$lsu_bypass.v:52$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12184 [7:0]
    connect \B 7'1010100
    connect \Y $add$lsu_bypass.v:52$499_Y
  end
  attribute \src "lsu_bypass.v:53.19-53.35"
  cell $add $add$lsu_bypass.v:53$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:53$507_Y
  end
  attribute \src "lsu_bypass.v:58.19-58.35"
  cell $add $add$lsu_bypass.v:58$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:58$520_Y [0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 85
    parameter \Y_WIDTH 85
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B \lsu_req_i
    connect \Y $and$lsu_bypass.v:0$487_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A \mem_q
    connect \B $not$lsu_bypass.v:0$491_Y
    connect \Y $and$lsu_bypass.v:0$492_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$504_Y
    connect \Y $and$lsu_bypass.v:0$505_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$504_Y
    connect \Y $and$lsu_bypass.v:0$518_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12232
    parameter \WIDTH 170
    connect \A 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12231
    connect \S \rst_ni
    connect \Y \mem_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12234
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12233
    connect \S \rst_ni
    connect \Y \read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12236
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12235
    connect \S \rst_ni
    connect \Y \write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12238
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12237
    connect \S \rst_ni
    connect \Y \status_cnt_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13257
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13257 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13258
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$lsu_bypass.v:61$522_Y \flush_i $auto$rtlil.cc:2127:Not$13257 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13273
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13260
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $3\status_cnt[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12237
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13258
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13265
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\write_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12235
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13258
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13270
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\read_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12233
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13258
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13275
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 170
    connect \CLK \clk_i
    connect \D $3\mem_n[169:0]
    connect \Q $auto$async2sync.cc:140:execute$12231
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13273
  end
  attribute \src "lsu_bypass.v:35.17-35.34"
  cell $logic_not $eq$lsu_bypass.v:35$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \status_cnt_q
    connect \Y \ready_o
  end
  attribute \src "lsu_bypass.v:61.7-61.27"
  cell $logic_and $logic_and$lsu_bypass.v:61$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_st_i
    connect \B \pop_ld_i
    connect \Y $logic_and$lsu_bypass.v:61$522_Y
  end
  attribute \src "lsu_bypass.v:47.10-47.30"
  cell $mul $mul$lsu_bypass.v:47$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \write_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12183 [7:0]
  end
  attribute \src "lsu_bypass.v:52.11-52.30"
  cell $mul $mul$lsu_bypass.v:52$498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \read_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12184 [7:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$486_Y
    connect \Y $not$lsu_bypass.v:0$491_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$500_Y
    connect \Y $not$lsu_bypass.v:0$504_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$492_Y
    connect \B $shl$lsu_bypass.v:0$490_Y
    connect \Y $or$lsu_bypass.v:0$493_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$505_Y
    connect \B $shl$lsu_bypass.v:0$503_Y
    connect \Y $or$lsu_bypass.v:0$506_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$518_Y
    connect \B $shl$lsu_bypass.v:0$503_Y
    connect \Y $or$lsu_bypass.v:0$519_Y
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:74.7-74.12|lsu_bypass.v:74.3-77.48"
  cell $mux $procmux$2078
    parameter \WIDTH 85
    connect \A $shiftx$lsu_bypass.v:0$526_Y
    connect \B \lsu_req_i
    connect \S \ready_o
    connect \Y \lsu_ctrl_o
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2096
    parameter \WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:59$521_Y [1:0]
    connect \S \pop_st_i
    connect \Y $3\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2099
    parameter \WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B $add$lsu_bypass.v:58$520_Y [0]
    connect \S \pop_st_i
    connect \Y $2\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2102
    parameter \WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$519_Y
    connect \S \pop_st_i
    connect \Y $3\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2111
    parameter \WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:54$508_Y [1:0]
    connect \S \pop_ld_i
    connect \Y $2\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2114
    parameter \WIDTH 1
    connect \A \read_pointer_q
    connect \B $add$lsu_bypass.v:53$507_Y
    connect \S \pop_ld_i
    connect \Y $1\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2117
    parameter \WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$506_Y
    connect \S \pop_ld_i
    connect \Y $2\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2126
    parameter \WIDTH 2
    connect \A \status_cnt_q
    connect \B $add$lsu_bypass.v:49$495_Y [1:0]
    connect \S \lsu_req_valid_i
    connect \Y $1\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2129
    parameter \WIDTH 1
    connect \A \write_pointer_q
    connect \B $add$lsu_bypass.v:48$494_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\write_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2132
    parameter \WIDTH 170
    connect \A \mem_q
    connect \B $or$lsu_bypass.v:0$493_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\mem_n[169:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shiftx $shiftx$lsu_bypass.v:0$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 1
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 85
    connect \A \mem_q
    connect \B { 1'0 $add$lsu_bypass.v:0$525_Y }
    connect \Y $shiftx$lsu_bypass.v:0$526_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$lsu_bypass.v:0$485_Y
    connect \Y $shl$lsu_bypass.v:0$486_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$487_Y
    connect \B $add$lsu_bypass.v:0$485_Y
    connect \Y $shl$lsu_bypass.v:0$490_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'1
    connect \B $add$lsu_bypass.v:52$499_Y
    connect \Y $shl$lsu_bypass.v:0$500_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'0
    connect \B $add$lsu_bypass.v:52$499_Y
    connect \Y $shl$lsu_bypass.v:0$503_Y
  end
  attribute \src "lsu_bypass.v:54.17-54.31"
  cell $sub $sub$lsu_bypass.v:54$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:54$508_Y [1:0]
  end
  attribute \src "lsu_bypass.v:59.17-59.31"
  cell $sub $sub$lsu_bypass.v:59$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:59$521_Y [1:0]
  end
  connect $auto$wreduce.cc:454:run$12183 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$12184 [31:8] 24'000000000000000000000000
  connect \empty \ready_o
end
attribute \hdlname "\\shift_reg"
attribute \src "shift_reg.v:1.1-39.10"
module \shift_reg
  parameter \Depth 1
  wire width 101 $auto$async2sync.cc:140:execute$12239
  attribute \src "shift_reg.v:8.13-8.18"
  wire input 1 \clk_i
  attribute \src "shift_reg.v:10.21-10.24"
  wire width 101 input 3 \d_i
  attribute \src "shift_reg.v:11.21-11.24"
  wire width 101 output 4 \d_o
  attribute \src "shift_reg.v:9.13-9.19"
  wire input 2 \rst_ni
  cell $mux $auto$async2sync.cc:149:execute$12240
    parameter \WIDTH 101
    connect \A 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12239
    connect \S \rst_ni
    connect \Y \d_o
  end
  attribute \src "shift_reg.v:19.4-23.17"
  cell $sdff $procdff$11722
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 101
    connect \CLK \clk_i
    connect \D \d_i
    connect \Q $auto$async2sync.cc:140:execute$12239
    connect \SRST \rst_ni
  end
end
attribute \dynports 1
attribute \hdlname "\\store_buffer"
attribute \src "store_buffer.v:1.1-248.10"
module \store_buffer
  attribute \src "store_buffer.v:166.2-215.5"
  wire $10\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $11\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $11\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $12\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $12\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $13\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $13\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $14\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $14\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $15\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $15\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $16\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $16\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $17\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $17\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $18\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $18\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $19\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $19\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $1\commit_queue_n[291:0]
  wire width 3 $1\core_if.speculative_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $1\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $1\speculative_queue_n[291:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 2 $1\speculative_write_pointer_n[1:0]
  wire width 3 $1\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $1\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $2\commit_queue_n[291:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 2 $2\commit_read_pointer_n[1:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $2\speculative_queue_n[291:0]
  wire width 3 $2\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $3\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $3\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $4\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $4\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $5\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $5\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $6\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $6\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $7\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $7\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $8\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $8\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $9\sv2v_autoblock_2._sv2v_jump[1:0]
  wire width 11 $add$store_buffer.v:0$703_Y
  wire width 11 $add$store_buffer.v:0$717_Y
  wire width 11 $add$store_buffer.v:0$731_Y
  wire width 11 $add$store_buffer.v:0$745_Y
  wire width 11 $add$store_buffer.v:0$786_Y
  wire width 11 $add$store_buffer.v:0$792_Y
  wire width 11 $add$store_buffer.v:0$798_Y
  wire width 11 $add$store_buffer.v:0$804_Y
  wire width 11 $add$store_buffer.v:0$810_Y
  wire width 11 $add$store_buffer.v:0$843_Y
  wire width 11 $add$store_buffer.v:0$847_Y
  wire width 3 $add$store_buffer.v:100$767_Y
  wire width 10 $add$store_buffer.v:103$771_Y
  attribute \src "store_buffer.v:104.33-104.66"
  wire width 2 $add$store_buffer.v:104$779_Y
  attribute \src "store_buffer.v:128.41-128.333"
  wire width 32 $add$store_buffer.v:128$785_Y
  attribute \src "store_buffer.v:131.41-131.673"
  wire width 32 $add$store_buffer.v:131$791_Y
  attribute \src "store_buffer.v:134.41-134.74"
  wire width 32 $add$store_buffer.v:134$797_Y
  attribute \src "store_buffer.v:137.41-137.73"
  wire width 32 $add$store_buffer.v:137$803_Y
  wire width 10 $add$store_buffer.v:140$809_Y
  wire width 10 $add$store_buffer.v:151$822_Y
  attribute \src "store_buffer.v:155.29-155.57"
  wire width 2 $add$store_buffer.v:155$837_Y
  wire width 10 $add$store_buffer.v:160$842_Y
  attribute \src "store_buffer.v:161.29-161.58"
  wire width 2 $add$store_buffer.v:161$857_Y
  wire width 3 $add$store_buffer.v:162$858_Y
  wire width 10 $add$store_buffer.v:94$702_Y
  wire width 10 $add$store_buffer.v:95$716_Y
  wire width 10 $add$store_buffer.v:96$730_Y
  wire width 10 $add$store_buffer.v:97$744_Y
  wire width 10 $add$store_buffer.v:98$758_Y
  attribute \src "store_buffer.v:99.34-99.68"
  wire width 2 $add$store_buffer.v:99$766_Y
  wire width 34 $and$store_buffer.v:0$706_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$713_Y
  wire width 32 $and$store_buffer.v:0$720_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$727_Y
  wire width 4 $and$store_buffer.v:0$734_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$741_Y
  wire width 2 $and$store_buffer.v:0$748_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$755_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$764_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$777_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$835_Y
  wire width 73 $and$store_buffer.v:0$849_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$855_Y
  wire width 292 $auto$async2sync.cc:140:execute$12241
  wire width 3 $auto$async2sync.cc:140:execute$12243
  wire width 2 $auto$async2sync.cc:140:execute$12245
  wire width 2 $auto$async2sync.cc:140:execute$12247
  wire width 292 $auto$async2sync.cc:140:execute$12249
  wire width 3 $auto$async2sync.cc:140:execute$12251
  wire width 2 $auto$async2sync.cc:140:execute$12253
  wire width 2 $auto$async2sync.cc:140:execute$12255
  wire $auto$opt_dff.cc:276:combine_resets$13278
  wire $auto$rtlil.cc:2127:Not$11626
  wire $auto$rtlil.cc:2127:Not$13277
  wire $auto$rtlil.cc:2817:Anyseq$12554
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12556
  attribute \src "store_buffer.v:160.24-160.51"
  wire width 32 $auto$wreduce.cc:454:run$12215
  attribute \src "store_buffer.v:94.25-94.57"
  wire width 32 $auto$wreduce.cc:454:run$12216
  attribute \src "store_buffer.v:156.25-156.46"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$12217
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$861_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$864_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$867_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$870_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$877_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$880_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$883_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$886_Y
  attribute \src "store_buffer.v:210.9-210.28"
  wire $eq$store_buffer.v:210$891_Y
  attribute \src "store_buffer.v:211.11-211.47"
  wire $eq$store_buffer.v:211$892_Y
  attribute \src "store_buffer.v:74.33-74.62"
  wire $eq$store_buffer.v:74$670_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$862_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$865_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$868_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$871_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$878_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$881_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$884_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$887_Y
  attribute \src "store_buffer.v:211.10-211.73"
  wire $logic_and$store_buffer.v:211$893_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$863_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$866_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$869_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$876_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$879_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$882_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$885_Y
  attribute \src "store_buffer.v:88.14-88.42"
  wire $lt$store_buffer.v:88$689_Y
  attribute \src "store_buffer.v:103.25-103.56"
  wire width 32 $mul$store_buffer.v:103$770_Y
  attribute \src "store_buffer.v:128.42-128.68"
  wire width 32 $mul$store_buffer.v:128$784_Y
  attribute \src "store_buffer.v:186.10-186.29"
  wire $ne$store_buffer.v:186$874_Y
  attribute \src "store_buffer.v:206.11-206.30"
  wire $ne$store_buffer.v:206$890_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$712_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$726_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$740_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$754_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$763_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$776_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$834_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$854_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$714_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$728_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$742_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$756_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$765_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$778_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$836_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$856_Y
  wire $procmux$1065_Y
  wire $procmux$1191_CMP
  wire width 2 $procmux$915_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 73 $shiftx$store_buffer.v:0$848_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$705_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$711_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$719_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$725_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$733_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$739_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$747_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$753_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$759_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$772_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$775_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$830_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$833_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$844_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$853_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$704_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$718_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$732_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$746_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$787_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$793_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$799_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$805_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$811_Y
  attribute \src "store_buffer.v:105.29-105.55"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$store_buffer.v:105$780_Y
  attribute \src "store_buffer.v:44.19-44.23"
  wire width 4 input 15 \be_i
  attribute \src "store_buffer.v:27.13-27.18"
  wire input 1 \clk_i
  attribute \src "store_buffer.v:34.13-34.21"
  wire input 8 \commit_i
  attribute \src "store_buffer.v:60.14-60.28"
  wire width 292 \commit_queue_n
  attribute \src "store_buffer.v:61.14-61.28"
  wire width 292 \commit_queue_q
  attribute \src "store_buffer.v:70.12-70.33"
  wire width 2 \commit_read_pointer_n
  attribute \src "store_buffer.v:71.12-71.33"
  wire width 2 \commit_read_pointer_q
  attribute \src "store_buffer.v:35.13-35.27"
  wire output 9 \commit_ready_o
  attribute \src "store_buffer.v:64.12-64.31"
  wire width 3 \commit_status_cnt_n
  attribute \src "store_buffer.v:65.12-65.31"
  wire width 3 \commit_status_cnt_q
  attribute \src "store_buffer.v:72.12-72.34"
  wire width 2 \commit_write_pointer_n
  attribute \src "store_buffer.v:73.12-73.34"
  wire width 2 \commit_write_pointer_q
  wire width 3 \core_if.speculative_status_cnt
  attribute \src "store_buffer.v:43.20-43.26"
  wire width 32 input 14 \data_i
  attribute \src "store_buffer.v:45.19-45.30"
  wire width 2 input 16 \data_size_i
  attribute \src "store_buffer.v:29.13-29.20"
  wire input 3 \flush_i
  attribute \src "store_buffer.v:30.13-30.28"
  wire output 4 \no_st_pending_o
  attribute \src "store_buffer.v:42.20-42.27"
  wire width 34 input 13 \paddr_i
  attribute \src "store_buffer.v:32.20-32.33"
  wire width 12 input 6 \page_offset_i
  attribute \src "store_buffer.v:33.13-33.34"
  wire output 7 \page_offset_matches_o
  attribute \src "store_buffer.v:36.13-36.20"
  wire output 10 \ready_o
  attribute \src "store_buffer.v:50.20-50.30"
  wire width 35 input 17 \req_port_i
  attribute \src "store_buffer.v:55.131-55.141"
  wire width 77 output 18 \req_port_o
  attribute \src "store_buffer.v:28.13-28.19"
  wire input 2 \rst_ni
  attribute \src "store_buffer.v:57.14-57.33"
  attribute \unused_bits "0 73 146 219"
  wire width 292 \speculative_queue_n
  attribute \src "store_buffer.v:58.14-58.33"
  wire width 292 \speculative_queue_q
  attribute \src "store_buffer.v:66.12-66.38"
  wire width 2 \speculative_read_pointer_n
  attribute \src "store_buffer.v:67.12-67.38"
  wire width 2 \speculative_read_pointer_q
  attribute \src "store_buffer.v:63.12-63.36"
  wire width 3 \speculative_status_cnt_q
  attribute \src "store_buffer.v:68.12-68.39"
  wire width 2 \speculative_write_pointer_n
  attribute \src "store_buffer.v:69.12-69.39"
  wire width 2 \speculative_write_pointer_q
  attribute \src "store_buffer.v:76.20-76.29"
  wire width 2 output 19 \state_q_0
  attribute \src "store_buffer.v:78.20-78.29"
  wire width 2 output 20 \state_q_1
  attribute \src "store_buffer.v:80.20-80.29"
  wire width 2 output 21 \state_q_2
  attribute \src "store_buffer.v:82.20-82.29"
  wire width 2 output 22 \state_q_3
  attribute \src "store_buffer.v:31.14-31.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_buffer.v:143.35-143.52"
  attribute \unused_bits "3 4"
  wire width 5 \store_if.commit_status_cnt
  attribute \src "store_buffer.v:139.13-139.27"
  wire width 2 offset 1 \sv2v_tmp_51F0D
  attribute \src "store_buffer.v:133.14-133.28"
  wire width 32 offset 1 \sv2v_tmp_6B7F3
  attribute \src "store_buffer.v:130.130-130.144"
  wire width 22 offset 1 \sv2v_tmp_71805
  attribute \src "store_buffer.v:121.13-121.27"
  wire offset 1 \sv2v_tmp_80AC7
  attribute \src "store_buffer.v:136.13-136.27"
  wire width 4 offset 1 \sv2v_tmp_8DCF7
  attribute \src "store_buffer.v:127.352-127.366"
  wire width 12 offset 1 \sv2v_tmp_9099D
  attribute \src "store_buffer.v:118.13-118.27"
  wire offset 1 \sv2v_tmp_A682E
  attribute \src "store_buffer.v:124.13-124.27"
  wire offset 1 \sv2v_tmp_F170F
  attribute \src "store_buffer.v:37.13-37.20"
  wire input 11 \valid_i
  attribute \src "store_buffer.v:38.13-38.34"
  wire input 12 \valid_without_flush_i
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:94$702_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$703_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:95$716_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$717_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:96$730_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$731_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:97$744_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$745_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:128$785_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$786_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:131$791_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$792_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:134$797_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$798_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:137$803_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$804_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:140$809_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$810_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$843
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:160$842_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$843_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:103$771_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$847_Y
  end
  attribute \src "store_buffer.v:100.29-100.55"
  cell $add $add$store_buffer.v:100$767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:100$767_Y
  end
  attribute \src "store_buffer.v:104.33-104.66"
  cell $add $add$store_buffer.v:104$779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:104$779_Y
  end
  attribute \src "store_buffer.v:128.41-128.333"
  cell $add $add$store_buffer.v:128$785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$784_Y [8:0]
    connect \B 6'110010
    connect \Y $add$store_buffer.v:128$785_Y [9:0]
  end
  attribute \src "store_buffer.v:131.41-131.673"
  cell $add $add$store_buffer.v:131$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$784_Y [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:131$791_Y [9:0]
  end
  attribute \src "store_buffer.v:134.41-134.74"
  cell $add $add$store_buffer.v:134$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$784_Y [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:134$797_Y [9:0]
  end
  attribute \src "store_buffer.v:137.41-137.73"
  cell $add $add$store_buffer.v:137$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$784_Y [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:137$803_Y [9:0]
  end
  attribute \src "store_buffer.v:140.41-140.73"
  cell $add $add$store_buffer.v:140$809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$784_Y [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:140$809_Y
  end
  attribute \src "store_buffer.v:151.22-151.54"
  cell $add $add$store_buffer.v:151$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$784_Y [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:151$822_Y
  end
  attribute \src "store_buffer.v:155.29-155.57"
  cell $add $add$store_buffer.v:155$837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:155$837_Y
  end
  attribute \src "store_buffer.v:160.19-160.52"
  cell $add $add$store_buffer.v:160$842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12215 [8:0]
    connect \Y $add$store_buffer.v:160$842_Y
  end
  attribute \src "store_buffer.v:160.80-160.117"
  cell $add $add$store_buffer.v:160$846
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $mul$store_buffer.v:103$770_Y [8:0]
    connect \Y $add$store_buffer.v:103$771_Y
  end
  attribute \src "store_buffer.v:161.29-161.58"
  cell $add $add$store_buffer.v:161$857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:161$857_Y
  end
  attribute \src "store_buffer.v:162.24-162.45"
  cell $add $add$store_buffer.v:162$858
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:162$858_Y
  end
  attribute \src "store_buffer.v:94.24-94.63"
  cell $add $add$store_buffer.v:94$702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12216 [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:94$702_Y
  end
  attribute \src "store_buffer.v:95.24-95.63"
  cell $add $add$store_buffer.v:95$716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12216 [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:95$716_Y
  end
  attribute \src "store_buffer.v:96.24-96.62"
  cell $add $add$store_buffer.v:96$730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12216 [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:96$730_Y
  end
  attribute \src "store_buffer.v:97.24-97.62"
  cell $add $add$store_buffer.v:97$744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12216 [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:97$744_Y
  end
  attribute \src "store_buffer.v:98.24-98.62"
  cell $add $add$store_buffer.v:98$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12216 [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:98$758_Y
  end
  attribute \src "store_buffer.v:99.34-99.68"
  cell $add $add$store_buffer.v:99$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:99$766_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 34
    parameter \Y_WIDTH 34
    connect \A 34'1111111111111111111111111111111111
    connect \B \paddr_i
    connect \Y $and$store_buffer.v:0$706_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \speculative_queue_q
    connect \B $not$store_buffer.v:0$712_Y
    connect \Y $and$store_buffer.v:0$713_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32'11111111111111111111111111111111
    connect \B \data_i
    connect \Y $and$store_buffer.v:0$720_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$714_Y
    connect \B $not$store_buffer.v:0$726_Y
    connect \Y $and$store_buffer.v:0$727_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 4'1111
    connect \B \be_i
    connect \Y $and$store_buffer.v:0$734_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$728_Y
    connect \B $not$store_buffer.v:0$740_Y
    connect \Y $and$store_buffer.v:0$741_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A 2'11
    connect \B \data_size_i
    connect \Y $and$store_buffer.v:0$748_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$742_Y
    connect \B $not$store_buffer.v:0$754_Y
    connect \Y $and$store_buffer.v:0$755_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$756_Y
    connect \B $not$store_buffer.v:0$763_Y
    connect \Y $and$store_buffer.v:0$764_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $not$store_buffer.v:0$776_Y
    connect \Y $and$store_buffer.v:0$777_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \commit_queue_q
    connect \B $not$store_buffer.v:0$834_Y
    connect \Y $and$store_buffer.v:0$835_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$849
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 73
    parameter \Y_WIDTH 73
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $shiftx$store_buffer.v:0$848_Y
    connect \Y $and$store_buffer.v:0$849_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $not$store_buffer.v:0$854_Y
    connect \Y $and$store_buffer.v:0$855_Y
  end
  attribute \src "store_buffer.v:74.32-74.81"
  cell $and $and$store_buffer.v:74$671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:74$670_Y
    connect \B \no_st_pending_o
    connect \Y \store_buffer_empty_o
  end
  cell $mux $auto$async2sync.cc:149:execute$12242
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12241
    connect \S \rst_ni
    connect \Y \commit_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12244
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12243
    connect \S \rst_ni
    connect \Y \commit_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12246
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12245
    connect \S \rst_ni
    connect \Y \commit_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12248
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12247
    connect \S \rst_ni
    connect \Y \commit_write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12250
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12249
    connect \S \rst_ni
    connect \Y \speculative_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12252
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12251
    connect \S \rst_ni
    connect \Y \speculative_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12254
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12253
    connect \S \rst_ni
    connect \Y \speculative_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12256
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12255
    connect \S \rst_ni
    connect \Y \speculative_write_pointer_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13277
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13277 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13278
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13280
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \core_if.speculative_status_cnt
    connect \Q $auto$async2sync.cc:140:execute$12251
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13278
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13285
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D { $2\speculative_queue_n[291:0] [219] $2\speculative_queue_n[291:0] [146] $2\speculative_queue_n[291:0] [73] $2\speculative_queue_n[291:0] [0] }
    connect \Q { $auto$async2sync.cc:140:execute$12249 [219] $auto$async2sync.cc:140:execute$12249 [146] $auto$async2sync.cc:140:execute$12249 [73] $auto$async2sync.cc:140:execute$12249 [0] }
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13278
  end
  cell $anyseq $auto$setundef.cc:501:execute$12553
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12554
  end
  cell $anyseq $auto$setundef.cc:501:execute$12555
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12556
  end
  attribute \src "store_buffer.v:146.21-146.45"
  cell $logic_not $eq$store_buffer.v:146$820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \Y \no_st_pending_o
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$861
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [50:42]
    connect \Y $eq$store_buffer.v:178$861_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [123:115]
    connect \Y $eq$store_buffer.v:178$864_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [196:188]
    connect \Y $eq$store_buffer.v:178$867_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [269:261]
    connect \Y $eq$store_buffer.v:178$870_Y
  end
  attribute \src "store_buffer.v:190.8-190.27"
  cell $logic_not $eq$store_buffer.v:190$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $auto$rtlil.cc:2127:Not$11626
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [50:42]
    connect \Y $eq$store_buffer.v:198$877_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [123:115]
    connect \Y $eq$store_buffer.v:198$880_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [196:188]
    connect \Y $eq$store_buffer.v:198$883_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$886
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [269:261]
    connect \Y $eq$store_buffer.v:198$886_Y
  end
  attribute \src "store_buffer.v:210.9-210.28"
  cell $logic_not $eq$store_buffer.v:210$891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $19\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $eq$store_buffer.v:210$891_Y
  end
  attribute \src "store_buffer.v:211.11-211.47"
  cell $eq $eq$store_buffer.v:211$892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \paddr_i [11:3]
    connect \Y $eq$store_buffer.v:211$892_Y
  end
  attribute \src "store_buffer.v:74.33-74.62"
  cell $logic_not $eq$store_buffer.v:74$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \Y $eq$store_buffer.v:74$670_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$861_Y
    connect \B \commit_queue_q [0]
    connect \Y $logic_and$store_buffer.v:178$862_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$864_Y
    connect \B \commit_queue_q [73]
    connect \Y $logic_and$store_buffer.v:178$865_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$867_Y
    connect \B \commit_queue_q [146]
    connect \Y $logic_and$store_buffer.v:178$868_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$870_Y
    connect \B \commit_queue_q [219]
    connect \Y $logic_and$store_buffer.v:178$871_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$877_Y
    connect \B \speculative_queue_q [0]
    connect \Y $logic_and$store_buffer.v:198$878_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$880_Y
    connect \B \speculative_queue_q [73]
    connect \Y $logic_and$store_buffer.v:198$881_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$883_Y
    connect \B \speculative_queue_q [146]
    connect \Y $logic_and$store_buffer.v:198$884_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$886_Y
    connect \B \speculative_queue_q [219]
    connect \Y $logic_and$store_buffer.v:198$887_Y
  end
  attribute \src "store_buffer.v:211.10-211.73"
  cell $logic_and $logic_and$store_buffer.v:211$893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:211$892_Y
    connect \B \valid_without_flush_i
    connect \Y $logic_and$store_buffer.v:211$893_Y
  end
  attribute \src "store_buffer.v:77.47-77.90"
  cell $logic_or $logic_or$store_buffer.v:77$672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [0]
    connect \B \commit_queue_q [0]
    connect \Y \state_q_0 [0]
  end
  attribute \src "store_buffer.v:79.48-79.93"
  cell $logic_or $logic_or$store_buffer.v:79$673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [73]
    connect \B \commit_queue_q [73]
    connect \Y \state_q_1 [0]
  end
  attribute \src "store_buffer.v:81.49-81.96"
  cell $logic_or $logic_or$store_buffer.v:81$674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [146]
    connect \B \commit_queue_q [146]
    connect \Y \state_q_2 [0]
  end
  attribute \src "store_buffer.v:83.49-83.96"
  cell $logic_or $logic_or$store_buffer.v:83$675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [219]
    connect \B \commit_queue_q [219]
    connect \Y \state_q_3 [0]
  end
  attribute \src "store_buffer.v:88.13-88.55"
  cell $logic_or $logic_or$store_buffer.v:88$690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$store_buffer.v:88$689_Y
    connect \B \commit_i
    connect \Y \ready_o
  end
  attribute \src "store_buffer.v:145.20-145.65"
  cell $lt $lt$store_buffer.v:145$819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \B 3'100
    connect \Y \commit_ready_o
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$863_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$866
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$866_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$869_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$876_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$879_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$882_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$885_Y
  end
  attribute \src "store_buffer.v:88.14-88.42"
  cell $lt $lt$store_buffer.v:88$689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \B 2'11
    connect \Y $lt$store_buffer.v:88$689_Y
  end
  attribute \src "store_buffer.v:103.25-103.56"
  cell $mul $mul$store_buffer.v:103$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:103$770_Y [8:0]
  end
  attribute \src "store_buffer.v:128.42-128.68"
  cell $mul $mul$store_buffer.v:128$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:128$784_Y [8:0]
  end
  attribute \src "store_buffer.v:160.24-160.51"
  cell $mul $mul$store_buffer.v:160$841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12215 [8:0]
  end
  attribute \src "store_buffer.v:94.25-94.57"
  cell $mul $mul$store_buffer.v:94$701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12216 [8:0]
  end
  attribute \src "store_buffer.v:186.10-186.29"
  cell $ne $ne$store_buffer.v:186$874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:186$874_Y
  end
  attribute \src "store_buffer.v:206.11-206.30"
  cell $ne $ne$store_buffer.v:206$890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:206$890_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$705_Y
    connect \Y $not$store_buffer.v:0$712_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$719_Y
    connect \Y $not$store_buffer.v:0$726_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$733_Y
    connect \Y $not$store_buffer.v:0$740_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$747_Y
    connect \Y $not$store_buffer.v:0$754_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$759_Y
    connect \Y $not$store_buffer.v:0$763_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$772_Y
    connect \Y $not$store_buffer.v:0$776_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$830_Y
    connect \Y $not$store_buffer.v:0$834_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$844_Y
    connect \Y $not$store_buffer.v:0$854_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$713_Y
    connect \B $shl$store_buffer.v:0$711_Y
    connect \Y $or$store_buffer.v:0$714_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$727_Y
    connect \B $shl$store_buffer.v:0$725_Y
    connect \Y $or$store_buffer.v:0$728_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$741_Y
    connect \B $shl$store_buffer.v:0$739_Y
    connect \Y $or$store_buffer.v:0$742_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$755_Y
    connect \B $shl$store_buffer.v:0$753_Y
    connect \Y $or$store_buffer.v:0$756_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$764_Y
    connect \B $shl$store_buffer.v:0$759_Y
    connect \Y $or$store_buffer.v:0$765_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$777_Y
    connect \B $shl$store_buffer.v:0$775_Y
    connect \Y $or$store_buffer.v:0$778_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$835_Y
    connect \B $shl$store_buffer.v:0$833_Y
    connect \Y $or$store_buffer.v:0$836_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$855_Y
    connect \B $shl$store_buffer.v:0$853_Y
    connect \Y $or$store_buffer.v:0$856_Y
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11703
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 292
    connect \CLK \clk_i
    connect \D \commit_queue_n
    connect \Q $auto$async2sync.cc:140:execute$12241
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11704
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \commit_status_cnt_n
    connect \Q $auto$async2sync.cc:140:execute$12243
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11705
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12245
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11706
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12247
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11707
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 288'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 288
    connect \CLK \clk_i
    connect \D { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
    connect \Q { $auto$async2sync.cc:140:execute$12249 [291:220] $auto$async2sync.cc:140:execute$12249 [218:147] $auto$async2sync.cc:140:execute$12249 [145:74] $auto$async2sync.cc:140:execute$12249 [72:1] }
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11709
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12253
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11710
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12255
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1000
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$881_Y
    connect \Y $14\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1009
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$881_Y
    connect \Y $13\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1023
    parameter \WIDTH 2
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $14\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$879_Y
    connect \Y $13\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1029
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B $13\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$879_Y
    connect \Y $12\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1036
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$878_Y
    connect \Y $12\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1045
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$878_Y
    connect \Y $11\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1059
    parameter \WIDTH 2
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $12\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$876_Y
    connect \Y $11\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1065
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $11\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$876_Y
    connect \Y $procmux$1065_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1067
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12554
    connect \B $procmux$1065_Y
    connect \S $auto$rtlil.cc:2127:Not$11626
    connect \Y $10\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1070
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $18\page_offset_matches_o[0:0]
    connect \S $auto$rtlil.cc:2127:Not$11626
    connect \Y \page_offset_matches_o
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:186.10-186.29|store_buffer.v:186.6-187.26"
  cell $mux $procmux$1082
    parameter \WIDTH 2
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:186$874_Y
    connect \Y $9\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1089
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$871_Y
    connect \Y $8\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1095
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$871_Y
    connect \Y $8\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1103
    parameter \WIDTH 2
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $8\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$869_Y
    connect \Y $7\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1106
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B $8\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$869_Y
    connect \Y $7\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1110
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$868_Y
    connect \Y $6\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1116
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$868_Y
    connect \Y $6\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1124
    parameter \WIDTH 2
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $6\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$866_Y
    connect \Y $5\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1127
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B $6\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$866_Y
    connect \Y $5\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1131
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$865_Y
    connect \Y $4\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1137
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$865_Y
    connect \Y $4\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1145
    parameter \WIDTH 2
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $4\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$863_Y
    connect \Y $3\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1148
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B $4\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$863_Y
    connect \Y $3\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1152
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$862_Y
    connect \Y $1\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1158
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$862_Y
    connect \Y $1\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1172
    parameter \WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B $add$store_buffer.v:162$858_Y
    connect \S \commit_i
    connect \Y \commit_status_cnt_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1175
    parameter \WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B $add$store_buffer.v:161$857_Y
    connect \S \commit_i
    connect \Y \commit_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1178
    parameter \WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $or$store_buffer.v:0$856_Y
    connect \S \commit_i
    connect \Y \commit_queue_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1188
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $auto$wreduce.cc:454:run$12217 [2:0]
    connect \S \req_port_i [34]
    connect \Y $2\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1194
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $add$store_buffer.v:155$837_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_read_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1200
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $or$store_buffer.v:0$836_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1223
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $2\store_if.commit_status_cnt[4:0]
    connect \S $procmux$1191_CMP
    connect \Y $1\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1226
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $2\commit_read_pointer_n[1:0]
    connect \S $procmux$1191_CMP
    connect \Y \commit_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1229
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $2\commit_queue_n[291:0]
    connect \S $procmux$1191_CMP
    connect \Y $1\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1232
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1191_CMP
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:108.7-108.14|store_buffer.v:108.3-116.6"
  cell $mux $procmux$1238
    parameter \WIDTH 2
    connect \A $1\speculative_write_pointer_n[1:0]
    connect \B \speculative_read_pointer_q
    connect \S \flush_i
    connect \Y \speculative_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1256
    parameter \WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B $sub$store_buffer.v:105$780_Y [2:0]
    connect \S \commit_i
    connect \Y \core_if.speculative_status_cnt
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1259
    parameter \WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B $add$store_buffer.v:104$779_Y
    connect \S \commit_i
    connect \Y \speculative_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1262
    parameter \WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $or$store_buffer.v:0$778_Y
    connect \S \commit_i
    connect \Y { \speculative_queue_n [291:220] $2\speculative_queue_n[291:0] [219] \speculative_queue_n [218:147] $2\speculative_queue_n[291:0] [146] \speculative_queue_n [145:74] $2\speculative_queue_n[291:0] [73] \speculative_queue_n [72:1] $2\speculative_queue_n[291:0] [0] }
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1271
    parameter \WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B $add$store_buffer.v:100$767_Y
    connect \S \valid_i
    connect \Y $1\core_if.speculative_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1274
    parameter \WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B $add$store_buffer.v:99$766_Y
    connect \S \valid_i
    connect \Y $1\speculative_write_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1277
    parameter \WIDTH 292
    connect \A \speculative_queue_q
    connect \B $or$store_buffer.v:0$765_Y
    connect \S \valid_i
    connect \Y $1\speculative_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:211.10-211.73|store_buffer.v:211.6-212.36"
  cell $mux $procmux$901
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:211$893_Y
    connect \Y $19\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:210.9-210.28|store_buffer.v:210.5-212.36"
  cell $mux $procmux$909
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B $19\page_offset_matches_o[0:0]
    connect \S $eq$store_buffer.v:210$891_Y
    connect \Y $18\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:206.11-206.30|store_buffer.v:206.7-207.27"
  cell $mux $procmux$915
    parameter \WIDTH 2
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:206$890_Y
    connect \Y $procmux$915_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$917
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12556
    connect \B $procmux$915_Y
    connect \S $auto$rtlil.cc:2127:Not$11626
    connect \Y $19\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$928
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$887_Y
    connect \Y $18\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$937
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$887_Y
    connect \Y $17\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$951
    parameter \WIDTH 2
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $18\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$885_Y
    connect \Y $17\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$957
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B $17\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$885_Y
    connect \Y $16\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$964
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$884_Y
    connect \Y $16\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$973
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$884_Y
    connect \Y $15\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$987
    parameter \WIDTH 2
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $16\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$882_Y
    connect \Y $15\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$993
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B $15\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$882_Y
    connect \Y $14\page_offset_matches_o[0:0]
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [10:0] }
    connect \Y \sv2v_tmp_9099D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 22
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [10:0] }
    connect \Y \sv2v_tmp_71805
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [10:0] }
    connect \Y \sv2v_tmp_6B7F3
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 4
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [10:0] }
    connect \Y \sv2v_tmp_8DCF7
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 2
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [10:0] }
    connect \Y \sv2v_tmp_51F0D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \commit_queue_q
    connect \B { 1'0 $add$store_buffer.v:151$822_Y }
    connect \Y $procmux$1191_CMP
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$848
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 73
    connect \A \speculative_queue_q
    connect \B { 1'0 $add$store_buffer.v:0$847_Y }
    connect \Y $shiftx$store_buffer.v:0$848_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 34'1111111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$705_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$706_Y
    connect \B { $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$711_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 32'11111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$719_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$720_Y
    connect \B { $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$725_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 4'1111
    connect \B { $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$733_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$734_Y
    connect \B { $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$739_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 2'11
    connect \B { $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$747_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$748_Y
    connect \B { $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$753_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:98$758_Y
    connect \Y $shl$store_buffer.v:0$759_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$771_Y }
    connect \Y $shl$store_buffer.v:0$772_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$771_Y }
    connect \Y $shl$store_buffer.v:0$775_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:151$822_Y
    connect \Y $shl$store_buffer.v:0$830_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B $add$store_buffer.v:151$822_Y
    connect \Y $shl$store_buffer.v:0$833_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$store_buffer.v:0$843_Y
    connect \Y $shl$store_buffer.v:0$844_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$853
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$849_Y
    connect \B $add$store_buffer.v:0$843_Y
    connect \Y $shl$store_buffer.v:0$853_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$703_Y
    connect \B 6'100010
    connect \Y { $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$717_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$731_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$745_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$786_Y
    connect \B 4'1100
    connect \Y { $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$792_Y
    connect \B 5'10110
    connect \Y { $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$798_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$804_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$810_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [10:0] }
  end
  attribute \src "store_buffer.v:105.29-105.55"
  cell $sub $sub$store_buffer.v:105$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B 1'1
    connect \Y $sub$store_buffer.v:105$780_Y [2:0]
  end
  attribute \src "store_buffer.v:156.25-156.46"
  cell $sub $sub$store_buffer.v:156$838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$12217 [2:0]
  end
  connect { $2\speculative_queue_n[291:0] [291:220] $2\speculative_queue_n[291:0] [218:147] $2\speculative_queue_n[291:0] [145:74] $2\speculative_queue_n[291:0] [72:1] } { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
  connect $add$store_buffer.v:128$785_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:131$791_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:134$797_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:137$803_Y [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$12215 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12216 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12217 [3] $auto$wreduce.cc:454:run$12217 [4]
  connect $mul$store_buffer.v:103$770_Y [31:9] 23'00000000000000000000000
  connect $mul$store_buffer.v:128$784_Y [31:9] 23'00000000000000000000000
  connect $sub$store_buffer.v:0$704_Y [30:11] { $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] $sub$store_buffer.v:0$704_Y [31] }
  connect $sub$store_buffer.v:0$718_Y [30:11] { $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] }
  connect $sub$store_buffer.v:0$732_Y [30:11] { $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] }
  connect $sub$store_buffer.v:0$746_Y [30:11] { $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] }
  connect $sub$store_buffer.v:0$787_Y [30:11] { $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] $sub$store_buffer.v:0$787_Y [31] }
  connect $sub$store_buffer.v:0$793_Y [30:11] { $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] $sub$store_buffer.v:0$793_Y [31] }
  connect $sub$store_buffer.v:0$799_Y [30:11] { $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] $sub$store_buffer.v:0$799_Y [31] }
  connect $sub$store_buffer.v:0$805_Y [30:11] { $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] }
  connect $sub$store_buffer.v:0$811_Y [30:11] { $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] }
  connect { \req_port_o [76:11] \req_port_o [8:0] } { \sv2v_tmp_9099D \sv2v_tmp_71805 \sv2v_tmp_6B7F3 1'1 \sv2v_tmp_8DCF7 \sv2v_tmp_51F0D 2'00 }
  connect \state_q_0 [1] \speculative_queue_q [0]
  connect \state_q_1 [1] \speculative_queue_q [73]
  connect \state_q_2 [1] \speculative_queue_q [146]
  connect \state_q_3 [1] \speculative_queue_q [219]
  connect \store_if.commit_status_cnt [2:0] \commit_status_cnt_n
  connect \sv2v_tmp_80AC7 1'1
  connect \sv2v_tmp_A682E 1'0
  connect \sv2v_tmp_F170F 1'0
end
attribute \dynports 1
attribute \hdlname "\\store_unit"
attribute \src "store_unit.v:1.1-288.10"
module \store_unit
  attribute \src "store_unit.v:196.2-214.5"
  wire width 32 $0\ariane_pkg_data_align$func$store_unit.v:198$608.$result[31:0]$623
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $1\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $2\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $3\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $4\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $4\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $5\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $5\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $8\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $9\state_d[1:0]
  wire width 2 $auto$async2sync.cc:140:execute$12257
  wire width 32 $auto$async2sync.cc:140:execute$12259
  wire width 4 $auto$async2sync.cc:140:execute$12261
  wire width 2 $auto$async2sync.cc:140:execute$12263
  wire width 4 $auto$async2sync.cc:140:execute$12265
  wire width 3 $auto$async2sync.cc:140:execute$12267
  wire $auto$opt_dff.cc:276:combine_resets$13288
  wire $auto$opt_reduce.cc:134:opt_mux$12151
  wire $auto$opt_reduce.cc:134:opt_mux$12155
  wire $auto$rtlil.cc:2127:Not$13287
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12560
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12562
  wire $auto$rtlil.cc:2817:Anyseq$12564
  wire $auto$rtlil.cc:2817:Anyseq$12566
  wire $auto$rtlil.cc:2817:Anyseq$12568
  wire $auto$rtlil.cc:2817:Anyseq$12570
  attribute \src "store_unit.v:219.42-219.61"
  wire $eq$store_unit.v:219$634_Y
  attribute \src "store_unit.v:81.25-81.36"
  wire $ge$store_unit.v:81$645_Y
  attribute \src "store_unit.v:81.8-81.19"
  wire $le$store_unit.v:81$644_Y
  attribute \src "store_unit.v:128.9-128.33"
  wire $logic_and$store_unit.v:128$616_Y
  attribute \src "store_unit.v:146.9-146.31"
  wire $logic_and$store_unit.v:146$619_Y
  attribute \src "store_unit.v:155.7-155.35"
  wire $logic_and$store_unit.v:155$621_Y
  attribute \src "store_unit.v:81.7-81.37"
  wire $logic_and$store_unit.v:81$646_Y
  attribute \src "store_unit.v:128.20-128.33"
  wire $logic_not$store_unit.v:128$615_Y
  attribute \src "store_unit.v:155.19-155.34"
  wire $ne$store_unit.v:155$620_Y
  attribute \src "store_unit.v:220.40-220.59"
  wire $ne$store_unit.v:220$636_Y
  wire width 2 $procmux$1314_CMP
  wire $procmux$1314_CTRL
  wire width 2 $procmux$1315_CMP
  wire $procmux$1315_CTRL
  wire width 2 $procmux$1316_CMP
  wire $procmux$1316_CTRL
  wire width 2 $procmux$1317_CMP
  wire $procmux$1317_CTRL
  wire width 2 $procmux$1318_CMP
  wire $procmux$1318_CTRL
  wire width 2 $procmux$1319_CMP
  wire $procmux$1319_CTRL
  wire width 2 $procmux$1320_CMP
  wire $procmux$1320_CTRL
  wire width 2 $procmux$1321_CMP
  wire $procmux$1321_CTRL
  wire width 2 $procmux$1322_CMP
  wire $procmux$1322_CTRL
  wire width 2 $procmux$1323_CMP
  wire $procmux$1323_CTRL
  wire width 2 $procmux$1324_CMP
  wire $procmux$1324_CTRL
  wire width 5 $procmux$1327_CMP
  wire $procmux$1327_CTRL
  wire width 5 $procmux$1328_CMP
  wire $procmux$1328_CTRL
  wire width 16 $procmux$1329_CMP
  wire $procmux$1329_CTRL
  wire $procmux$1344_CMP
  wire $procmux$1345_CMP
  wire $procmux$1346_CMP
  wire $procmux$1347_CMP
  wire $procmux$1367_CMP
  wire $procmux$1373_CMP
  wire $procmux$1383_CMP
  wire $procmux$1452_CMP
  attribute \src "store_unit.v:218.7-218.23"
  attribute \unused_bits "0"
  wire \amo_buffer_ready
  attribute \src "store_unit.v:216.7-216.23"
  wire \amo_buffer_valid
  attribute \src "store_unit.v:93.12-93.20"
  wire width 4 \amo_op_d
  attribute \src "store_unit.v:94.12-94.20"
  wire width 4 \amo_op_q
  attribute \src "store_unit.v:60.22-60.31"
  wire width 135 output 23 \amo_req_o
  attribute \src "store_unit.v:61.20-61.30"
  wire width 65 input 24 \amo_resp_i
  attribute \src "store_unit.v:47.13-47.31"
  wire input 11 \amo_valid_commit_i
  attribute \src "store_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "store_unit.v:45.13-45.21"
  wire input 9 \commit_i
  attribute \src "store_unit.v:46.14-46.28"
  wire output 10 \commit_ready_o
  attribute \src "store_unit.v:57.13-57.23"
  wire input 20 \dtlb_hit_i
  attribute \src "store_unit.v:56.20-56.24"
  wire width 65 input 19 \ex_i
  attribute \src "store_unit.v:51.20-51.24"
  wire width 65 output 15 \ex_o
  attribute \src "store_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "store_unit.v:78.7-78.19"
  wire \instr_is_amo
  attribute \src "store_unit.v:43.20-43.30"
  wire width 85 input 7 \lsu_ctrl_i
  attribute \src "store_unit.v:35.14-35.29"
  wire output 4 \no_st_pending_o
  attribute \src "store_unit.v:55.20-55.27"
  wire width 34 input 18 \paddr_i
  attribute \src "store_unit.v:58.20-58.33"
  wire width 12 input 21 \page_offset_i
  attribute \src "store_unit.v:59.14-59.35"
  wire output 22 \page_offset_matches_o
  attribute \src "store_unit.v:44.13-44.21"
  wire output 8 \pop_st_o
  attribute \src "store_unit.v:66.20-66.30"
  wire width 35 input 25 \req_port_i
  attribute \src "store_unit.v:71.132-71.142"
  wire width 77 output 26 \req_port_o
  attribute \src "store_unit.v:50.21-50.29"
  wire width 32 output 14 \result_o
  attribute \src "store_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "store_unit.v:89.12-89.19"
  wire width 4 \st_be_n
  attribute \src "store_unit.v:90.12-90.19"
  wire width 4 \st_be_q
  attribute \src "store_unit.v:87.13-87.22"
  wire width 32 \st_data_n
  attribute \src "store_unit.v:88.13-88.22"
  wire width 32 \st_data_q
  attribute \src "store_unit.v:91.12-91.26"
  wire width 2 \st_data_size_n
  attribute \src "store_unit.v:92.12-92.26"
  wire width 2 \st_data_size_q
  attribute \src "store_unit.v:75.7-75.15"
  wire \st_ready
  attribute \src "store_unit.v:76.6-76.14"
  wire \st_valid
  attribute \src "store_unit.v:77.6-77.28"
  wire \st_valid_without_flush
  attribute \src "store_unit.v:74.12-74.19"
  wire width 2 \state_q
  attribute \src "store_unit.v:225.13-225.22"
  wire width 2 \state_q_0
  attribute \src "store_unit.v:226.13-226.22"
  wire width 2 \state_q_1
  attribute \src "store_unit.v:227.13-227.22"
  wire width 2 \state_q_2
  attribute \src "store_unit.v:228.13-228.22"
  wire width 2 \state_q_3
  attribute \src "store_unit.v:36.14-36.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_unit.v:217.7-217.25"
  wire \store_buffer_ready
  attribute \src "store_unit.v:215.7-215.25"
  wire \store_buffer_valid
  attribute \src "store_unit.v:223.20-223.33"
  wire width 8 output 27 \store_state_o
  attribute \src "store_unit.v:95.12-95.22"
  wire width 3 \trans_id_n
  attribute \src "store_unit.v:49.20-49.30"
  wire width 3 output 13 \trans_id_o
  attribute \src "store_unit.v:96.12-96.22"
  wire width 3 \trans_id_q
  attribute \src "store_unit.v:52.13-52.30"
  wire output 16 \translation_req_o
  attribute \src "store_unit.v:53.21-53.28"
  wire width 32 output 17 \vaddr_o
  attribute \src "store_unit.v:37.13-37.20"
  wire input 6 \valid_i
  attribute \src "store_unit.v:48.13-48.20"
  wire output 12 \valid_o
  attribute \src "store_unit.v:219.30-219.62"
  cell $and $and$store_unit.v:219$635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $eq$store_unit.v:219$634_Y
    connect \Y \store_buffer_valid
  end
  attribute \src "store_unit.v:220.28-220.60"
  cell $and $and$store_unit.v:220$637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $ne$store_unit.v:220$636_Y
    connect \Y \amo_buffer_valid
  end
  cell $mux $auto$async2sync.cc:149:execute$12258
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12257
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12260
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12259
    connect \S \rst_ni
    connect \Y \st_data_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12262
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12261
    connect \S \rst_ni
    connect \Y \st_be_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12264
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12263
    connect \S \rst_ni
    connect \Y \st_data_size_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12266
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12265
    connect \S \rst_ni
    connect \Y \amo_op_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12268
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12267
    connect \S \rst_ni
    connect \Y \trans_id_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13287
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$store_unit.v:155$621_Y \flush_i $auto$rtlil.cc:2127:Not$13287 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13288
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $auto$opt_dff.cc:702:run$13290
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $1\state_d[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12257
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13288
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1373_CMP $procmux$1367_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12151
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1452_CMP $procmux$1373_CMP $procmux$1367_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12155
  end
  cell $anyseq $auto$setundef.cc:501:execute$12559
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12560
  end
  cell $anyseq $auto$setundef.cc:501:execute$12561
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12562
  end
  cell $anyseq $auto$setundef.cc:501:execute$12563
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12564
  end
  cell $anyseq $auto$setundef.cc:501:execute$12565
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12566
  end
  cell $anyseq $auto$setundef.cc:501:execute$12567
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12568
  end
  cell $anyseq $auto$setundef.cc:501:execute$12569
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12570
  end
  attribute \src "store_unit.v:219.42-219.61"
  cell $logic_not $eq$store_unit.v:219$634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $eq$store_unit.v:219$634_Y
  end
  attribute \src "store_unit.v:81.25-81.36"
  cell $ge $ge$store_unit.v:81$645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 7'1000011
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $ge$store_unit.v:81$645_Y
  end
  attribute \src "store_unit.v:81.8-81.19"
  cell $le $le$store_unit.v:81$644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 6'101110
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $le$store_unit.v:81$644_Y
  end
  attribute \src "store_unit.v:128.9-128.33"
  cell $logic_and $logic_and$store_unit.v:128$616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i
    connect \B $logic_not$store_unit.v:128$615_Y
    connect \Y $logic_and$store_unit.v:128$616_Y
  end
  attribute \src "store_unit.v:146.9-146.31"
  cell $logic_and $logic_and$store_unit.v:146$619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_ready
    connect \B \dtlb_hit_i
    connect \Y $logic_and$store_unit.v:146$619_Y
  end
  attribute \src "store_unit.v:155.7-155.35"
  cell $logic_and $logic_and$store_unit.v:155$621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $ne$store_unit.v:155$620_Y
    connect \Y $logic_and$store_unit.v:155$621_Y
  end
  attribute \src "store_unit.v:81.7-81.37"
  cell $logic_and $logic_and$store_unit.v:81$646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $le$store_unit.v:81$644_Y
    connect \B $ge$store_unit.v:81$645_Y
    connect \Y $logic_and$store_unit.v:81$646_Y
  end
  attribute \src "store_unit.v:128.20-128.33"
  cell $logic_not $logic_not$store_unit.v:128$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_is_amo
    connect \Y $logic_not$store_unit.v:128$615_Y
  end
  attribute \src "store_unit.v:155.19-155.34"
  cell $reduce_bool $ne$store_unit.v:155$620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $ne$store_unit.v:155$620_Y
  end
  attribute \src "store_unit.v:220.40-220.59"
  cell $reduce_bool $ne$store_unit.v:220$636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $ne$store_unit.v:220$636_Y
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11712
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \st_data_n
    connect \Q $auto$async2sync.cc:140:execute$12259
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11713
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [18:15]
    connect \Q $auto$async2sync.cc:140:execute$12261
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11714
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \st_data_size_n
    connect \Q $auto$async2sync.cc:140:execute$12263
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11715
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \amo_op_d
    connect \Q $auto$async2sync.cc:140:execute$12265
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11716
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12267
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_unit.v:81.7-81.37|store_unit.v:81.3-84.29"
  cell $mux $procmux$1310
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:81$646_Y
    connect \Y \instr_is_amo
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $pmux $procmux$1313
    parameter \S_WIDTH 11
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 44'00010010001101000101011001111000100110101011
    connect \S { $procmux$1324_CTRL $procmux$1323_CTRL $procmux$1322_CTRL $procmux$1321_CTRL $procmux$1320_CTRL $procmux$1319_CTRL $procmux$1318_CTRL $procmux$1317_CTRL $procmux$1316_CTRL $procmux$1315_CTRL $procmux$1314_CTRL }
    connect \Y \amo_op_d
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1314_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1314_CMP
    connect \Y $procmux$1314_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1314_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$1314_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1314_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000011
    connect \Y $procmux$1314_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1315_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1315_CMP
    connect \Y $procmux$1315_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1315_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$1315_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1315_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000010
    connect \Y $procmux$1315_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1316_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1316_CMP
    connect \Y $procmux$1316_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1316_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$1316_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1316_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000001
    connect \Y $procmux$1316_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1317_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1317_CMP
    connect \Y $procmux$1317_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1317_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$1317_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1317_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000000
    connect \Y $procmux$1317_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1318_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1318_CMP
    connect \Y $procmux$1318_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1318_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$1318_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1318_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111111
    connect \Y $procmux$1318_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1319_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1319_CMP
    connect \Y $procmux$1319_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1319_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$1319_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1319_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111110
    connect \Y $procmux$1319_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1320_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1320_CMP
    connect \Y $procmux$1320_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1320_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$1320_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1320_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111101
    connect \Y $procmux$1320_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1321_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1321_CMP
    connect \Y $procmux$1321_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1321_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$1321_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1321_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111100
    connect \Y $procmux$1321_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1322_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1322_CMP
    connect \Y $procmux$1322_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1322_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$1322_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1322_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111011
    connect \Y $procmux$1322_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1323_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1323_CMP
    connect \Y $procmux$1323_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1323_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$1323_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1323_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110001
    connect \Y $procmux$1323_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1324_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1324_CMP
    connect \Y $procmux$1324_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1324_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$1324_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1324_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101111
    connect \Y $procmux$1324_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $pmux $procmux$1326
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$1329_CTRL $procmux$1328_CTRL $procmux$1327_CTRL }
    connect \Y \st_data_size_n
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1327_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1327_CMP
    connect \Y $procmux$1327_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1327_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$1327_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1327_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$1327_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1327_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$1327_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1327_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$1327_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1327_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$1327_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1328_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1328_CMP
    connect \Y $procmux$1328_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1328_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$1328_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1328_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$1328_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1328_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$1328_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1328_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$1328_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1328_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$1328_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1329_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A { $procmux$1329_CMP [4:0] $procmux$1324_CMP [0] $procmux$1323_CMP [0] $procmux$1322_CMP [0] $procmux$1321_CMP [0] $procmux$1320_CMP [0] $procmux$1319_CMP [0] $procmux$1318_CMP [0] $procmux$1317_CMP [0] $procmux$1316_CMP [0] $procmux$1315_CMP [0] $procmux$1314_CMP [0] }
    connect \Y $procmux$1329_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1329_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$1329_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1329_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$1329_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1329_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$1329_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1329_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$1329_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1329_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$1329_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $pmux $procmux$1339
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12560
    connect \B { \lsu_ctrl_i [50:19] \lsu_ctrl_i [42:19] \lsu_ctrl_i [50:43] \lsu_ctrl_i [34:19] \lsu_ctrl_i [50:35] \lsu_ctrl_i [26:19] \lsu_ctrl_i [50:27] }
    connect \S { $procmux$1347_CMP $procmux$1346_CMP $procmux$1345_CMP $procmux$1344_CMP }
    connect \Y $0\ariane_pkg_data_align$func$store_unit.v:198$608.$result[31:0]$623
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1344_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'11
    connect \Y $procmux$1344_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1345_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'10
    connect \Y $procmux$1345_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1346_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 1'1
    connect \Y $procmux$1346_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $logic_not $procmux$1347_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { 1'0 \lsu_ctrl_i [53:52] }
    connect \Y $procmux$1347_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1352
    parameter \WIDTH 1
    connect \A \st_valid_without_flush
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$621_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1358
    parameter \WIDTH 1
    connect \A $1\st_valid[0:0]
    connect \B 1'0
    connect \S $logic_and$store_unit.v:155$621_Y
    connect \Y \st_valid
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1361
    parameter \WIDTH 1
    connect \A $1\pop_st_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$621_Y
    connect \Y \pop_st_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:151.9-151.19|store_unit.v:151.5-152.21"
  cell $mux $procmux$1364
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1367_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $procmux$1367_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:146.9-146.31|store_unit.v:146.5-147.21"
  cell $mux $procmux$1370
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S $logic_and$store_unit.v:146$619_Y
    connect \Y $8\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1373_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$1373_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1378
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_st_o[0:0]
    connect \S \st_ready
    connect \Y $4\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1383_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1383_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1388
    parameter \WIDTH 2
    connect \A 2'11
    connect \B $3\state_d[1:0]
    connect \S \st_ready
    connect \Y $4\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1398
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $3\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1408
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S \dtlb_hit_i
    connect \Y $3\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1417
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $4\state_d[1:0]
    connect \S $logic_and$store_unit.v:128$616_Y
    connect \Y $5\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1424
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S $logic_and$store_unit.v:128$616_Y
    connect \Y $5\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1431
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:128$616_Y
    connect \Y $3\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:125.9-125.17|store_unit.v:125.5-126.22"
  cell $mux $procmux$1438
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \flush_i
    connect \Y $2\st_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $logic_not $procmux$1452_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1452_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1490
    parameter \WIDTH 2
    connect \A \state_q
    connect \B $4\state_d[1:0]
    connect \S \valid_i
    connect \Y $2\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1498
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1506
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1510
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12562
    connect \B { $2\state_d[1:0] $5\state_d[1:0] $8\state_d[1:0] $9\state_d[1:0] }
    connect \S { $procmux$1452_CMP $procmux$1383_CMP $procmux$1373_CMP $procmux$1367_CMP }
    connect \Y $1\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1515
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12564
    connect \B { $2\translation_req_o[0:0] $3\translation_req_o[0:0] 1'1 }
    connect \S { $procmux$1452_CMP $procmux$1383_CMP $auto$opt_reduce.cc:134:opt_mux$12151 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1520
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12566
    connect \B { $2\pop_st_o[0:0] $5\pop_st_o[0:0] 1'0 }
    connect \S { $procmux$1452_CMP $procmux$1383_CMP $auto$opt_reduce.cc:134:opt_mux$12151 }
    connect \Y $1\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1525
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12568
    connect \B 2'10
    connect \S { $procmux$1383_CMP $auto$opt_reduce.cc:134:opt_mux$12155 }
    connect \Y \st_valid_without_flush
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1535
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12570
    connect \B { $2\st_valid[0:0] 1'0 }
    connect \S { $procmux$1383_CMP $auto$opt_reduce.cc:134:opt_mux$12155 }
    connect \Y $1\st_valid[0:0]
  end
  attribute \src "store_unit.v:198.16-198.111"
  cell $mux $ternary$store_unit.v:198$632
    parameter \WIDTH 32
    connect \A $0\ariane_pkg_data_align$func$store_unit.v:198$608.$result[31:0]$623
    connect \B \lsu_ctrl_i [50:19]
    connect \S \instr_is_amo
    connect \Y \st_data_n
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:256.13-270.3"
  cell \amo_buffer \i_amo_buffer
    connect \amo_op_i \amo_op_q
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_i \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \ready_o \amo_buffer_ready
    connect \rst_ni \rst_ni
    connect \valid_i \amo_buffer_valid
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:230.15-255.3"
  cell \store_buffer \store_buffer_i
    connect \be_i \st_be_q
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \page_offset_i \page_offset_i
    connect \page_offset_matches_o \page_offset_matches_o
    connect \ready_o \st_ready
    connect \req_port_i \req_port_i
    connect \req_port_o \req_port_o
    connect \rst_ni \rst_ni
    connect \state_q_0 \state_q_0
    connect \state_q_1 \state_q_1
    connect \state_q_2 \state_q_2
    connect \state_q_3 \state_q_3
    connect \store_buffer_empty_o \store_buffer_empty_o
    connect \valid_i \store_buffer_valid
    connect \valid_without_flush_i \st_valid_without_flush
  end
  connect $procmux$1329_CMP [15:5] { $procmux$1314_CMP [0] $procmux$1315_CMP [0] $procmux$1316_CMP [0] $procmux$1317_CMP [0] $procmux$1318_CMP [0] $procmux$1319_CMP [0] $procmux$1320_CMP [0] $procmux$1321_CMP [0] $procmux$1322_CMP [0] $procmux$1323_CMP [0] $procmux$1324_CMP [0] }
  connect \ex_o \ex_i
  connect \result_o 0
  connect \st_be_n \lsu_ctrl_i [18:15]
  connect \store_buffer_ready \st_ready
  connect \store_state_o { \state_q_3 \state_q_2 \state_q_1 \state_q_0 }
  connect \trans_id_n \lsu_ctrl_i [2:0]
  connect \trans_id_o \trans_id_q
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
