Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  1 18:19:51 2023
| Host         : DESKTOP-CA1TKI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PynqZ2_platform_wrapper_control_sets_placed.rpt
| Design       : PynqZ2_platform_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   187 |
|    Minimum number of control sets                        |   187 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   530 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   187 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    26 |
| >= 14 to < 16      |    27 |
| >= 16              |    51 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             393 |          137 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             218 |           99 |
| Yes          | No                    | No                     |            1604 |          450 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             743 |          201 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                      Enable Signal                                                                                                      |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                |                1 |              2 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                |                1 |              2 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                |                1 |              2 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                |                                                                                                                                                                |                1 |              3 |         3.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                            | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                3 |              4 |         1.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                             | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                     |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                    | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | PynqZ2_platform_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                           |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                          | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                    | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                    | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                    | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                               | PynqZ2_platform_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                            |                3 |              4 |         1.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                  | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                          | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                           | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17][0] | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0] | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33][0] | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]  | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57][0] | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                         | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41][0] | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0] | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                        |                2 |              4 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                              | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                   | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                          | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                     | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3]_0[0]                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                            | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                              | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                            | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                              | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                            | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                              | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                   | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                              | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                          |                                                                                                                                                                |                2 |              5 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                               | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                              |                                                                                                                                                                |                2 |              5 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                    | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                           | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                1 |              5 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                      | PynqZ2_platform_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/leds/U0/gpio_core_1/Read_Reg_Rst                                                                                                             |                2 |              8 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                    | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                5 |              8 |         1.60 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                   |                                                                                                                                                                |                4 |             10 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                     | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_aresetn_0                                                 |                4 |             10 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_0_in                                         |                4 |             10 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                         |                5 |             10 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                        | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                3 |             12 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                |                5 |             12 |         2.40 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                 |                                                                                                                                                                |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[11]_i_2_n_0                                                                                    | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[11]_i_1_n_0                           |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[11]_i_1_n_0                                                                                   | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                4 |             12 |         3.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                |                3 |             12 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                |                6 |             12 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                       |                                                                                                                                                                |                6 |             12 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                |                3 |             12 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                 |                                                                                                                                                                |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                    |                                                                                                                                                                |                4 |             12 |         3.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]_0[0]                                                                                         | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp20                                                                                                                       | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                       |                                                                                                                                                                |                5 |             12 |         2.40 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                    |                                                                                                                                                                |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                       |                                                                                                                                                                |                4 |             12 |         3.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                |                5 |             12 |         2.40 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                 |                                                                                                                                                                |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                |                3 |             12 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                          |                                                                                                                                                                |                2 |             12 |         6.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                |                4 |             13 |         3.25 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                |                4 |             13 |         3.25 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                |                4 |             13 |         3.25 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                |                4 |             13 |         3.25 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                             |                                                                                                                                                                |                5 |             13 |         2.60 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                              |                                                                                                                                                                |                3 |             14 |         4.67 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                    |                                                                                                                                                                |                4 |             14 |         3.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                |                3 |             14 |         4.67 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                              |                                                                                                                                                                |                2 |             14 |         7.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                              |                                                                                                                                                                |                2 |             14 |         7.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                |                2 |             14 |         7.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                          | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                7 |             14 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                    |                                                                                                                                                                |                4 |             14 |         3.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                |                3 |             14 |         4.67 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                    |                                                                                                                                                                |                7 |             14 |         2.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |         7.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |         3.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                      | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                        | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                6 |             15 |         2.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                       | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               10 |             16 |         1.60 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                 |                                                                                                                                                                |                3 |             16 |         5.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                 |                                                                                                                                                                |                3 |             16 |         5.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                 |                                                                                                                                                                |                3 |             16 |         5.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                6 |             20 |         3.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                6 |             20 |         3.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                8 |             23 |         2.88 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                     |                                                                                                                                                                |               12 |             26 |         2.17 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                     |                                                                                                                                                                |                9 |             26 |         2.89 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                     |                                                                                                                                                                |               10 |             26 |         2.60 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                     |                                                                                                                                                                |               11 |             26 |         2.36 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                     |                                                                                                                                                                |               12 |             26 |         2.17 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                     |                                                                                                                                                                |               10 |             26 |         2.60 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                 |                                                                                                                                                                |                8 |             31 |         3.88 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                           |                                                                                                                                                                |               10 |             31 |         3.10 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                       |                                                                                                                                                                |                7 |             32 |         4.57 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                |                8 |             32 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                       |                                                                                                                                                                |                6 |             32 |         5.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                       |                                                                                                                                                                |                9 |             32 |         3.56 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                         | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[11]_i_1_n_0                           |                5 |             32 |         6.40 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                |                9 |             32 |         3.56 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        |                                                                                                                                                                |                6 |             32 |         5.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                |                7 |             32 |         4.57 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                |                7 |             32 |         4.57 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                       |                                                                                                                                                                |                7 |             32 |         4.57 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                       | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |                6 |             32 |         5.33 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                       |                                                                                                                                                                |                8 |             32 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                |                9 |             32 |         3.56 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                |               11 |             32 |         2.91 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                       |                                                                                                                                                                |                9 |             32 |         3.56 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                |                8 |             32 |         4.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                |                9 |             32 |         3.56 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                |                9 |             32 |         3.56 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                            | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             33 |         4.71 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                            | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             33 |         4.71 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | PynqZ2_platform_i/BRAM/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                         |               22 |             33 |         1.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                |               10 |             45 |         4.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                |               10 |             45 |         4.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                |               15 |             45 |         3.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                              |                                                                                                                                                                |               12 |             45 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                |               15 |             45 |         3.00 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                             |                                                                                                                                                                |               11 |             45 |         4.09 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                              |                                                                                                                                                                |                8 |             45 |         5.62 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                |                                                                                                                                                                |               12 |             45 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                |               12 |             45 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                |               12 |             45 |         3.75 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                              |                                                                                                                                                                |               10 |             45 |         4.50 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                |               13 |             45 |         3.46 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                |                                                                                                                                                                |               14 |             45 |         3.21 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 | PynqZ2_platform_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                             |                                                                                                                                                                |               13 |             45 |         3.46 |
|  PynqZ2_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         |                                                                                                                                                                |              138 |            396 |         2.87 |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


