m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/asyn_flip_flop/simulation/questa
T_opt
!s110 1724042937
V;S1<a^HZnTMZYCc8>Dl5d0
04 17 4 work tb_asyn_flip_flop fast 0
=1-002b674aeb7f-66c2ceb9-16c-5e30
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vasyn_flip_flop
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/asyn_flip_flop.v
Z3 !s110 1724042936
!i10b 1
!s100 J492TeYDMQo7i3=@dW3zo2
IaNVO]EkiK6b_J0Am8kjE@3
R1
w1724042757
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/asyn_flip_flop.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/asyn_flip_flop.v
!i122 0
L0 1 17
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1724042936.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/asyn_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/asyn_flip_flop.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_asyn_flip_flop
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/asyn_flip_flop/../../Sim/tb_asyn_flip_flop.v
R3
!i10b 1
!s100 U<DZClJPCZ;_<_]fYYhlD1
I>2M@G`ghz<:dXDBTE8D4J0
R1
w1724042863
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/asyn_flip_flop/../../Sim/tb_asyn_flip_flop.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/asyn_flip_flop/../../Sim/tb_asyn_flip_flop.v
!i122 1
L0 2 63
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/asyn_flip_flop/../../Sim/tb_asyn_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/asyn_flip_flop/../../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/asyn_flip_flop/../../Sim/tb_asyn_flip_flop.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/asyn_flip_flop/../../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
