# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do part-4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV {C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:41 on Oct 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV" C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v 
# -- Compiling module char_7_seg
# -- Compiling module tb_segment7
# 
# Top level modules:
# 	tb_segment7
# End time: 00:45:41 on Oct 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:08 on Oct 23,2020
# vlog -reportprogress 300 -work work C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v 
# -- Compiling module char_7_seg
# -- Compiling module tb_segment7
# 
# Top level modules:
# 	tb_segment7
# End time: 00:47:08 on Oct 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:12 on Oct 23,2020
# vlog -reportprogress 300 -work work C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v 
# -- Compiling module char_7_seg
# -- Compiling module tb_segment7
# 
# Top level modules:
# 	tb_segment7
# End time: 00:47:12 on Oct 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.char_7_seg
# vsim work.char_7_seg 
# Start time: 00:48:10 on Oct 23,2020
# Loading work.char_7_seg
add wave -position insertpoint  \
sim:/char_7_seg/display
run
run
run
run
run
run
run
add wave -position insertpoint  \
{sim:/char_7_seg/display[6]}
add wave -position insertpoint  \
{sim:/char_7_seg/display[5]}
run
run
run
run
run
run
add wave -position insertpoint  \
{sim:/char_7_seg/display[3]}
# End time: 00:51:36 on Oct 23,2020, Elapsed time: 0:03:26
# Errors: 0, Warnings: 0
