Analysis & Synthesis report for multiplier
Wed Nov 22 20:48:22 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: Top-level Entity: |multiplier
 12. Port Connectivity Checks: "cla8:cla8_count"
 13. Port Connectivity Checks: "cal_radix4:U0|cla128:cla128_shift_sub"
 14. Port Connectivity Checks: "cal_radix4:U0|cla128:cla128_shift_add"
 15. Port Connectivity Checks: "cal_radix4:U0|cla128:cla128_sub"
 16. Port Connectivity Checks: "cal_radix4:U0|cla128:cla128_add"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 22 20:48:22 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; multiplier                                  ;
; Top-level Entity Name           ; multiplier                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 10                                          ;
; Total pins                      ; 261                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; multiplier         ; multiplier         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+
; gates.v                          ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v      ;         ;
; fa_v2.v                          ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/fa_v2.v      ;         ;
; clb4.v                           ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v       ;         ;
; cla32.v                          ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/cla32.v      ;         ;
; cla4.v                           ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v       ;         ;
; multiplier.v                     ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v ;         ;
; cal_radix4.v                     ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v ;         ;
; cla128.v                         ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/cla128.v     ;         ;
; cla8.v                           ; yes             ; User Verilog HDL File  ; C:/Users/kk200/verilog/Assignment9. Multiplier/cla8.v       ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 506                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 827                ;
;     -- 7 input functions                    ; 20                 ;
;     -- 6 input functions                    ; 164                ;
;     -- 5 input functions                    ; 178                ;
;     -- 4 input functions                    ; 64                 ;
;     -- <=3 input functions                  ; 401                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 10                 ;
;                                             ;                    ;
; I/O pins                                    ; 261                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; cp_multiplicand[1] ;
; Maximum fan-out                             ; 193                ;
; Total fan-out                               ; 3736               ;
; Average fan-out                             ; 2.75               ;
+---------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; |multiplier                          ; 827 (277)           ; 10 (10)                   ; 0                 ; 0          ; 261  ; 0            ; |multiplier                                                                                                           ;             ;              ;
;    |cal_radix4:U0|                   ; 549 (200)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0                                                                                             ; cal_radix4  ; work         ;
;       |cla128:cla128_add|            ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add                                                                           ; cla128      ; work         ;
;          |cla32:U2_cla32|            ; 41 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32                                                            ; cla32       ; work         ;
;             |cla4:U0_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U0_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_and4:U1_and4|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4|_and4:U1_and4                    ; _and4       ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U3_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U0_cla4|fa_v2:U3_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U0_cla4|fa_v2:U3_fa|_xor2:U1_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U0_cla4|fa_v2:U3_fa|_xor2:U1_xor2|_or2:U4_or2         ; _or2        ; work         ;
;             |cla4:U1_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U1_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or4:U0_or4|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U2_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U2_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                |fa_v2:U2_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U2_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U2_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U2_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;             |cla4:U3_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U3_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U0_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U0_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U0_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_or2:U4_or2         ; _or2        ; work         ;
;             |cla4:U4_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U4_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;             |cla4:U5_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U5_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U4_or2|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:U4_or2                      ; _or2        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U6_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:U1_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;                |fa_v2:U2_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U2_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U2_fa|_xor2:U1_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U2_fa|_xor2:U1_xor2|_or2:U4_or2         ; _or2        ; work         ;
;             |cla4:U7_cla4|           ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U7_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;          |cla32:U3_cla32|            ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32                                                            ; cla32       ; work         ;
;             |cla4:U0_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U0_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|fa_v2:U0_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|fa_v2:U0_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_or2:U4_or2         ; _or2        ; work         ;
;                |fa_v2:U3_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|fa_v2:U3_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|fa_v2:U3_fa|_xor2:U1_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U0_cla4|fa_v2:U3_fa|_xor2:U1_xor2|_or2:U4_or2         ; _or2        ; work         ;
;             |cla4:U1_cla4|           ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U1_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;             |cla4:U2_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U4_or2|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:U4_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U3_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4|fa_v2:U3_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4|fa_v2:U3_fa|_xor2:U1_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U2_cla4|fa_v2:U3_fa|_xor2:U1_xor2|_or2:U4_or2         ; _or2        ; work         ;
;             |cla4:U3_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:U1_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U3_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4|fa_v2:U3_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4|fa_v2:U3_fa|_xor2:U1_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U3_cla4|fa_v2:U3_fa|_xor2:U1_xor2|_or2:U4_or2         ; _or2        ; work         ;
;             |cla4:U4_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U4_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or4:U0_or4|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U4_cla4|fa_v2:U1_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U4_cla4|fa_v2:U1_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U4_cla4|fa_v2:U1_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;             |cla4:U5_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U5_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U0_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U5_cla4|fa_v2:U0_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;             |cla4:U6_cla4|           ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U6_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U6_cla4|fa_v2:U1_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U1_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U1_xor2|_or2:U4_or2         ; _or2        ; work         ;
;             |cla4:U7_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_and2:U4_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4|_and2:U4_and2                    ; _and2       ; work         ;
;                   |_and3:U1_and3|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4|_and3:U1_and3                    ; _and3       ; work         ;
;                |fa_v2:U2_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U2_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:U1_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:U1_xor2|_or2:U4_or2         ; _or2        ; work         ;
;                |fa_v2:U3_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U3_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U3_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_add|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U3_fa|_xor2:U0_xor2|_or2:U4_or2         ; _or2        ; work         ;
;       |cla128:cla128_shift_add|      ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add                                                                     ; cla128      ; work         ;
;          |cla32:U2_cla32|            ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32                                                      ; cla32       ; work         ;
;             |cla4:U0_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U0_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and3:U2_and3|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4|_and3:U2_and3              ; _and3       ; work         ;
;                   |_or4:U0_or4|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U1_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U1_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or2:U1_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U2_cla4|           ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U2_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:U1_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U3_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U3_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U3_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U3_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U3_fa|_xor2:U1_xor2               ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U3_fa|_xor2:U1_xor2|_or2:U4_or2   ; _or2        ; work         ;
;             |cla4:U4_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U4_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;             |cla4:U5_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U4_or2|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:U4_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U0_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U1_xor2               ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U1_xor2|_or2:U4_or2   ; _or2        ; work         ;
;             |cla4:U6_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U1_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_and2:U1_and2              ; _and2       ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:U1_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U1_xor2               ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U1_xor2|_or2:U4_or2   ; _or2        ; work         ;
;             |cla4:U7_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U7_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U2_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:U0_xor2               ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:U0_xor2|_and2:U2_and2 ; _and2       ; work         ;
;          |cla32:U3_cla32|            ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32                                                      ; cla32       ; work         ;
;             |cla4:U0_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U0_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U1_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U1_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;             |cla4:U2_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U2_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_and2:U0_and2              ; _and2       ; work         ;
;                   |_or2:U4_or2|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:U4_or2                ; _or2        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U3_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U3_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U1_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_and2:U1_and2              ; _and2       ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:U1_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U4_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U4_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U2_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_and2:U2_and2              ; _and2       ; work         ;
;                   |_or4:U0_or4|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U5_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U5_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U6_cla4|           ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U6_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U7_cla4|           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U7_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and4:U0_and4|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_add|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4|_and4:U0_and4              ; _and4       ; work         ;
;       |cla128:cla128_shift_sub|      ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub                                                                     ; cla128      ; work         ;
;          |cla32:U2_cla32|            ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32                                                      ; cla32       ; work         ;
;             |cla4:U0_cla4|           ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U0_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U1_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U1_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U1_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_and2:U1_and2              ; _and2       ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or2:U1_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U2_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U2_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U2_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_and2:U2_and2              ; _and2       ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:U2_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U3_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U3_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U3_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U3_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U3_fa|_xor2:U1_xor2               ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U3_fa|_xor2:U1_xor2|_or2:U4_or2   ; _or2        ; work         ;
;             |cla4:U4_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U4_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U5_cla4|           ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_and2:U0_and2              ; _and2       ; work         ;
;                   |_and2:U4_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_and2:U4_and2              ; _and2       ; work         ;
;                   |_or2:U0_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:U0_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U0_fa|         ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U0_xor2               ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_and2:U2_and2 ; _and2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U1_xor2               ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U1_xor2|_or2:U4_or2   ; _or2        ; work         ;
;             |cla4:U6_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U1_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_and2:U1_and2              ; _and2       ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:U1_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U1_xor2               ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U1_xor2|_or2:U4_or2   ; _or2        ; work         ;
;             |cla4:U7_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:U2_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U2_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:U0_xor2               ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:U0_xor2|_and2:U2_and2 ; _and2       ; work         ;
;          |cla32:U3_cla32|            ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32                                                      ; cla32       ; work         ;
;             |cla4:U0_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U0_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U1_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U1_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4|_or2:U2_or2                ; _or2        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U2_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U2_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:U2_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U3_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U3_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:U2_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U4_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U4_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or2:U2_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U5_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U5_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:U2_or2                ; _or2        ; work         ;
;                   |_or5:U0_or5|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U5_cla4|fa_v2:U1_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U5_cla4|fa_v2:U1_fa|_xor2:U1_xor2               ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U5_cla4|fa_v2:U1_fa|_xor2:U1_xor2|_or2:U4_or2   ; _or2        ; work         ;
;             |cla4:U6_cla4|           ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U6_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U1_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_and2:U1_and2              ; _and2       ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:U1_or2                ; _or2        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:U2_or2                ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:U0_or3                ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:U0_or5                ; _or5        ; work         ;
;             |cla4:U7_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U7_cla4                                         ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4                            ; clb4        ; work         ;
;                   |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4|_and2:U0_and2              ; _and2       ; work         ;
;                   |_or2:U4_or2|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:U4_or2                ; _or2        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:U0_or4                ; _or4        ; work         ;
;                |fa_v2:U0_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U0_fa                             ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U0_fa|_xor2:U0_xor2               ; _xor2       ; work         ;
;                      |_and2:U3_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_shift_sub|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_and2:U3_and2 ; _and2       ; work         ;
;       |cla128:cla128_sub|            ; 88 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub                                                                           ; cla128      ; work         ;
;          |cla32:U2_cla32|            ; 41 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32                                                            ; cla32       ; work         ;
;             |cla4:U0_cla4|           ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U0_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U1_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_and2:U1_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_and2:U1_and2                    ; _and2       ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or2:U1_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4|fa_v2:U1_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4|fa_v2:U1_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U3_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U1_cla4|fa_v2:U1_fa|_xor2:U0_xor2|_and2:U3_and2       ; _and2       ; work         ;
;             |cla4:U2_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U1_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U1_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U3_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U1_fa|_xor2:U0_xor2|_and2:U3_and2       ; _and2       ; work         ;
;             |cla4:U3_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U3_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U4_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U4_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U5_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_and2:U0_and2                    ; _and2       ; work         ;
;                   |_and2:U4_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_and2:U4_and2                    ; _and2       ; work         ;
;                   |_or2:U0_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:U0_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U0_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;             |cla4:U6_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:U1_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;                |fa_v2:U2_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U2_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U2_fa|_xor2:U1_xor2                     ; _xor2       ; work         ;
;                      |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U2_fa|_xor2:U1_xor2|_or2:U4_or2         ; _or2        ; work         ;
;             |cla4:U7_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_and2:U2_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_and2:U2_and2                    ; _and2       ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U2_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;          |cla32:U3_cla32|            ; 47 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32                                                            ; cla32       ; work         ;
;             |cla4:U0_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U0_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U1_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U1_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U2_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U2_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U0_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U2_cla4|fa_v2:U0_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U2_cla4|fa_v2:U0_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U2_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;             |cla4:U3_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U3_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or5:U0_or5|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U1_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U3_cla4|fa_v2:U1_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U3_cla4|fa_v2:U1_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U3_cla4|fa_v2:U1_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;             |cla4:U4_cla4|           ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U1_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or2:U1_or2                      ; _or2        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                   |_or4:U0_or4|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or4:U0_or4                      ; _or4        ; work         ;
;                   |_or5:U0_or5|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;                |fa_v2:U2_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|fa_v2:U2_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|fa_v2:U2_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U4_cla4|fa_v2:U2_fa|_xor2:U0_xor2|_and2:U2_and2       ; _and2       ; work         ;
;             |cla4:U5_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U5_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_and2:U4_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_and2:U4_and2                    ; _and2       ; work         ;
;                   |_or2:U0_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:U0_or2                      ; _or2        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U6_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U6_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or2:U2_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:U2_or2                      ; _or2        ; work         ;
;                   |_or5:U0_or5|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:U0_or5                      ; _or5        ; work         ;
;             |cla4:U7_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U7_cla4                                               ; cla4        ; work         ;
;                |clb4:U4_clb4|        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4                                  ; clb4        ; work         ;
;                   |_or3:U0_or3|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:U0_or3                      ; _or3        ; work         ;
;                |fa_v2:U0_fa|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U0_fa                                   ; fa_v2       ; work         ;
;                   |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U0_fa|_xor2:U0_xor2                     ; _xor2       ; work         ;
;                      |_and2:U3_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cal_radix4:U0|cla128:cla128_sub|cla32:U3_cla32|cla4:U7_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_and2:U3_and2       ; _and2       ; work         ;
;    |cla8:cla8_count|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cla8:cla8_count                                                                                           ; cla8        ; work         ;
;       |cla4:U0_cla4|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cla8:cla8_count|cla4:U0_cla4                                                                              ; cla4        ; work         ;
;          |clb4:U4_clb4|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cla8:cla8_count|cla4:U0_cla4|clb4:U4_clb4                                                                 ; clb4        ; work         ;
;             |_and4:U1_and4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|cla8:cla8_count|cla4:U0_cla4|clb4:U4_clb4|_and4:U1_and4                                                   ; _and4       ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; cp_multiplier[0]                                     ; Decoder1            ; yes                    ;
; cp_multiplicand[0]                                   ; Mux2                ; yes                    ;
; LSB                                                  ; Mux2                ; yes                    ;
; cp_multiplier[1]                                     ; Decoder1            ; yes                    ;
; cp_multiplicand[1]                                   ; Mux2                ; yes                    ;
; cp_multiplier[2]                                     ; Decoder1            ; yes                    ;
; cp_multiplicand[2]                                   ; Mux2                ; yes                    ;
; cp_multiplier[3]                                     ; Decoder1            ; yes                    ;
; cp_multiplicand[3]                                   ; Mux2                ; yes                    ;
; cp_multiplier[4]                                     ; Decoder1            ; yes                    ;
; cp_multiplier[5]                                     ; Decoder1            ; yes                    ;
; cp_multiplier[6]                                     ; Decoder1            ; yes                    ;
; cp_multiplier[7]                                     ; Decoder1            ; yes                    ;
; cp_multiplier[8]                                     ; Decoder1            ; yes                    ;
; cp_multiplier[9]                                     ; Decoder1            ; yes                    ;
; cp_multiplier[10]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[11]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[12]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[13]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[14]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[15]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[16]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[17]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[18]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[19]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[20]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[21]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[22]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[23]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[24]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[25]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[26]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[27]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[28]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[29]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[30]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[31]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[32]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[33]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[34]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[35]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[36]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[37]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[38]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[39]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[40]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[41]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[42]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[43]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[44]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[45]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[46]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[47]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[48]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[49]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[50]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[51]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[52]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[53]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[54]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[55]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[56]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[57]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[58]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[59]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[60]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[61]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[62]                                    ; Decoder1            ; yes                    ;
; cp_multiplier[63]                                    ; Decoder1            ; yes                    ;
; cp_multiplicand[4]                                   ; Mux2                ; yes                    ;
; cp_multiplicand[5]                                   ; Mux2                ; yes                    ;
; cp_multiplicand[6]                                   ; Mux2                ; yes                    ;
; cp_multiplicand[7]                                   ; Mux2                ; yes                    ;
; cp_multiplicand[8]                                   ; Mux2                ; yes                    ;
; cp_multiplicand[9]                                   ; Mux2                ; yes                    ;
; cp_multiplicand[10]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[11]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[12]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[13]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[14]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[15]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[16]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[17]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[18]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[19]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[20]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[21]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[22]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[23]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[24]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[25]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[26]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[27]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[28]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[29]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[30]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[31]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[32]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[33]                                  ; Mux2                ; yes                    ;
; cp_multiplicand[34]                                  ; Mux2                ; yes                    ;
; Number of user-specified and inferred latches = 129  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; result~1                                               ;    ;
; result~2                                               ;    ;
; result~3                                               ;    ;
; result~4                                               ;    ;
; result~5                                               ;    ;
; result~6                                               ;    ;
; result~7                                               ;    ;
; result~8                                               ;    ;
; result~9                                               ;    ;
; result~10                                              ;    ;
; result~11                                              ;    ;
; result~12                                              ;    ;
; result~13                                              ;    ;
; result~14                                              ;    ;
; result~15                                              ;    ;
; result~16                                              ;    ;
; result~17                                              ;    ;
; result~18                                              ;    ;
; result~19                                              ;    ;
; result~20                                              ;    ;
; result~21                                              ;    ;
; result~22                                              ;    ;
; result~23                                              ;    ;
; result~24                                              ;    ;
; result~25                                              ;    ;
; result~26                                              ;    ;
; result~27                                              ;    ;
; result~28                                              ;    ;
; result~29                                              ;    ;
; result~30                                              ;    ;
; result~31                                              ;    ;
; result~32                                              ;    ;
; result~33                                              ;    ;
; result~34                                              ;    ;
; result~35                                              ;    ;
; result~36                                              ;    ;
; result~37                                              ;    ;
; result~38                                              ;    ;
; result~39                                              ;    ;
; result~40                                              ;    ;
; result~41                                              ;    ;
; result~42                                              ;    ;
; result~43                                              ;    ;
; result~44                                              ;    ;
; result~45                                              ;    ;
; result~46                                              ;    ;
; result~47                                              ;    ;
; result~48                                              ;    ;
; result~49                                              ;    ;
; result~50                                              ;    ;
; result~51                                              ;    ;
; result~52                                              ;    ;
; result~53                                              ;    ;
; result~54                                              ;    ;
; result~55                                              ;    ;
; result~56                                              ;    ;
; result~57                                              ;    ;
; result~58                                              ;    ;
; result~59                                              ;    ;
; result~60                                              ;    ;
; result~61                                              ;    ;
; result~62                                              ;    ;
; result~63                                              ;    ;
; result~0                                               ;    ;
; Number of logic cells representing combinational loops ; 64 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |multiplier ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; INIT           ; 00    ; Unsigned Binary                                   ;
; SET            ; 01    ; Unsigned Binary                                   ;
; MUL            ; 10    ; Unsigned Binary                                   ;
; DONE           ; 11    ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "cla8:cla8_count"          ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC           ;
; ci      ; Input  ; Info     ; Stuck at GND           ;
; co      ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cal_radix4:U0|cla128:cla128_shift_sub"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[63..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ci       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co       ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cal_radix4:U0|cla128:cla128_shift_add"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[63..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; s[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co       ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cal_radix4:U0|cla128:cla128_sub"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[63..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ci       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co       ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cal_radix4:U0|cla128:cla128_add"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[63..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; s[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co       ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 10                          ;
;     CLR               ; 2                           ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 827                         ;
;     extend            ; 20                          ;
;         7 data inputs ; 20                          ;
;     normal            ; 807                         ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 252                         ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 178                         ;
;         6 data inputs ; 164                         ;
; boundary_port         ; 261                         ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 5.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 22 20:48:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 11 design units, including 11 entities, in source file gates.v
    Info (12023): Found entity 1: _inv File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 2
    Info (12023): Found entity 2: _and2 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 9
    Info (12023): Found entity 3: _and3 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 16
    Info (12023): Found entity 4: _and4 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 23
    Info (12023): Found entity 5: _and5 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 30
    Info (12023): Found entity 6: _or2 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 37
    Info (12023): Found entity 7: _or3 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 45
    Info (12023): Found entity 8: _or4 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 52
    Info (12023): Found entity 9: _or5 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 59
    Info (12023): Found entity 10: _nand2 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 66
    Info (12023): Found entity 11: _xor2 File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file fa_v2.v
    Info (12023): Found entity 1: fa_v2 File: C:/Users/kk200/verilog/Assignment9. Multiplier/fa_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clb4.v
    Info (12023): Found entity 1: clb4 File: C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla32.v
    Info (12023): Found entity 1: cla32 File: C:/Users/kk200/verilog/Assignment9. Multiplier/cla32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla4.v
    Info (12023): Found entity 1: cla4 File: C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cal_radix4.v
    Info (12023): Found entity 1: cal_radix4 File: C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla128.v
    Info (12023): Found entity 1: cla128 File: C:/Users/kk200/verilog/Assignment9. Multiplier/cla128.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_cal_radix4.v
    Info (12023): Found entity 1: tb_cal_radix4 File: C:/Users/kk200/verilog/Assignment9. Multiplier/tb_cal_radix4.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_cla128.v
    Info (12023): Found entity 1: tb_cla128 File: C:/Users/kk200/verilog/Assignment9. Multiplier/tb_cla128.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_multiplier.v
    Info (12023): Found entity 1: tb_multiplier File: C:/Users/kk200/verilog/Assignment9. Multiplier/tb_multiplier.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cla8.v
    Info (12023): Found entity 1: cla8 File: C:/Users/kk200/verilog/Assignment9. Multiplier/cla8.v Line: 1
Info (12127): Elaborating entity "multiplier" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at multiplier.v(63): variable "next_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at multiplier.v(64): variable "next_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 64
Warning (10235): Verilog HDL Always Construct warning at multiplier.v(81): variable "multiplier" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at multiplier.v(82): variable "multiplicand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at multiplier.v(85): variable "cp_multiplicand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at multiplier.v(86): variable "cp_multiplicand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable "LSB", which holds its previous value in one or more paths through the always construct File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable "cp_multiplicand", which holds its previous value in one or more paths through the always construct File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable "cp_multiplier", which holds its previous value in one or more paths through the always construct File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[0]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[1]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[2]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[3]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[4]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[5]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[6]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[7]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[8]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[9]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[10]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[11]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[12]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[13]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[14]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[15]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[16]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[17]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[18]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[19]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[20]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[21]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[22]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[23]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[24]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[25]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[26]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[27]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[28]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[29]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[30]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[31]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[32]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[33]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[34]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[35]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[36]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[37]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[38]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[39]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[40]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[41]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[42]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[43]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[44]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[45]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[46]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[47]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[48]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[49]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[50]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[51]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[52]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[53]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[54]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[55]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[56]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[57]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[58]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[59]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[60]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[61]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[62]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplier[63]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[0]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[1]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[2]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[3]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[4]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[5]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[6]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[7]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[8]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[9]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[10]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[11]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[12]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[13]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[14]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[15]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[16]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[17]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[18]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[19]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[20]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[21]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[22]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[23]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[24]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[25]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[26]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[27]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[28]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[29]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[30]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[31]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[32]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[33]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[34]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[35]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[36]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[37]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[38]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[39]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[40]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[41]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[42]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[43]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[44]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[45]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[46]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[47]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[48]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[49]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[50]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[51]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[52]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[53]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[54]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[55]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[56]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[57]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[58]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[59]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[60]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[61]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[62]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "cp_multiplicand[63]" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (10041): Inferred latch for "LSB" at multiplier.v(76) File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
Info (12128): Elaborating entity "cal_radix4" for hierarchy "cal_radix4:U0" File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at cal_radix4.v(18): variable "add_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at cal_radix4.v(19): variable "shift_add_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at cal_radix4.v(20): variable "shift_sub_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at cal_radix4.v(21): variable "sub_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v Line: 21
Info (12128): Elaborating entity "cla128" for hierarchy "cal_radix4:U0|cla128:cla128_add" File: C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v Line: 10
Info (12128): Elaborating entity "cla32" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32" File: C:/Users/kk200/verilog/Assignment9. Multiplier/cla128.v Line: 10
Info (12128): Elaborating entity "cla4" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4" File: C:/Users/kk200/verilog/Assignment9. Multiplier/cla32.v Line: 10
Info (12128): Elaborating entity "fa_v2" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|fa_v2:U0_fa" File: C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v Line: 9
Info (12128): Elaborating entity "_xor2" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|fa_v2:U0_fa|_xor2:U0_xor2" File: C:/Users/kk200/verilog/Assignment9. Multiplier/fa_v2.v Line: 7
Info (12128): Elaborating entity "_inv" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_inv:U0_inv" File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 80
Info (12128): Elaborating entity "_and2" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_and2:U2_and2" File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 82
Info (12128): Elaborating entity "_or2" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|fa_v2:U0_fa|_xor2:U0_xor2|_or2:U4_or2" File: C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v Line: 84
Info (12128): Elaborating entity "clb4" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|clb4:U4_clb4" File: C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v Line: 13
Info (12128): Elaborating entity "_and3" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|clb4:U4_clb4|_and3:U0_and3" File: C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v Line: 29
Info (12128): Elaborating entity "_or3" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|clb4:U4_clb4|_or3:U0_or3" File: C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v Line: 30
Info (12128): Elaborating entity "_and4" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|clb4:U4_clb4|_and4:U0_and4" File: C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v Line: 35
Info (12128): Elaborating entity "_or4" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|clb4:U4_clb4|_or4:U0_or4" File: C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v Line: 36
Info (12128): Elaborating entity "_and5" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|clb4:U4_clb4|_and5:U0_and5" File: C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v Line: 46
Info (12128): Elaborating entity "_or5" for hierarchy "cal_radix4:U0|cla128:cla128_add|cla32:U0_cla32|cla4:U0_cla4|clb4:U4_clb4|_or5:U0_or5" File: C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v Line: 47
Info (12128): Elaborating entity "cla8" for hierarchy "cla8:cla8_count" File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 30
Warning (13012): Latch cp_multiplicand[0] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch LSB has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[1] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[2] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[3] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[4] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[5] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[6] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[7] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[8] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[9] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[10] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[11] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[12] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[13] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[14] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[15] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[16] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[17] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[18] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[19] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[20] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[21] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[22] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[23] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[24] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[25] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[26] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[27] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[28] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[29] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[30] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[31] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[32] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[33] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[34] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[35] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[36] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[37] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[38] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[39] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[40] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[41] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[42] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[43] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[44] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[45] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[46] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[47] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[48] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[49] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[50] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[51] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[52] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[53] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[54] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[55] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[56] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[57] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[58] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[59] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[60] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[61] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[62] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Warning (13012): Latch cp_multiplicand[63] has unsafe behavior File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/kk200/verilog/Assignment9. Multiplier/output_files/multiplier.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 132 input pins
    Info (21059): Implemented 129 output pins
    Info (21061): Implemented 827 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings
    Info: Peak virtual memory: 4966 megabytes
    Info: Processing ended: Wed Nov 22 20:48:22 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kk200/verilog/Assignment9. Multiplier/output_files/multiplier.map.smsg.


