$date
	Tue Sep 06 08:02:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Assignment_tb $end
$var wire 1 ! y $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module mm0 $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#1
1$
#2
0$
1#
#3
1$
#4
0$
0#
1"
#5
1!
1%
1$
#6
0%
1&
0$
1#
#7
1%
1$
