verilog xil_defaultlib --include "../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_input_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_out_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_2_out_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_CRTL_BUS_s_axi.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dcmp_64ns_64ndEe.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_bias_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_out_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_weighpcA.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_bias_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_out_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_weighqcK.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_array_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_biarcU.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_weisc4.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_fpext_32ns_64vdy.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_4njbC.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5neOg.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5ng8j.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9nwdI.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9syd2.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_13zec.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_14xdS.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_1_outde.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_2_ouudo.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_9s_14fYi.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_10s_1kbM.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_prediction_V.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_biacud.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_weibkb.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_biaibs.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_weihbi.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_mb6.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_ncg.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_f_x_lslbW.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v" \
"../../../../cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_cnn_0_bram_0/sim/design_1_cnn_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_cnn_0_bram_0_0/sim/design_1_cnn_0_bram_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
