INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/Universidad/4 Curso/SED/Clk_divider/Clk_divider.srcs/sources_1/new/Clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Divider
