#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6383462cbce0 .scope module, "SoC_tb" "SoC_tb" 2 1;
 .timescale 0 0;
v0x6383462f78e0_0 .var "HCLK", 0 0;
v0x6383462f79a0_0 .var "HRESETn", 0 0;
v0x6383462f7a60_0 .net "register_0", 31 0, L_0x6383462b1770;  1 drivers
v0x6383462f7b50_0 .net "register_1", 31 0, L_0x6383462b1cf0;  1 drivers
v0x6383462f7c40_0 .net "register_2", 31 0, L_0x6383462ae1f0;  1 drivers
S_0x63834629f240 .scope module, "MUV" "SoC" 2 29, 3 1 0, S_0x6383462cbce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "register_0";
    .port_info 3 /OUTPUT 32 "register_1";
    .port_info 4 /OUTPUT 32 "register_2";
v0x6383462f66b0_0 .net "HADDR", 31 0, v0x6383462ae340_0;  1 drivers
v0x6383462f6790_0 .net "HCLK", 0 0, v0x6383462f78e0_0;  1 drivers
v0x6383462f6850_0 .net "HRDATA", 31 0, L_0x63834630ae50;  1 drivers
v0x6383462f68f0_0 .net "HREADY", 0 0, L_0x6383462fa730;  1 drivers
v0x6383462f6990_0 .net "HRESETn", 0 0, v0x6383462f79a0_0;  1 drivers
v0x6383462f6a30_0 .net "HSIZE", 2 0, v0x6383462f0060_0;  1 drivers
v0x6383462f6ad0_0 .net "HTRANS", 1 0, v0x6383462f0140_0;  1 drivers
v0x6383462f6b90_0 .net "HWDATA", 31 0, v0x6383462f0220_0;  1 drivers
v0x6383462f6c50_0 .net "HWRITE", 0 0, v0x6383462f0300_0;  1 drivers
v0x6383462f6e10_0 .net "P0_HRDATA", 31 0, v0x6383462f0be0_0;  1 drivers
v0x6383462f6ed0_0 .net "P0_HREADYOUT", 0 0, v0x6383462f0d70_0;  1 drivers
v0x6383462f6f70_0 .net "P0_HSEL", 0 0, L_0x6383462fa090;  1 drivers
v0x6383462f7010_0 .net "S0_HRDATA", 31 0, v0x6383462f40a0_0;  1 drivers
v0x6383462f70d0_0 .net "S0_HREADYOUT", 0 0, v0x6383462f4260_0;  1 drivers
v0x6383462f7170_0 .net "S0_HSEL", 0 0, L_0x6383462f9ed0;  1 drivers
v0x6383462f7260_0 .net "S1_HRDATA", 31 0, v0x6383462f5630_0;  1 drivers
v0x6383462f7370_0 .net "S1_HREADYOUT", 0 0, v0x6383462f5800_0;  1 drivers
v0x6383462f7570_0 .net "S1_HSEL", 0 0, L_0x6383462f9fa0;  1 drivers
v0x6383462f7660_0 .net "register_0", 31 0, L_0x6383462b1770;  alias, 1 drivers
v0x6383462f7720_0 .net "register_1", 31 0, L_0x6383462b1cf0;  alias, 1 drivers
v0x6383462f77c0_0 .net "register_2", 31 0, L_0x6383462ae1f0;  alias, 1 drivers
S_0x63834629f3d0 .scope module, "M" "ahbl_master" 3 21, 4 1 0, S_0x63834629f240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "HADDR";
    .port_info 3 /OUTPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 3 "HSIZE";
    .port_info 5 /OUTPUT 1 "HWRITE";
    .port_info 6 /OUTPUT 32 "HWDATA";
    .port_info 7 /INPUT 1 "HREADY";
    .port_info 8 /INPUT 32 "HRDATA";
v0x6383462ae340_0 .var "HADDR", 31 0;
v0x6383462ae670_0 .net "HCLK", 0 0, v0x6383462f78e0_0;  alias, 1 drivers
v0x6383462efdd0_0 .net "HRDATA", 31 0, L_0x63834630ae50;  alias, 1 drivers
v0x6383462efe90_0 .net "HREADY", 0 0, L_0x6383462fa730;  alias, 1 drivers
v0x6383462eff50_0 .net "HRESETn", 0 0, v0x6383462f79a0_0;  alias, 1 drivers
v0x6383462f0060_0 .var "HSIZE", 2 0;
v0x6383462f0140_0 .var "HTRANS", 1 0;
v0x6383462f0220_0 .var "HWDATA", 31 0;
v0x6383462f0300_0 .var "HWRITE", 0 0;
E_0x6383462769e0 .event posedge, v0x6383462eff50_0;
S_0x6383462a9630 .scope task, "ahbl_read" "ahbl_read" 4 13, 4 13 0, S_0x63834629f3d0;
 .timescale 0 0;
v0x6383462ba070_0 .var "addr", 31 0;
v0x6383462b0f50_0 .var "size", 2 0;
E_0x638346276e40 .event negedge, v0x6383462ae670_0;
E_0x6383462772b0 .event edge, v0x6383462efe90_0;
E_0x638346261ab0 .event posedge, v0x6383462ae670_0;
TD_SoC_tb.MUV.M.ahbl_read ;
T_0.0 ;
    %load/vec4 v0x6383462efe90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x6383462772b0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x638346261ab0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6383462f0140_0, 0, 2;
    %load/vec4 v0x6383462ba070_0;
    %store/vec4 v0x6383462ae340_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6383462f0300_0, 0, 1;
    %load/vec4 v0x6383462b0f50_0;
    %store/vec4 v0x6383462f0060_0, 0, 3;
    %wait E_0x638346261ab0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6383462f0140_0, 0, 2;
    %delay 2, 0;
T_0.2 ;
    %load/vec4 v0x6383462efe90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x6383462772b0;
    %jmp T_0.2;
T_0.3 ;
    %wait E_0x638346276e40;
    %load/vec4 v0x6383462b0f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %delay 1, 0;
    %load/vec4 v0x6383462efdd0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 4 31 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x6383462ba070_0 {1 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6383462b0f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %delay 1, 0;
    %load/vec4 v0x6383462efdd0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 4 33 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x6383462ba070_0 {1 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x6383462b0f50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %delay 1, 0;
    %vpi_call 4 35 "$display", "Read 0x%8x from 0x%8x", v0x6383462efdd0_0, v0x6383462ba070_0 {0 0 0};
T_0.8 ;
T_0.7 ;
T_0.5 ;
    %end;
S_0x6383462efab0 .scope task, "ahbl_w_write" "ahbl_w_write" 4 40, 4 40 0, S_0x63834629f3d0;
 .timescale 0 0;
v0x6383462b12e0_0 .var "addr", 31 0;
v0x6383462b18d0_0 .var "data", 31 0;
v0x6383462b1e70_0 .var "size", 2 0;
TD_SoC_tb.MUV.M.ahbl_w_write ;
T_1.10 ;
    %load/vec4 v0x6383462efe90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.11, 6;
    %wait E_0x6383462772b0;
    %jmp T_1.10;
T_1.11 ;
    %wait E_0x638346261ab0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6383462f0140_0, 0, 2;
    %load/vec4 v0x6383462b12e0_0;
    %store/vec4 v0x6383462ae340_0, 0, 32;
    %load/vec4 v0x6383462b1e70_0;
    %store/vec4 v0x6383462f0060_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f0300_0, 0, 1;
    %wait E_0x638346261ab0;
    %load/vec4 v0x6383462b18d0_0;
    %store/vec4 v0x6383462f0220_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6383462f0140_0, 0, 2;
    %delay 2, 0;
T_1.12 ;
    %load/vec4 v0x6383462efe90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.13, 6;
    %wait E_0x6383462772b0;
    %jmp T_1.12;
T_1.13 ;
    %end;
S_0x6383462f04e0 .scope module, "P0" "ahbl_peripheral" 3 34, 5 1 0, S_0x63834629f240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 1 "HWRITE";
    .port_info 6 /INPUT 1 "HSEL";
    .port_info 7 /INPUT 32 "HWDATA";
    .port_info 8 /OUTPUT 1 "HREADYOUT";
    .port_info 9 /OUTPUT 32 "HRDATA";
    .port_info 10 /OUTPUT 32 "register_0";
    .port_info 11 /OUTPUT 32 "register_1";
    .port_info 12 /OUTPUT 32 "register_2";
P_0x6383462f06e0 .param/l "ID" 0 5 1, C4<10101011110011011110111100000000>;
L_0x6383462b0e00 .functor AND 1, L_0x6383462f99e0, v0x6383462f0f80_0, C4<1>, C4<1>;
v0x6383462f1870_0 .array/port v0x6383462f1870, 0;
L_0x6383462b1770 .functor BUFZ 32, v0x6383462f1870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6383462f1870_1 .array/port v0x6383462f1870, 1;
L_0x6383462b1cf0 .functor BUFZ 32, v0x6383462f1870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6383462f1870_2 .array/port v0x6383462f1870, 2;
L_0x6383462ae1f0 .functor BUFZ 32, v0x6383462f1870_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6383462f0970_0 .net "HADDR", 31 0, v0x6383462ae340_0;  alias, 1 drivers
v0x6383462f0a50_0 .var "HADDR_d", 31 0;
v0x6383462f0b10_0 .net "HCLK", 0 0, v0x6383462f78e0_0;  alias, 1 drivers
v0x6383462f0be0_0 .var "HRDATA", 31 0;
v0x6383462f0c80_0 .net "HREADY", 0 0, L_0x6383462fa730;  alias, 1 drivers
v0x6383462f0d70_0 .var "HREADYOUT", 0 0;
v0x6383462f0e10_0 .net "HRESETn", 0 0, v0x6383462f79a0_0;  alias, 1 drivers
v0x6383462f0ee0_0 .net "HSEL", 0 0, L_0x6383462fa090;  alias, 1 drivers
v0x6383462f0f80_0 .var "HSEL_d", 0 0;
v0x6383462f1040_0 .net "HTRANS", 1 0, v0x6383462f0140_0;  alias, 1 drivers
v0x6383462f1130_0 .var "HTRANS_d", 1 0;
v0x6383462f11f0_0 .net "HWDATA", 31 0, v0x6383462f0220_0;  alias, 1 drivers
v0x6383462f12e0_0 .net "HWRITE", 0 0, v0x6383462f0300_0;  alias, 1 drivers
v0x6383462f13b0_0 .var "HWRITE_d", 0 0;
v0x6383462f1450_0 .net *"_ivl_1", 0 0, L_0x6383462f99e0;  1 drivers
v0x6383462f1510_0 .net "ahbl_we", 0 0, L_0x6383462b0e00;  1 drivers
v0x6383462f15d0_0 .net "register_0", 31 0, L_0x6383462b1770;  alias, 1 drivers
v0x6383462f16b0_0 .net "register_1", 31 0, L_0x6383462b1cf0;  alias, 1 drivers
v0x6383462f1790_0 .net "register_2", 31 0, L_0x6383462ae1f0;  alias, 1 drivers
v0x6383462f1870 .array "registers_d", 0 2, 31 0;
E_0x6383462d62b0/0 .event negedge, v0x6383462eff50_0;
E_0x6383462d62b0/1 .event posedge, v0x6383462ae670_0;
E_0x6383462d62b0 .event/or E_0x6383462d62b0/0, E_0x6383462d62b0/1;
L_0x6383462f99e0 .part v0x6383462f1130_0, 1, 1;
S_0x6383462f1b50 .scope module, "S" "ahbl_splitter_3" 3 82, 6 1 0, S_0x63834629f240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 1 "HREADY";
    .port_info 5 /OUTPUT 32 "HRDATA";
    .port_info 6 /OUTPUT 1 "P0_HSEL";
    .port_info 7 /INPUT 32 "P0_HRDATA";
    .port_info 8 /INPUT 1 "P0_HREADYOUT";
    .port_info 9 /OUTPUT 1 "S0_HSEL";
    .port_info 10 /INPUT 32 "S0_HRDATA";
    .port_info 11 /INPUT 1 "S0_HREADYOUT";
    .port_info 12 /OUTPUT 1 "S1_HSEL";
    .port_info 13 /INPUT 32 "S1_HRDATA";
    .port_info 14 /INPUT 1 "S1_HREADYOUT";
P_0x63834623f620 .param/l "P0" 0 6 3, C4<0100>;
P_0x63834623f660 .param/l "S0" 0 6 1, C4<0000>;
P_0x63834623f6a0 .param/l "S1" 0 6 2, C4<0010>;
v0x6383462f1ff0_0 .net "HADDR", 31 0, v0x6383462ae340_0;  alias, 1 drivers
v0x6383462f2120_0 .net "HCLK", 0 0, v0x6383462f78e0_0;  alias, 1 drivers
v0x6383462f2230_0 .net "HRDATA", 31 0, L_0x63834630ae50;  alias, 1 drivers
v0x6383462f22d0_0 .net "HREADY", 0 0, L_0x6383462fa730;  alias, 1 drivers
v0x6383462f23c0_0 .net "HRESETn", 0 0, v0x6383462f79a0_0;  alias, 1 drivers
v0x6383462f2500_0 .net "HTRANS", 1 0, v0x6383462f0140_0;  alias, 1 drivers
v0x6383462f25f0_0 .net "P0_HRDATA", 31 0, v0x6383462f0be0_0;  alias, 1 drivers
v0x6383462f2690_0 .net "P0_HREADYOUT", 0 0, v0x6383462f0d70_0;  alias, 1 drivers
v0x6383462f2730_0 .net "P0_HSEL", 0 0, L_0x6383462fa090;  alias, 1 drivers
v0x6383462f27d0_0 .net "S0_HRDATA", 31 0, v0x6383462f40a0_0;  alias, 1 drivers
v0x6383462f2870_0 .net "S0_HREADYOUT", 0 0, v0x6383462f4260_0;  alias, 1 drivers
v0x6383462f2910_0 .net "S0_HSEL", 0 0, L_0x6383462f9ed0;  alias, 1 drivers
v0x6383462f29d0_0 .net "S1_HRDATA", 31 0, v0x6383462f5630_0;  alias, 1 drivers
v0x6383462f2ab0_0 .net "S1_HREADYOUT", 0 0, v0x6383462f5800_0;  alias, 1 drivers
v0x6383462f2b70_0 .net "S1_HSEL", 0 0, L_0x6383462f9fa0;  alias, 1 drivers
v0x6383462f2c30_0 .net *"_ivl_11", 0 0, L_0x6383462fa350;  1 drivers
L_0x75b1149b7018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6383462f2d10_0 .net/2u *"_ivl_12", 0 0, L_0x75b1149b7018;  1 drivers
v0x6383462f2df0_0 .net *"_ivl_14", 0 0, L_0x6383462fa430;  1 drivers
v0x6383462f2ed0_0 .net *"_ivl_16", 0 0, L_0x6383462fa5a0;  1 drivers
v0x6383462f2fb0_0 .net *"_ivl_21", 0 0, L_0x6383462fa870;  1 drivers
v0x6383462f3090_0 .net *"_ivl_23", 0 0, L_0x6383462faa00;  1 drivers
v0x6383462f3170_0 .net *"_ivl_25", 0 0, L_0x6383462faaa0;  1 drivers
L_0x75b1149b7060 .functor BUFT 1, C4<10111010110111011011111011101111>, C4<0>, C4<0>, C4<0>;
v0x6383462f3250_0 .net/2u *"_ivl_26", 31 0, L_0x75b1149b7060;  1 drivers
v0x6383462f3330_0 .net *"_ivl_28", 31 0, L_0x63834630abc0;  1 drivers
v0x6383462f3410_0 .net *"_ivl_30", 31 0, L_0x63834630ac90;  1 drivers
v0x6383462f34f0_0 .net *"_ivl_7", 0 0, L_0x6383462fa130;  1 drivers
v0x6383462f35d0_0 .net *"_ivl_9", 0 0, L_0x6383462fa230;  1 drivers
v0x6383462f36b0_0 .var "sel", 2 0;
v0x6383462f3790_0 .var "sel_d", 2 0;
E_0x6383462d63d0 .event edge, v0x6383462ae340_0;
L_0x6383462f9ed0 .part v0x6383462f36b0_0, 0, 1;
L_0x6383462f9fa0 .part v0x6383462f36b0_0, 1, 1;
L_0x6383462fa090 .part v0x6383462f36b0_0, 2, 1;
L_0x6383462fa130 .part v0x6383462f3790_0, 0, 1;
L_0x6383462fa230 .part v0x6383462f3790_0, 1, 1;
L_0x6383462fa350 .part v0x6383462f3790_0, 2, 1;
L_0x6383462fa430 .functor MUXZ 1, L_0x75b1149b7018, v0x6383462f0d70_0, L_0x6383462fa350, C4<>;
L_0x6383462fa5a0 .functor MUXZ 1, L_0x6383462fa430, v0x6383462f5800_0, L_0x6383462fa230, C4<>;
L_0x6383462fa730 .functor MUXZ 1, L_0x6383462fa5a0, v0x6383462f4260_0, L_0x6383462fa130, C4<>;
L_0x6383462fa870 .part v0x6383462f3790_0, 0, 1;
L_0x6383462faa00 .part v0x6383462f3790_0, 1, 1;
L_0x6383462faaa0 .part v0x6383462f3790_0, 2, 1;
L_0x63834630abc0 .functor MUXZ 32, L_0x75b1149b7060, v0x6383462f0be0_0, L_0x6383462faaa0, C4<>;
L_0x63834630ac90 .functor MUXZ 32, L_0x63834630abc0, v0x6383462f5630_0, L_0x6383462faa00, C4<>;
L_0x63834630ae50 .functor MUXZ 32, L_0x63834630ac90, v0x6383462f40a0_0, L_0x6383462fa870, C4<>;
S_0x6383462f3ad0 .scope module, "S0" "ahbl_slave" 3 52, 7 1 0, S_0x63834629f240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_0x6383462f3c60 .param/l "ID" 0 7 1, C4<10101011110011011110111100000001>;
L_0x6383462ae4f0 .functor AND 1, L_0x6383462f9bd0, v0x6383462f4470_0, C4<1>, C4<1>;
v0x6383462f3e10_0 .net "HADDR", 31 0, v0x6383462ae340_0;  alias, 1 drivers
v0x6383462f3ef0_0 .var "HADDR_d", 31 0;
v0x6383462f3fd0_0 .net "HCLK", 0 0, v0x6383462f78e0_0;  alias, 1 drivers
v0x6383462f40a0_0 .var "HRDATA", 31 0;
v0x6383462f4170_0 .net "HREADY", 0 0, L_0x6383462fa730;  alias, 1 drivers
v0x6383462f4260_0 .var "HREADYOUT", 0 0;
v0x6383462f4300_0 .net "HRESETn", 0 0, v0x6383462f79a0_0;  alias, 1 drivers
v0x6383462f43a0_0 .net "HSEL", 0 0, L_0x6383462f9ed0;  alias, 1 drivers
v0x6383462f4470_0 .var "HSEL_d", 0 0;
v0x6383462f4510_0 .net "HSIZE", 2 0, v0x6383462f0060_0;  alias, 1 drivers
v0x6383462f45e0_0 .var "HSIZE_d", 2 0;
v0x6383462f4680_0 .net "HTRANS", 1 0, v0x6383462f0140_0;  alias, 1 drivers
v0x6383462f4740_0 .var "HTRANS_d", 1 0;
v0x6383462f4820_0 .net "HWDATA", 31 0, v0x6383462f0220_0;  alias, 1 drivers
v0x6383462f48e0_0 .net "HWRITE", 0 0, v0x6383462f0300_0;  alias, 1 drivers
v0x6383462f49d0_0 .var "HWRITE_d", 0 0;
v0x6383462f4a90_0 .net *"_ivl_1", 0 0, L_0x6383462f9bd0;  1 drivers
v0x6383462f4c80_0 .net "ahbl_we", 0 0, L_0x6383462ae4f0;  1 drivers
v0x6383462f4d40 .array "memory", 0 8191, 7 0;
L_0x6383462f9bd0 .part v0x6383462f4740_0, 1, 1;
S_0x6383462f4f60 .scope module, "S1" "ahbl_slave" 3 67, 7 1 0, S_0x63834629f240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_0x6383462f5190 .param/l "ID" 0 7 1, C4<10101011110011011110111100000010>;
L_0x638346298d10 .functor AND 1, L_0x6383462f9d50, v0x6383462f5aa0_0, C4<1>, C4<1>;
v0x6383462f5340_0 .net "HADDR", 31 0, v0x6383462ae340_0;  alias, 1 drivers
v0x6383462f5420_0 .var "HADDR_d", 31 0;
v0x6383462f5500_0 .net "HCLK", 0 0, v0x6383462f78e0_0;  alias, 1 drivers
v0x6383462f5630_0 .var "HRDATA", 31 0;
v0x6383462f56d0_0 .net "HREADY", 0 0, L_0x6383462fa730;  alias, 1 drivers
v0x6383462f5800_0 .var "HREADYOUT", 0 0;
v0x6383462f58a0_0 .net "HRESETn", 0 0, v0x6383462f79a0_0;  alias, 1 drivers
v0x6383462f59d0_0 .net "HSEL", 0 0, L_0x6383462f9fa0;  alias, 1 drivers
v0x6383462f5aa0_0 .var "HSEL_d", 0 0;
v0x6383462f5bd0_0 .net "HSIZE", 2 0, v0x6383462f0060_0;  alias, 1 drivers
v0x6383462f5c70_0 .var "HSIZE_d", 2 0;
v0x6383462f5d30_0 .net "HTRANS", 1 0, v0x6383462f0140_0;  alias, 1 drivers
v0x6383462f5e80_0 .var "HTRANS_d", 1 0;
v0x6383462f5f60_0 .net "HWDATA", 31 0, v0x6383462f0220_0;  alias, 1 drivers
v0x6383462f6020_0 .net "HWRITE", 0 0, v0x6383462f0300_0;  alias, 1 drivers
v0x6383462f60c0_0 .var "HWRITE_d", 0 0;
v0x6383462f6180_0 .net *"_ivl_1", 0 0, L_0x6383462f9d50;  1 drivers
v0x6383462f6370_0 .net "ahbl_we", 0 0, L_0x638346298d10;  1 drivers
v0x6383462f6430 .array "memory", 0 8191, 7 0;
L_0x6383462f9d50 .part v0x6383462f5e80_0, 1, 1;
S_0x63834629f0b0 .scope module, "ahbl_master_tb" "ahbl_master_tb" 8 1;
 .timescale 0 0;
v0x6383462f9340_0 .net "HADDR", 31 0, v0x6383462f8af0_0;  1 drivers
v0x6383462f9420_0 .var "HCLK", 0 0;
v0x6383462f94c0_0 .var "HRDATA", 31 0;
v0x6383462f9560_0 .var "HREADY", 0 0;
v0x6383462f9600_0 .var "HRESETn", 0 0;
v0x6383462f96a0_0 .net "HSIZE", 2 0, v0x6383462f8f40_0;  1 drivers
v0x6383462f9740_0 .net "HTRANS", 1 0, v0x6383462f8fe0_0;  1 drivers
v0x6383462f97e0_0 .net "HWDATA", 31 0, v0x6383462f9080_0;  1 drivers
v0x6383462f9880_0 .net "HWRITE", 0 0, v0x6383462f9160_0;  1 drivers
S_0x6383462f7da0 .scope module, "MASTER" "ahbl_master" 8 38, 4 1 0, S_0x63834629f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "HADDR";
    .port_info 3 /OUTPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 3 "HSIZE";
    .port_info 5 /OUTPUT 1 "HWRITE";
    .port_info 6 /OUTPUT 32 "HWDATA";
    .port_info 7 /INPUT 1 "HREADY";
    .port_info 8 /INPUT 32 "HRDATA";
v0x6383462f8af0_0 .var "HADDR", 31 0;
v0x6383462f8bf0_0 .net "HCLK", 0 0, v0x6383462f9420_0;  1 drivers
v0x6383462f8cb0_0 .net "HRDATA", 31 0, v0x6383462f94c0_0;  1 drivers
v0x6383462f8d70_0 .net "HREADY", 0 0, v0x6383462f9560_0;  1 drivers
v0x6383462f8e30_0 .net "HRESETn", 0 0, v0x6383462f9600_0;  1 drivers
v0x6383462f8f40_0 .var "HSIZE", 2 0;
v0x6383462f8fe0_0 .var "HTRANS", 1 0;
v0x6383462f9080_0 .var "HWDATA", 31 0;
v0x6383462f9160_0 .var "HWRITE", 0 0;
E_0x6383462f80d0 .event posedge, v0x6383462f8e30_0;
S_0x6383462f8150 .scope task, "ahbl_read" "ahbl_read" 4 13, 4 13 0, S_0x6383462f7da0;
 .timescale 0 0;
v0x6383462f8490_0 .var "addr", 31 0;
v0x6383462f8590_0 .var "size", 2 0;
E_0x6383462f8350 .event negedge, v0x6383462f8bf0_0;
E_0x6383462f83d0 .event edge, v0x6383462f8d70_0;
E_0x6383462f8430 .event posedge, v0x6383462f8bf0_0;
TD_ahbl_master_tb.MASTER.ahbl_read ;
T_2.14 ;
    %load/vec4 v0x6383462f8d70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.15, 6;
    %wait E_0x6383462f83d0;
    %jmp T_2.14;
T_2.15 ;
    %wait E_0x6383462f8430;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6383462f8fe0_0, 0, 2;
    %load/vec4 v0x6383462f8490_0;
    %store/vec4 v0x6383462f8af0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6383462f9160_0, 0, 1;
    %load/vec4 v0x6383462f8590_0;
    %store/vec4 v0x6383462f8f40_0, 0, 3;
    %wait E_0x6383462f8430;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6383462f8fe0_0, 0, 2;
    %delay 2, 0;
T_2.16 ;
    %load/vec4 v0x6383462f8d70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.17, 6;
    %wait E_0x6383462f83d0;
    %jmp T_2.16;
T_2.17 ;
    %wait E_0x6383462f8350;
    %load/vec4 v0x6383462f8590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %delay 1, 0;
    %load/vec4 v0x6383462f8cb0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 4 31 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x6383462f8490_0 {1 0 0};
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x6383462f8590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %delay 1, 0;
    %load/vec4 v0x6383462f8cb0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 4 33 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x6383462f8490_0 {1 0 0};
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x6383462f8590_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %delay 1, 0;
    %vpi_call 4 35 "$display", "Read 0x%8x from 0x%8x", v0x6383462f8cb0_0, v0x6383462f8490_0 {0 0 0};
T_2.22 ;
T_2.21 ;
T_2.19 ;
    %end;
S_0x6383462f8670 .scope task, "ahbl_w_write" "ahbl_w_write" 4 40, 4 40 0, S_0x6383462f7da0;
 .timescale 0 0;
v0x6383462f8870_0 .var "addr", 31 0;
v0x6383462f8950_0 .var "data", 31 0;
v0x6383462f8a30_0 .var "size", 2 0;
TD_ahbl_master_tb.MASTER.ahbl_w_write ;
T_3.24 ;
    %load/vec4 v0x6383462f8d70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.25, 6;
    %wait E_0x6383462f83d0;
    %jmp T_3.24;
T_3.25 ;
    %wait E_0x6383462f8430;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6383462f8fe0_0, 0, 2;
    %load/vec4 v0x6383462f8870_0;
    %store/vec4 v0x6383462f8af0_0, 0, 32;
    %load/vec4 v0x6383462f8a30_0;
    %store/vec4 v0x6383462f8f40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f9160_0, 0, 1;
    %wait E_0x6383462f8430;
    %load/vec4 v0x6383462f8950_0;
    %store/vec4 v0x6383462f9080_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6383462f8fe0_0, 0, 2;
    %delay 2, 0;
T_3.26 ;
    %load/vec4 v0x6383462f8d70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.27, 6;
    %wait E_0x6383462f83d0;
    %jmp T_3.26;
T_3.27 ;
    %end;
    .scope S_0x63834629f3d0;
T_4 ;
    %wait E_0x6383462769e0;
    %delay 100, 0;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x6383462b12e0_0, 0, 32;
    %pushi/vec4 2290649224, 0, 32;
    %store/vec4 v0x6383462b18d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6383462b1e70_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x6383462efab0;
    %join;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x6383462b12e0_0, 0, 32;
    %pushi/vec4 2576980377, 0, 32;
    %store/vec4 v0x6383462b18d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462b1e70_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x6383462efab0;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x6383462b12e0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x6383462b18d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462b1e70_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x6383462efab0;
    %join;
    %pushi/vec4 1107296256, 0, 32;
    %store/vec4 v0x6383462b12e0_0, 0, 32;
    %pushi/vec4 305419892, 0, 32;
    %store/vec4 v0x6383462b18d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462b1e70_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x6383462efab0;
    %join;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x6383462b12e0_0, 0, 32;
    %pushi/vec4 305419897, 0, 32;
    %store/vec4 v0x6383462b18d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462b1e70_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x6383462efab0;
    %join;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x6383462ba070_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462b0f50_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x6383462a9630;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x6383462ba070_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462b0f50_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x6383462a9630;
    %join;
    %pushi/vec4 1107296256, 0, 32;
    %store/vec4 v0x6383462ba070_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462b0f50_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x6383462a9630;
    %join;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x6383462ba070_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462b0f50_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x6383462a9630;
    %join;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x6383462ba070_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6383462b0f50_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x6383462a9630;
    %join;
    %delay 100, 0;
    %vpi_call 4 81 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x6383462f04e0;
T_5 ;
    %wait E_0x6383462d62b0;
    %load/vec4 v0x6383462f0e10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6383462f0a50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6383462f1130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6383462f13b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6383462f0f80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6383462f0c80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x6383462f0970_0;
    %assign/vec4 v0x6383462f0a50_0, 0;
    %load/vec4 v0x6383462f1040_0;
    %assign/vec4 v0x6383462f1130_0, 0;
    %load/vec4 v0x6383462f12e0_0;
    %assign/vec4 v0x6383462f13b0_0, 0;
    %load/vec4 v0x6383462f0ee0_0;
    %assign/vec4 v0x6383462f0f80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6383462f04e0;
T_6 ;
    %wait E_0x638346261ab0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6383462f0d70_0, 0;
    %load/vec4 v0x6383462f0e10_0;
    %load/vec4 v0x6383462f1510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6383462f13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 5 42 "$display", "Peripheral %h: WRITE 0x%8x to 0x%32b to register 0b%2b", P_0x6383462f06e0, v0x6383462f11f0_0, v0x6383462f0a50_0, &PV<v0x6383462f0a50_0, 24, 2> {0 0 0};
    %load/vec4 v0x6383462f11f0_0;
    %load/vec4 v0x6383462f0a50_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f1870, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6383462f0d70_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x6383462f0a50_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6383462f1870, 4;
    %vpi_call 5 46 "$display", "Peripheral %h: READ 0x%8x from 0x%32b from register 0b%2b", P_0x6383462f06e0, S<0,vec4,u32>, v0x6383462f0a50_0, &PV<v0x6383462f0a50_0, 24, 2> {1 0 0};
    %load/vec4 v0x6383462f0a50_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6383462f1870, 4;
    %assign/vec4 v0x6383462f0be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6383462f0d70_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x6383462f3ad0;
T_7 ;
    %wait E_0x6383462d62b0;
    %load/vec4 v0x6383462f4300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6383462f3ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6383462f4740_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6383462f45e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6383462f49d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6383462f4470_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6383462f4170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x6383462f3e10_0;
    %assign/vec4 v0x6383462f3ef0_0, 0;
    %load/vec4 v0x6383462f4680_0;
    %assign/vec4 v0x6383462f4740_0, 0;
    %load/vec4 v0x6383462f4510_0;
    %assign/vec4 v0x6383462f45e0_0, 0;
    %load/vec4 v0x6383462f48e0_0;
    %assign/vec4 v0x6383462f49d0_0, 0;
    %load/vec4 v0x6383462f43a0_0;
    %assign/vec4 v0x6383462f4470_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x6383462f3ad0;
T_8 ;
    %wait E_0x638346261ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6383462f4260_0, 0, 1;
    %load/vec4 v0x6383462f4300_0;
    %load/vec4 v0x6383462f4c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x6383462f49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6383462f45e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x6383462f4820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f4d40, 0, 4;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x6383462f4820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f4d40, 0, 4;
    %load/vec4 v0x6383462f4820_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f4d40, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6383462f4820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f4d40, 0, 4;
    %load/vec4 v0x6383462f4820_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f4d40, 0, 4;
    %load/vec4 v0x6383462f4820_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f4d40, 0, 4;
    %load/vec4 v0x6383462f4820_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f4d40, 0, 4;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f4260_0, 0, 1;
    %vpi_call 7 61 "$display", "Slave %h: WRITE 0x%8x to 0x%13b", P_0x6383462f3c60, v0x6383462f4820_0, &PV<v0x6383462f3ef0_0, 14, 14> {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x6383462f45e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x6383462f4d40, 4;
    %pad/u 32;
    %assign/vec4 v0x6383462f40a0_0, 0;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x6383462f4d40, 4;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x6383462f4d40, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x6383462f40a0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x6383462f4d40, 4;
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x6383462f4d40, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x6383462f4d40, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6383462f3ef0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x6383462f4d40, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6383462f40a0_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %vpi_call 7 68 "$display", "Slave %h: READ 0x%8x from 0x%13b", P_0x6383462f3c60, v0x6383462f40a0_0, &PV<v0x6383462f3ef0_0, 14, 14> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f4260_0, 0, 1;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x6383462f4f60;
T_9 ;
    %wait E_0x6383462d62b0;
    %load/vec4 v0x6383462f58a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6383462f5420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6383462f5e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6383462f5c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6383462f60c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6383462f5aa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6383462f56d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x6383462f5340_0;
    %assign/vec4 v0x6383462f5420_0, 0;
    %load/vec4 v0x6383462f5d30_0;
    %assign/vec4 v0x6383462f5e80_0, 0;
    %load/vec4 v0x6383462f5bd0_0;
    %assign/vec4 v0x6383462f5c70_0, 0;
    %load/vec4 v0x6383462f6020_0;
    %assign/vec4 v0x6383462f60c0_0, 0;
    %load/vec4 v0x6383462f59d0_0;
    %assign/vec4 v0x6383462f5aa0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x6383462f4f60;
T_10 ;
    %wait E_0x638346261ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6383462f5800_0, 0, 1;
    %load/vec4 v0x6383462f58a0_0;
    %load/vec4 v0x6383462f6370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x6383462f60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6383462f5c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x6383462f5f60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f6430, 0, 4;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x6383462f5f60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f6430, 0, 4;
    %load/vec4 v0x6383462f5f60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f6430, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6383462f5f60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f6430, 0, 4;
    %load/vec4 v0x6383462f5f60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f6430, 0, 4;
    %load/vec4 v0x6383462f5f60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f6430, 0, 4;
    %load/vec4 v0x6383462f5f60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6383462f6430, 0, 4;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f5800_0, 0, 1;
    %vpi_call 7 61 "$display", "Slave %h: WRITE 0x%8x to 0x%13b", P_0x6383462f5190, v0x6383462f5f60_0, &PV<v0x6383462f5420_0, 14, 14> {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x6383462f5c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x6383462f6430, 4;
    %pad/u 32;
    %assign/vec4 v0x6383462f5630_0, 0;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x6383462f6430, 4;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x6383462f6430, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x6383462f5630_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x6383462f6430, 4;
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x6383462f6430, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x6383462f6430, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6383462f5420_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x6383462f6430, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6383462f5630_0, 0;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %vpi_call 7 68 "$display", "Slave %h: READ 0x%8x from 0x%13b", P_0x6383462f5190, v0x6383462f5630_0, &PV<v0x6383462f5420_0, 14, 14> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f5800_0, 0, 1;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x6383462f1b50;
T_11 ;
    %wait E_0x6383462d63d0;
    %load/vec4 v0x6383462f1ff0_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6383462f36b0_0, 0, 3;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6383462f36b0_0, 0, 3;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f36b0_0, 0, 3;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6383462f36b0_0, 0, 3;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x6383462f1b50;
T_12 ;
    %wait E_0x6383462d62b0;
    %load/vec4 v0x6383462f23c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6383462f3790_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6383462f2500_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x6383462f22d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6383462f36b0_0;
    %assign/vec4 v0x6383462f3790_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x6383462cbce0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6383462f78e0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x6383462cbce0;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x6383462f78e0_0;
    %inv;
    %store/vec4 v0x6383462f78e0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x6383462cbce0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6383462f79a0_0, 0, 1;
    %delay 47, 0;
    %wait E_0x638346261ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f79a0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x6383462cbce0;
T_16 ;
    %vpi_call 2 23 "$dumpfile", "SoC_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6383462cbce0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x6383462f7da0;
T_17 ;
    %wait E_0x6383462f80d0;
    %delay 100, 0;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x6383462f8870_0, 0, 32;
    %pushi/vec4 2290649224, 0, 32;
    %store/vec4 v0x6383462f8950_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6383462f8a30_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x6383462f8670;
    %join;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x6383462f8870_0, 0, 32;
    %pushi/vec4 2576980377, 0, 32;
    %store/vec4 v0x6383462f8950_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f8a30_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x6383462f8670;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x6383462f8870_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x6383462f8950_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f8a30_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x6383462f8670;
    %join;
    %pushi/vec4 1107296256, 0, 32;
    %store/vec4 v0x6383462f8870_0, 0, 32;
    %pushi/vec4 305419892, 0, 32;
    %store/vec4 v0x6383462f8950_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f8a30_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x6383462f8670;
    %join;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x6383462f8870_0, 0, 32;
    %pushi/vec4 305419897, 0, 32;
    %store/vec4 v0x6383462f8950_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f8a30_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x6383462f8670;
    %join;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x6383462f8490_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f8590_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x6383462f8150;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x6383462f8490_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f8590_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x6383462f8150;
    %join;
    %pushi/vec4 1107296256, 0, 32;
    %store/vec4 v0x6383462f8490_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f8590_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x6383462f8150;
    %join;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x6383462f8490_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6383462f8590_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x6383462f8150;
    %join;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x6383462f8490_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6383462f8590_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x6383462f8150;
    %join;
    %delay 100, 0;
    %vpi_call 4 81 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x63834629f0b0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6383462f9420_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x63834629f0b0;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0x6383462f9420_0;
    %inv;
    %store/vec4 v0x6383462f9420_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x63834629f0b0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6383462f9600_0, 0, 1;
    %delay 100, 0;
    %wait E_0x6383462f8430;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f9600_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x63834629f0b0;
T_21 ;
    %vpi_call 8 26 "$dumpfile", "ahbl_master_tb.vcd" {0 0 0};
    %vpi_call 8 27 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 10000, 0;
    %vpi_call 8 29 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x63834629f0b0;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6383462f9560_0, 0, 1;
    %pushi/vec4 3135094511, 0, 32;
    %store/vec4 v0x6383462f94c0_0, 0, 32;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SoC_tb.v";
    "SoC.v";
    "ahbl_master.v";
    "ahbl_peripheral.v";
    "ahbl_splitter_3.v";
    "ahbl_slave.v";
    "ahbl_master_tb.v";
