Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 21:59:37 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                5.55e-03    0.148 1.28e+07    0.166 100.0
  U0_CLK_GATE (CLK_GATE)               1.51e-03 1.21e-03 1.72e+04 2.75e-03   1.6
  U0_ALU (ALU_16_bit)                     0.000 1.24e-02 4.20e+06 1.66e-02  10.0
    mult_56 (ALU_16_bit_DW02_mult_0)      0.000    0.000 1.65e+06 1.65e-03   1.0
    add_48 (ALU_16_bit_DW01_add_0)        0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_52 (ALU_16_bit_DW01_sub_0)        0.000    0.000 2.48e+05 2.48e-04   0.1
    div_60 (ALU_16_bit_DW_div_uns_0)      0.000    0.000 1.24e+06 1.24e-03   0.7
  U0_RegFile (Register_File_8_x_16)    1.03e-03 5.38e-02 1.72e+06 5.66e-02  34.0
  U0_SYS_CTRL (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                          0.000 9.95e-03 4.54e+05 1.04e-02   6.3
  U0_UART (UART)                       7.12e-04 2.85e-03 2.35e+06 5.90e-03   3.5
    u_rx (UART_RX)                     5.20e-04 2.69e-03 1.73e+06 4.94e-03   3.0
      u_strt_check (strt_check)           0.000 5.66e-05 1.16e+04 6.81e-05   0.0
      u_stop_check (stop_check)           0.000 1.13e-04 2.31e+04 1.36e-04   0.1
      u_parity_check (parity_check)    2.55e-06 1.18e-04 1.21e+05 2.42e-04   0.1
      u_deserializer (deserializer)       0.000 9.43e-04 3.02e+05 1.24e-03   0.7
      u_data_sampling (data_sampling)  3.02e-05 2.71e-04 5.22e+05 8.23e-04   0.5
      u_edge_bit_counter (edge_bit_counter)
                                       1.56e-04 7.80e-04 3.59e+05 1.30e-03   0.8
      u_RX_FSM (RX_FSM)                6.93e-05 3.91e-04 3.87e+05 8.47e-04   0.5
    u_tx (UART_TX)                     1.78e-04 1.39e-04 6.08e+05 9.26e-04   0.6
      u_TX_FSM (TX_FSM)                   0.000 1.96e-05 9.51e+04 1.15e-04   0.1
      u_serializer (serializer)           0.000 5.49e-05 2.24e+05 2.78e-04   0.2
      u_parity_calc (parity_calc)         0.000 4.49e-05 2.59e+05 3.04e-04   0.2
      u_mux (mux)                      3.56e-06 7.27e-06 2.53e+04 3.61e-05   0.0
  U1_ClkDiv (CLK_DIV_1)                3.52e-04 6.51e-04 8.14e+05 1.82e-03   1.1
    add_56 (CLK_DIV_1_DW01_inc_0)         0.000    0.000 9.76e+04 9.76e-05   0.1
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 4.49e+04 4.49e-05   0.0
  U0_ClkDiv (CLK_DIV_0)                4.24e-05 6.84e-04 8.06e+05 1.53e-03   0.9
    add_56 (CLK_DIV_0_DW01_inc_0)      2.24e-06 6.56e-06 9.74e+04 1.06e-04   0.1
  U0_PULSE_GEN (PULSE_GEN)                0.000 9.98e-06 2.32e+04 3.32e-05   0.0
  U0_UART_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                       1.09e-03 5.53e-02 2.11e+06 5.86e-02  35.2
    u_FIFO_RD (FIFO_RD_WIDTH3)            0.000 3.99e-05 2.26e+05 2.66e-04   0.2
    u_FIFO_WR (FIFO_WR_WIDTH3)            0.000 2.96e-03 1.90e+05 3.15e-03   1.9
    u_rd_DF_SYNC (FIFO_DF_SYNC_WIDTH3_1)
                                          0.000 5.79e-03 8.27e+04 5.87e-03   3.5
    u_wr_DF_SYNC (FIFO_DF_SYNC_WIDTH3_0)
                                          0.000 3.99e-05 7.48e+04 1.15e-04   0.1
    u_FIFO_MEM_CNTRL (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                       9.10e-04 4.65e-02 1.54e+06 4.89e-02  29.4
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 8.68e-03 1.72e+05 8.85e-03   5.3
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 1.30e-05 2.24e-03 2.53e+04 2.28e-03   1.4
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 2.08e-04 2.42e-04 2.40e+04 4.74e-04   0.3
1
