#arch #year2 

**CS220**
***
70% Exam
30% practical work
- 10 weeks of labs, 3% each, no repeats
***

### Main sections
- Combinational logic design
	- same in same out
	- calculations, etc
- sequential logic design
	- state machines, registers
	- time dependant (time signal from clock)
	- inputs and current state accounted
- memory technology
	- memory arrays, parity
	- Non Volatile Semiconductor devices (no power to contain contents)

All above presented in context of application circuits.