{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433973067757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433973067758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 16:51:07 2015 " "Processing started: Wed Jun 10 16:51:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433973067758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433973067758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433973067758 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433973068414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-tristate " "Found design unit 1: tristate-tristate" {  } { { "../../src/tristate.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080275 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../../src/tristate.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-fifo " "Found design unit 1: fifo-fifo" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080276 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-i2c " "Found design unit 1: i2c-i2c" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080278 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "../../src/leddcd.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080303 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "../../src/leddcd.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Found design unit 1: vga-behavioral" {  } { { "../../src/vga.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080315 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../src/vga.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_display-video_display " "Found design unit 1: video_display-video_display" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080317 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_display " "Found entity 1: video_display" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ycc2rgb-dataflow " "Found design unit 1: ycc2rgb-dataflow" {  } { { "../../src/ycc2rgb.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080323 ""} { "Info" "ISGN_ENTITY_NAME" "1 ycc2rgb " "Found entity 1: ycc2rgb" {  } { { "../../src/ycc2rgb.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tracker_constants " "Found design unit 1: tracker_constants" {  } { { "../../src/tracker_constants.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behavior " "Found design unit 1: sram-behavior" {  } { { "../../src/sram.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080325 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../../src/sram.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adv7180-adv7180 " "Found design unit 1: adv7180-adv7180" {  } { { "../../src/adv7180.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080341 ""} { "Info" "ISGN_ENTITY_NAME" "1 adv7180 " "Found entity 1: adv7180" {  } { { "../../src/adv7180.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433973080341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433973080341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_display " "Elaborating entity \"video_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433973080843 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_read_clk video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_read_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433973080922 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_write_clk video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_write_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433973080922 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_read_en video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_read_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433973080922 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_write_en video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_write_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_dout video_display.vhdl(146) " "Verilog HDL or VHDL warning at video_display.vhdl(146): object \"fifo_dout\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full video_display.vhdl(147) " "Verilog HDL or VHDL warning at video_display.vhdl(147): object \"fifo_full\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_empty video_display.vhdl(147) " "Verilog HDL or VHDL warning at video_display.vhdl(147): object \"fifo_empty\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2c_dout video_display.vhdl(153) " "VHDL Signal Declaration warning at video_display.vhdl(153): used implicit default value for signal \"i2c_dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset video_display.vhdl(241) " "VHDL Process Statement warning at video_display.vhdl(241): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i2c_config_clk video_display.vhdl(245) " "VHDL Process Statement warning at video_display.vhdl(245): signal \"i2c_config_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2c_data_clk video_display.vhdl(239) " "VHDL Process Statement warning at video_display.vhdl(239): inferring latch(es) for signal or variable \"i2c_data_clk\", which holds its previous value in one or more paths through the process" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "decimation video_display.vhdl(278) " "VHDL Variable Declaration warning at video_display.vhdl(278): used initial value expression for variable \"decimation\" because variable was never assigned a value" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 278 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset video_display.vhdl(280) " "VHDL Process Statement warning at video_display.vhdl(280): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_clk video_display.vhdl(239) " "Inferred latch for \"i2c_data_clk\" at video_display.vhdl(239)" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433973080923 "|video_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:ram_block " "Elaborating entity \"sram\" for hierarchy \"sram:ram_block\"" {  } { { "../../src/video_display.vhdl" "ram_block" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973080926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv7180 adv7180:decoder " "Elaborating entity \"adv7180\" for hierarchy \"adv7180:decoder\"" {  } { { "../../src/video_display.vhdl" "decoder" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973081511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ycc2rgb ycc2rgb:ycc2rgb_converter " "Elaborating entity \"ycc2rgb\" for hierarchy \"ycc2rgb:ycc2rgb_converter\"" {  } { { "../../src/video_display.vhdl" "ycc2rgb_converter" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973081562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_output " "Elaborating entity \"vga\" for hierarchy \"vga:vga_output\"" {  } { { "../../src/video_display.vhdl" "vga_output" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973081565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_i2c " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_i2c\"" {  } { { "../../src/video_display.vhdl" "fifo_i2c" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973081567 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_empty fifo.vhdl(60) " "VHDL Process Statement warning at fifo.vhdl(60): signal \"temp_empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433973081569 "|video_display|fifo:fifo_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c_master " "Elaborating entity \"i2c\" for hierarchy \"i2c:i2c_master\"" {  } { { "../../src/video_display.vhdl" "i2c_master" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973081570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_ct i2c.vhdl(62) " "Verilog HDL or VHDL warning at i2c.vhdl(62): object \"clock_ct\" assigned a value but never read" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433973081572 "|video_display|i2c:i2c_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ct i2c.vhdl(63) " "Verilog HDL or VHDL warning at i2c.vhdl(63): object \"data_ct\" assigned a value but never read" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433973081572 "|video_display|i2c:i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate i2c:i2c_master\|tristate:sda_map " "Elaborating entity \"tristate\" for hierarchy \"i2c:i2c_master\|tristate:sda_map\"" {  } { { "../../src/i2c.vhdl" "sda_map" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973081663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:led_output " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:led_output\"" {  } { { "../../src/video_display.vhdl" "led_output" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973081666 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset ram_block " "Port \"reset\" does not exist in macrofunction \"ram_block\"" {  } { { "../../src/video_display.vhdl" "ram_block" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 205 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433973081771 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1433973081776 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433973082012 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 10 16:51:22 2015 " "Processing ended: Wed Jun 10 16:51:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433973082012 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433973082012 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433973082012 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433973082012 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 18 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433973083071 ""}
