{
	"author": ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"],
	"booktitle": "HPCA",
	"crossref": "conf/hpca/2015",
	"dblpkey": "conf/hpca/AroraMPJT15",
	"doi": "10.1109/HPCA.2015.7056047",
	"ee": "http://dx.doi.org/10.1109/HPCA.2015.7056047",
	"pages": "366-377",
	"publisher": "IEEE",
	"stemmed": ["understand", "idl", "behavior", "and", "power", "gate", "mechan", "in", "the", "context", "of", "modern", "benchmark", "on", "cpu", "gpu", "integr", "system"],
	"tag": ["behaviour", "benchmark", "comprehension", "cpu", "gpu", "metric", "power management"],
	"title": "Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2015
}