// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixmul_HH_
#define _matrixmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrixmul_fadd_32bkb.h"
#include "matrixmul_fmul_32cud.h"
#include "matrixmul_mux_42_dEe.h"

namespace ap_rtl {

struct matrixmul : public sc_module {
    // Port declarations 48
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > a_4_Addr_A;
    sc_out< sc_logic > a_4_EN_A;
    sc_out< sc_lv<4> > a_4_WEN_A;
    sc_out< sc_lv<32> > a_4_Din_A;
    sc_in< sc_lv<32> > a_4_Dout_A;
    sc_out< sc_logic > a_4_Clk_A;
    sc_out< sc_logic > a_4_Rst_A;
    sc_out< sc_lv<32> > a_5_Addr_A;
    sc_out< sc_logic > a_5_EN_A;
    sc_out< sc_lv<4> > a_5_WEN_A;
    sc_out< sc_lv<32> > a_5_Din_A;
    sc_in< sc_lv<32> > a_5_Dout_A;
    sc_out< sc_logic > a_5_Clk_A;
    sc_out< sc_logic > a_5_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matrixmul(sc_module_name name);
    SC_HAS_PROCESS(matrixmul);

    ~matrixmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrixmul_fadd_32bkb<1,5,32,32,32>* matrixmul_fadd_32bkb_U1;
    matrixmul_fmul_32cud<1,4,32,32,32>* matrixmul_fmul_32cud_U2;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U3;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U4;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U5;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U6;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_310;
    sc_signal< sc_lv<3> > i_reg_321;
    sc_signal< sc_lv<3> > j_reg_332;
    sc_signal< sc_lv<32> > grp_fu_352_p3;
    sc_signal< sc_lv<32> > reg_359;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1420;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_417_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1420;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1420;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1420;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1420;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1420;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1420;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_423_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1424;
    sc_signal< sc_lv<3> > j_mid2_fu_441_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1429;
    sc_signal< sc_lv<1> > tmp_mid2_fu_455_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1436;
    sc_signal< sc_lv<3> > newIndex1_mid2_v_v_fu_463_p3;
    sc_signal< sc_lv<3> > newIndex1_mid2_v_v_reg_1456;
    sc_signal< sc_lv<3> > tmp_12_fu_471_p2;
    sc_signal< sc_lv<3> > tmp_12_reg_1461;
    sc_signal< sc_lv<1> > cond1_mid2_fu_499_p3;
    sc_signal< sc_lv<1> > cond1_mid2_reg_1479;
    sc_signal< sc_lv<1> > cond_mid2_fu_539_p3;
    sc_signal< sc_lv<1> > cond_mid2_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_cond_mid2_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_cond_mid2_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_cond_mid2_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_cond_mid2_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_cond_mid2_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_cond_mid2_reg_1485;
    sc_signal< sc_lv<2> > tmp_24_fu_553_p1;
    sc_signal< sc_lv<2> > tmp_24_reg_1499;
    sc_signal< sc_lv<1> > tmp_5_fu_584_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_1520;
    sc_signal< sc_lv<4> > tmp_8_cast_fu_589_p1;
    sc_signal< sc_lv<4> > tmp_8_cast_reg_1529;
    sc_signal< sc_lv<1> > sel_tmp5_fu_604_p2;
    sc_signal< sc_lv<1> > sel_tmp5_reg_1544;
    sc_signal< sc_lv<1> > sel_tmp7_fu_617_p2;
    sc_signal< sc_lv<1> > sel_tmp7_reg_1554;
    sc_signal< sc_lv<1> > sel_tmp9_fu_630_p2;
    sc_signal< sc_lv<1> > sel_tmp9_reg_1567;
    sc_signal< sc_lv<32> > b_copy_2_3_19_reg_1583;
    sc_signal< sc_lv<32> > tmp_6_fu_719_p6;
    sc_signal< sc_lv<32> > tmp_6_reg_1591;
    sc_signal< sc_lv<3> > j_1_fu_752_p2;
    sc_signal< sc_lv<3> > j_1_reg_1596;
    sc_signal< sc_lv<1> > sel_tmp1_fu_811_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_1611;
    sc_signal< sc_lv<32> > a_row_load_fu_822_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_1100_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1623;
    sc_signal< sc_lv<32> > tmp_9_fu_1113_p6;
    sc_signal< sc_lv<32> > tmp_9_reg_1628;
    sc_signal< sc_lv<32> > tmp_10_fu_1126_p6;
    sc_signal< sc_lv<32> > tmp_10_reg_1633;
    sc_signal< sc_lv<32> > a_row_load_1_fu_1232_p3;
    sc_signal< sc_lv<4> > tmp_22_fu_1240_p2;
    sc_signal< sc_lv<4> > tmp_22_reg_1653;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter1_tmp_22_reg_1653;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter2_tmp_22_reg_1653;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter3_tmp_22_reg_1653;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter4_tmp_22_reg_1653;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter5_tmp_22_reg_1653;
    sc_signal< sc_lv<32> > a_row_load_3_fu_1263_p3;
    sc_signal< sc_lv<32> > a_row_load_3_reg_1658;
    sc_signal< sc_lv<32> > a_row_load_2_fu_1277_p3;
    sc_signal< sc_lv<32> > grp_fu_348_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1668;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > tmp_11_1_reg_1673;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_1_reg_1673;
    sc_signal< sc_lv<32> > tmp_11_2_reg_1678;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_1678;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_11_2_reg_1678;
    sc_signal< sc_lv<32> > tmp_11_3_reg_1683;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_11_3_reg_1683;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_11_3_reg_1683;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_11_3_reg_1683;
    sc_signal< sc_lv<32> > grp_fu_343_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_1688;
    sc_signal< sc_lv<32> > tmp_12_1_reg_1693;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_12_2_reg_1698;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_12_3_reg_1703;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_314_p4;
    sc_signal< sc_lv<3> > i_phi_fu_325_p4;
    sc_signal< sc_lv<3> > j_phi_fu_336_p4;
    sc_signal< sc_lv<64> > tmp_13_fu_477_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_547_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_574_p3;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_598_p1;
    sc_signal< sc_lv<64> > tmp_17_fu_801_p3;
    sc_signal< sc_lv<64> > tmp_19_fu_1215_p3;
    sc_signal< sc_lv<64> > tmp_22_cast_fu_1295_p1;
    sc_signal< sc_lv<32> > a_row_load_s_fu_94;
    sc_signal< sc_lv<32> > a_row_load_9_fu_98;
    sc_signal< sc_lv<32> > a_row_load_8_fu_102;
    sc_signal< sc_lv<32> > a_row_load_7_fu_106;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_110;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_712_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_114;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_705_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_118;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_698_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_122;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_691_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_126;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_1093_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_130;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_1086_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_134;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_1079_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_138;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_1072_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_142;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_1065_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_146;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_1058_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_150;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_1051_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_154;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_1044_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_158;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_1037_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_162;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_1030_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_166;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_1023_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_170;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_1016_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > a_5_Addr_A_orig;
    sc_signal< sc_lv<32> > a_4_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_343_p0;
    sc_signal< sc_lv<32> > grp_fu_343_p1;
    sc_signal< sc_lv<32> > grp_fu_348_p0;
    sc_signal< sc_lv<32> > grp_fu_348_p1;
    sc_signal< sc_lv<2> > tmp_11_fu_369_p4;
    sc_signal< sc_lv<2> > tmp_3_fu_385_p4;
    sc_signal< sc_lv<4> > tmp_1_fu_395_p4;
    sc_signal< sc_lv<4> > arrayNo92_mask_fu_405_p2;
    sc_signal< sc_lv<1> > exitcond_fu_435_p2;
    sc_signal< sc_lv<3> > i_1_fu_429_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_449_p2;
    sc_signal< sc_lv<1> > tmp_fu_363_p2;
    sc_signal< sc_lv<2> > tmp_23_fu_483_p4;
    sc_signal< sc_lv<1> > icmp8_fu_493_p2;
    sc_signal< sc_lv<1> > icmp_fu_379_p2;
    sc_signal< sc_lv<2> > tmp_20_fu_507_p4;
    sc_signal< sc_lv<4> > tmp_1_mid1_fu_517_p4;
    sc_signal< sc_lv<4> > arrayNo92_mask_mid1_fu_527_p2;
    sc_signal< sc_lv<1> > cond_mid1_fu_533_p2;
    sc_signal< sc_lv<1> > cond_fu_411_p2;
    sc_signal< sc_lv<3> > tmp_14_fu_569_p2;
    sc_signal< sc_lv<4> > tmp_21_fu_592_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_609_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_622_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_643_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_651_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_667_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_635_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_659_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_675_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_683_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_719_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_719_p2;
    sc_signal< sc_lv<32> > tmp_6_fu_719_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_719_p4;
    sc_signal< sc_lv<3> > tmp_16_fu_796_p2;
    sc_signal< sc_lv<32> > sel_tmp4_fu_815_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_831_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_838_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_852_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_859_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_873_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_894_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_900_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_914_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_920_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_934_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_953_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_960_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_974_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_981_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_995_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_967_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_988_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_1002_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_1009_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_907_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_927_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_940_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_947_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_845_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_866_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_880_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_887_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_1100_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_1100_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_1100_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_1100_p4;
    sc_signal< sc_lv<32> > tmp_9_fu_1113_p1;
    sc_signal< sc_lv<32> > tmp_9_fu_1113_p2;
    sc_signal< sc_lv<32> > tmp_9_fu_1113_p3;
    sc_signal< sc_lv<32> > tmp_9_fu_1113_p4;
    sc_signal< sc_lv<32> > tmp_10_fu_1126_p1;
    sc_signal< sc_lv<32> > tmp_10_fu_1126_p2;
    sc_signal< sc_lv<32> > tmp_10_fu_1126_p3;
    sc_signal< sc_lv<32> > tmp_10_fu_1126_p4;
    sc_signal< sc_lv<3> > tmp_18_fu_1210_p2;
    sc_signal< sc_lv<32> > sel_tmp3_fu_1225_p3;
    sc_signal< sc_lv<4> > tmp_13_cast_fu_1207_p1;
    sc_signal< sc_lv<32> > sel_tmp_fu_1256_p3;
    sc_signal< sc_lv<32> > sel_tmp2_fu_1270_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state29;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<61> ap_const_lv61_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_a_4_Addr_A();
    void thread_a_4_Addr_A_orig();
    void thread_a_4_Clk_A();
    void thread_a_4_Din_A();
    void thread_a_4_EN_A();
    void thread_a_4_Rst_A();
    void thread_a_4_WEN_A();
    void thread_a_5_Addr_A();
    void thread_a_5_Addr_A_orig();
    void thread_a_5_Clk_A();
    void thread_a_5_Din_A();
    void thread_a_5_EN_A();
    void thread_a_5_Rst_A();
    void thread_a_5_WEN_A();
    void thread_a_row_load_1_fu_1232_p3();
    void thread_a_row_load_2_fu_1277_p3();
    void thread_a_row_load_3_fu_1263_p3();
    void thread_a_row_load_fu_822_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo92_mask_fu_405_p2();
    void thread_arrayNo92_mask_mid1_fu_527_p2();
    void thread_b_copy_0_3_14_fu_675_p3();
    void thread_b_copy_0_3_15_fu_683_p3();
    void thread_b_copy_0_3_16_fu_698_p3();
    void thread_b_copy_0_3_17_fu_705_p3();
    void thread_b_copy_0_3_18_fu_712_p3();
    void thread_b_copy_0_3_2_fu_635_p3();
    void thread_b_copy_0_3_3_fu_691_p3();
    void thread_b_copy_0_3_4_fu_622_p3();
    void thread_b_copy_0_3_5_fu_643_p3();
    void thread_b_copy_0_3_6_fu_651_p3();
    void thread_b_copy_0_3_7_fu_659_p3();
    void thread_b_copy_0_3_9_fu_667_p3();
    void thread_b_copy_0_3_fu_609_p3();
    void thread_b_copy_1_3_14_fu_880_p3();
    void thread_b_copy_1_3_15_fu_887_p3();
    void thread_b_copy_1_3_16_fu_1079_p3();
    void thread_b_copy_1_3_17_fu_1086_p3();
    void thread_b_copy_1_3_18_fu_1093_p3();
    void thread_b_copy_1_3_2_fu_845_p3();
    void thread_b_copy_1_3_3_fu_1072_p3();
    void thread_b_copy_1_3_4_fu_838_p3();
    void thread_b_copy_1_3_5_fu_852_p3();
    void thread_b_copy_1_3_6_fu_859_p3();
    void thread_b_copy_1_3_7_fu_866_p3();
    void thread_b_copy_1_3_9_fu_873_p3();
    void thread_b_copy_1_3_fu_831_p3();
    void thread_b_copy_2_3_14_fu_940_p3();
    void thread_b_copy_2_3_15_fu_947_p3();
    void thread_b_copy_2_3_16_fu_1051_p3();
    void thread_b_copy_2_3_17_fu_1058_p3();
    void thread_b_copy_2_3_18_fu_1065_p3();
    void thread_b_copy_2_3_2_fu_907_p3();
    void thread_b_copy_2_3_3_fu_1044_p3();
    void thread_b_copy_2_3_4_fu_900_p3();
    void thread_b_copy_2_3_5_fu_914_p3();
    void thread_b_copy_2_3_6_fu_920_p3();
    void thread_b_copy_2_3_7_fu_927_p3();
    void thread_b_copy_2_3_9_fu_934_p3();
    void thread_b_copy_2_3_fu_894_p3();
    void thread_b_copy_3_3_14_fu_1002_p3();
    void thread_b_copy_3_3_15_fu_1009_p3();
    void thread_b_copy_3_3_16_fu_1023_p3();
    void thread_b_copy_3_3_17_fu_1030_p3();
    void thread_b_copy_3_3_18_fu_1037_p3();
    void thread_b_copy_3_3_2_fu_967_p3();
    void thread_b_copy_3_3_3_fu_1016_p3();
    void thread_b_copy_3_3_4_fu_960_p3();
    void thread_b_copy_3_3_5_fu_974_p3();
    void thread_b_copy_3_3_6_fu_981_p3();
    void thread_b_copy_3_3_7_fu_988_p3();
    void thread_b_copy_3_3_9_fu_995_p3();
    void thread_b_copy_3_3_fu_953_p3();
    void thread_cond1_mid2_fu_499_p3();
    void thread_cond_fu_411_p2();
    void thread_cond_mid1_fu_533_p2();
    void thread_cond_mid2_fu_539_p3();
    void thread_exitcond_flatten_fu_417_p2();
    void thread_exitcond_fu_435_p2();
    void thread_grp_fu_343_p0();
    void thread_grp_fu_343_p1();
    void thread_grp_fu_348_p0();
    void thread_grp_fu_348_p1();
    void thread_grp_fu_352_p3();
    void thread_i_1_fu_429_p2();
    void thread_i_phi_fu_325_p4();
    void thread_icmp8_fu_493_p2();
    void thread_icmp_fu_379_p2();
    void thread_indvar_flatten_next_fu_423_p2();
    void thread_indvar_flatten_phi_fu_314_p4();
    void thread_j_1_fu_752_p2();
    void thread_j_mid2_fu_441_p3();
    void thread_j_phi_fu_336_p4();
    void thread_newIndex1_mid2_v_v_fu_463_p3();
    void thread_sel_tmp1_fu_811_p2();
    void thread_sel_tmp2_fu_1270_p3();
    void thread_sel_tmp3_fu_1225_p3();
    void thread_sel_tmp4_fu_815_p3();
    void thread_sel_tmp5_fu_604_p2();
    void thread_sel_tmp7_fu_617_p2();
    void thread_sel_tmp9_fu_630_p2();
    void thread_sel_tmp_fu_1256_p3();
    void thread_tmp_10_fu_1126_p1();
    void thread_tmp_10_fu_1126_p2();
    void thread_tmp_10_fu_1126_p3();
    void thread_tmp_10_fu_1126_p4();
    void thread_tmp_11_fu_369_p4();
    void thread_tmp_12_fu_471_p2();
    void thread_tmp_13_cast_fu_1207_p1();
    void thread_tmp_13_fu_477_p1();
    void thread_tmp_14_fu_569_p2();
    void thread_tmp_15_fu_574_p3();
    void thread_tmp_16_fu_796_p2();
    void thread_tmp_17_fu_801_p3();
    void thread_tmp_18_fu_1210_p2();
    void thread_tmp_19_fu_1215_p3();
    void thread_tmp_1_fu_395_p4();
    void thread_tmp_1_mid1_fu_517_p4();
    void thread_tmp_20_fu_507_p4();
    void thread_tmp_21_cast_fu_598_p1();
    void thread_tmp_21_fu_592_p2();
    void thread_tmp_22_cast_fu_1295_p1();
    void thread_tmp_22_fu_1240_p2();
    void thread_tmp_23_fu_483_p4();
    void thread_tmp_24_fu_553_p1();
    void thread_tmp_3_fu_385_p4();
    void thread_tmp_5_fu_584_p2();
    void thread_tmp_6_fu_719_p1();
    void thread_tmp_6_fu_719_p2();
    void thread_tmp_6_fu_719_p3();
    void thread_tmp_6_fu_719_p4();
    void thread_tmp_7_fu_1100_p1();
    void thread_tmp_7_fu_1100_p2();
    void thread_tmp_7_fu_1100_p3();
    void thread_tmp_7_fu_1100_p4();
    void thread_tmp_8_cast_fu_589_p1();
    void thread_tmp_8_fu_547_p1();
    void thread_tmp_9_fu_1113_p1();
    void thread_tmp_9_fu_1113_p2();
    void thread_tmp_9_fu_1113_p3();
    void thread_tmp_9_fu_1113_p4();
    void thread_tmp_fu_363_p2();
    void thread_tmp_mid1_fu_449_p2();
    void thread_tmp_mid2_fu_455_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
