Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 16:54:15 2022
| Host         : LAPTOP-J43FSPQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.904        0.000                      0                  372        0.236        0.000                      0                  372        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.904        0.000                      0                  372        0.236        0.000                      0                  372        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 4.608ns (50.506%)  route 4.516ns (49.494%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[4])
                                                      3.656    11.374 r  alutop/arith/temp0/P[4]
                         net (fo=1, routed)           1.158    12.532    alutop/arith/temp0_n_101
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.656 r  alutop/arith/M_regOut_q[4]_i_5/O
                         net (fo=2, routed)           0.469    13.124    alutop/arith/M_regOut_q[4]_i_5_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.248 r  alutop/arith/M_regOut_q[4]_i_3/O
                         net (fo=2, routed)           0.877    14.126    alutop/arith/M_regOut_q[4]_i_3_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.250 r  alutop/arith/M_regOut_q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.250    M_regOut_d[4]
    SLICE_X58Y71         FDRE                                         r  M_regOut_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.496    14.900    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  M_regOut_q_reg[4]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.031    15.154    M_regOut_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regZ_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 4.608ns (50.944%)  route 4.437ns (49.056%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[11])
                                                      3.656    11.374 f  alutop/arith/temp0/P[11]
                         net (fo=1, routed)           1.192    12.566    alutop/arith/temp0_n_94
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.690 f  alutop/arith/M_regOut_q[11]_i_6/O
                         net (fo=2, routed)           0.740    13.430    alutop/arith/M_regOut_q[11]_i_6_n_0
    SLICE_X53Y74         LUT4 (Prop_lut4_I1_O)        0.124    13.554 f  alutop/arith/M_regZ_q_i_3/O
                         net (fo=1, routed)           0.493    14.047    alutop/arith/M_regZ_q_i_3_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I1_O)        0.124    14.171 r  alutop/arith/M_regZ_q_i_1/O
                         net (fo=1, routed)           0.000    14.171    M_regZ_d
    SLICE_X49Y71         FDRE                                         r  M_regZ_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.429    14.833    clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  M_regZ_q_reg/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.029    15.085    M_regZ_q_reg
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 4.608ns (50.822%)  route 4.459ns (49.178%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[5])
                                                      3.656    11.374 r  alutop/arith/temp0/P[5]
                         net (fo=1, routed)           0.984    12.358    alutop/arith/temp0_n_100
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.482 r  alutop/arith/M_regOut_q[5]_i_6/O
                         net (fo=2, routed)           0.749    13.231    alutop/arith/M_regOut_q[5]_i_6_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.355 f  alutop/arith/M_regOut_q[5]_i_4/O
                         net (fo=2, routed)           0.714    14.069    alutop/arith/M_regOut_q[5]_i_4_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.193 r  alutop/arith/M_regOut_q[5]_i_1/O
                         net (fo=1, routed)           0.000    14.193    M_regOut_d[5]
    SLICE_X58Y71         FDRE                                         r  M_regOut_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.496    14.900    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  M_regOut_q_reg[5]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.031    15.154    M_regOut_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 4.608ns (51.367%)  route 4.363ns (48.633%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[12])
                                                      3.656    11.374 r  alutop/arith/temp0/P[12]
                         net (fo=1, routed)           0.993    12.367    alutop/arith/temp0_n_93
    SLICE_X53Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.491 r  alutop/arith/M_regOut_q[12]_i_5/O
                         net (fo=2, routed)           0.614    13.105    alutop/arith/M_regOut_q[12]_i_5_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.229 r  alutop/arith/M_regOut_q[12]_i_4/O
                         net (fo=2, routed)           0.744    13.973    alutop/arith/M_regOut_q[12]_i_4_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.097 r  alutop/arith/M_regOut_q[12]_i_1/O
                         net (fo=1, routed)           0.000    14.097    M_regOut_d[12]
    SLICE_X58Y76         FDRE                                         r  M_regOut_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.493    14.897    clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  M_regOut_q_reg[12]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.031    15.151    M_regOut_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 4.732ns (53.241%)  route 4.156ns (46.759%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[6])
                                                      3.656    11.374 r  alutop/arith/temp0/P[6]
                         net (fo=1, routed)           0.625    11.999    alutop/arith/temp0_n_99
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.123 r  alutop/arith/M_regZ_q_i_11/O
                         net (fo=2, routed)           0.713    12.836    alutop/arith/M_regZ_q_i_11_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.960 f  alutop/arith/M_regOut_q[6]_i_6/O
                         net (fo=1, routed)           0.306    13.266    alutop/arith/M_regOut_q[6]_i_6_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.390 f  alutop/arith/M_regOut_q[6]_i_4/O
                         net (fo=2, routed)           0.500    13.890    alutop/arith/M_regOut_q[6]_i_4_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.124    14.014 r  alutop/arith/M_regOut_q[6]_i_1/O
                         net (fo=1, routed)           0.000    14.014    M_regOut_d[6]
    SLICE_X57Y74         FDRE                                         r  M_regOut_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.426    14.830    clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  M_regOut_q_reg[6]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.031    15.084    M_regOut_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 4.732ns (53.415%)  route 4.127ns (46.585%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[9])
                                                      3.656    11.374 r  alutop/arith/temp0/P[9]
                         net (fo=1, routed)           0.759    12.133    alutop/arith/temp0_n_96
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.257 r  alutop/arith/M_regZ_q_i_10/O
                         net (fo=2, routed)           0.628    12.885    alutop/arith/M_regZ_q_i_10_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I2_O)        0.124    13.009 f  alutop/arith/M_regOut_q[9]_i_5/O
                         net (fo=1, routed)           0.314    13.323    alutop/arith/M_regOut_q[9]_i_5_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.447 r  alutop/arith/M_regOut_q[9]_i_4/O
                         net (fo=2, routed)           0.414    13.861    alutop/arith/M_regOut_q[9]_i_4_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.985 r  alutop/arith/M_regOut_q[9]_i_1/O
                         net (fo=1, routed)           0.000    13.985    M_regOut_d[9]
    SLICE_X57Y76         FDRE                                         r  M_regOut_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.428    14.832    clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  M_regOut_q_reg[9]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)        0.031    15.086    M_regOut_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 4.608ns (52.727%)  route 4.131ns (47.273%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[11])
                                                      3.656    11.374 r  alutop/arith/temp0/P[11]
                         net (fo=1, routed)           1.192    12.566    alutop/arith/temp0_n_94
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.690 r  alutop/arith/M_regOut_q[11]_i_6/O
                         net (fo=2, routed)           0.466    13.156    alutop/arith/M_regOut_q[11]_i_6_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.280 f  alutop/arith/M_regOut_q[11]_i_4/O
                         net (fo=2, routed)           0.461    13.741    alutop/arith/M_regOut_q[11]_i_4_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  alutop/arith/M_regOut_q[11]_i_1/O
                         net (fo=1, routed)           0.000    13.865    M_regOut_d[11]
    SLICE_X57Y74         FDRE                                         r  M_regOut_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.426    14.830    clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  M_regOut_q_reg[11]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.031    15.084    M_regOut_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 4.732ns (54.952%)  route 3.879ns (45.048%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[10])
                                                      3.656    11.374 r  alutop/arith/temp0/P[10]
                         net (fo=1, routed)           0.625    11.999    alutop/arith/temp0_n_95
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.123 r  alutop/arith/M_regZ_q_i_6/O
                         net (fo=2, routed)           0.567    12.690    alutop/arith/M_regZ_q_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.814 f  alutop/arith/M_regOut_q[10]_i_5/O
                         net (fo=1, routed)           0.507    13.321    alutop/arith/M_regOut_q[10]_i_5_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.445 r  alutop/arith/M_regOut_q[10]_i_4/O
                         net (fo=2, routed)           0.168    13.613    alutop/arith/M_regOut_q[10]_i_4_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.737 r  alutop/arith/M_regOut_q[10]_i_1/O
                         net (fo=1, routed)           0.000    13.737    M_regOut_d[10]
    SLICE_X53Y75         FDRE                                         r  M_regOut_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.425    14.829    clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  M_regOut_q_reg[10]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.029    15.081    M_regOut_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 4.608ns (53.387%)  route 4.023ns (46.613%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      3.656    11.374 r  alutop/arith/temp0/P[1]
                         net (fo=1, routed)           0.702    12.075    alutop/arith/temp0_n_104
    SLICE_X51Y70         LUT5 (Prop_lut5_I4_O)        0.124    12.199 r  alutop/arith/M_regZ_q_i_7/O
                         net (fo=2, routed)           0.892    13.092    alutop/arith/M_regZ_q_i_7_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.216 f  alutop/arith/M_regOut_q[1]_i_4/O
                         net (fo=2, routed)           0.418    13.633    alutop/arith/M_regOut_q[1]_i_4_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.757 r  alutop/arith/M_regOut_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.757    M_regOut_d[1]
    SLICE_X59Y73         FDRE                                         r  M_regOut_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.493    14.897    clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  M_regOut_q_reg[1]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)        0.031    15.151    M_regOut_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 4.608ns (53.804%)  route 3.956ns (46.196%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.542     5.126    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  M_states_q_reg[0]/Q
                         net (fo=149, routed)         1.252     6.834    alutop/arith/temp0_2[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  alutop/arith/temp0_i_3/O
                         net (fo=2, routed)           0.760     7.718    alutop/arith/B[13]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[13])
                                                      3.656    11.374 r  alutop/arith/temp0/P[13]
                         net (fo=1, routed)           0.812    12.186    alutop/arith/temp0_n_92
    SLICE_X50Y73         LUT5 (Prop_lut5_I4_O)        0.124    12.310 r  alutop/arith/M_regOut_q[13]_i_5/O
                         net (fo=2, routed)           0.478    12.788    alutop/arith/M_regOut_q[13]_i_5_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  alutop/arith/M_regOut_q[13]_i_4/O
                         net (fo=2, routed)           0.655    13.566    alutop/arith/M_regOut_q[13]_i_4_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.690 r  alutop/arith/M_regOut_q[13]_i_1/O
                         net (fo=1, routed)           0.000    13.690    M_regOut_d[13]
    SLICE_X57Y76         FDRE                                         r  M_regOut_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.428    14.832    clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  M_regOut_q_reg[13]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)        0.031    15.086    M_regOut_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.690    
  -------------------------------------------------------------------
                         slack                                  1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     1.502    reset_cond/CLK
    SLICE_X57Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.166     1.809    reset_cond/M_stage_d[3]
    SLICE_X56Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.822     2.012    reset_cond/CLK
    SLICE_X56Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X56Y71         FDSE (Hold_fdse_C_D)         0.059     1.573    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     1.502    reset_cond/CLK
    SLICE_X57Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.819    reset_cond/M_stage_d[2]
    SLICE_X57Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.824     2.014    reset_cond/CLK
    SLICE_X57Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X57Y69         FDSE (Hold_fdse_C_D)         0.070     1.572    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.583     1.527    seg/ctr/CLK
    SLICE_X64Y72         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.175     1.866    seg/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.043     1.909 r  seg/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    seg/ctr/M_ctr_d[0]
    SLICE_X64Y72         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.850     2.040    seg/ctr/CLK
    SLICE_X64Y72         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.133     1.660    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.388%)  route 0.226ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     1.502    reset_cond/CLK
    SLICE_X57Y69         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.226     1.869    reset_cond/M_stage_d[1]
    SLICE_X57Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.824     2.014    reset_cond/CLK
    SLICE_X57Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X57Y69         FDSE (Hold_fdse_C_D)         0.066     1.568    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.580     1.524    clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  M_counter_q_reg[27]/Q
                         net (fo=1, routed)           0.158     1.823    M_counter_q_reg_n_0_[27]
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  M_counter_q[24]_i_2/O
                         net (fo=1, routed)           0.000     1.868    M_counter_q[24]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.931 r  M_counter_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    M_counter_q_reg[24]_i_1_n_4
    SLICE_X61Y73         FDRE                                         r  M_counter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.846     2.036    clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  M_counter_q_reg[27]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.105     1.629    M_counter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.584     1.528    clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  M_counter_q_reg[11]/Q
                         net (fo=1, routed)           0.158     1.827    M_counter_q_reg_n_0_[11]
    SLICE_X61Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.872 r  M_counter_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.872    M_counter_q[8]_i_2_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    M_counter_q_reg[8]_i_1_n_4
    SLICE_X61Y69         FDRE                                         r  M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.851     2.041    clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  M_counter_q_reg[11]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.583     1.527    clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  M_counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  M_counter_q_reg[15]/Q
                         net (fo=1, routed)           0.158     1.826    M_counter_q_reg_n_0_[15]
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.871 r  M_counter_q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.871    M_counter_q[12]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.934 r  M_counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    M_counter_q_reg[12]_i_1_n_4
    SLICE_X61Y70         FDRE                                         r  M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.850     2.040    clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  M_counter_q_reg[15]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.105     1.632    M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.582     1.526    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  M_counter_q_reg[23]/Q
                         net (fo=1, routed)           0.158     1.825    M_counter_q_reg_n_0_[23]
    SLICE_X61Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.870 r  M_counter_q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.870    M_counter_q[20]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.933 r  M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    M_counter_q_reg[20]_i_1_n_4
    SLICE_X61Y72         FDRE                                         r  M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.849     2.038    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  M_counter_q_reg[23]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.105     1.631    M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.586     1.530    clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.158     1.829    M_counter_q_reg_n_0_[3]
    SLICE_X61Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.874 r  M_counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     1.874    M_counter_q[0]_i_3_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  M_counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    M_counter_q_reg[0]_i_1_n_4
    SLICE_X61Y67         FDRE                                         r  M_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.854     2.043    clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  M_counter_q_reg[3]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    M_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  M_counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  M_counter_q_reg[7]/Q
                         net (fo=1, routed)           0.158     1.828    M_counter_q_reg_n_0_[7]
    SLICE_X61Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.873 r  M_counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.873    M_counter_q[4]_i_2_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  M_counter_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    M_counter_q_reg[4]_i_1_n_4
    SLICE_X61Y68         FDRE                                         r  M_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.853     2.042    clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  M_counter_q_reg[7]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.105     1.634    M_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y67   M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69   M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69   M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   M_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   M_counter_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   M_counter_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   M_counter_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   M_counter_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   M_counter_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   seg/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   seg/ctr/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   seg/ctr/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   M_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   M_counter_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   M_counter_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74   M_counter_q_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   M_counter_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   M_counter_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   M_counter_q_reg[6]/C



