m255
K4
z2
13
cModel Technology
Z0 dE:\code\workspace_FPGA\spi_flash\spi_flash_read\prj\simulation\modelsim
!i10d 8192
!i10e 25
!i10f 100
T_opt
!s110 1662643753
VfB9o[>;V;FNaP@dRca;FH2
04 17 4 work tb_spi_flash_read fast 0
=1-48ba4e63e9b7-6319ee29-203-5c44
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.2;57
vacdc_check
Z1 !s110 1662643747
IXNWKbgSTeX4Q4@mlUI<TA3
Z2 V`JN@9S9cnhjKRR_L]QIcM3
Z3 dE:\code\workspace_FPGA\spi_flash\spi_flash_read\prj\simulation\modelsim
w1086255684
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/acdc_check.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/acdc_check.v
L0 20
Z4 OL;L;10.2;57
r1
31
Z5 o-vlog01compat -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z6 !s92 -vlog01compat -work work +incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 dAX[XSkf6z[HeD=kORS120
!s85 0
!s108 1662643747.461000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/parameter.v|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/acdc_check.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/acdc_check.v|
vflash_read_ctrl
Z7 !s110 1662643746
IhfY1:Ke=>j=9hm?FMHj:R3
R2
R3
w1662261194
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v
L0 1
R4
r1
31
R5
Z8 !s92 -vlog01compat -work work +incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 3D6f4g]0HFf?lLILz1Q2S2
!s85 0
!s108 1662643746.778000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl|E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v|
vinternal_logic
R1
IK`IaIA_iYF595kD@Icf=C3
R2
R3
w1086255746
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/internal_logic.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/internal_logic.v
L0 20
R4
r1
31
R5
R6
!i10b 1
!s100 5T@339_zQ0T0heo^oi=Jn3
!s85 0
!s108 1662643747.688000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/parameter.v|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/internal_logic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/internal_logic.v|
vkey_filter
R7
I[T8i63;H@EoUnfaUO0EIA3
R2
R3
w1655041439
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/key_filter.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/key_filter.v
L0 1
R4
r1
31
R5
R8
!i10b 1
!s100 mC5MAQ0F`DG^:YMESZXA91
!s85 0
!s108 1662643746.581000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl|E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/key_filter.v|
vm25p16
R1
I`Hi5jPXzcJA2:elJ>5`Kl3
R2
R3
w1086255776
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/M25p16.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/M25p16.v
L0 20
R4
r1
31
R5
R6
!i10b 1
!s100 [EIeg@V`Jo61?Yf8_?1b80
!s85 0
!s108 1662643747.915000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/parameter.v|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/M25p16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/M25p16.v|
vmemory_access
IL:h]en:CVYaTC3B[Ha6L31
R2
R3
w1086255824
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/memory_access.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/memory_access.v
L0 20
R4
r1
31
R5
R6
!s110 1662643748
!i10b 1
!s100 5<MH?c[`[z5jH3e0AW>MP2
!s85 0
!s108 1662643748.400000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/parameter.v|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/memory_access.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/M25P16_VG_V12/memory_access.v|
vscfifo_256x8
I`340Kf=8U07`5BRcSNLnI1
R2
R3
w1662185622
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v
L0 39
R4
r1
31
R5
R1
!i10b 1
!s100 PIDgT2HKBjRQD693fZ^kK0
!s85 0
!s108 1662643746.991000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v|
!s92 -vlog01compat -work work +incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vspi_flash_read
Ij<KjAOCjT_O0fD;2E:m4I0
R2
R3
w1662643656
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v
L0 1
R4
r1
31
R5
R7
R8
!i10b 1
!s100 >m5TNSeA48QPfBlo^9_VO1
!s85 0
!s108 1662643746.153000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl|E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v|
vtb_spi_flash_read
R1
I9X6US`7aYfFzSa69n^YzV2
R2
R3
w1662643259
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/tb_spi_flash_read.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/tb_spi_flash_read.v
L0 3
R4
r1
31
R5
!i10b 1
!s100 k>OCf@z9YZ:K7hXHohn^[2
!s85 0
!s108 1662643747.274000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/tb_spi_flash_read.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim|E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim/tb_spi_flash_read.v|
!s92 -vlog01compat -work work +incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/../sim -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vuart_tx
R7
IZ0?0^h31ghCH5i`UX;l==2
R2
R3
w1657762260
8E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/uart_tx.v
FE:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/uart_tx.v
L0 1
R4
r1
31
R5
R8
!i10b 1
!s100 @ZS2@9IRDhUJVnXK=d0_;3
!s85 0
!s108 1662643746.370000
!s107 E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl|E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/uart_tx.v|
