// Seed: 2221314351
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  reg id_4;
  always @(posedge id_3 or 1) begin
    repeat (id_2 == 1) begin
      if (id_3) begin
        id_2 = id_4;
        id_2 <= {1, 1};
      end
    end
    if (id_4) begin
      id_4 <= 1 * id_4;
    end
  end
  type_7(
      |id_1 - id_1, 1'b0
  );
  logic id_5;
endmodule
module module_1;
  logic id_4;
  type_7(
      1, id_5
  );
endmodule
