// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="ptcalc_top,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu13p-flga2577-1-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.846000,HLS_SYN_LAT=26,HLS_SYN_TPT=4,HLS_SYN_MEM=26,HLS_SYN_DSP=22,HLS_SYN_FF=3543,HLS_SYN_LUT=3313,HLS_VERSION=2019_2_1}" *)

module ptcalc_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pl2ptcalc_V,
        sf2ptcalc_inn_V,
        sf2ptcalc_mid_V,
        sf2ptcalc_out_V,
        ptcalc2mtc_V,
        ptcalc2mtc_V_ap_vld,
        ptcalc_debug_V,
        is_C_side
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [57:0] pl2ptcalc_V;
input  [63:0] sf2ptcalc_inn_V;
input  [63:0] sf2ptcalc_mid_V;
input  [63:0] sf2ptcalc_out_V;
output  [53:0] ptcalc2mtc_V;
output   ptcalc2mtc_V_ap_vld;
output  [57:0] ptcalc_debug_V;
input   is_C_side;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
reg   [57:0] pl2ptcalc_V_0_data_reg;
reg    pl2ptcalc_V_0_vld_reg;
reg    pl2ptcalc_V_0_ack_out;
reg   [63:0] sf2ptcalc_inn_V_0_data_reg;
reg    sf2ptcalc_inn_V_0_vld_reg;
reg    sf2ptcalc_inn_V_0_ack_out;
reg   [63:0] sf2ptcalc_mid_V_0_data_reg;
reg    sf2ptcalc_mid_V_0_vld_reg;
reg    sf2ptcalc_mid_V_0_ack_out;
reg   [63:0] sf2ptcalc_out_V_0_data_reg;
reg    sf2ptcalc_out_V_0_vld_reg;
reg    sf2ptcalc_out_V_0_ack_out;
reg   [53:0] ptcalc2mtc_V_1_data_reg;
reg   [53:0] ptcalc2mtc_V_1_data_in;
reg    ptcalc2mtc_V_1_vld_reg;
reg    ptcalc2mtc_V_1_vld_in;
reg    ptcalc2mtc_V_1_ack_in;
reg   [57:0] ptcalc_debug_V_1_data_reg;
reg    ptcalc_debug_V_1_vld_reg;
reg    ptcalc_debug_V_1_vld_in;
reg    ptcalc_debug_V_1_ack_in;
wire   [11:0] rsp_table_V_address0;
reg    rsp_table_V_ce0;
wire   [6:0] rsp_table_V_q0;
wire   [11:0] eta_table_V_address0;
reg    eta_table_V_ce0;
wire   [14:0] eta_table_V_q0;
reg   [6:0] params_a_2s_table_V_address0;
reg    params_a_2s_table_V_ce0;
wire   [15:0] params_a_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address0;
reg    params_p_2s_table_V_ce0;
wire   [18:0] params_p_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address1;
reg    params_p_2s_table_V_ce1;
wire   [18:0] params_p_2s_table_V_q1;
reg   [7:0] params_e_2s_table_V_address0;
reg    params_e_2s_table_V_ce0;
wire   [20:0] params_e_2s_table_V_q0;
reg   [5:0] params_a_3s_table_V_address0;
reg    params_a_3s_table_V_ce0;
wire   [23:0] params_a_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address0;
reg    params_p_3s_table_V_ce0;
wire   [18:0] params_p_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address1;
reg    params_p_3s_table_V_ce1;
wire   [18:0] params_p_3s_table_V_q1;
reg   [6:0] params_e_3s_table_V_address0;
reg    params_e_3s_table_V_ce0;
wire   [18:0] params_e_3s_table_V_q0;
wire   [11:0] inv_table_2_V_address0;
reg    inv_table_2_V_ce0;
wire   [29:0] inv_table_2_V_q0;
wire   [11:0] inv_table_V_address0;
reg    inv_table_V_ce0;
wire   [22:0] inv_table_V_q0;
reg   [17:0] p_Val2_12_reg_834;
reg   [17:0] p_Val2_12_reg_834_pp0_iter3_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [17:0] p_Val2_12_reg_834_pp0_iter4_reg;
reg   [21:0] p_Val2_59_reg_852;
reg   [21:0] p_Val2_59_reg_852_pp0_iter3_reg;
reg   [21:0] p_Val2_59_reg_852_pp0_iter4_reg;
reg   [21:0] p_Val2_59_reg_852_pp0_iter5_reg;
reg   [21:0] p_Val2_59_reg_852_pp0_iter6_reg;
reg   [11:0] empty_41_reg_887;
reg   [0:0] do_2s_assign_reg_905;
reg   [0:0] do_2s_assign_reg_905_pp0_iter3_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] do_2s_assign_reg_905_pp0_iter4_reg;
reg   [0:0] do_2s_assign_reg_905_pp0_iter5_reg;
reg   [4:0] reg_989;
wire   [0:0] tmp_V_fu_1001_p3;
wire   [0:0] ret_V_3_fu_1219_p2;
wire   [2:0] p_Result_99_fu_1243_p4;
reg   [4:0] reg_989_pp0_iter1_reg;
reg   [4:0] reg_993;
reg   [4:0] reg_993_pp0_iter1_reg;
reg   [4:0] reg_997;
reg   [4:0] reg_997_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3729;
reg   [0:0] tmp_V_reg_3729_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3729_pp0_iter2_reg;
reg   [0:0] tmp_V_reg_3729_pp0_iter3_reg;
reg   [0:0] tmp_V_reg_3729_pp0_iter4_reg;
reg   [0:0] tmp_V_reg_3729_pp0_iter5_reg;
wire   [20:0] tmp_V_1_fu_1009_p4;
reg   [20:0] tmp_V_1_reg_3733;
reg   [20:0] tmp_V_1_reg_3733_pp0_iter1_reg;
reg   [20:0] tmp_V_1_reg_3733_pp0_iter2_reg;
reg   [20:0] tmp_V_1_reg_3733_pp0_iter3_reg;
reg   [20:0] tmp_V_1_reg_3733_pp0_iter4_reg;
reg   [20:0] tmp_V_1_reg_3733_pp0_iter5_reg;
reg   [21:0] tmp_reg_3740;
reg   [21:0] tmp_reg_3740_pp0_iter1_reg;
reg   [21:0] tmp_reg_3740_pp0_iter2_reg;
reg   [21:0] tmp_reg_3740_pp0_iter3_reg;
reg   [21:0] tmp_reg_3740_pp0_iter4_reg;
reg   [21:0] tmp_reg_3740_pp0_iter5_reg;
reg   [13:0] p_Result_95_reg_3745;
reg   [13:0] p_Result_95_reg_3745_pp0_iter1_reg;
reg   [13:0] p_Result_96_reg_3750;
reg   [13:0] p_Result_96_reg_3750_pp0_iter1_reg;
reg   [13:0] p_Result_97_reg_3755;
reg   [13:0] p_Result_97_reg_3755_pp0_iter1_reg;
wire   [15:0] p_Val2_s_fu_1137_p4;
reg   [15:0] p_Val2_s_reg_3760;
reg   [15:0] p_Val2_1_reg_3767;
reg   [7:0] tmp_7_reg_3772;
reg   [7:0] tmp_7_reg_3772_pp0_iter1_reg;
reg   [7:0] tmp_7_reg_3772_pp0_iter2_reg;
reg   [7:0] tmp_7_reg_3772_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3777;
reg   [0:0] ret_V_3_reg_3777_pp0_iter1_reg;
reg   [0:0] ret_V_3_reg_3777_pp0_iter2_reg;
reg   [0:0] ret_V_3_reg_3777_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3777_pp0_iter4_reg;
reg   [0:0] ret_V_3_reg_3777_pp0_iter5_reg;
wire   [0:0] p_Repl2_s_fu_1225_p2;
reg   [0:0] p_Repl2_s_reg_3782;
reg   [0:0] p_Repl2_s_reg_3782_pp0_iter1_reg;
reg   [0:0] p_Repl2_s_reg_3782_pp0_iter2_reg;
reg   [0:0] p_Repl2_s_reg_3782_pp0_iter3_reg;
reg   [0:0] p_Repl2_s_reg_3782_pp0_iter4_reg;
reg   [0:0] p_Repl2_s_reg_3782_pp0_iter5_reg;
wire   [0:0] data_valid_mid_V_fu_1231_p2;
reg   [0:0] data_valid_mid_V_reg_3788;
reg   [0:0] data_valid_mid_V_reg_3788_pp0_iter1_reg;
reg   [0:0] data_valid_mid_V_reg_3788_pp0_iter2_reg;
reg   [0:0] data_valid_mid_V_reg_3788_pp0_iter3_reg;
reg   [0:0] data_valid_mid_V_reg_3788_pp0_iter4_reg;
reg   [0:0] data_valid_mid_V_reg_3788_pp0_iter5_reg;
wire   [0:0] p_Repl2_14_fu_1237_p2;
reg   [0:0] p_Repl2_14_reg_3794;
reg   [0:0] p_Repl2_14_reg_3794_pp0_iter1_reg;
reg   [0:0] p_Repl2_14_reg_3794_pp0_iter2_reg;
reg   [0:0] p_Repl2_14_reg_3794_pp0_iter3_reg;
reg   [0:0] p_Repl2_14_reg_3794_pp0_iter4_reg;
reg   [0:0] p_Repl2_14_reg_3794_pp0_iter5_reg;
reg   [2:0] p_Result_99_reg_3800;
reg   [2:0] p_Result_99_reg_3800_pp0_iter1_reg;
reg   [2:0] p_Result_99_reg_3800_pp0_iter2_reg;
reg   [2:0] p_Result_99_reg_3800_pp0_iter3_reg;
reg   [2:0] p_Result_99_reg_3800_pp0_iter4_reg;
reg   [2:0] p_Result_99_reg_3800_pp0_iter5_reg;
wire   [3:0] trunc_ln647_6_fu_1253_p1;
reg   [3:0] trunc_ln647_6_reg_3804;
reg   [3:0] trunc_ln647_6_reg_3804_pp0_iter1_reg;
wire   [3:0] trunc_ln647_7_fu_1257_p1;
reg   [3:0] trunc_ln647_7_reg_3809;
reg   [3:0] trunc_ln647_7_reg_3809_pp0_iter1_reg;
wire   [3:0] trunc_ln647_8_fu_1261_p1;
reg   [3:0] trunc_ln647_8_reg_3814;
reg   [3:0] trunc_ln647_8_reg_3814_pp0_iter1_reg;
wire   [10:0] sub_ln1192_fu_1285_p2;
reg   [10:0] sub_ln1192_reg_3819;
wire   [15:0] sub_ln728_fu_1291_p2;
reg   [15:0] sub_ln728_reg_3824;
wire   [3:0] trunc_ln647_4_fu_1297_p1;
reg   [3:0] trunc_ln647_4_reg_3829;
reg   [3:0] trunc_ln647_4_reg_3829_pp0_iter1_reg;
wire   [3:0] trunc_ln647_5_fu_1301_p1;
reg   [3:0] trunc_ln647_5_reg_3834;
reg   [3:0] trunc_ln647_5_reg_3834_pp0_iter1_reg;
wire   [3:0] trunc_ln647_2_fu_1305_p1;
reg   [3:0] trunc_ln647_2_reg_3839;
reg   [3:0] trunc_ln647_2_reg_3839_pp0_iter1_reg;
wire   [3:0] trunc_ln647_3_fu_1309_p1;
reg   [3:0] trunc_ln647_3_reg_3844;
reg   [3:0] trunc_ln647_3_reg_3844_pp0_iter1_reg;
wire   [3:0] trunc_ln647_fu_1313_p1;
reg   [3:0] trunc_ln647_reg_3849;
reg   [3:0] trunc_ln647_reg_3849_pp0_iter1_reg;
wire   [3:0] trunc_ln647_1_fu_1317_p1;
reg   [3:0] trunc_ln647_1_reg_3854;
reg   [3:0] trunc_ln647_1_reg_3854_pp0_iter1_reg;
wire  signed [43:0] ret_V_39_fu_3632_p2;
reg  signed [43:0] ret_V_39_reg_3859;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
reg    ap_block_state27_pp0_stage2_iter6;
reg    ap_block_pp0_stage2_11001;
reg   [0:0] p_Result_46_reg_3864;
reg   [0:0] is_C_side_read_reg_3869;
reg   [0:0] is_C_side_read_reg_3869_pp0_iter1_reg;
reg   [0:0] is_C_side_read_reg_3869_pp0_iter2_reg;
reg   [0:0] is_C_side_read_reg_3869_pp0_iter3_reg;
reg   [0:0] is_C_side_read_reg_3869_pp0_iter4_reg;
reg   [0:0] is_C_side_read_reg_3869_pp0_iter5_reg;
wire   [15:0] p_Val2_9_fu_1364_p3;
reg   [15:0] p_Val2_9_reg_3874;
wire   [0:0] icmp_ln851_fu_1383_p2;
reg   [0:0] icmp_ln851_reg_3879;
reg   [11:0] trunc_ln2_reg_3884;
wire  signed [41:0] ret_V_40_fu_3639_p2;
reg  signed [41:0] ret_V_40_reg_3891;
reg  signed [21:0] p_Val2_14_reg_3901;
reg   [6:0] p_Val2_58_reg_3906;
wire   [30:0] mul_ln68_3_fu_3645_p2;
reg   [30:0] mul_ln68_3_reg_3911;
wire   [30:0] mul_ln68_2_fu_3651_p2;
reg   [30:0] mul_ln68_2_reg_3916;
wire   [30:0] mul_ln68_1_fu_3657_p2;
reg   [30:0] mul_ln68_1_reg_3921;
wire   [30:0] mul_ln68_fu_3663_p2;
reg   [30:0] mul_ln68_reg_3926;
wire  signed [28:0] ret_V_42_fu_3669_p2;
reg  signed [28:0] ret_V_42_reg_3931;
reg   [17:0] trunc_ln180_3_reg_3936;
reg   [17:0] trunc_ln180_2_reg_3941;
reg   [17:0] trunc_ln180_1_reg_3946;
reg   [17:0] trunc_ln_reg_3951;
wire   [11:0] p_Result_107_fu_1536_p4;
wire   [14:0] p_Result_108_fu_1543_p4;
wire   [11:0] p_Result_105_fu_1568_p1;
wire   [14:0] p_Result_106_fu_1580_p1;
wire  signed [21:0] sext_ln703_3_fu_1590_p1;
wire   [11:0] p_Result_103_fu_1600_p1;
wire   [14:0] p_Result_104_fu_1612_p1;
wire  signed [21:0] sext_ln703_2_fu_1622_p1;
wire   [11:0] p_Result_101_fu_1632_p1;
wire   [14:0] p_Result_102_fu_1644_p1;
wire  signed [21:0] sext_ln703_1_fu_1654_p1;
wire   [0:0] icmp_ln879_4_fu_1664_p2;
reg   [0:0] icmp_ln879_4_reg_4016;
wire   [0:0] icmp_ln879_6_fu_1680_p2;
reg   [0:0] icmp_ln879_6_reg_4021;
wire   [0:0] icmp_ln879_8_fu_1704_p2;
reg   [0:0] icmp_ln879_8_reg_4026;
wire   [0:0] or_ln55_fu_1718_p2;
reg   [0:0] or_ln55_reg_4031;
wire   [0:0] icmp_ln879_10_fu_1738_p2;
reg   [0:0] icmp_ln879_10_reg_4036;
wire   [0:0] icmp_ln879_12_fu_1776_p2;
reg   [0:0] icmp_ln879_12_reg_4041;
wire   [0:0] icmp_ln879_13_fu_1804_p2;
reg   [0:0] icmp_ln879_13_reg_4046;
wire   [0:0] icmp_ln879_14_fu_1810_p2;
reg   [0:0] icmp_ln879_14_reg_4052;
wire   [0:0] or_ln61_fu_1824_p2;
reg   [0:0] or_ln61_reg_4057;
wire   [0:0] icmp_ln879_16_fu_1844_p2;
reg   [0:0] icmp_ln879_16_reg_4062;
wire   [0:0] or_ln63_fu_1858_p2;
reg   [0:0] or_ln63_reg_4068;
wire   [0:0] icmp_ln879_18_fu_1878_p2;
reg   [0:0] icmp_ln879_18_reg_4074;
wire   [0:0] or_ln65_fu_1892_p2;
reg   [0:0] or_ln65_reg_4080;
wire   [3:0] select_ln879_fu_1906_p3;
reg   [3:0] select_ln879_reg_4086;
wire   [0:0] icmp_ln879_19_fu_1914_p2;
reg   [0:0] icmp_ln879_19_reg_4091;
wire   [3:0] select_ln122_fu_2134_p3;
reg   [3:0] select_ln122_reg_4096;
wire   [0:0] icmp_ln879_49_fu_2142_p2;
reg   [0:0] icmp_ln879_49_reg_4101;
wire   [0:0] or_ln70_fu_2168_p2;
reg   [0:0] or_ln70_reg_4106;
wire   [0:0] icmp_ln879_50_fu_2214_p2;
reg   [0:0] icmp_ln879_50_reg_4111;
wire   [4:0] select_ln76_fu_2234_p3;
reg   [4:0] select_ln76_reg_4117;
wire   [0:0] icmp_ln879_51_fu_2242_p2;
reg   [0:0] icmp_ln879_51_reg_4122;
wire   [0:0] tmp_26_fu_2248_p3;
reg   [0:0] tmp_26_reg_4128;
reg   [0:0] tmp_26_reg_4128_pp0_iter3_reg;
reg   [0:0] tmp_26_reg_4128_pp0_iter4_reg;
reg   [0:0] tmp_26_reg_4128_pp0_iter5_reg;
reg   [0:0] tmp_26_reg_4128_pp0_iter6_reg;
wire   [0:0] p_Result_s_42_fu_2278_p2;
reg   [0:0] p_Result_s_42_reg_4134;
wire   [0:0] p_Result_54_fu_2284_p2;
reg   [0:0] p_Result_54_reg_4139;
wire   [0:0] trunc_ln851_3_fu_2290_p1;
reg   [0:0] trunc_ln851_3_reg_4144;
reg   [11:0] trunc_ln851_1_reg_4149;
wire   [0:0] icmp_ln851_2_fu_2316_p2;
reg   [0:0] icmp_ln851_2_reg_4156;
reg   [11:0] trunc_ln851_2_reg_4161;
wire   [4:0] select_ln132_fu_2500_p3;
reg   [4:0] select_ln132_reg_4168;
wire   [0:0] icmp_ln879_43_fu_2508_p2;
reg   [0:0] icmp_ln879_43_reg_4173;
wire   [0:0] icmp_ln879_44_fu_2514_p2;
reg   [0:0] icmp_ln879_44_reg_4178;
wire   [0:0] icmp_ln879_45_fu_2520_p2;
reg   [0:0] icmp_ln879_45_reg_4184;
wire   [0:0] icmp_ln879_46_fu_2526_p2;
reg   [0:0] icmp_ln879_46_reg_4189;
wire   [0:0] icmp_ln879_47_fu_2532_p2;
reg   [0:0] icmp_ln879_47_reg_4195;
wire   [0:0] icmp_ln879_48_fu_2538_p2;
reg   [0:0] icmp_ln879_48_reg_4200;
wire   [5:0] select_ln879_3_fu_2725_p3;
reg   [5:0] select_ln879_3_reg_4206;
wire   [5:0] select_ln879_4_fu_2862_p3;
reg   [5:0] select_ln879_4_reg_4221;
reg   [5:0] select_ln879_4_reg_4221_pp0_iter3_reg;
wire   [6:0] index_a_V_fu_2869_p3;
reg   [6:0] index_a_V_reg_4227;
wire   [29:0] p_Val2_61_fu_2887_p3;
reg   [29:0] p_Val2_61_reg_4243;
wire   [9:0] index_p_V_fu_2909_p2;
reg   [9:0] index_p_V_reg_4248;
reg   [9:0] index_p_V_reg_4248_pp0_iter3_reg;
wire   [23:0] p_Val2_62_fu_2942_p3;
reg  signed [23:0] p_Val2_62_reg_4274;
reg   [15:0] params_a_2s_table_V_3_reg_4279;
reg   [23:0] params_a_3s_table_V_3_reg_4284;
wire   [18:0] grp_fu_981_p3;
reg  signed [18:0] empty_44_reg_4299;
wire   [10:0] zext_ln215_1_fu_2962_p1;
reg   [10:0] zext_ln215_1_reg_4304;
wire   [52:0] grp_fu_2956_p2;
reg   [52:0] ret_V_43_reg_4330;
wire  signed [12:0] p_Val2_64_fu_3017_p3;
reg  signed [12:0] p_Val2_64_reg_4345;
reg  signed [11:0] p_Val2_63_reg_4351;
reg  signed [11:0] p_Val2_63_reg_4351_pp0_iter4_reg;
reg  signed [11:0] p_Val2_63_reg_4351_pp0_iter5_reg;
reg  signed [18:0] empty_45_reg_4358;
wire   [18:0] empty_46_fu_3071_p3;
reg  signed [18:0] empty_46_reg_4363;
reg   [18:0] params_p_2s_table_V_5_reg_4373;
reg   [18:0] params_p_3s_table_V_5_reg_4388;
wire  signed [30:0] ret_V_45_fu_3675_p2;
reg  signed [30:0] ret_V_45_reg_4398;
wire  signed [30:0] ret_V_46_fu_3681_p2;
reg  signed [30:0] ret_V_46_reg_4403;
wire  signed [30:0] ret_V_47_fu_3687_p2;
reg  signed [30:0] ret_V_47_reg_4408;
wire  signed [25:0] ret_V_48_fu_3693_p2;
reg  signed [25:0] ret_V_48_reg_4413;
wire   [23:0] p_Val2_65_fu_3189_p2;
reg  signed [23:0] p_Val2_65_reg_4423;
wire   [23:0] p_Val2_66_fu_3195_p2;
reg  signed [23:0] p_Val2_66_reg_4428;
reg  signed [11:0] tmp_27_reg_4433;
wire   [20:0] add_ln700_fu_3210_p2;
reg   [20:0] add_ln700_reg_4438;
wire   [7:0] index_e_V_fu_3216_p3;
reg   [7:0] index_e_V_reg_4443;
wire  signed [36:0] ret_V_49_fu_3699_p2;
reg  signed [36:0] ret_V_49_reg_4460;
wire  signed [37:0] ret_V_50_fu_3705_p2;
reg  signed [37:0] ret_V_50_reg_4465;
reg   [11:0] ibin_V_1_reg_4470;
reg   [11:0] corr_V_reg_4485;
wire   [20:0] empty_48_fu_3327_p3;
reg  signed [20:0] empty_48_reg_4490;
wire  signed [11:0] p_Val2_67_fu_3354_p2;
reg  signed [11:0] p_Val2_67_reg_4510;
reg  signed [11:0] p_Val2_67_reg_4510_pp0_iter6_reg;
wire   [20:0] empty_47_fu_3358_p3;
reg  signed [20:0] empty_47_reg_4517;
reg   [14:0] p_Val2_50_reg_4522;
reg   [20:0] params_e_2s_table_V_5_reg_4532;
reg   [18:0] params_e_3s_table_V_5_reg_4542;
wire  signed [32:0] ret_V_52_fu_3711_p2;
reg  signed [32:0] ret_V_52_reg_4547;
wire  signed [32:0] ret_V_53_fu_3717_p2;
reg  signed [32:0] ret_V_53_reg_4552;
reg   [11:0] tmp_14_reg_4557;
wire   [53:0] p_Result_94_fu_3390_p3;
wire   [20:0] p_Val2_42_fu_3416_p3;
reg   [20:0] p_Val2_42_reg_4567;
reg   [20:0] tmp_12_reg_4572;
wire   [23:0] p_Val2_68_fu_3442_p2;
reg  signed [23:0] p_Val2_68_reg_4577;
wire   [53:0] p_Result_98_fu_3448_p4;
wire  signed [38:0] ret_V_54_fu_3723_p2;
reg  signed [38:0] ret_V_54_reg_4587;
wire   [53:0] p_Result_100_fu_3463_p7;
reg   [11:0] corr_V_1_reg_4597;
wire   [53:0] p_Result_19_fu_3600_p11;
wire   [57:0] p_Result_20_fu_3621_p5;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage2_subdone;
wire   [17:0] ap_phi_reg_pp0_iter0_p_Val2_12_reg_834;
reg   [17:0] ap_phi_reg_pp0_iter1_p_Val2_12_reg_834;
reg   [17:0] ap_phi_reg_pp0_iter2_p_Val2_12_reg_834;
wire   [21:0] ap_phi_reg_pp0_iter0_p_Val2_59_reg_852;
reg   [21:0] ap_phi_reg_pp0_iter1_p_Val2_59_reg_852;
reg   [21:0] ap_phi_reg_pp0_iter2_p_Val2_59_reg_852;
wire   [14:0] ap_phi_reg_pp0_iter1_empty_reg_870;
reg   [14:0] ap_phi_reg_pp0_iter2_empty_reg_870;
wire   [11:0] ap_phi_reg_pp0_iter1_empty_41_reg_887;
reg   [11:0] ap_phi_reg_pp0_iter2_empty_41_reg_887;
wire   [0:0] ap_phi_reg_pp0_iter1_do_2s_assign_reg_905;
reg   [0:0] ap_phi_reg_pp0_iter2_do_2s_assign_reg_905;
wire   [1:0] ap_phi_reg_pp0_iter1_p_Val2_60_reg_928;
reg   [1:0] ap_phi_reg_pp0_iter2_p_Val2_60_reg_928;
reg   [1:0] ap_phi_reg_pp0_iter3_p_Val2_60_reg_928;
reg   [1:0] ap_phi_reg_pp0_iter4_p_Val2_60_reg_928;
reg   [1:0] ap_phi_reg_pp0_iter5_p_Val2_60_reg_928;
reg   [1:0] ap_phi_reg_pp0_iter6_p_Val2_60_reg_928;
wire   [63:0] zext_ln544_fu_1435_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln544_14_fu_2764_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln544_15_fu_2786_p1;
wire   [63:0] zext_ln544_2_fu_2877_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln544_3_fu_2924_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln544_5_fu_2936_p1;
wire   [63:0] zext_ln544_7_fu_2971_p1;
wire   [63:0] zext_ln544_9_fu_2983_p1;
wire   [63:0] zext_ln544_6_fu_3005_p1;
wire   [63:0] zext_ln544_4_fu_3079_p1;
wire   [63:0] zext_ln544_8_fu_3089_p1;
wire   [63:0] zext_ln544_13_fu_3229_p1;
wire   [63:0] zext_ln544_11_fu_3262_p1;
wire   [63:0] zext_ln544_1_fu_3335_p1;
wire   [63:0] zext_ln544_12_fu_3344_p1;
wire   [63:0] zext_ln544_10_fu_3366_p1;
reg    ap_block_pp0_stage2_01001;
wire    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
reg   [0:0] grp_fu_981_p0;
wire   [20:0] tmp_V_5_fu_1053_p4;
wire   [0:0] tmp_V_2_fu_1029_p3;
wire   [0:0] icmp_ln879_fu_1177_p2;
wire   [20:0] tmp_V_6_fu_1063_p4;
wire   [0:0] tmp_V_3_fu_1037_p3;
wire   [0:0] icmp_ln879_1_fu_1189_p2;
wire   [20:0] tmp_V_7_fu_1073_p4;
wire   [0:0] tmp_V_4_fu_1045_p3;
wire   [0:0] icmp_ln879_2_fu_1201_p2;
wire   [0:0] data_valid_out_V_1_fu_1207_p2;
wire   [0:0] data_valid_inn_V_1_fu_1183_p2;
wire   [0:0] or_ln135_fu_1213_p2;
wire   [0:0] data_valid_mid_V_2_fu_1195_p2;
wire   [0:0] tmp_V_8_fu_1113_p3;
wire   [0:0] tmp_V_9_fu_1121_p3;
wire   [0:0] tmp_V_10_fu_1129_p3;
wire   [10:0] trunc_ln1_fu_1265_p4;
wire   [10:0] trunc_ln728_1_fu_1275_p4;
wire   [15:0] z_out_V_fu_1157_p4;
wire  signed [27:0] p_Val2_57_fu_1321_p3;
wire  signed [15:0] p_Result_109_fu_1339_p4;
wire   [15:0] xs_V_1_fu_1348_p2;
reg   [15:0] p_Result_110_fu_1354_p4;
wire   [1:0] trunc_ln851_fu_1371_p1;
wire   [12:0] p_Result_12_fu_1375_p3;
wire   [11:0] add_ln851_fu_1417_p2;
wire   [0:0] p_Result_47_fu_1410_p3;
wire   [11:0] select_ln851_fu_1422_p3;
wire   [11:0] ibin_V_fu_1428_p3;
wire   [21:0] tmp_9_fu_1440_p4;
wire   [22:0] lhs_V_fu_1449_p3;
wire   [22:0] shl_ln_fu_1403_p3;
wire   [22:0] ret_V_41_fu_1457_p2;
wire   [7:0] tmp_5_fu_1562_p3;
wire   [9:0] tmp_6_fu_1572_p3;
wire   [14:0] zext_ln708_2_fu_1533_p1;
wire   [14:0] zext_ln708_1_fu_1530_p1;
wire   [14:0] deflection_V_2_fu_1584_p2;
wire   [7:0] tmp_3_fu_1594_p3;
wire   [9:0] tmp_4_fu_1604_p3;
wire   [14:0] zext_ln708_fu_1527_p1;
wire   [14:0] deflection_V_1_fu_1616_p2;
wire   [7:0] tmp_1_fu_1626_p3;
wire   [9:0] tmp_2_fu_1636_p3;
wire   [14:0] deflection_V_fu_1648_p2;
wire   [0:0] icmp_ln879_5_fu_1670_p2;
wire   [1:0] zext_ln879_fu_1676_p1;
wire   [1:0] select_ln53_fu_1686_p3;
wire   [0:0] icmp_ln879_7_fu_1698_p2;
wire   [2:0] select_ln55_1_fu_1710_p3;
wire   [2:0] zext_ln53_fu_1694_p1;
wire   [0:0] icmp_ln879_9_fu_1732_p2;
wire   [0:0] or_ln57_fu_1752_p2;
wire   [2:0] select_ln57_1_fu_1744_p3;
wire   [2:0] select_ln55_fu_1724_p3;
wire   [2:0] select_ln57_fu_1758_p3;
wire   [0:0] icmp_ln879_11_fu_1770_p2;
wire   [0:0] or_ln59_fu_1790_p2;
wire   [3:0] select_ln59_1_fu_1782_p3;
wire   [3:0] zext_ln57_fu_1766_p1;
wire   [3:0] select_ln61_1_fu_1816_p3;
wire   [3:0] select_ln59_fu_1796_p3;
wire   [0:0] icmp_ln879_15_fu_1838_p2;
wire   [3:0] select_ln63_1_fu_1850_p3;
wire   [3:0] select_ln61_fu_1830_p3;
wire   [0:0] icmp_ln879_17_fu_1872_p2;
wire   [3:0] select_ln65_1_fu_1884_p3;
wire   [3:0] select_ln63_fu_1864_p3;
wire   [0:0] icmp_ln879_3_fu_1658_p2;
wire   [3:0] select_ln65_fu_1898_p3;
wire   [0:0] icmp_ln879_20_fu_1920_p2;
wire   [0:0] icmp_ln879_22_fu_1936_p2;
wire   [0:0] icmp_ln879_21_fu_1930_p2;
wire   [0:0] or_ln112_fu_1950_p2;
wire   [1:0] select_ln112_1_fu_1942_p3;
wire   [1:0] zext_ln879_2_fu_1926_p1;
wire   [1:0] select_ln112_fu_1956_p3;
wire   [0:0] icmp_ln879_24_fu_1974_p2;
wire   [0:0] icmp_ln879_23_fu_1968_p2;
wire   [0:0] or_ln114_fu_1988_p2;
wire   [2:0] select_ln114_1_fu_1980_p3;
wire   [2:0] zext_ln112_fu_1964_p1;
wire   [0:0] icmp_ln879_26_fu_2008_p2;
wire   [0:0] icmp_ln879_25_fu_2002_p2;
wire   [0:0] or_ln116_fu_2022_p2;
wire   [2:0] select_ln116_1_fu_2014_p3;
wire   [2:0] select_ln114_fu_1994_p3;
wire   [2:0] select_ln116_fu_2028_p3;
wire   [0:0] icmp_ln879_28_fu_2046_p2;
wire   [0:0] icmp_ln879_27_fu_2040_p2;
wire   [0:0] or_ln118_fu_2060_p2;
wire   [3:0] select_ln118_1_fu_2052_p3;
wire   [3:0] zext_ln116_fu_2036_p1;
wire   [0:0] icmp_ln879_30_fu_2080_p2;
wire   [0:0] icmp_ln879_29_fu_2074_p2;
wire   [0:0] or_ln120_fu_2094_p2;
wire   [3:0] select_ln120_1_fu_2086_p3;
wire   [3:0] select_ln118_fu_2066_p3;
wire   [0:0] icmp_ln879_32_fu_2114_p2;
wire   [0:0] icmp_ln879_31_fu_2108_p2;
wire   [0:0] or_ln122_fu_2128_p2;
wire   [3:0] select_ln122_1_fu_2120_p3;
wire   [3:0] select_ln120_fu_2100_p3;
wire   [3:0] select_ln68_fu_2148_p3;
wire   [4:0] select_ln70_1_fu_2160_p3;
wire   [4:0] zext_ln68_4_fu_2156_p1;
wire   [4:0] select_ln72_1_fu_2182_p3;
wire   [4:0] select_ln70_fu_2174_p3;
wire   [4:0] select_ln74_1_fu_2198_p3;
wire   [4:0] select_ln72_fu_2190_p3;
wire   [0:0] or_ln76_fu_2228_p2;
wire   [4:0] select_ln76_1_fu_2220_p3;
wire   [4:0] select_ln74_fu_2206_p3;
wire   [21:0] sub_ln703_fu_2256_p2;
wire   [21:0] p_Val2_19_fu_2262_p3;
wire   [37:0] tmp_s_fu_2270_p3;
wire   [7:0] trunc_ln851_4_fu_2304_p1;
wire   [13:0] p_Result_15_fu_2308_p3;
wire   [0:0] icmp_ln879_34_fu_2341_p2;
wire   [0:0] icmp_ln879_33_fu_2335_p2;
wire   [0:0] or_ln124_fu_2355_p2;
wire   [3:0] select_ln124_1_fu_2347_p3;
wire   [3:0] select_ln124_fu_2361_p3;
wire   [0:0] icmp_ln879_36_fu_2378_p2;
wire   [0:0] icmp_ln879_35_fu_2372_p2;
wire   [0:0] or_ln126_fu_2392_p2;
wire   [4:0] select_ln126_1_fu_2384_p3;
wire   [4:0] zext_ln124_fu_2368_p1;
wire   [0:0] icmp_ln879_38_fu_2412_p2;
wire   [0:0] icmp_ln879_37_fu_2406_p2;
wire   [0:0] or_ln128_fu_2426_p2;
wire   [4:0] select_ln128_1_fu_2418_p3;
wire   [4:0] select_ln126_fu_2398_p3;
wire   [0:0] icmp_ln879_40_fu_2446_p2;
wire   [0:0] icmp_ln879_39_fu_2440_p2;
wire   [0:0] or_ln130_fu_2460_p2;
wire   [4:0] select_ln130_1_fu_2452_p3;
wire   [4:0] select_ln128_fu_2432_p3;
wire   [0:0] icmp_ln879_42_fu_2480_p2;
wire   [0:0] icmp_ln879_41_fu_2474_p2;
wire   [0:0] or_ln132_fu_2494_p2;
wire   [4:0] select_ln132_1_fu_2486_p3;
wire   [4:0] select_ln130_fu_2466_p3;
wire   [4:0] select_ln78_1_fu_2544_p3;
wire   [4:0] select_ln80_1_fu_2557_p3;
wire   [4:0] select_ln78_fu_2551_p3;
wire   [4:0] select_ln82_1_fu_2571_p3;
wire   [4:0] select_ln80_fu_2564_p3;
wire   [4:0] select_ln82_fu_2578_p3;
wire   [4:0] zext_ln879_1_fu_2332_p1;
wire   [4:0] select_ln879_1_fu_2585_p3;
wire   [4:0] select_ln85_fu_2596_p3;
wire   [5:0] select_ln87_1_fu_2607_p3;
wire   [5:0] zext_ln85_fu_2603_p1;
wire   [5:0] select_ln89_1_fu_2621_p3;
wire   [5:0] select_ln87_fu_2614_p3;
wire   [0:0] or_ln91_fu_2642_p2;
wire   [5:0] select_ln91_1_fu_2635_p3;
wire   [5:0] select_ln89_fu_2628_p3;
wire   [0:0] or_ln93_fu_2661_p2;
wire   [5:0] select_ln93_1_fu_2654_p3;
wire   [5:0] select_ln91_fu_2646_p3;
wire   [5:0] select_ln95_1_fu_2673_p3;
wire   [5:0] select_ln93_fu_2665_p3;
wire   [5:0] select_ln97_1_fu_2687_p3;
wire   [5:0] select_ln95_fu_2680_p3;
wire   [0:0] and_ln879_fu_2701_p2;
wire   [5:0] select_ln97_fu_2694_p3;
wire   [0:0] xor_ln879_fu_2714_p2;
wire   [0:0] and_ln879_1_fu_2719_p2;
wire   [5:0] zext_ln879_3_fu_2592_p1;
wire   [5:0] select_ln879_2_fu_2706_p3;
wire   [13:0] p_Result_14_fu_2733_p3;
wire   [0:0] icmp_ln851_1_fu_2740_p2;
wire   [11:0] add_ln851_1_fu_2746_p2;
wire   [11:0] select_ln851_1_fu_2751_p3;
wire   [11:0] ibin_V_2_fu_2758_p3;
wire   [11:0] add_ln851_2_fu_2769_p2;
wire   [11:0] select_ln851_2_fu_2774_p3;
wire   [11:0] ibin_V_3_fu_2780_p3;
wire   [0:0] or_ln134_fu_2798_p2;
wire   [4:0] select_ln134_1_fu_2791_p3;
wire   [0:0] or_ln136_fu_2816_p2;
wire   [4:0] select_ln136_1_fu_2809_p3;
wire   [4:0] select_ln134_fu_2802_p3;
wire   [0:0] or_ln138_fu_2835_p2;
wire   [4:0] select_ln138_1_fu_2828_p3;
wire   [4:0] select_ln136_fu_2820_p3;
wire   [4:0] select_ln138_fu_2839_p3;
wire   [0:0] sel_tmp5_fu_2851_p2;
wire   [0:0] and_ln879_2_fu_2857_p2;
wire   [5:0] zext_ln138_fu_2847_p1;
wire   [29:0] zext_ln24_fu_2883_p1;
wire   [8:0] shl_ln1_fu_2898_p3;
wire   [9:0] zext_ln214_1_fu_2905_p1;
wire   [9:0] zext_ln214_fu_2895_p1;
wire   [6:0] ret_V_22_fu_2919_p2;
wire   [9:0] ret_V_23_fu_2930_p2;
wire  signed [23:0] sext_ln203_fu_2915_p1;
wire   [29:0] grp_fu_2956_p0;
wire   [10:0] ret_V_25_fu_2965_p2;
wire   [10:0] ret_V_27_fu_2977_p2;
wire   [11:0] p_Val2_s_40_fu_2989_p3;
wire   [10:0] ret_V_24_fu_3000_p2;
wire  signed [12:0] sext_ln703_fu_2996_p1;
wire   [12:0] phimod_V_1_fu_3011_p2;
wire  signed [20:0] sext_ln728_fu_3033_p1;
wire   [20:0] trunc_ln728_fu_3036_p1;
wire   [20:0] empty_43_fu_3039_p3;
wire   [25:0] zext_ln703_1_cast_fu_3024_p4;
wire   [25:0] rhs_V_fu_3047_p3;
wire   [25:0] ret_V_44_fu_3055_p2;
wire   [10:0] ret_V_26_fu_3084_p2;
wire   [32:0] t_V_fu_3110_p3;
wire   [34:0] grp_fu_3122_p0;
wire   [32:0] grp_fu_3122_p1;
wire   [18:0] p_Val2_29_fu_3128_p3;
wire   [18:0] p_Val2_27_fu_3140_p3;
wire   [18:0] p_Val2_26_fu_3150_p3;
wire   [23:0] p_Result_112_fu_3158_p4;
wire  signed [23:0] p_Val2_51_cast_fu_3146_p1;
wire   [23:0] p_Result_113_fu_3167_p4;
wire  signed [23:0] p_Val2_53_cast_fu_3136_p1;
wire   [20:0] tmp_8_fu_3176_p4;
wire  signed [20:0] sext_ln703_4_fu_3185_p1;
wire   [7:0] ret_V_30_fu_3223_p2;
wire   [66:0] grp_fu_3122_p2;
wire   [7:0] ret_V_28_fu_3257_p2;
wire   [11:0] tmp_10_fu_3272_p4;
wire   [20:0] rhs_V_1_fu_3281_p3;
wire   [11:0] tmp_11_fu_3294_p4;
wire   [20:0] rhs_V_2_fu_3303_p3;
wire   [20:0] add_ln700_1_fu_3289_p2;
wire   [20:0] ret_V_51_fu_3311_p2;
wire  signed [20:0] sext_ln203_4_fu_3268_p1;
wire   [7:0] ret_V_29_fu_3339_p2;
wire  signed [20:0] sext_ln203_2_fu_3350_p1;
wire  signed [20:0] sext_ln203_3_fu_3402_p1;
wire   [20:0] p_Val2_43_fu_3405_p3;
wire  signed [20:0] sext_ln203_1_fu_3398_p1;
wire   [23:0] p_Result_114_fu_3424_p4;
wire  signed [23:0] p_Val2_74_cast_fu_3412_p1;
wire   [11:0] tmp_13_fu_3480_p4;
wire   [20:0] rhs_V_3_fu_3489_p3;
wire   [20:0] add_ln700_2_fu_3476_p2;
wire   [20:0] ret_V_55_fu_3497_p2;
wire   [11:0] p_Val2_69_fu_3518_p2;
wire   [1:0] trunc_ln718_fu_3543_p1;
wire   [0:0] r_fu_3547_p2;
wire   [0:0] tmp_28_fu_3535_p3;
wire   [0:0] tmp_29_fu_3559_p3;
wire   [0:0] or_ln412_fu_3553_p2;
wire   [0:0] and_ln415_fu_3567_p2;
wire   [7:0] zext_ln415_fu_3573_p1;
wire   [7:0] ptcalc_pt_V_fu_3525_p4;
wire   [12:0] zext_ln708_3_fu_3522_p1;
wire   [12:0] ptcalc_eta_V_fu_3583_p2;
wire   [12:0] ptcalc_eta_V_2_fu_3589_p3;
wire  signed [13:0] sext_ln253_fu_3596_p1;
wire   [7:0] p_Val2_70_fu_3577_p2;
wire   [0:0] p_Val2_71_fu_3513_p2;
wire   [15:0] ret_V_39_fu_3632_p0;
wire   [25:0] ret_V_40_fu_3639_p0;
wire   [15:0] mul_ln68_3_fu_3645_p0;
wire   [15:0] mul_ln68_3_fu_3645_p1;
wire   [15:0] mul_ln68_2_fu_3651_p0;
wire   [15:0] mul_ln68_2_fu_3651_p1;
wire   [15:0] mul_ln68_1_fu_3657_p0;
wire   [15:0] mul_ln68_1_fu_3657_p1;
wire   [15:0] mul_ln68_fu_3663_p0;
wire   [15:0] mul_ln68_fu_3663_p1;
wire   [6:0] ret_V_42_fu_3669_p1;
wire  signed [11:0] ret_V_45_fu_3675_p1;
wire  signed [30:0] sext_ln1352_fu_3098_p1;
wire  signed [11:0] ret_V_46_fu_3681_p1;
wire  signed [11:0] ret_V_47_fu_3687_p1;
wire  signed [12:0] ret_V_48_fu_3693_p0;
wire  signed [25:0] sext_ln1352_3_fu_3107_p1;
wire  signed [12:0] ret_V_48_fu_3693_p1;
wire  signed [11:0] ret_V_52_fu_3711_p1;
wire  signed [32:0] sext_ln1352_5_fu_3374_p1;
wire  signed [11:0] ret_V_53_fu_3717_p1;
wire   [14:0] ret_V_54_fu_3723_p1;
reg    grp_fu_2956_ce;
reg    grp_fu_3122_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to6;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [52:0] grp_fu_2956_p00;
wire   [66:0] grp_fu_3122_p10;
wire   [30:0] mul_ln68_1_fu_3657_p10;
wire   [30:0] mul_ln68_2_fu_3651_p10;
wire   [30:0] mul_ln68_3_fu_3645_p10;
wire   [30:0] mul_ln68_fu_3663_p10;
wire   [28:0] ret_V_42_fu_3669_p10;
wire   [38:0] ret_V_54_fu_3723_p10;
reg    ap_condition_599;
reg    ap_condition_606;
reg    ap_condition_611;
reg    ap_condition_616;
reg    ap_condition_959;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 pl2ptcalc_V_0_data_reg = 58'd0;
#0 pl2ptcalc_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_inn_V_0_data_reg = 64'd0;
#0 sf2ptcalc_inn_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_mid_V_0_data_reg = 64'd0;
#0 sf2ptcalc_mid_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_out_V_0_data_reg = 64'd0;
#0 sf2ptcalc_out_V_0_vld_reg = 1'b0;
#0 ptcalc2mtc_V_1_data_reg = 54'd0;
#0 ptcalc2mtc_V_1_vld_reg = 1'b0;
#0 ptcalc_debug_V_1_data_reg = 58'd0;
#0 ptcalc_debug_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

ptcalc_top_rsp_tabkb #(
    .DataWidth( 7 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
rsp_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rsp_table_V_address0),
    .ce0(rsp_table_V_ce0),
    .q0(rsp_table_V_q0)
);

ptcalc_top_eta_tacud #(
    .DataWidth( 15 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
eta_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(eta_table_V_address0),
    .ce0(eta_table_V_ce0),
    .q0(eta_table_V_q0)
);

ptcalc_top_paramsdEe #(
    .DataWidth( 16 ),
    .AddressRange( 86 ),
    .AddressWidth( 7 ))
params_a_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_2s_table_V_address0),
    .ce0(params_a_2s_table_V_ce0),
    .q0(params_a_2s_table_V_q0)
);

ptcalc_top_paramseOg #(
    .DataWidth( 19 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
params_p_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_2s_table_V_address0),
    .ce0(params_p_2s_table_V_ce0),
    .q0(params_p_2s_table_V_q0),
    .address1(params_p_2s_table_V_address1),
    .ce1(params_p_2s_table_V_ce1),
    .q1(params_p_2s_table_V_q1)
);

ptcalc_top_paramsfYi #(
    .DataWidth( 21 ),
    .AddressRange( 172 ),
    .AddressWidth( 8 ))
params_e_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_2s_table_V_address0),
    .ce0(params_e_2s_table_V_ce0),
    .q0(params_e_2s_table_V_q0)
);

ptcalc_top_paramsg8j #(
    .DataWidth( 24 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
params_a_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_3s_table_V_address0),
    .ce0(params_a_3s_table_V_ce0),
    .q0(params_a_3s_table_V_q0)
);

ptcalc_top_paramshbi #(
    .DataWidth( 19 ),
    .AddressRange( 180 ),
    .AddressWidth( 8 ))
params_p_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_3s_table_V_address0),
    .ce0(params_p_3s_table_V_ce0),
    .q0(params_p_3s_table_V_q0),
    .address1(params_p_3s_table_V_address1),
    .ce1(params_p_3s_table_V_ce1),
    .q1(params_p_3s_table_V_q1)
);

ptcalc_top_paramsibs #(
    .DataWidth( 19 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
params_e_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_3s_table_V_address0),
    .ce0(params_e_3s_table_V_ce0),
    .q0(params_e_3s_table_V_q0)
);

ptcalc_top_inv_tajbC #(
    .DataWidth( 30 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_2_V_address0),
    .ce0(inv_table_2_V_ce0),
    .q0(inv_table_2_V_q0)
);

ptcalc_top_inv_takbM #(
    .DataWidth( 23 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_V_address0),
    .ce0(inv_table_V_ce0),
    .q0(inv_table_V_q0)
);

ptcalc_top_mul_30lbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 53 ))
ptcalc_top_mul_30lbW_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2956_p0),
    .din1(p_Val2_62_reg_4274),
    .ce(grp_fu_2956_ce),
    .dout(grp_fu_2956_p2)
);

ptcalc_top_mul_35mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 67 ))
ptcalc_top_mul_35mb6_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3122_p0),
    .din1(grp_fu_3122_p1),
    .ce(grp_fu_3122_ce),
    .dout(grp_fu_3122_p2)
);

ptcalc_top_mul_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
ptcalc_top_mul_muncg_U3(
    .din0(ret_V_39_fu_3632_p0),
    .din1(p_Val2_57_fu_1321_p3),
    .dout(ret_V_39_fu_3632_p2)
);

ptcalc_top_mul_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 42 ))
ptcalc_top_mul_muocq_U4(
    .din0(ret_V_40_fu_3639_p0),
    .din1(p_Result_109_fu_1339_p4),
    .dout(ret_V_40_fu_3639_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U5(
    .din0(mul_ln68_3_fu_3645_p0),
    .din1(mul_ln68_3_fu_3645_p1),
    .dout(mul_ln68_3_fu_3645_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U6(
    .din0(mul_ln68_2_fu_3651_p0),
    .din1(mul_ln68_2_fu_3651_p1),
    .dout(mul_ln68_2_fu_3651_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U7(
    .din0(mul_ln68_1_fu_3657_p0),
    .din1(mul_ln68_1_fu_3657_p1),
    .dout(mul_ln68_1_fu_3657_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U8(
    .din0(mul_ln68_fu_3663_p0),
    .din1(mul_ln68_fu_3663_p1),
    .dout(mul_ln68_fu_3663_p2)
);

ptcalc_top_mul_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 29 ))
ptcalc_top_mul_muqcK_U9(
    .din0(p_Val2_14_reg_3901),
    .din1(ret_V_42_fu_3669_p1),
    .dout(ret_V_42_fu_3669_p2)
);

ptcalc_top_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_murcU_U10(
    .din0(empty_44_reg_4299),
    .din1(ret_V_45_fu_3675_p1),
    .dout(ret_V_45_fu_3675_p2)
);

ptcalc_top_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_murcU_U11(
    .din0(empty_45_reg_4358),
    .din1(ret_V_46_fu_3681_p1),
    .dout(ret_V_46_fu_3681_p2)
);

ptcalc_top_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_murcU_U12(
    .din0(empty_46_reg_4363),
    .din1(ret_V_47_fu_3687_p1),
    .dout(ret_V_47_fu_3687_p2)
);

ptcalc_top_mul_musc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
ptcalc_top_mul_musc4_U13(
    .din0(ret_V_48_fu_3693_p0),
    .din1(ret_V_48_fu_3693_p1),
    .dout(ret_V_48_fu_3693_p2)
);

ptcalc_top_mul_mutde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 37 ))
ptcalc_top_mul_mutde_U14(
    .din0(p_Val2_65_reg_4423),
    .din1(p_Val2_64_reg_4345),
    .dout(ret_V_49_fu_3699_p2)
);

ptcalc_top_mul_muudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 38 ))
ptcalc_top_mul_muudo_U15(
    .din0(p_Val2_66_reg_4428),
    .din1(tmp_27_reg_4433),
    .dout(ret_V_50_fu_3705_p2)
);

ptcalc_top_mul_muvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
ptcalc_top_mul_muvdy_U16(
    .din0(empty_47_reg_4517),
    .din1(ret_V_52_fu_3711_p1),
    .dout(ret_V_52_fu_3711_p2)
);

ptcalc_top_mul_muvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
ptcalc_top_mul_muvdy_U17(
    .din0(empty_48_reg_4490),
    .din1(ret_V_53_fu_3717_p1),
    .dout(ret_V_53_fu_3717_p2)
);

ptcalc_top_mul_muwdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
ptcalc_top_mul_muwdI_U18(
    .din0(p_Val2_68_reg_4577),
    .din1(ret_V_54_fu_3723_p1),
    .dout(ret_V_54_fu_3723_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_905 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_905 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_905 <= ap_phi_reg_pp0_iter1_do_2s_assign_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_959)) begin
        if ((1'b1 == ap_condition_616)) begin
            ap_phi_reg_pp0_iter2_empty_41_reg_887 <= p_Result_101_fu_1632_p1;
        end else if ((1'b1 == ap_condition_611)) begin
            ap_phi_reg_pp0_iter2_empty_41_reg_887 <= p_Result_103_fu_1600_p1;
        end else if ((1'b1 == ap_condition_606)) begin
            ap_phi_reg_pp0_iter2_empty_41_reg_887 <= p_Result_105_fu_1568_p1;
        end else if ((1'b1 == ap_condition_599)) begin
            ap_phi_reg_pp0_iter2_empty_41_reg_887 <= p_Result_107_fu_1536_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_empty_41_reg_887 <= ap_phi_reg_pp0_iter1_empty_41_reg_887;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_959)) begin
        if ((1'b1 == ap_condition_616)) begin
            ap_phi_reg_pp0_iter2_empty_reg_870 <= p_Result_102_fu_1644_p1;
        end else if ((1'b1 == ap_condition_611)) begin
            ap_phi_reg_pp0_iter2_empty_reg_870 <= p_Result_104_fu_1612_p1;
        end else if ((1'b1 == ap_condition_606)) begin
            ap_phi_reg_pp0_iter2_empty_reg_870 <= p_Result_106_fu_1580_p1;
        end else if ((1'b1 == ap_condition_599)) begin
            ap_phi_reg_pp0_iter2_empty_reg_870 <= p_Result_108_fu_1543_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_empty_reg_870 <= ap_phi_reg_pp0_iter1_empty_reg_870;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_959)) begin
        if ((1'b1 == ap_condition_616)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_reg_834 <= trunc_ln_reg_3951;
        end else if ((1'b1 == ap_condition_611)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_reg_834 <= trunc_ln180_1_reg_3946;
        end else if ((1'b1 == ap_condition_606)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_reg_834 <= trunc_ln180_2_reg_3941;
        end else if ((1'b1 == ap_condition_599)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_reg_834 <= trunc_ln180_3_reg_3936;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_reg_834 <= ap_phi_reg_pp0_iter1_p_Val2_12_reg_834;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_959)) begin
        if ((1'b1 == ap_condition_616)) begin
            ap_phi_reg_pp0_iter2_p_Val2_59_reg_852 <= sext_ln703_1_fu_1654_p1;
        end else if ((1'b1 == ap_condition_611)) begin
            ap_phi_reg_pp0_iter2_p_Val2_59_reg_852 <= sext_ln703_2_fu_1622_p1;
        end else if ((1'b1 == ap_condition_606)) begin
            ap_phi_reg_pp0_iter2_p_Val2_59_reg_852 <= sext_ln703_3_fu_1590_p1;
        end else if ((1'b1 == ap_condition_599)) begin
            ap_phi_reg_pp0_iter2_p_Val2_59_reg_852 <= {{ret_V_42_reg_3931[27:6]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_59_reg_852 <= ap_phi_reg_pp0_iter1_p_Val2_59_reg_852;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter2_p_Val2_60_reg_928 <= 2'd2;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_p_Val2_60_reg_928 <= 2'd3;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_p_Val2_60_reg_928 <= ap_phi_reg_pp0_iter1_p_Val2_60_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b1;
    end else if (((ptcalc2mtc_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln700_reg_4438 <= add_ln700_fu_3210_p2;
        p_Val2_65_reg_4423 <= p_Val2_65_fu_3189_p2;
        p_Val2_66_reg_4428 <= p_Val2_66_fu_3195_p2;
        tmp_27_reg_4433 <= {{ret_V_48_reg_4413[25:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_12_reg_834 <= ap_phi_reg_pp0_iter0_p_Val2_12_reg_834;
        ap_phi_reg_pp0_iter1_p_Val2_59_reg_852 <= ap_phi_reg_pp0_iter0_p_Val2_59_reg_852;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_Val2_60_reg_928 <= ap_phi_reg_pp0_iter2_p_Val2_60_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_p_Val2_60_reg_928 <= ap_phi_reg_pp0_iter3_p_Val2_60_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_p_Val2_60_reg_928 <= ap_phi_reg_pp0_iter4_p_Val2_60_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_Val2_60_reg_928 <= ap_phi_reg_pp0_iter5_p_Val2_60_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter5_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        corr_V_1_reg_4597 <= {{ret_V_55_fu_3497_p2[20:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3777_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        corr_V_reg_4485 <= {{ret_V_51_fu_3311_p2[20:9]}};
        empty_48_reg_4490 <= empty_48_fu_3327_p3;
        ibin_V_1_reg_4470 <= {{grp_fu_3122_p2[64:53]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3788 <= data_valid_mid_V_fu_1231_p2;
        p_Repl2_14_reg_3794 <= p_Repl2_14_fu_1237_p2;
        p_Repl2_s_reg_3782 <= p_Repl2_s_fu_1225_p2;
        p_Result_99_reg_3800 <= p_Result_99_fu_1243_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3788_pp0_iter1_reg <= data_valid_mid_V_reg_3788;
        data_valid_mid_V_reg_3788_pp0_iter2_reg <= data_valid_mid_V_reg_3788_pp0_iter1_reg;
        data_valid_mid_V_reg_3788_pp0_iter3_reg <= data_valid_mid_V_reg_3788_pp0_iter2_reg;
        data_valid_mid_V_reg_3788_pp0_iter4_reg <= data_valid_mid_V_reg_3788_pp0_iter3_reg;
        data_valid_mid_V_reg_3788_pp0_iter5_reg <= data_valid_mid_V_reg_3788_pp0_iter4_reg;
        do_2s_assign_reg_905_pp0_iter3_reg <= do_2s_assign_reg_905;
        do_2s_assign_reg_905_pp0_iter4_reg <= do_2s_assign_reg_905_pp0_iter3_reg;
        do_2s_assign_reg_905_pp0_iter5_reg <= do_2s_assign_reg_905_pp0_iter4_reg;
        p_Repl2_14_reg_3794_pp0_iter1_reg <= p_Repl2_14_reg_3794;
        p_Repl2_14_reg_3794_pp0_iter2_reg <= p_Repl2_14_reg_3794_pp0_iter1_reg;
        p_Repl2_14_reg_3794_pp0_iter3_reg <= p_Repl2_14_reg_3794_pp0_iter2_reg;
        p_Repl2_14_reg_3794_pp0_iter4_reg <= p_Repl2_14_reg_3794_pp0_iter3_reg;
        p_Repl2_14_reg_3794_pp0_iter5_reg <= p_Repl2_14_reg_3794_pp0_iter4_reg;
        p_Repl2_s_reg_3782_pp0_iter1_reg <= p_Repl2_s_reg_3782;
        p_Repl2_s_reg_3782_pp0_iter2_reg <= p_Repl2_s_reg_3782_pp0_iter1_reg;
        p_Repl2_s_reg_3782_pp0_iter3_reg <= p_Repl2_s_reg_3782_pp0_iter2_reg;
        p_Repl2_s_reg_3782_pp0_iter4_reg <= p_Repl2_s_reg_3782_pp0_iter3_reg;
        p_Repl2_s_reg_3782_pp0_iter5_reg <= p_Repl2_s_reg_3782_pp0_iter4_reg;
        p_Result_95_reg_3745_pp0_iter1_reg <= p_Result_95_reg_3745;
        p_Result_96_reg_3750_pp0_iter1_reg <= p_Result_96_reg_3750;
        p_Result_97_reg_3755_pp0_iter1_reg <= p_Result_97_reg_3755;
        p_Result_99_reg_3800_pp0_iter1_reg <= p_Result_99_reg_3800;
        p_Result_99_reg_3800_pp0_iter2_reg <= p_Result_99_reg_3800_pp0_iter1_reg;
        p_Result_99_reg_3800_pp0_iter3_reg <= p_Result_99_reg_3800_pp0_iter2_reg;
        p_Result_99_reg_3800_pp0_iter4_reg <= p_Result_99_reg_3800_pp0_iter3_reg;
        p_Result_99_reg_3800_pp0_iter5_reg <= p_Result_99_reg_3800_pp0_iter4_reg;
        reg_989_pp0_iter1_reg <= reg_989;
        reg_993_pp0_iter1_reg <= reg_993;
        reg_997_pp0_iter1_reg <= reg_997;
        ret_V_3_reg_3777_pp0_iter1_reg <= ret_V_3_reg_3777;
        ret_V_3_reg_3777_pp0_iter2_reg <= ret_V_3_reg_3777_pp0_iter1_reg;
        ret_V_3_reg_3777_pp0_iter3_reg <= ret_V_3_reg_3777_pp0_iter2_reg;
        ret_V_3_reg_3777_pp0_iter4_reg <= ret_V_3_reg_3777_pp0_iter3_reg;
        ret_V_3_reg_3777_pp0_iter5_reg <= ret_V_3_reg_3777_pp0_iter4_reg;
        tmp_7_reg_3772_pp0_iter1_reg <= tmp_7_reg_3772;
        tmp_7_reg_3772_pp0_iter2_reg <= tmp_7_reg_3772_pp0_iter1_reg;
        tmp_7_reg_3772_pp0_iter3_reg <= tmp_7_reg_3772_pp0_iter2_reg;
        tmp_V_1_reg_3733 <= {{pl2ptcalc_V_0_data_reg[56:36]}};
        tmp_V_1_reg_3733_pp0_iter1_reg <= tmp_V_1_reg_3733;
        tmp_V_1_reg_3733_pp0_iter2_reg <= tmp_V_1_reg_3733_pp0_iter1_reg;
        tmp_V_1_reg_3733_pp0_iter3_reg <= tmp_V_1_reg_3733_pp0_iter2_reg;
        tmp_V_1_reg_3733_pp0_iter4_reg <= tmp_V_1_reg_3733_pp0_iter3_reg;
        tmp_V_1_reg_3733_pp0_iter5_reg <= tmp_V_1_reg_3733_pp0_iter4_reg;
        tmp_V_reg_3729 <= pl2ptcalc_V_0_data_reg[32'd57];
        tmp_V_reg_3729_pp0_iter1_reg <= tmp_V_reg_3729;
        tmp_V_reg_3729_pp0_iter2_reg <= tmp_V_reg_3729_pp0_iter1_reg;
        tmp_V_reg_3729_pp0_iter3_reg <= tmp_V_reg_3729_pp0_iter2_reg;
        tmp_V_reg_3729_pp0_iter4_reg <= tmp_V_reg_3729_pp0_iter3_reg;
        tmp_V_reg_3729_pp0_iter5_reg <= tmp_V_reg_3729_pp0_iter4_reg;
        tmp_reg_3740 <= {{pl2ptcalc_V_0_data_reg[57:36]}};
        tmp_reg_3740_pp0_iter1_reg <= tmp_reg_3740;
        tmp_reg_3740_pp0_iter2_reg <= tmp_reg_3740_pp0_iter1_reg;
        tmp_reg_3740_pp0_iter3_reg <= tmp_reg_3740_pp0_iter2_reg;
        tmp_reg_3740_pp0_iter4_reg <= tmp_reg_3740_pp0_iter3_reg;
        tmp_reg_3740_pp0_iter5_reg <= tmp_reg_3740_pp0_iter4_reg;
        trunc_ln647_1_reg_3854_pp0_iter1_reg <= trunc_ln647_1_reg_3854;
        trunc_ln647_2_reg_3839_pp0_iter1_reg <= trunc_ln647_2_reg_3839;
        trunc_ln647_3_reg_3844_pp0_iter1_reg <= trunc_ln647_3_reg_3844;
        trunc_ln647_4_reg_3829_pp0_iter1_reg <= trunc_ln647_4_reg_3829;
        trunc_ln647_5_reg_3834_pp0_iter1_reg <= trunc_ln647_5_reg_3834;
        trunc_ln647_6_reg_3804_pp0_iter1_reg <= trunc_ln647_6_reg_3804;
        trunc_ln647_7_reg_3809_pp0_iter1_reg <= trunc_ln647_7_reg_3809;
        trunc_ln647_8_reg_3814_pp0_iter1_reg <= trunc_ln647_8_reg_3814;
        trunc_ln647_reg_3849_pp0_iter1_reg <= trunc_ln647_reg_3849;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        do_2s_assign_reg_905 <= ap_phi_reg_pp0_iter2_do_2s_assign_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_41_reg_887 <= ap_phi_reg_pp0_iter2_empty_41_reg_887;
        p_Val2_12_reg_834 <= ap_phi_reg_pp0_iter2_p_Val2_12_reg_834;
        p_Val2_59_reg_852 <= ap_phi_reg_pp0_iter2_p_Val2_59_reg_852;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_44_reg_4299 <= grp_fu_981_p3;
        params_a_2s_table_V_3_reg_4279 <= params_a_2s_table_V_q0;
        params_a_3s_table_V_3_reg_4284 <= params_a_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3777_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        empty_45_reg_4358 <= grp_fu_981_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3777_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_46_reg_4363 <= empty_46_fu_3071_p3;
        p_Val2_63_reg_4351 <= {{ret_V_44_fu_3055_p2[25:14]}};
        p_Val2_64_reg_4345[12 : 4] <= p_Val2_64_fu_3017_p3[12 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_47_reg_4517 <= empty_47_fu_3358_p3;
        p_Val2_67_reg_4510 <= p_Val2_67_fu_3354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln851_2_reg_4156 <= icmp_ln851_2_fu_2316_p2;
        icmp_ln879_10_reg_4036 <= icmp_ln879_10_fu_1738_p2;
        icmp_ln879_12_reg_4041 <= icmp_ln879_12_fu_1776_p2;
        icmp_ln879_13_reg_4046 <= icmp_ln879_13_fu_1804_p2;
        icmp_ln879_14_reg_4052 <= icmp_ln879_14_fu_1810_p2;
        icmp_ln879_16_reg_4062 <= icmp_ln879_16_fu_1844_p2;
        icmp_ln879_18_reg_4074 <= icmp_ln879_18_fu_1878_p2;
        icmp_ln879_19_reg_4091 <= icmp_ln879_19_fu_1914_p2;
        icmp_ln879_49_reg_4101 <= icmp_ln879_49_fu_2142_p2;
        icmp_ln879_4_reg_4016 <= icmp_ln879_4_fu_1664_p2;
        icmp_ln879_50_reg_4111 <= icmp_ln879_50_fu_2214_p2;
        icmp_ln879_51_reg_4122 <= icmp_ln879_51_fu_2242_p2;
        icmp_ln879_6_reg_4021 <= icmp_ln879_6_fu_1680_p2;
        icmp_ln879_8_reg_4026 <= icmp_ln879_8_fu_1704_p2;
        or_ln55_reg_4031 <= or_ln55_fu_1718_p2;
        or_ln61_reg_4057 <= or_ln61_fu_1824_p2;
        or_ln63_reg_4068 <= or_ln63_fu_1858_p2;
        or_ln65_reg_4080 <= or_ln65_fu_1892_p2;
        or_ln70_reg_4106 <= or_ln70_fu_2168_p2;
        p_Result_54_reg_4139 <= p_Result_54_fu_2284_p2;
        p_Result_s_42_reg_4134 <= p_Result_s_42_fu_2278_p2;
        select_ln122_reg_4096 <= select_ln122_fu_2134_p3;
        select_ln76_reg_4117 <= select_ln76_fu_2234_p3;
        select_ln879_reg_4086 <= select_ln879_fu_1906_p3;
        tmp_26_reg_4128 <= ap_phi_reg_pp0_iter2_p_Val2_59_reg_852[32'd21];
        trunc_ln851_1_reg_4149 <= {{p_Val2_19_fu_2262_p3[12:1]}};
        trunc_ln851_2_reg_4161 <= {{p_Val2_19_fu_2262_p3[19:8]}};
        trunc_ln851_3_reg_4144 <= trunc_ln851_3_fu_2290_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_99_reg_3800 == 3'd7) & (ret_V_3_reg_3777 == 1'd1) & (tmp_V_reg_3729 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln851_reg_3879 <= icmp_ln851_fu_1383_p2;
        p_Val2_9_reg_3874 <= p_Val2_9_fu_1364_p3;
        ret_V_40_reg_3891 <= ret_V_40_fu_3639_p2;
        trunc_ln2_reg_3884 <= {{p_Val2_9_fu_1364_p3[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln879_43_reg_4173 <= icmp_ln879_43_fu_2508_p2;
        icmp_ln879_44_reg_4178 <= icmp_ln879_44_fu_2514_p2;
        icmp_ln879_45_reg_4184 <= icmp_ln879_45_fu_2520_p2;
        icmp_ln879_46_reg_4189 <= icmp_ln879_46_fu_2526_p2;
        icmp_ln879_47_reg_4195 <= icmp_ln879_47_fu_2532_p2;
        icmp_ln879_48_reg_4200 <= icmp_ln879_48_fu_2538_p2;
        select_ln132_reg_4168 <= select_ln132_fu_2500_p3;
        select_ln879_3_reg_4206 <= select_ln879_3_fu_2725_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3777_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        index_a_V_reg_4227[6 : 1] <= index_a_V_fu_2869_p3[6 : 1];
        p_Val2_61_reg_4243 <= p_Val2_61_fu_2887_p3;
        select_ln879_4_reg_4221 <= select_ln879_4_fu_2862_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3777_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        index_e_V_reg_4443[7 : 2] <= index_e_V_fu_3216_p3[7 : 2];
        ret_V_49_reg_4460 <= ret_V_49_fu_3699_p2;
        ret_V_50_reg_4465 <= ret_V_50_fu_3705_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3777_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        index_p_V_reg_4248[9 : 1] <= index_p_V_fu_2909_p2[9 : 1];
        p_Val2_62_reg_4274 <= p_Val2_62_fu_2942_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        index_p_V_reg_4248_pp0_iter3_reg[9 : 1] <= index_p_V_reg_4248[9 : 1];
        is_C_side_read_reg_3869 <= is_C_side;
        is_C_side_read_reg_3869_pp0_iter1_reg <= is_C_side_read_reg_3869;
        is_C_side_read_reg_3869_pp0_iter2_reg <= is_C_side_read_reg_3869_pp0_iter1_reg;
        is_C_side_read_reg_3869_pp0_iter3_reg <= is_C_side_read_reg_3869_pp0_iter2_reg;
        is_C_side_read_reg_3869_pp0_iter4_reg <= is_C_side_read_reg_3869_pp0_iter3_reg;
        is_C_side_read_reg_3869_pp0_iter5_reg <= is_C_side_read_reg_3869_pp0_iter4_reg;
        p_Val2_63_reg_4351_pp0_iter4_reg <= p_Val2_63_reg_4351;
        p_Val2_63_reg_4351_pp0_iter5_reg <= p_Val2_63_reg_4351_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_reg_3800 == 3'd5) & (ret_V_3_reg_3777 == 1'd1) & (tmp_V_reg_3729 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_1_reg_3921 <= mul_ln68_1_fu_3657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_reg_3800 == 3'd6) & (ret_V_3_reg_3777 == 1'd1) & (tmp_V_reg_3729 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_2_reg_3916 <= mul_ln68_2_fu_3651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_reg_3800 == 3'd7) & (ret_V_3_reg_3777 == 1'd1) & (tmp_V_reg_3729 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_3_reg_3911 <= mul_ln68_3_fu_3645_p2;
        p_Val2_58_reg_3906 <= rsp_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_reg_3800 == 3'd3) & (ret_V_3_reg_3777 == 1'd1) & (tmp_V_reg_3729 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_reg_3926 <= mul_ln68_fu_3663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_99_reg_3800 == 3'd7) & (ret_V_3_reg_3777 == 1'd1) & (tmp_V_reg_3729 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Result_46_reg_3864 <= ret_V_39_fu_3632_p2[32'd42];
        ret_V_39_reg_3859 <= ret_V_39_fu_3632_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_95_reg_3745 <= {{sf2ptcalc_inn_V_0_data_reg[23:10]}};
        p_Result_96_reg_3750 <= {{sf2ptcalc_mid_V_0_data_reg[23:10]}};
        p_Result_97_reg_3755 <= {{sf2ptcalc_out_V_0_data_reg[23:10]}};
        p_Val2_1_reg_3767 <= {{sf2ptcalc_mid_V_0_data_reg[41:26]}};
        p_Val2_s_reg_3760 <= {{sf2ptcalc_inn_V_0_data_reg[41:26]}};
        ret_V_3_reg_3777 <= ret_V_3_fu_1219_p2;
        tmp_7_reg_3772 <= {{pl2ptcalc_V_0_data_reg[35:28]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_12_reg_834_pp0_iter3_reg <= p_Val2_12_reg_834;
        p_Val2_12_reg_834_pp0_iter4_reg <= p_Val2_12_reg_834_pp0_iter3_reg;
        p_Val2_59_reg_852_pp0_iter3_reg <= p_Val2_59_reg_852;
        p_Val2_59_reg_852_pp0_iter4_reg <= p_Val2_59_reg_852_pp0_iter3_reg;
        p_Val2_59_reg_852_pp0_iter5_reg <= p_Val2_59_reg_852_pp0_iter4_reg;
        p_Val2_59_reg_852_pp0_iter6_reg <= p_Val2_59_reg_852_pp0_iter5_reg;
        p_Val2_67_reg_4510_pp0_iter6_reg <= p_Val2_67_reg_4510;
        tmp_26_reg_4128_pp0_iter3_reg <= tmp_26_reg_4128;
        tmp_26_reg_4128_pp0_iter4_reg <= tmp_26_reg_4128_pp0_iter3_reg;
        tmp_26_reg_4128_pp0_iter5_reg <= tmp_26_reg_4128_pp0_iter4_reg;
        tmp_26_reg_4128_pp0_iter6_reg <= tmp_26_reg_4128_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_reg_3800 == 3'd7) & (ret_V_3_reg_3777 == 1'd1) & (tmp_V_reg_3729 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_14_reg_3901 <= {{ret_V_41_fu_1457_p2[22:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3777_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_42_reg_4567 <= p_Val2_42_fu_3416_p3;
        p_Val2_68_reg_4577 <= p_Val2_68_fu_3442_p2;
        tmp_12_reg_4572 <= {{ret_V_52_reg_4547[24:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_50_reg_4522 <= eta_table_V_q0;
        ret_V_52_reg_4547 <= ret_V_52_fu_3711_p2;
        ret_V_53_reg_4552 <= ret_V_53_fu_3717_p2;
        tmp_14_reg_4557 <= {{eta_table_V_q0[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_2s_table_V_5_reg_4532 <= params_e_2s_table_V_q0;
        params_e_3s_table_V_5_reg_4542 <= params_e_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_5_reg_4373 <= params_p_2s_table_V_q1;
        params_p_3s_table_V_5_reg_4388 <= params_p_3s_table_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (pl2ptcalc_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (pl2ptcalc_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (pl2ptcalc_V_0_vld_reg == 1'b1)))) begin
        pl2ptcalc_V_0_data_reg <= pl2ptcalc_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_in == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_data_reg <= ptcalc2mtc_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc_debug_V_1_vld_reg == 1'b0) & (ptcalc_debug_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (ptcalc_debug_V_1_vld_in == 1'b1) & (ptcalc_debug_V_1_vld_reg == 1'b1)))) begin
        ptcalc_debug_V_1_data_reg <= p_Result_20_fu_3621_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_99_fu_1243_p4 == 3'd5) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_99_fu_1243_p4 == 3'd6) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_99_fu_1243_p4 == 3'd7) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_989 <= {{sf2ptcalc_out_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_99_fu_1243_p4 == 3'd3) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_99_fu_1243_p4 == 3'd6) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_99_fu_1243_p4 == 3'd7) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_993 <= {{sf2ptcalc_mid_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_99_fu_1243_p4 == 3'd3) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_99_fu_1243_p4 == 3'd5) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_99_fu_1243_p4 == 3'd7) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_997 <= {{sf2ptcalc_inn_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ret_V_42_reg_3931 <= ret_V_42_fu_3669_p2;
        trunc_ln180_3_reg_3936 <= {{mul_ln68_3_reg_3911[30:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3777_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ret_V_43_reg_4330 <= grp_fu_2956_p2;
        zext_ln215_1_reg_4304[9 : 1] <= zext_ln215_1_fu_2962_p1[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_45_reg_4398 <= ret_V_45_fu_3675_p2;
        ret_V_46_reg_4403 <= ret_V_46_fu_3681_p2;
        ret_V_47_reg_4408 <= ret_V_47_fu_3687_p2;
        ret_V_48_reg_4413 <= ret_V_48_fu_3693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_99_reg_3800_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3777_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ret_V_54_reg_4587 <= ret_V_54_fu_3723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln879_4_reg_4221_pp0_iter3_reg <= select_ln879_4_reg_4221;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_inn_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (sf2ptcalc_inn_V_0_vld_reg == 1'b1) & (sf2ptcalc_inn_V_0_ack_out == 1'b1)))) begin
        sf2ptcalc_inn_V_0_data_reg <= sf2ptcalc_inn_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_mid_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_mid_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_mid_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_mid_V_0_data_reg <= sf2ptcalc_mid_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_out_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_out_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_out_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_out_V_0_data_reg <= sf2ptcalc_out_V;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_fu_1243_p4 == 3'd7) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln1192_reg_3819 <= sub_ln1192_fu_1285_p2;
        sub_ln728_reg_3824 <= sub_ln728_fu_1291_p2;
        trunc_ln647_6_reg_3804 <= trunc_ln647_6_fu_1253_p1;
        trunc_ln647_7_reg_3809 <= trunc_ln647_7_fu_1257_p1;
        trunc_ln647_8_reg_3814 <= trunc_ln647_8_fu_1261_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln180_1_reg_3946 <= {{mul_ln68_1_reg_3921[30:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln180_2_reg_3941 <= {{mul_ln68_2_reg_3916[30:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_fu_1243_p4 == 3'd3) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_1_reg_3854 <= trunc_ln647_1_fu_1317_p1;
        trunc_ln647_reg_3849 <= trunc_ln647_fu_1313_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_fu_1243_p4 == 3'd5) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_2_reg_3839 <= trunc_ln647_2_fu_1305_p1;
        trunc_ln647_3_reg_3844 <= trunc_ln647_3_fu_1309_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_99_fu_1243_p4 == 3'd6) & (ret_V_3_fu_1219_p2 == 1'd1) & (tmp_V_fu_1001_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_4_reg_3829 <= trunc_ln647_4_fu_1297_p1;
        trunc_ln647_5_reg_3834 <= trunc_ln647_5_fu_1301_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_99_reg_3800_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln_reg_3951 <= {{mul_ln68_reg_3926[30:13]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eta_table_V_ce0 = 1'b1;
    end else begin
        eta_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2956_ce = 1'b1;
    end else begin
        grp_fu_2956_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3122_ce = 1'b1;
    end else begin
        grp_fu_3122_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_981_p0 = do_2s_assign_reg_905_pp0_iter3_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_981_p0 = do_2s_assign_reg_905;
        end else begin
            grp_fu_981_p0 = 'bx;
        end
    end else begin
        grp_fu_981_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inv_table_2_V_ce0 = 1'b1;
    end else begin
        inv_table_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inv_table_V_ce0 = 1'b1;
    end else begin
        inv_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            params_a_2s_table_V_address0 = zext_ln544_3_fu_2924_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            params_a_2s_table_V_address0 = zext_ln544_2_fu_2877_p1;
        end else begin
            params_a_2s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        params_a_2s_table_V_ce0 = 1'b1;
    end else begin
        params_a_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            params_a_3s_table_V_address0 = zext_ln544_3_fu_2924_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            params_a_3s_table_V_address0 = zext_ln544_2_fu_2877_p1;
        end else begin
            params_a_3s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        params_a_3s_table_V_ce0 = 1'b1;
    end else begin
        params_a_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        params_e_2s_table_V_address0 = zext_ln544_10_fu_3366_p1;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        params_e_2s_table_V_address0 = zext_ln544_12_fu_3344_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        params_e_2s_table_V_address0 = zext_ln544_11_fu_3262_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        params_e_2s_table_V_address0 = zext_ln544_13_fu_3229_p1;
    end else begin
        params_e_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_2s_table_V_ce0 = 1'b1;
    end else begin
        params_e_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        params_e_3s_table_V_address0 = zext_ln544_10_fu_3366_p1;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        params_e_3s_table_V_address0 = zext_ln544_12_fu_3344_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        params_e_3s_table_V_address0 = zext_ln544_11_fu_3262_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        params_e_3s_table_V_address0 = zext_ln544_13_fu_3229_p1;
    end else begin
        params_e_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_3s_table_V_ce0 = 1'b1;
    end else begin
        params_e_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        params_p_2s_table_V_address0 = zext_ln544_4_fu_3079_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        params_p_2s_table_V_address0 = zext_ln544_7_fu_2971_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        params_p_2s_table_V_address0 = zext_ln544_5_fu_2936_p1;
    end else begin
        params_p_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        params_p_2s_table_V_address1 = zext_ln544_8_fu_3089_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        params_p_2s_table_V_address1 = zext_ln544_6_fu_3005_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        params_p_2s_table_V_address1 = zext_ln544_9_fu_2983_p1;
    end else begin
        params_p_2s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_2s_table_V_ce0 = 1'b1;
    end else begin
        params_p_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_2s_table_V_ce1 = 1'b1;
    end else begin
        params_p_2s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        params_p_3s_table_V_address0 = zext_ln544_4_fu_3079_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        params_p_3s_table_V_address0 = zext_ln544_7_fu_2971_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        params_p_3s_table_V_address0 = zext_ln544_5_fu_2936_p1;
    end else begin
        params_p_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        params_p_3s_table_V_address1 = zext_ln544_8_fu_3089_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        params_p_3s_table_V_address1 = zext_ln544_6_fu_3005_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        params_p_3s_table_V_address1 = zext_ln544_9_fu_2983_p1;
    end else begin
        params_p_3s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_3s_table_V_ce0 = 1'b1;
    end else begin
        params_p_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_3s_table_V_ce1 = 1'b1;
    end else begin
        params_p_3s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        pl2ptcalc_V_0_ack_out = 1'b1;
    end else begin
        pl2ptcalc_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((ptcalc2mtc_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_ack_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_Result_99_reg_3800_pp0_iter5_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_19_fu_3600_p11;
    end else if (((ret_V_3_reg_3777_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_100_fu_3463_p7;
    end else if (((tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_98_fu_3448_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_94_fu_3390_p3;
    end else begin
        ptcalc2mtc_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | (~(p_Result_99_reg_3800_pp0_iter5_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ret_V_3_reg_3777_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ptcalc2mtc_V_1_vld_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ptcalc_debug_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (ptcalc_debug_V_1_vld_reg == 1'b1)))) begin
        ptcalc_debug_V_1_ack_in = 1'b1;
    end else begin
        ptcalc_debug_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_Result_99_reg_3800_pp0_iter5_reg == 3'd0) & (ret_V_3_reg_3777_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ptcalc_debug_V_1_vld_in = 1'b1;
    end else begin
        ptcalc_debug_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rsp_table_V_ce0 = 1'b1;
    end else begin
        rsp_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_inn_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_inn_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_mid_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_mid_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_out_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_out_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_3289_p2 = (rhs_V_1_fu_3281_p3 + add_ln700_reg_4438);

assign add_ln700_2_fu_3476_p2 = (tmp_12_reg_4572 + p_Val2_42_reg_4567);

assign add_ln700_fu_3210_p2 = ($signed(tmp_8_fu_3176_p4) + $signed(sext_ln703_4_fu_3185_p1));

assign add_ln851_1_fu_2746_p2 = (12'd1 + trunc_ln851_1_reg_4149);

assign add_ln851_2_fu_2769_p2 = (12'd1 + trunc_ln851_2_reg_4161);

assign add_ln851_fu_1417_p2 = (12'd1 + trunc_ln2_reg_3884);

assign and_ln415_fu_3567_p2 = (tmp_29_fu_3559_p3 & or_ln412_fu_3553_p2);

assign and_ln879_1_fu_2719_p2 = (xor_ln879_fu_2714_p2 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_905);

assign and_ln879_2_fu_2857_p2 = (sel_tmp5_fu_2851_p2 & icmp_ln879_4_reg_4016);

assign and_ln879_fu_2701_p2 = (icmp_ln879_51_reg_4122 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_905);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc_debug_V_1_ack_in == 1'b0) | (ptcalc2mtc_V_1_ack_in == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc_debug_V_1_ack_in == 1'b0) | (ptcalc2mtc_V_1_ack_in == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc_debug_V_1_ack_in == 1'b0) | (ptcalc2mtc_V_1_ack_in == 1'b0)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp0_stage2_iter6 = ((ptcalc_debug_V_1_ack_in == 1'b0) | (ptcalc2mtc_V_1_ack_in == 1'b0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_599 = ((p_Result_99_reg_3800_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_606 = ((p_Result_99_reg_3800_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_611 = ((p_Result_99_reg_3800_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_616 = ((p_Result_99_reg_3800_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3777_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3729_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_959 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_12_reg_834 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_59_reg_852 = 'bx;

assign ap_phi_reg_pp0_iter1_do_2s_assign_reg_905 = 1'd0;

assign ap_phi_reg_pp0_iter1_empty_41_reg_887 = 12'd0;

assign ap_phi_reg_pp0_iter1_empty_reg_870 = 15'd0;

assign ap_phi_reg_pp0_iter1_p_Val2_60_reg_928 = 2'd1;

assign data_valid_inn_V_1_fu_1183_p2 = (tmp_V_2_fu_1029_p3 & icmp_ln879_fu_1177_p2);

assign data_valid_mid_V_2_fu_1195_p2 = (tmp_V_3_fu_1037_p3 & icmp_ln879_1_fu_1189_p2);

assign data_valid_mid_V_fu_1231_p2 = (tmp_V_9_fu_1121_p3 & data_valid_mid_V_2_fu_1195_p2);

assign data_valid_out_V_1_fu_1207_p2 = (tmp_V_4_fu_1045_p3 & icmp_ln879_2_fu_1201_p2);

assign deflection_V_1_fu_1616_p2 = (zext_ln708_2_fu_1533_p1 - zext_ln708_fu_1527_p1);

assign deflection_V_2_fu_1584_p2 = (zext_ln708_2_fu_1533_p1 - zext_ln708_1_fu_1530_p1);

assign deflection_V_fu_1648_p2 = (zext_ln708_1_fu_1530_p1 - zext_ln708_fu_1527_p1);

assign empty_43_fu_3039_p3 = ((do_2s_assign_reg_905_pp0_iter3_reg[0:0] === 1'b1) ? sext_ln728_fu_3033_p1 : trunc_ln728_fu_3036_p1);

assign empty_46_fu_3071_p3 = ((do_2s_assign_reg_905_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign empty_47_fu_3358_p3 = ((do_2s_assign_reg_905_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_2_fu_3350_p1);

assign empty_48_fu_3327_p3 = ((do_2s_assign_reg_905_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_4_fu_3268_p1);

assign eta_table_V_address0 = zext_ln544_1_fu_3335_p1;

assign grp_fu_2956_p0 = grp_fu_2956_p00;

assign grp_fu_2956_p00 = p_Val2_61_reg_4243;

assign grp_fu_3122_p0 = 67'd12494450316;

assign grp_fu_3122_p1 = grp_fu_3122_p10;

assign grp_fu_3122_p10 = t_V_fu_3110_p3;

assign grp_fu_981_p3 = ((grp_fu_981_p0[0:0] === 1'b1) ? params_p_2s_table_V_q0 : params_p_3s_table_V_q0);

assign ibin_V_2_fu_2758_p3 = ((p_Result_s_42_reg_4134[0:0] === 1'b1) ? select_ln851_1_fu_2751_p3 : trunc_ln851_1_reg_4149);

assign ibin_V_3_fu_2780_p3 = ((p_Result_54_reg_4139[0:0] === 1'b1) ? select_ln851_2_fu_2774_p3 : trunc_ln851_2_reg_4161);

assign ibin_V_fu_1428_p3 = ((p_Result_47_fu_1410_p3[0:0] === 1'b1) ? select_ln851_fu_1422_p3 : trunc_ln2_reg_3884);

assign icmp_ln851_1_fu_2740_p2 = ((p_Result_14_fu_2733_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_2316_p2 = ((p_Result_15_fu_2308_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1383_p2 = ((p_Result_12_fu_1375_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1738_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd51) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1770_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd67) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1776_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd68) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1804_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd69) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1810_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd84) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_1838_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd85) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_1844_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd86) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_1872_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_1878_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd102) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_1914_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_870 == 15'd37) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1189_p2 = ((tmp_V_1_fu_1009_p4 == tmp_V_6_fu_1063_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_1920_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd274) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_1930_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd290) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_1936_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd529) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_1968_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd530) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_1974_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd545) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_2002_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd546) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_2008_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd547) ? 1'b1 : 1'b0);

assign icmp_ln879_27_fu_2040_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd802) ? 1'b1 : 1'b0);

assign icmp_ln879_28_fu_2046_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd803) ? 1'b1 : 1'b0);

assign icmp_ln879_29_fu_2074_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd818) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1201_p2 = ((tmp_V_1_fu_1009_p4 == tmp_V_7_fu_1073_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_30_fu_2080_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd819) ? 1'b1 : 1'b0);

assign icmp_ln879_31_fu_2108_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd820) ? 1'b1 : 1'b0);

assign icmp_ln879_32_fu_2114_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd1075) ? 1'b1 : 1'b0);

assign icmp_ln879_33_fu_2335_p2 = ((empty_41_reg_887 == 12'd1076) ? 1'b1 : 1'b0);

assign icmp_ln879_34_fu_2341_p2 = ((empty_41_reg_887 == 12'd1092) ? 1'b1 : 1'b0);

assign icmp_ln879_35_fu_2372_p2 = ((empty_41_reg_887 == 12'd1093) ? 1'b1 : 1'b0);

assign icmp_ln879_36_fu_2378_p2 = ((empty_41_reg_887 == 12'd1109) ? 1'b1 : 1'b0);

assign icmp_ln879_37_fu_2406_p2 = ((empty_41_reg_887 == 12'd1348) ? 1'b1 : 1'b0);

assign icmp_ln879_38_fu_2412_p2 = ((empty_41_reg_887 == 12'd1349) ? 1'b1 : 1'b0);

assign icmp_ln879_39_fu_2440_p2 = ((empty_41_reg_887 == 12'd1364) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_1658_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_870 == 15'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_40_fu_2446_p2 = ((empty_41_reg_887 == 12'd1365) ? 1'b1 : 1'b0);

assign icmp_ln879_41_fu_2474_p2 = ((empty_41_reg_887 == 12'd1366) ? 1'b1 : 1'b0);

assign icmp_ln879_42_fu_2480_p2 = ((empty_41_reg_887 == 12'd1381) ? 1'b1 : 1'b0);

assign icmp_ln879_43_fu_2508_p2 = ((empty_41_reg_887 == 12'd1382) ? 1'b1 : 1'b0);

assign icmp_ln879_44_fu_2514_p2 = ((empty_41_reg_887 == 12'd1605) ? 1'b1 : 1'b0);

assign icmp_ln879_45_fu_2520_p2 = ((empty_41_reg_887 == 12'd1621) ? 1'b1 : 1'b0);

assign icmp_ln879_46_fu_2526_p2 = ((empty_41_reg_887 == 12'd1622) ? 1'b1 : 1'b0);

assign icmp_ln879_47_fu_2532_p2 = ((empty_41_reg_887 == 12'd1637) ? 1'b1 : 1'b0);

assign icmp_ln879_48_fu_2538_p2 = ((empty_41_reg_887 == 12'd1638) ? 1'b1 : 1'b0);

assign icmp_ln879_49_fu_2142_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd17) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_1664_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_870 == 15'd1125) ? 1'b1 : 1'b0);

assign icmp_ln879_50_fu_2214_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd52) ? 1'b1 : 1'b0);

assign icmp_ln879_51_fu_2242_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_870 == 15'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_1670_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd18) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1680_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd33) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1698_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd34) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1704_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1732_p2 = ((ap_phi_reg_pp0_iter2_empty_41_reg_887 == 12'd50) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1177_p2 = ((tmp_V_1_fu_1009_p4 == tmp_V_5_fu_1053_p4) ? 1'b1 : 1'b0);

assign index_a_V_fu_2869_p3 = {{select_ln879_4_fu_2862_p3}, {1'd0}};

assign index_e_V_fu_3216_p3 = {{select_ln879_4_reg_4221_pp0_iter3_reg}, {2'd0}};

assign index_p_V_fu_2909_p2 = (zext_ln214_1_fu_2905_p1 - zext_ln214_fu_2895_p1);

assign inv_table_2_V_address0 = zext_ln544_14_fu_2764_p1;

assign inv_table_V_address0 = zext_ln544_15_fu_2786_p1;

assign lhs_V_fu_1449_p3 = {{tmp_9_fu_1440_p4}, {1'd0}};

assign mul_ln68_1_fu_3657_p0 = 31'd27120;

assign mul_ln68_1_fu_3657_p1 = mul_ln68_1_fu_3657_p10;

assign mul_ln68_1_fu_3657_p10 = p_Val2_s_reg_3760;

assign mul_ln68_2_fu_3651_p0 = 31'd18800;

assign mul_ln68_2_fu_3651_p1 = mul_ln68_2_fu_3651_p10;

assign mul_ln68_2_fu_3651_p10 = p_Val2_1_reg_3767;

assign mul_ln68_3_fu_3645_p0 = 31'd27120;

assign mul_ln68_3_fu_3645_p1 = mul_ln68_3_fu_3645_p10;

assign mul_ln68_3_fu_3645_p10 = p_Val2_s_reg_3760;

assign mul_ln68_fu_3663_p0 = 31'd27120;

assign mul_ln68_fu_3663_p1 = mul_ln68_fu_3663_p10;

assign mul_ln68_fu_3663_p10 = p_Val2_s_reg_3760;

assign or_ln112_fu_1950_p2 = (icmp_ln879_22_fu_1936_p2 | icmp_ln879_21_fu_1930_p2);

assign or_ln114_fu_1988_p2 = (icmp_ln879_24_fu_1974_p2 | icmp_ln879_23_fu_1968_p2);

assign or_ln116_fu_2022_p2 = (icmp_ln879_26_fu_2008_p2 | icmp_ln879_25_fu_2002_p2);

assign or_ln118_fu_2060_p2 = (icmp_ln879_28_fu_2046_p2 | icmp_ln879_27_fu_2040_p2);

assign or_ln120_fu_2094_p2 = (icmp_ln879_30_fu_2080_p2 | icmp_ln879_29_fu_2074_p2);

assign or_ln122_fu_2128_p2 = (icmp_ln879_32_fu_2114_p2 | icmp_ln879_31_fu_2108_p2);

assign or_ln124_fu_2355_p2 = (icmp_ln879_34_fu_2341_p2 | icmp_ln879_33_fu_2335_p2);

assign or_ln126_fu_2392_p2 = (icmp_ln879_36_fu_2378_p2 | icmp_ln879_35_fu_2372_p2);

assign or_ln128_fu_2426_p2 = (icmp_ln879_38_fu_2412_p2 | icmp_ln879_37_fu_2406_p2);

assign or_ln130_fu_2460_p2 = (icmp_ln879_40_fu_2446_p2 | icmp_ln879_39_fu_2440_p2);

assign or_ln132_fu_2494_p2 = (icmp_ln879_42_fu_2480_p2 | icmp_ln879_41_fu_2474_p2);

assign or_ln134_fu_2798_p2 = (icmp_ln879_44_reg_4178 | icmp_ln879_43_reg_4173);

assign or_ln135_fu_1213_p2 = (data_valid_out_V_1_fu_1207_p2 | data_valid_inn_V_1_fu_1183_p2);

assign or_ln136_fu_2816_p2 = (icmp_ln879_46_reg_4189 | icmp_ln879_45_reg_4184);

assign or_ln138_fu_2835_p2 = (icmp_ln879_48_reg_4200 | icmp_ln879_47_reg_4195);

assign or_ln412_fu_3553_p2 = (tmp_28_fu_3535_p3 | r_fu_3547_p2);

assign or_ln55_fu_1718_p2 = (icmp_ln879_8_fu_1704_p2 | icmp_ln879_7_fu_1698_p2);

assign or_ln57_fu_1752_p2 = (icmp_ln879_9_fu_1732_p2 | icmp_ln879_10_fu_1738_p2);

assign or_ln59_fu_1790_p2 = (icmp_ln879_12_fu_1776_p2 | icmp_ln879_11_fu_1770_p2);

assign or_ln61_fu_1824_p2 = (icmp_ln879_14_fu_1810_p2 | icmp_ln879_13_fu_1804_p2);

assign or_ln63_fu_1858_p2 = (icmp_ln879_16_fu_1844_p2 | icmp_ln879_15_fu_1838_p2);

assign or_ln65_fu_1892_p2 = (icmp_ln879_18_fu_1878_p2 | icmp_ln879_17_fu_1872_p2);

assign or_ln70_fu_2168_p2 = (icmp_ln879_6_fu_1680_p2 | icmp_ln879_5_fu_1670_p2);

assign or_ln76_fu_2228_p2 = (icmp_ln879_50_fu_2214_p2 | icmp_ln879_12_fu_1776_p2);

assign or_ln91_fu_2642_p2 = (icmp_ln879_50_reg_4111 | icmp_ln879_10_reg_4036);

assign or_ln93_fu_2661_p2 = (icmp_ln879_13_reg_4046 | icmp_ln879_12_reg_4041);

assign p_Repl2_14_fu_1237_p2 = (tmp_V_10_fu_1129_p3 & data_valid_out_V_1_fu_1207_p2);

assign p_Repl2_s_fu_1225_p2 = (tmp_V_8_fu_1113_p3 & data_valid_inn_V_1_fu_1183_p2);

assign p_Result_100_fu_3463_p7 = {{{{{{{{{{1'd1}, {tmp_V_1_reg_3733_pp0_iter5_reg}}}, {29'd0}}}, {p_Repl2_14_reg_3794_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3788_pp0_iter5_reg}}}, {p_Repl2_s_reg_3782_pp0_iter5_reg}};

assign p_Result_101_fu_1632_p1 = tmp_1_fu_1626_p3;

assign p_Result_102_fu_1644_p1 = tmp_2_fu_1636_p3;

assign p_Result_103_fu_1600_p1 = tmp_3_fu_1594_p3;

assign p_Result_104_fu_1612_p1 = tmp_4_fu_1604_p3;

assign p_Result_105_fu_1568_p1 = tmp_5_fu_1562_p3;

assign p_Result_106_fu_1580_p1 = tmp_6_fu_1572_p3;

assign p_Result_107_fu_1536_p4 = {{{trunc_ln647_8_reg_3814_pp0_iter1_reg}, {trunc_ln647_7_reg_3809_pp0_iter1_reg}}, {trunc_ln647_6_reg_3804_pp0_iter1_reg}};

assign p_Result_108_fu_1543_p4 = {{{reg_997_pp0_iter1_reg}, {reg_993_pp0_iter1_reg}}, {reg_989_pp0_iter1_reg}};

assign p_Result_109_fu_1339_p4 = {{ret_V_39_reg_3859[42:27]}};

always @ (*) begin
    p_Result_110_fu_1354_p4 = xs_V_1_fu_1348_p2;
    p_Result_110_fu_1354_p4[32'd15] = |(1'd0);
end

assign p_Result_112_fu_3158_p4 = {{ret_V_46_reg_4403[27:4]}};

assign p_Result_113_fu_3167_p4 = {{ret_V_47_reg_4408[27:4]}};

assign p_Result_114_fu_3424_p4 = {{ret_V_53_reg_4552[27:4]}};

assign p_Result_12_fu_1375_p3 = {{trunc_ln851_fu_1371_p1}, {11'd0}};

assign p_Result_14_fu_2733_p3 = {{trunc_ln851_3_reg_4144}, {13'd0}};

assign p_Result_15_fu_2308_p3 = {{trunc_ln851_4_fu_2304_p1}, {6'd0}};

assign p_Result_19_fu_3600_p11 = {{{{{{{{{{{{{{{{{{1'd1}, {tmp_V_1_reg_3733_pp0_iter5_reg}}}, {sext_ln253_fu_3596_p1}}}, {p_Val2_70_fu_3577_p2}}}, {4'd0}}}, {p_Val2_71_fu_3513_p2}}}, {ap_phi_reg_pp0_iter6_p_Val2_60_reg_928}}}, {p_Repl2_14_reg_3794_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3788_pp0_iter5_reg}}}, {p_Repl2_s_reg_3782_pp0_iter5_reg}};

assign p_Result_20_fu_3621_p5 = {{{{p_Val2_69_fu_3518_p2}, {p_Val2_67_reg_4510_pp0_iter6_reg}}, {p_Val2_63_reg_4351_pp0_iter5_reg}}, {p_Val2_59_reg_852_pp0_iter6_reg}};

assign p_Result_47_fu_1410_p3 = p_Val2_9_reg_3874[32'd15];

assign p_Result_54_fu_2284_p2 = (($signed(tmp_s_fu_2270_p3) < $signed(38'd274877905921)) ? 1'b1 : 1'b0);

assign p_Result_94_fu_3390_p3 = {{tmp_reg_3740_pp0_iter5_reg}, {32'd0}};

assign p_Result_98_fu_3448_p4 = {{{ret_V_3_reg_3777_pp0_iter5_reg}, {tmp_V_1_reg_3733_pp0_iter5_reg}}, {32'd0}};

assign p_Result_99_fu_1243_p4 = {{{p_Repl2_14_fu_1237_p2}, {data_valid_mid_V_fu_1231_p2}}, {p_Repl2_s_fu_1225_p2}};

assign p_Result_s_42_fu_2278_p2 = (($signed(tmp_s_fu_2270_p3) < $signed(38'd274877906937)) ? 1'b1 : 1'b0);

assign p_Val2_19_fu_2262_p3 = ((tmp_26_fu_2248_p3[0:0] === 1'b1) ? sub_ln703_fu_2256_p2 : ap_phi_reg_pp0_iter2_p_Val2_59_reg_852);

assign p_Val2_26_fu_3150_p3 = ((do_2s_assign_reg_905_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_q0 : params_p_3s_table_V_q0);

assign p_Val2_27_fu_3140_p3 = ((do_2s_assign_reg_905_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_5_reg_4373 : params_p_3s_table_V_5_reg_4388);

assign p_Val2_29_fu_3128_p3 = ((do_2s_assign_reg_905_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign p_Val2_42_fu_3416_p3 = ((do_2s_assign_reg_905_pp0_iter5_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_1_fu_3398_p1);

assign p_Val2_43_fu_3405_p3 = ((do_2s_assign_reg_905_pp0_iter5_reg[0:0] === 1'b1) ? params_e_2s_table_V_5_reg_4532 : sext_ln203_3_fu_3402_p1);

assign p_Val2_51_cast_fu_3146_p1 = $signed(p_Val2_27_fu_3140_p3);

assign p_Val2_53_cast_fu_3136_p1 = $signed(p_Val2_29_fu_3128_p3);

assign p_Val2_57_fu_1321_p3 = {{sub_ln728_reg_3824}, {12'd0}};

assign p_Val2_61_fu_2887_p3 = ((do_2s_assign_reg_905[0:0] === 1'b1) ? inv_table_2_V_q0 : zext_ln24_fu_2883_p1);

assign p_Val2_62_fu_2942_p3 = ((do_2s_assign_reg_905[0:0] === 1'b1) ? sext_ln203_fu_2915_p1 : params_a_3s_table_V_q0);

assign p_Val2_64_fu_3017_p3 = ((tmp_26_reg_4128_pp0_iter3_reg[0:0] === 1'b1) ? phimod_V_1_fu_3011_p2 : sext_ln703_fu_2996_p1);

assign p_Val2_65_fu_3189_p2 = ($signed(p_Result_112_fu_3158_p4) + $signed(p_Val2_51_cast_fu_3146_p1));

assign p_Val2_66_fu_3195_p2 = ($signed(p_Result_113_fu_3167_p4) + $signed(p_Val2_53_cast_fu_3136_p1));

assign p_Val2_67_fu_3354_p2 = ($signed(p_Val2_63_reg_4351_pp0_iter4_reg) - $signed(corr_V_reg_4485));

assign p_Val2_68_fu_3442_p2 = ($signed(p_Result_114_fu_3424_p4) + $signed(p_Val2_74_cast_fu_3412_p1));

assign p_Val2_69_fu_3518_p2 = ($signed(p_Val2_67_reg_4510_pp0_iter6_reg) - $signed(corr_V_1_reg_4597));

assign p_Val2_70_fu_3577_p2 = (zext_ln415_fu_3573_p1 + ptcalc_pt_V_fu_3525_p4);

assign p_Val2_71_fu_3513_p2 = (tmp_26_reg_4128_pp0_iter6_reg ^ 1'd1);

assign p_Val2_74_cast_fu_3412_p1 = $signed(p_Val2_43_fu_3405_p3);

assign p_Val2_9_fu_1364_p3 = ((p_Result_46_reg_3864[0:0] === 1'b1) ? p_Result_110_fu_1354_p4 : p_Result_109_fu_1339_p4);

assign p_Val2_s_40_fu_2989_p3 = {{tmp_7_reg_3772_pp0_iter3_reg}, {4'd0}};

assign p_Val2_s_fu_1137_p4 = {{sf2ptcalc_inn_V_0_data_reg[41:26]}};

assign phimod_V_1_fu_3011_p2 = ($signed(13'd0) - $signed(sext_ln703_fu_2996_p1));

assign ptcalc2mtc_V = ptcalc2mtc_V_1_data_reg;

assign ptcalc2mtc_V_ap_vld = ptcalc2mtc_V_1_vld_reg;

assign ptcalc_debug_V = ptcalc_debug_V_1_data_reg;

assign ptcalc_eta_V_2_fu_3589_p3 = ((is_C_side_read_reg_3869_pp0_iter5_reg[0:0] === 1'b1) ? ptcalc_eta_V_fu_3583_p2 : zext_ln708_3_fu_3522_p1);

assign ptcalc_eta_V_fu_3583_p2 = (13'd0 - zext_ln708_3_fu_3522_p1);

assign ptcalc_pt_V_fu_3525_p4 = {{p_Val2_69_fu_3518_p2[10:3]}};

assign r_fu_3547_p2 = ((trunc_ln718_fu_3543_p1 != 2'd0) ? 1'b1 : 1'b0);

assign ret_V_22_fu_2919_p2 = (index_a_V_reg_4227 | 7'd1);

assign ret_V_23_fu_2930_p2 = (index_p_V_fu_2909_p2 | 10'd1);

assign ret_V_24_fu_3000_p2 = (11'd2 + zext_ln215_1_reg_4304);

assign ret_V_25_fu_2965_p2 = (11'd3 + zext_ln215_1_fu_2962_p1);

assign ret_V_26_fu_3084_p2 = (11'd4 + zext_ln215_1_reg_4304);

assign ret_V_27_fu_2977_p2 = (11'd5 + zext_ln215_1_fu_2962_p1);

assign ret_V_28_fu_3257_p2 = (index_e_V_reg_4443 | 8'd1);

assign ret_V_29_fu_3339_p2 = (index_e_V_reg_4443 | 8'd2);

assign ret_V_30_fu_3223_p2 = (index_e_V_fu_3216_p3 | 8'd3);

assign ret_V_39_fu_3632_p0 = 44'd29491;

assign ret_V_3_fu_1219_p2 = (or_ln135_fu_1213_p2 | data_valid_mid_V_2_fu_1195_p2);

assign ret_V_40_fu_3639_p0 = 42'd17940480;

assign ret_V_41_fu_1457_p2 = (lhs_V_fu_1449_p3 + shl_ln_fu_1403_p3);

assign ret_V_42_fu_3669_p1 = ret_V_42_fu_3669_p10;

assign ret_V_42_fu_3669_p10 = p_Val2_58_reg_3906;

assign ret_V_44_fu_3055_p2 = (zext_ln703_1_cast_fu_3024_p4 - rhs_V_fu_3047_p3);

assign ret_V_45_fu_3675_p1 = sext_ln1352_fu_3098_p1;

assign ret_V_46_fu_3681_p1 = sext_ln1352_fu_3098_p1;

assign ret_V_47_fu_3687_p1 = sext_ln1352_fu_3098_p1;

assign ret_V_48_fu_3693_p0 = sext_ln1352_3_fu_3107_p1;

assign ret_V_48_fu_3693_p1 = sext_ln1352_3_fu_3107_p1;

assign ret_V_51_fu_3311_p2 = (rhs_V_2_fu_3303_p3 + add_ln700_1_fu_3289_p2);

assign ret_V_52_fu_3711_p1 = sext_ln1352_5_fu_3374_p1;

assign ret_V_53_fu_3717_p1 = sext_ln1352_5_fu_3374_p1;

assign ret_V_54_fu_3723_p1 = ret_V_54_fu_3723_p10;

assign ret_V_54_fu_3723_p10 = p_Val2_50_reg_4522;

assign ret_V_55_fu_3497_p2 = (rhs_V_3_fu_3489_p3 + add_ln700_2_fu_3476_p2);

assign rhs_V_1_fu_3281_p3 = {{tmp_10_fu_3272_p4}, {9'd0}};

assign rhs_V_2_fu_3303_p3 = {{tmp_11_fu_3294_p4}, {9'd0}};

assign rhs_V_3_fu_3489_p3 = {{tmp_13_fu_3480_p4}, {9'd0}};

assign rhs_V_fu_3047_p3 = {{empty_43_fu_3039_p3}, {5'd0}};

assign rsp_table_V_address0 = zext_ln544_fu_1435_p1;

assign sel_tmp5_fu_2851_p2 = (do_2s_assign_reg_905 ^ 1'd1);

assign select_ln112_1_fu_1942_p3 = ((icmp_ln879_22_fu_1936_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln112_fu_1956_p3 = ((or_ln112_fu_1950_p2[0:0] === 1'b1) ? select_ln112_1_fu_1942_p3 : zext_ln879_2_fu_1926_p1);

assign select_ln114_1_fu_1980_p3 = ((icmp_ln879_24_fu_1974_p2[0:0] === 1'b1) ? 3'd5 : 3'd4);

assign select_ln114_fu_1994_p3 = ((or_ln114_fu_1988_p2[0:0] === 1'b1) ? select_ln114_1_fu_1980_p3 : zext_ln112_fu_1964_p1);

assign select_ln116_1_fu_2014_p3 = ((icmp_ln879_26_fu_2008_p2[0:0] === 1'b1) ? 3'd7 : 3'd6);

assign select_ln116_fu_2028_p3 = ((or_ln116_fu_2022_p2[0:0] === 1'b1) ? select_ln116_1_fu_2014_p3 : select_ln114_fu_1994_p3);

assign select_ln118_1_fu_2052_p3 = ((icmp_ln879_28_fu_2046_p2[0:0] === 1'b1) ? 4'd9 : 4'd8);

assign select_ln118_fu_2066_p3 = ((or_ln118_fu_2060_p2[0:0] === 1'b1) ? select_ln118_1_fu_2052_p3 : zext_ln116_fu_2036_p1);

assign select_ln120_1_fu_2086_p3 = ((icmp_ln879_30_fu_2080_p2[0:0] === 1'b1) ? 4'd11 : 4'd10);

assign select_ln120_fu_2100_p3 = ((or_ln120_fu_2094_p2[0:0] === 1'b1) ? select_ln120_1_fu_2086_p3 : select_ln118_fu_2066_p3);

assign select_ln122_1_fu_2120_p3 = ((icmp_ln879_32_fu_2114_p2[0:0] === 1'b1) ? 4'd13 : 4'd12);

assign select_ln122_fu_2134_p3 = ((or_ln122_fu_2128_p2[0:0] === 1'b1) ? select_ln122_1_fu_2120_p3 : select_ln120_fu_2100_p3);

assign select_ln124_1_fu_2347_p3 = ((icmp_ln879_34_fu_2341_p2[0:0] === 1'b1) ? 4'd15 : 4'd14);

assign select_ln124_fu_2361_p3 = ((or_ln124_fu_2355_p2[0:0] === 1'b1) ? select_ln124_1_fu_2347_p3 : select_ln122_reg_4096);

assign select_ln126_1_fu_2384_p3 = ((icmp_ln879_36_fu_2378_p2[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln126_fu_2398_p3 = ((or_ln126_fu_2392_p2[0:0] === 1'b1) ? select_ln126_1_fu_2384_p3 : zext_ln124_fu_2368_p1);

assign select_ln128_1_fu_2418_p3 = ((icmp_ln879_38_fu_2412_p2[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln128_fu_2432_p3 = ((or_ln128_fu_2426_p2[0:0] === 1'b1) ? select_ln128_1_fu_2418_p3 : select_ln126_fu_2398_p3);

assign select_ln130_1_fu_2452_p3 = ((icmp_ln879_40_fu_2446_p2[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln130_fu_2466_p3 = ((or_ln130_fu_2460_p2[0:0] === 1'b1) ? select_ln130_1_fu_2452_p3 : select_ln128_fu_2432_p3);

assign select_ln132_1_fu_2486_p3 = ((icmp_ln879_42_fu_2480_p2[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln132_fu_2500_p3 = ((or_ln132_fu_2494_p2[0:0] === 1'b1) ? select_ln132_1_fu_2486_p3 : select_ln130_fu_2466_p3);

assign select_ln134_1_fu_2791_p3 = ((icmp_ln879_44_reg_4178[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln134_fu_2802_p3 = ((or_ln134_fu_2798_p2[0:0] === 1'b1) ? select_ln134_1_fu_2791_p3 : select_ln132_reg_4168);

assign select_ln136_1_fu_2809_p3 = ((icmp_ln879_46_reg_4189[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln136_fu_2820_p3 = ((or_ln136_fu_2816_p2[0:0] === 1'b1) ? select_ln136_1_fu_2809_p3 : select_ln134_fu_2802_p3);

assign select_ln138_1_fu_2828_p3 = ((icmp_ln879_48_reg_4200[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln138_fu_2839_p3 = ((or_ln138_fu_2835_p2[0:0] === 1'b1) ? select_ln138_1_fu_2828_p3 : select_ln136_fu_2820_p3);

assign select_ln53_fu_1686_p3 = ((icmp_ln879_6_fu_1680_p2[0:0] === 1'b1) ? 2'd2 : zext_ln879_fu_1676_p1);

assign select_ln55_1_fu_1710_p3 = ((icmp_ln879_8_fu_1704_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln55_fu_1724_p3 = ((or_ln55_fu_1718_p2[0:0] === 1'b1) ? select_ln55_1_fu_1710_p3 : zext_ln53_fu_1694_p1);

assign select_ln57_1_fu_1744_p3 = ((icmp_ln879_10_fu_1738_p2[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign select_ln57_fu_1758_p3 = ((or_ln57_fu_1752_p2[0:0] === 1'b1) ? select_ln57_1_fu_1744_p3 : select_ln55_fu_1724_p3);

assign select_ln59_1_fu_1782_p3 = ((icmp_ln879_12_fu_1776_p2[0:0] === 1'b1) ? 4'd8 : 4'd7);

assign select_ln59_fu_1796_p3 = ((or_ln59_fu_1790_p2[0:0] === 1'b1) ? select_ln59_1_fu_1782_p3 : zext_ln57_fu_1766_p1);

assign select_ln61_1_fu_1816_p3 = ((icmp_ln879_14_fu_1810_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln61_fu_1830_p3 = ((or_ln61_fu_1824_p2[0:0] === 1'b1) ? select_ln61_1_fu_1816_p3 : select_ln59_fu_1796_p3);

assign select_ln63_1_fu_1850_p3 = ((icmp_ln879_16_fu_1844_p2[0:0] === 1'b1) ? 4'd12 : 4'd11);

assign select_ln63_fu_1864_p3 = ((or_ln63_fu_1858_p2[0:0] === 1'b1) ? select_ln63_1_fu_1850_p3 : select_ln61_fu_1830_p3);

assign select_ln65_1_fu_1884_p3 = ((icmp_ln879_18_fu_1878_p2[0:0] === 1'b1) ? 4'd14 : 4'd13);

assign select_ln65_fu_1898_p3 = ((or_ln65_fu_1892_p2[0:0] === 1'b1) ? select_ln65_1_fu_1884_p3 : select_ln63_fu_1864_p3);

assign select_ln68_fu_2148_p3 = ((icmp_ln879_49_fu_2142_p2[0:0] === 1'b1) ? 4'd15 : select_ln879_fu_1906_p3);

assign select_ln70_1_fu_2160_p3 = ((icmp_ln879_6_fu_1680_p2[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln70_fu_2174_p3 = ((or_ln70_fu_2168_p2[0:0] === 1'b1) ? select_ln70_1_fu_2160_p3 : zext_ln68_4_fu_2156_p1);

assign select_ln72_1_fu_2182_p3 = ((icmp_ln879_8_fu_1704_p2[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln72_fu_2190_p3 = ((or_ln55_fu_1718_p2[0:0] === 1'b1) ? select_ln72_1_fu_2182_p3 : select_ln70_fu_2174_p3);

assign select_ln74_1_fu_2198_p3 = ((icmp_ln879_10_fu_1738_p2[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln74_fu_2206_p3 = ((or_ln57_fu_1752_p2[0:0] === 1'b1) ? select_ln74_1_fu_2198_p3 : select_ln72_fu_2190_p3);

assign select_ln76_1_fu_2220_p3 = ((icmp_ln879_12_fu_1776_p2[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln76_fu_2234_p3 = ((or_ln76_fu_2228_p2[0:0] === 1'b1) ? select_ln76_1_fu_2220_p3 : select_ln74_fu_2206_p3);

assign select_ln78_1_fu_2544_p3 = ((icmp_ln879_14_reg_4052[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln78_fu_2551_p3 = ((or_ln61_reg_4057[0:0] === 1'b1) ? select_ln78_1_fu_2544_p3 : select_ln76_reg_4117);

assign select_ln80_1_fu_2557_p3 = ((icmp_ln879_16_reg_4062[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln80_fu_2564_p3 = ((or_ln63_reg_4068[0:0] === 1'b1) ? select_ln80_1_fu_2557_p3 : select_ln78_fu_2551_p3);

assign select_ln82_1_fu_2571_p3 = ((icmp_ln879_18_reg_4074[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln82_fu_2578_p3 = ((or_ln65_reg_4080[0:0] === 1'b1) ? select_ln82_1_fu_2571_p3 : select_ln80_fu_2564_p3);

assign select_ln851_1_fu_2751_p3 = ((icmp_ln851_1_fu_2740_p2[0:0] === 1'b1) ? trunc_ln851_1_reg_4149 : add_ln851_1_fu_2746_p2);

assign select_ln851_2_fu_2774_p3 = ((icmp_ln851_2_reg_4156[0:0] === 1'b1) ? trunc_ln851_2_reg_4161 : add_ln851_2_fu_2769_p2);

assign select_ln851_fu_1422_p3 = ((icmp_ln851_reg_3879[0:0] === 1'b1) ? trunc_ln2_reg_3884 : add_ln851_fu_1417_p2);

assign select_ln85_fu_2596_p3 = ((icmp_ln879_49_reg_4101[0:0] === 1'b1) ? 5'd30 : select_ln879_1_fu_2585_p3);

assign select_ln879_1_fu_2585_p3 = ((icmp_ln879_19_reg_4091[0:0] === 1'b1) ? select_ln82_fu_2578_p3 : zext_ln879_1_fu_2332_p1);

assign select_ln879_2_fu_2706_p3 = ((and_ln879_fu_2701_p2[0:0] === 1'b1) ? select_ln97_fu_2694_p3 : 6'd0);

assign select_ln879_3_fu_2725_p3 = ((and_ln879_1_fu_2719_p2[0:0] === 1'b1) ? zext_ln879_3_fu_2592_p1 : select_ln879_2_fu_2706_p3);

assign select_ln879_4_fu_2862_p3 = ((and_ln879_2_fu_2857_p2[0:0] === 1'b1) ? zext_ln138_fu_2847_p1 : select_ln879_3_reg_4206);

assign select_ln879_fu_1906_p3 = ((icmp_ln879_3_fu_1658_p2[0:0] === 1'b1) ? select_ln65_fu_1898_p3 : 4'd0);

assign select_ln87_1_fu_2607_p3 = ((icmp_ln879_6_reg_4021[0:0] === 1'b1) ? 6'd32 : 6'd31);

assign select_ln87_fu_2614_p3 = ((or_ln70_reg_4106[0:0] === 1'b1) ? select_ln87_1_fu_2607_p3 : zext_ln85_fu_2603_p1);

assign select_ln89_1_fu_2621_p3 = ((icmp_ln879_8_reg_4026[0:0] === 1'b1) ? 6'd34 : 6'd33);

assign select_ln89_fu_2628_p3 = ((or_ln55_reg_4031[0:0] === 1'b1) ? select_ln89_1_fu_2621_p3 : select_ln87_fu_2614_p3);

assign select_ln91_1_fu_2635_p3 = ((icmp_ln879_50_reg_4111[0:0] === 1'b1) ? 6'd36 : 6'd35);

assign select_ln91_fu_2646_p3 = ((or_ln91_fu_2642_p2[0:0] === 1'b1) ? select_ln91_1_fu_2635_p3 : select_ln89_fu_2628_p3);

assign select_ln93_1_fu_2654_p3 = ((icmp_ln879_13_reg_4046[0:0] === 1'b1) ? 6'd38 : 6'd37);

assign select_ln93_fu_2665_p3 = ((or_ln93_fu_2661_p2[0:0] === 1'b1) ? select_ln93_1_fu_2654_p3 : select_ln91_fu_2646_p3);

assign select_ln95_1_fu_2673_p3 = ((icmp_ln879_16_reg_4062[0:0] === 1'b1) ? 6'd40 : 6'd39);

assign select_ln95_fu_2680_p3 = ((or_ln63_reg_4068[0:0] === 1'b1) ? select_ln95_1_fu_2673_p3 : select_ln93_fu_2665_p3);

assign select_ln97_1_fu_2687_p3 = ((icmp_ln879_18_reg_4074[0:0] === 1'b1) ? 6'd42 : 6'd41);

assign select_ln97_fu_2694_p3 = ((or_ln65_reg_4080[0:0] === 1'b1) ? select_ln97_1_fu_2687_p3 : select_ln95_fu_2680_p3);

assign sext_ln1352_3_fu_3107_p1 = p_Val2_64_reg_4345;

assign sext_ln1352_5_fu_3374_p1 = p_Val2_67_reg_4510;

assign sext_ln1352_fu_3098_p1 = p_Val2_63_reg_4351;

assign sext_ln203_1_fu_3398_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_2_fu_3350_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_3_fu_3402_p1 = $signed(params_e_3s_table_V_5_reg_4542);

assign sext_ln203_4_fu_3268_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_fu_2915_p1 = $signed(params_a_2s_table_V_q0);

assign sext_ln253_fu_3596_p1 = $signed(ptcalc_eta_V_2_fu_3589_p3);

assign sext_ln703_1_fu_1654_p1 = $signed(deflection_V_fu_1648_p2);

assign sext_ln703_2_fu_1622_p1 = $signed(deflection_V_1_fu_1616_p2);

assign sext_ln703_3_fu_1590_p1 = $signed(deflection_V_2_fu_1584_p2);

assign sext_ln703_4_fu_3185_p1 = $signed(p_Val2_26_fu_3150_p3);

assign sext_ln703_fu_2996_p1 = $signed(p_Val2_s_40_fu_2989_p3);

assign sext_ln728_fu_3033_p1 = $signed(params_a_2s_table_V_3_reg_4279);

assign shl_ln1_fu_2898_p3 = {{select_ln879_4_reg_4221}, {3'd0}};

assign shl_ln_fu_1403_p3 = {{sub_ln1192_reg_3819}, {12'd0}};

assign sub_ln1192_fu_1285_p2 = (trunc_ln1_fu_1265_p4 - trunc_ln728_1_fu_1275_p4);

assign sub_ln703_fu_2256_p2 = (22'd0 - ap_phi_reg_pp0_iter2_p_Val2_59_reg_852);

assign sub_ln728_fu_1291_p2 = (z_out_V_fu_1157_p4 - p_Val2_s_fu_1137_p4);

assign t_V_fu_3110_p3 = {{p_Val2_12_reg_834_pp0_iter4_reg}, {15'd0}};

assign tmp_10_fu_3272_p4 = {{ret_V_49_reg_4460[34:23]}};

assign tmp_11_fu_3294_p4 = {{ret_V_50_reg_4465[34:23]}};

assign tmp_13_fu_3480_p4 = {{ret_V_54_reg_4587[34:23]}};

assign tmp_1_fu_1626_p3 = {{trunc_ln647_1_reg_3854_pp0_iter1_reg}, {trunc_ln647_reg_3849_pp0_iter1_reg}};

assign tmp_26_fu_2248_p3 = ap_phi_reg_pp0_iter2_p_Val2_59_reg_852[32'd21];

assign tmp_28_fu_3535_p3 = p_Val2_69_fu_3518_p2[32'd3];

assign tmp_29_fu_3559_p3 = p_Val2_69_fu_3518_p2[32'd2];

assign tmp_2_fu_1636_p3 = {{reg_997_pp0_iter1_reg}, {reg_993_pp0_iter1_reg}};

assign tmp_3_fu_1594_p3 = {{trunc_ln647_3_reg_3844_pp0_iter1_reg}, {trunc_ln647_2_reg_3839_pp0_iter1_reg}};

assign tmp_4_fu_1604_p3 = {{reg_997_pp0_iter1_reg}, {reg_989_pp0_iter1_reg}};

assign tmp_5_fu_1562_p3 = {{trunc_ln647_5_reg_3834_pp0_iter1_reg}, {trunc_ln647_4_reg_3829_pp0_iter1_reg}};

assign tmp_6_fu_1572_p3 = {{reg_993_pp0_iter1_reg}, {reg_989_pp0_iter1_reg}};

assign tmp_8_fu_3176_p4 = {{ret_V_45_reg_4398[24:4]}};

assign tmp_9_fu_1440_p4 = {{ret_V_40_reg_3891[35:14]}};

assign tmp_V_10_fu_1129_p3 = sf2ptcalc_out_V_0_data_reg[32'd9];

assign tmp_V_1_fu_1009_p4 = {{pl2ptcalc_V_0_data_reg[56:36]}};

assign tmp_V_2_fu_1029_p3 = sf2ptcalc_inn_V_0_data_reg[32'd63];

assign tmp_V_3_fu_1037_p3 = sf2ptcalc_mid_V_0_data_reg[32'd63];

assign tmp_V_4_fu_1045_p3 = sf2ptcalc_out_V_0_data_reg[32'd63];

assign tmp_V_5_fu_1053_p4 = {{sf2ptcalc_inn_V_0_data_reg[62:42]}};

assign tmp_V_6_fu_1063_p4 = {{sf2ptcalc_mid_V_0_data_reg[62:42]}};

assign tmp_V_7_fu_1073_p4 = {{sf2ptcalc_out_V_0_data_reg[62:42]}};

assign tmp_V_8_fu_1113_p3 = sf2ptcalc_inn_V_0_data_reg[32'd9];

assign tmp_V_9_fu_1121_p3 = sf2ptcalc_mid_V_0_data_reg[32'd9];

assign tmp_V_fu_1001_p3 = pl2ptcalc_V_0_data_reg[32'd57];

assign tmp_s_fu_2270_p3 = {{p_Val2_19_fu_2262_p3}, {16'd0}};

assign trunc_ln1_fu_1265_p4 = {{sf2ptcalc_inn_V_0_data_reg[36:26]}};

assign trunc_ln647_1_fu_1317_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_2_fu_1305_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_3_fu_1309_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_4_fu_1297_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_5_fu_1301_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln647_6_fu_1253_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_7_fu_1257_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln647_8_fu_1261_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_fu_1313_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln718_fu_3543_p1 = p_Val2_69_fu_3518_p2[1:0];

assign trunc_ln728_1_fu_1275_p4 = {{sf2ptcalc_mid_V_0_data_reg[36:26]}};

assign trunc_ln728_fu_3036_p1 = params_a_3s_table_V_3_reg_4284[20:0];

assign trunc_ln851_3_fu_2290_p1 = p_Val2_19_fu_2262_p3[0:0];

assign trunc_ln851_4_fu_2304_p1 = p_Val2_19_fu_2262_p3[7:0];

assign trunc_ln851_fu_1371_p1 = p_Val2_9_fu_1364_p3[1:0];

assign xor_ln879_fu_2714_p2 = (icmp_ln879_51_reg_4122 ^ 1'd1);

assign xs_V_1_fu_1348_p2 = ($signed(16'd0) - $signed(p_Result_109_fu_1339_p4));

assign z_out_V_fu_1157_p4 = {{sf2ptcalc_out_V_0_data_reg[41:26]}};

assign zext_ln112_fu_1964_p1 = select_ln112_fu_1956_p3;

assign zext_ln116_fu_2036_p1 = select_ln116_fu_2028_p3;

assign zext_ln124_fu_2368_p1 = select_ln124_fu_2361_p3;

assign zext_ln138_fu_2847_p1 = select_ln138_fu_2839_p3;

assign zext_ln214_1_fu_2905_p1 = shl_ln1_fu_2898_p3;

assign zext_ln214_fu_2895_p1 = index_a_V_reg_4227;

assign zext_ln215_1_fu_2962_p1 = index_p_V_reg_4248;

assign zext_ln24_fu_2883_p1 = inv_table_V_q0;

assign zext_ln415_fu_3573_p1 = and_ln415_fu_3567_p2;

assign zext_ln53_fu_1694_p1 = select_ln53_fu_1686_p3;

assign zext_ln544_10_fu_3366_p1 = index_e_V_reg_4443;

assign zext_ln544_11_fu_3262_p1 = ret_V_28_fu_3257_p2;

assign zext_ln544_12_fu_3344_p1 = ret_V_29_fu_3339_p2;

assign zext_ln544_13_fu_3229_p1 = ret_V_30_fu_3223_p2;

assign zext_ln544_14_fu_2764_p1 = ibin_V_2_fu_2758_p3;

assign zext_ln544_15_fu_2786_p1 = ibin_V_3_fu_2780_p3;

assign zext_ln544_1_fu_3335_p1 = ibin_V_1_reg_4470;

assign zext_ln544_2_fu_2877_p1 = index_a_V_fu_2869_p3;

assign zext_ln544_3_fu_2924_p1 = ret_V_22_fu_2919_p2;

assign zext_ln544_4_fu_3079_p1 = index_p_V_reg_4248_pp0_iter3_reg;

assign zext_ln544_5_fu_2936_p1 = ret_V_23_fu_2930_p2;

assign zext_ln544_6_fu_3005_p1 = ret_V_24_fu_3000_p2;

assign zext_ln544_7_fu_2971_p1 = ret_V_25_fu_2965_p2;

assign zext_ln544_8_fu_3089_p1 = ret_V_26_fu_3084_p2;

assign zext_ln544_9_fu_2983_p1 = ret_V_27_fu_2977_p2;

assign zext_ln544_fu_1435_p1 = ibin_V_fu_1428_p3;

assign zext_ln57_fu_1766_p1 = select_ln57_fu_1758_p3;

assign zext_ln68_4_fu_2156_p1 = select_ln68_fu_2148_p3;

assign zext_ln703_1_cast_fu_3024_p4 = {{ret_V_43_reg_4330[38:13]}};

assign zext_ln708_1_fu_1530_p1 = p_Result_96_reg_3750_pp0_iter1_reg;

assign zext_ln708_2_fu_1533_p1 = p_Result_97_reg_3755_pp0_iter1_reg;

assign zext_ln708_3_fu_3522_p1 = tmp_14_reg_4557;

assign zext_ln708_fu_1527_p1 = p_Result_95_reg_3745_pp0_iter1_reg;

assign zext_ln85_fu_2603_p1 = select_ln85_fu_2596_p3;

assign zext_ln879_1_fu_2332_p1 = select_ln879_reg_4086;

assign zext_ln879_2_fu_1926_p1 = icmp_ln879_20_fu_1920_p2;

assign zext_ln879_3_fu_2592_p1 = select_ln879_1_fu_2585_p3;

assign zext_ln879_fu_1676_p1 = icmp_ln879_5_fu_1670_p2;

always @ (posedge ap_clk) begin
    index_a_V_reg_4227[0] <= 1'b0;
    index_p_V_reg_4248[0] <= 1'b0;
    index_p_V_reg_4248_pp0_iter3_reg[0] <= 1'b0;
    zext_ln215_1_reg_4304[0] <= 1'b0;
    zext_ln215_1_reg_4304[10] <= 1'b0;
    p_Val2_64_reg_4345[3:0] <= 4'b0000;
    index_e_V_reg_4443[1:0] <= 2'b00;
end

endmodule //ptcalc_top
