// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_72 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_775_fu_396_p2;
reg   [0:0] icmp_ln86_775_reg_1364;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_776_fu_402_p2;
reg   [0:0] icmp_ln86_776_reg_1370;
reg   [0:0] icmp_ln86_776_reg_1370_pp0_iter1_reg;
wire   [0:0] icmp_ln86_777_fu_408_p2;
reg   [0:0] icmp_ln86_777_reg_1376;
wire   [0:0] icmp_ln86_778_fu_414_p2;
reg   [0:0] icmp_ln86_778_reg_1382;
wire   [0:0] icmp_ln86_779_fu_420_p2;
reg   [0:0] icmp_ln86_779_reg_1388;
reg   [0:0] icmp_ln86_779_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_779_reg_1388_pp0_iter2_reg;
reg   [0:0] icmp_ln86_779_reg_1388_pp0_iter3_reg;
reg   [0:0] icmp_ln86_779_reg_1388_pp0_iter4_reg;
wire   [0:0] icmp_ln86_780_fu_426_p2;
reg   [0:0] icmp_ln86_780_reg_1394;
reg   [0:0] icmp_ln86_780_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_781_fu_432_p2;
reg   [0:0] icmp_ln86_781_reg_1400;
reg   [0:0] icmp_ln86_781_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_781_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln86_782_fu_438_p2;
reg   [0:0] icmp_ln86_782_reg_1406;
reg   [0:0] icmp_ln86_782_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_782_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_782_reg_1406_pp0_iter3_reg;
wire   [0:0] icmp_ln86_783_fu_444_p2;
reg   [0:0] icmp_ln86_783_reg_1412;
wire   [0:0] icmp_ln86_784_fu_450_p2;
reg   [0:0] icmp_ln86_784_reg_1418;
reg   [0:0] icmp_ln86_784_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_784_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_784_reg_1418_pp0_iter3_reg;
reg   [0:0] icmp_ln86_784_reg_1418_pp0_iter4_reg;
wire   [0:0] icmp_ln86_785_fu_456_p2;
reg   [0:0] icmp_ln86_785_reg_1424;
wire   [0:0] icmp_ln86_786_fu_462_p2;
reg   [0:0] icmp_ln86_786_reg_1430;
reg   [0:0] icmp_ln86_786_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_786_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_786_reg_1430_pp0_iter3_reg;
reg   [0:0] icmp_ln86_786_reg_1430_pp0_iter4_reg;
reg   [0:0] icmp_ln86_786_reg_1430_pp0_iter5_reg;
wire   [0:0] icmp_ln86_787_fu_468_p2;
reg   [0:0] icmp_ln86_787_reg_1436;
reg   [0:0] icmp_ln86_787_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_787_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_787_reg_1436_pp0_iter3_reg;
reg   [0:0] icmp_ln86_787_reg_1436_pp0_iter4_reg;
reg   [0:0] icmp_ln86_787_reg_1436_pp0_iter5_reg;
reg   [0:0] icmp_ln86_787_reg_1436_pp0_iter6_reg;
wire   [0:0] icmp_ln86_788_fu_484_p2;
reg   [0:0] icmp_ln86_788_reg_1442;
reg   [0:0] icmp_ln86_788_reg_1442_pp0_iter1_reg;
wire   [0:0] icmp_ln86_789_fu_490_p2;
reg   [0:0] icmp_ln86_789_reg_1447;
reg   [0:0] icmp_ln86_789_reg_1447_pp0_iter1_reg;
wire   [0:0] icmp_ln86_790_fu_496_p2;
reg   [0:0] icmp_ln86_790_reg_1452;
reg   [0:0] icmp_ln86_790_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_790_reg_1452_pp0_iter2_reg;
wire   [0:0] icmp_ln86_791_fu_502_p2;
reg   [0:0] icmp_ln86_791_reg_1457;
reg   [0:0] icmp_ln86_791_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_791_reg_1457_pp0_iter2_reg;
wire   [0:0] icmp_ln86_792_fu_508_p2;
reg   [0:0] icmp_ln86_792_reg_1462;
reg   [0:0] icmp_ln86_792_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_792_reg_1462_pp0_iter2_reg;
wire   [0:0] icmp_ln86_793_fu_514_p2;
reg   [0:0] icmp_ln86_793_reg_1467;
reg   [0:0] icmp_ln86_793_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_793_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_793_reg_1467_pp0_iter3_reg;
wire   [0:0] icmp_ln86_794_fu_520_p2;
reg   [0:0] icmp_ln86_794_reg_1472;
reg   [0:0] icmp_ln86_794_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_794_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_794_reg_1472_pp0_iter3_reg;
wire   [0:0] icmp_ln86_795_fu_526_p2;
reg   [0:0] icmp_ln86_795_reg_1477;
reg   [0:0] icmp_ln86_795_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_795_reg_1477_pp0_iter2_reg;
reg   [0:0] icmp_ln86_795_reg_1477_pp0_iter3_reg;
wire   [0:0] icmp_ln86_796_fu_532_p2;
reg   [0:0] icmp_ln86_796_reg_1482;
reg   [0:0] icmp_ln86_796_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_796_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_796_reg_1482_pp0_iter3_reg;
reg   [0:0] icmp_ln86_796_reg_1482_pp0_iter4_reg;
wire   [0:0] icmp_ln86_797_fu_538_p2;
reg   [0:0] icmp_ln86_797_reg_1487;
reg   [0:0] icmp_ln86_797_reg_1487_pp0_iter1_reg;
reg   [0:0] icmp_ln86_797_reg_1487_pp0_iter2_reg;
reg   [0:0] icmp_ln86_797_reg_1487_pp0_iter3_reg;
reg   [0:0] icmp_ln86_797_reg_1487_pp0_iter4_reg;
wire   [0:0] icmp_ln86_798_fu_544_p2;
reg   [0:0] icmp_ln86_798_reg_1492;
reg   [0:0] icmp_ln86_798_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_798_reg_1492_pp0_iter2_reg;
reg   [0:0] icmp_ln86_798_reg_1492_pp0_iter3_reg;
reg   [0:0] icmp_ln86_798_reg_1492_pp0_iter4_reg;
wire   [0:0] icmp_ln86_799_fu_550_p2;
reg   [0:0] icmp_ln86_799_reg_1497;
reg   [0:0] icmp_ln86_799_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_799_reg_1497_pp0_iter2_reg;
reg   [0:0] icmp_ln86_799_reg_1497_pp0_iter3_reg;
reg   [0:0] icmp_ln86_799_reg_1497_pp0_iter4_reg;
reg   [0:0] icmp_ln86_799_reg_1497_pp0_iter5_reg;
wire   [0:0] icmp_ln86_800_fu_556_p2;
reg   [0:0] icmp_ln86_800_reg_1502;
reg   [0:0] icmp_ln86_800_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_800_reg_1502_pp0_iter2_reg;
reg   [0:0] icmp_ln86_800_reg_1502_pp0_iter3_reg;
reg   [0:0] icmp_ln86_800_reg_1502_pp0_iter4_reg;
reg   [0:0] icmp_ln86_800_reg_1502_pp0_iter5_reg;
wire   [0:0] icmp_ln86_801_fu_562_p2;
reg   [0:0] icmp_ln86_801_reg_1507;
reg   [0:0] icmp_ln86_801_reg_1507_pp0_iter1_reg;
reg   [0:0] icmp_ln86_801_reg_1507_pp0_iter2_reg;
reg   [0:0] icmp_ln86_801_reg_1507_pp0_iter3_reg;
reg   [0:0] icmp_ln86_801_reg_1507_pp0_iter4_reg;
reg   [0:0] icmp_ln86_801_reg_1507_pp0_iter5_reg;
reg   [0:0] icmp_ln86_801_reg_1507_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_568_p2;
reg   [0:0] xor_ln104_reg_1512;
wire   [0:0] and_ln102_fu_574_p2;
reg   [0:0] and_ln102_reg_1518;
reg   [0:0] and_ln102_reg_1518_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_586_p2;
reg   [0:0] and_ln104_reg_1525;
wire   [0:0] and_ln104_136_fu_601_p2;
reg   [0:0] and_ln104_136_reg_1531;
reg   [0:0] and_ln104_136_reg_1531_pp0_iter2_reg;
reg   [0:0] and_ln104_136_reg_1531_pp0_iter3_reg;
reg   [0:0] and_ln104_136_reg_1531_pp0_iter4_reg;
reg   [0:0] and_ln104_136_reg_1531_pp0_iter5_reg;
reg   [0:0] and_ln104_136_reg_1531_pp0_iter6_reg;
reg   [0:0] and_ln104_136_reg_1531_pp0_iter7_reg;
wire   [0:0] and_ln102_953_fu_606_p2;
reg   [0:0] and_ln102_953_reg_1538;
wire   [0:0] and_ln102_954_fu_610_p2;
reg   [0:0] and_ln102_954_reg_1544;
reg   [0:0] and_ln102_954_reg_1544_pp0_iter2_reg;
reg   [0:0] and_ln102_954_reg_1544_pp0_iter3_reg;
wire   [0:0] and_ln102_955_fu_624_p2;
reg   [0:0] and_ln102_955_reg_1551;
reg   [0:0] and_ln102_955_reg_1551_pp0_iter2_reg;
reg   [0:0] and_ln102_955_reg_1551_pp0_iter3_reg;
reg   [0:0] and_ln102_955_reg_1551_pp0_iter4_reg;
wire   [0:0] and_ln102_957_fu_640_p2;
reg   [0:0] and_ln102_957_reg_1558;
wire   [0:0] and_ln102_960_fu_645_p2;
reg   [0:0] and_ln102_960_reg_1564;
wire   [0:0] and_ln104_141_fu_655_p2;
reg   [0:0] and_ln104_141_reg_1569;
reg   [0:0] and_ln104_141_reg_1569_pp0_iter2_reg;
reg   [0:0] and_ln104_141_reg_1569_pp0_iter3_reg;
wire   [0:0] and_ln102_962_fu_661_p2;
reg   [0:0] and_ln102_962_reg_1575;
reg   [0:0] and_ln102_962_reg_1575_pp0_iter2_reg;
reg   [0:0] and_ln102_962_reg_1575_pp0_iter3_reg;
reg   [0:0] and_ln102_962_reg_1575_pp0_iter4_reg;
wire   [0:0] or_ln117_fu_677_p2;
reg   [0:0] or_ln117_reg_1581;
wire   [0:0] and_ln104_137_fu_688_p2;
reg   [0:0] and_ln104_137_reg_1590;
wire   [0:0] and_ln102_958_fu_698_p2;
reg   [0:0] and_ln102_958_reg_1595;
wire   [0:0] or_ln117_679_fu_768_p2;
reg   [0:0] or_ln117_679_reg_1600;
wire   [2:0] select_ln117_754_fu_780_p3;
reg   [2:0] select_ln117_754_reg_1605;
wire   [0:0] or_ln117_681_fu_788_p2;
reg   [0:0] or_ln117_681_reg_1610;
wire   [0:0] or_ln117_683_fu_794_p2;
reg   [0:0] or_ln117_683_reg_1616;
wire   [0:0] or_ln117_685_fu_874_p2;
reg   [0:0] or_ln117_685_reg_1624;
wire   [3:0] select_ln117_760_fu_887_p3;
reg   [3:0] select_ln117_760_reg_1629;
wire   [0:0] or_ln117_687_fu_895_p2;
reg   [0:0] or_ln117_687_reg_1634;
wire   [0:0] and_ln102_956_fu_899_p2;
reg   [0:0] and_ln102_956_reg_1641;
reg   [0:0] and_ln102_956_reg_1641_pp0_iter5_reg;
wire   [0:0] or_ln117_691_fu_985_p2;
reg   [0:0] or_ln117_691_reg_1648;
wire   [4:0] select_ln117_766_fu_999_p3;
reg   [4:0] select_ln117_766_reg_1653;
wire   [0:0] or_ln117_693_fu_1007_p2;
reg   [0:0] or_ln117_693_reg_1658;
wire   [0:0] and_ln104_140_fu_1017_p2;
reg   [0:0] and_ln104_140_reg_1665;
reg   [0:0] and_ln104_140_reg_1665_pp0_iter6_reg;
wire   [0:0] or_ln117_695_fu_1074_p2;
reg   [0:0] or_ln117_695_reg_1671;
reg   [0:0] or_ln117_695_reg_1671_pp0_iter6_reg;
reg   [0:0] or_ln117_695_reg_1671_pp0_iter7_reg;
wire   [0:0] or_ln117_697_fu_1100_p2;
reg   [0:0] or_ln117_697_reg_1677;
wire   [4:0] select_ln117_772_fu_1114_p3;
reg   [4:0] select_ln117_772_reg_1682;
wire   [0:0] or_ln117_701_fu_1176_p2;
reg   [0:0] or_ln117_701_reg_1687;
wire   [4:0] select_ln117_776_fu_1190_p3;
reg   [4:0] select_ln117_776_reg_1692;
wire   [12:0] tmp_fu_1225_p63;
reg   [12:0] tmp_reg_1697;
wire    ap_block_pp0_stage0;
wire   [12:0] tmp_9_fu_474_p4;
wire   [0:0] icmp_ln86_fu_384_p2;
wire   [0:0] icmp_ln86_774_fu_390_p2;
wire   [0:0] xor_ln104_365_fu_580_p2;
wire   [0:0] xor_ln104_366_fu_596_p2;
wire   [0:0] xor_ln104_368_fu_614_p2;
wire   [0:0] and_ln102_952_fu_592_p2;
wire   [0:0] xor_ln104_369_fu_629_p2;
wire   [0:0] and_ln104_138_fu_619_p2;
wire   [0:0] xor_ln104_374_fu_650_p2;
wire   [0:0] and_ln104_139_fu_634_p2;
wire   [0:0] xor_ln104_376_fu_666_p2;
wire   [0:0] and_ln104_142_fu_671_p2;
wire   [0:0] xor_ln104_367_fu_683_p2;
wire   [0:0] xor_ln104_371_fu_693_p2;
wire   [0:0] and_ln102_966_fu_707_p2;
wire   [0:0] xor_ln117_fu_717_p2;
wire   [0:0] and_ln102_965_fu_703_p2;
wire   [1:0] zext_ln117_fu_722_p1;
wire   [0:0] or_ln117_676_fu_726_p2;
wire   [1:0] select_ln117_fu_731_p3;
wire   [1:0] select_ln117_751_fu_742_p3;
wire   [0:0] or_ln117_677_fu_738_p2;
wire   [0:0] and_ln102_967_fu_712_p2;
wire   [2:0] zext_ln117_82_fu_750_p1;
wire   [0:0] or_ln117_678_fu_754_p2;
wire   [2:0] select_ln117_752_fu_760_p3;
wire   [2:0] select_ln117_753_fu_772_p3;
wire   [0:0] xor_ln104_372_fu_798_p2;
wire   [0:0] and_ln102_969_fu_811_p2;
wire   [0:0] and_ln102_959_fu_803_p2;
wire   [0:0] and_ln102_968_fu_807_p2;
wire   [0:0] or_ln117_680_fu_826_p2;
wire   [2:0] select_ln117_755_fu_831_p3;
wire   [0:0] and_ln102_970_fu_816_p2;
wire   [3:0] zext_ln117_83_fu_838_p1;
wire   [0:0] or_ln117_682_fu_842_p2;
wire   [3:0] select_ln117_756_fu_847_p3;
wire   [0:0] and_ln102_971_fu_821_p2;
wire   [3:0] select_ln117_757_fu_854_p3;
wire   [0:0] or_ln117_684_fu_862_p2;
wire   [3:0] select_ln117_758_fu_867_p3;
wire   [3:0] select_ln117_759_fu_879_p3;
wire   [0:0] xor_ln104_373_fu_903_p2;
wire   [0:0] and_ln102_972_fu_912_p2;
wire   [0:0] and_ln102_961_fu_908_p2;
wire   [0:0] and_ln102_973_fu_917_p2;
wire   [0:0] or_ln117_686_fu_931_p2;
wire   [0:0] and_ln102_974_fu_922_p2;
wire   [3:0] select_ln117_761_fu_936_p3;
wire   [0:0] or_ln117_688_fu_943_p2;
wire   [3:0] select_ln117_762_fu_948_p3;
wire   [3:0] select_ln117_763_fu_959_p3;
wire   [0:0] or_ln117_689_fu_955_p2;
wire   [0:0] and_ln102_975_fu_926_p2;
wire   [4:0] zext_ln117_84_fu_967_p1;
wire   [0:0] or_ln117_690_fu_971_p2;
wire   [4:0] select_ln117_764_fu_977_p3;
wire   [4:0] select_ln117_765_fu_991_p3;
wire   [0:0] xor_ln104_370_fu_1012_p2;
wire   [0:0] xor_ln104_375_fu_1022_p2;
wire   [0:0] and_ln102_976_fu_1031_p2;
wire   [0:0] and_ln102_963_fu_1027_p2;
wire   [0:0] and_ln102_977_fu_1036_p2;
wire   [0:0] or_ln117_692_fu_1050_p2;
wire   [0:0] and_ln102_978_fu_1041_p2;
wire   [4:0] select_ln117_767_fu_1055_p3;
wire   [0:0] or_ln117_694_fu_1062_p2;
wire   [4:0] select_ln117_768_fu_1067_p3;
wire   [0:0] and_ln102_979_fu_1045_p2;
wire   [4:0] select_ln117_769_fu_1078_p3;
wire   [0:0] or_ln117_696_fu_1086_p2;
wire   [4:0] select_ln117_770_fu_1092_p3;
wire   [4:0] select_ln117_771_fu_1106_p3;
wire   [0:0] xor_ln104_377_fu_1122_p2;
wire   [0:0] and_ln102_980_fu_1131_p2;
wire   [0:0] and_ln102_964_fu_1127_p2;
wire   [0:0] and_ln102_981_fu_1136_p2;
wire   [0:0] or_ln117_698_fu_1146_p2;
wire   [0:0] or_ln117_699_fu_1151_p2;
wire   [0:0] and_ln102_982_fu_1141_p2;
wire   [4:0] select_ln117_773_fu_1155_p3;
wire   [0:0] or_ln117_700_fu_1162_p2;
wire   [4:0] select_ln117_774_fu_1168_p3;
wire   [4:0] select_ln117_775_fu_1182_p3;
wire   [0:0] xor_ln104_378_fu_1198_p2;
wire   [0:0] and_ln102_983_fu_1203_p2;
wire   [0:0] and_ln102_984_fu_1208_p2;
wire   [0:0] or_ln117_702_fu_1213_p2;
wire   [12:0] tmp_fu_1225_p61;
wire   [4:0] tmp_fu_1225_p62;
wire   [0:0] or_ln117_703_fu_1353_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] tmp_fu_1225_p1;
wire   [4:0] tmp_fu_1225_p3;
wire   [4:0] tmp_fu_1225_p5;
wire   [4:0] tmp_fu_1225_p7;
wire   [4:0] tmp_fu_1225_p9;
wire   [4:0] tmp_fu_1225_p11;
wire   [4:0] tmp_fu_1225_p13;
wire   [4:0] tmp_fu_1225_p15;
wire   [4:0] tmp_fu_1225_p17;
wire   [4:0] tmp_fu_1225_p19;
wire   [4:0] tmp_fu_1225_p21;
wire   [4:0] tmp_fu_1225_p23;
wire   [4:0] tmp_fu_1225_p25;
wire   [4:0] tmp_fu_1225_p27;
wire   [4:0] tmp_fu_1225_p29;
wire   [4:0] tmp_fu_1225_p31;
wire  signed [4:0] tmp_fu_1225_p33;
wire  signed [4:0] tmp_fu_1225_p35;
wire  signed [4:0] tmp_fu_1225_p37;
wire  signed [4:0] tmp_fu_1225_p39;
wire  signed [4:0] tmp_fu_1225_p41;
wire  signed [4:0] tmp_fu_1225_p43;
wire  signed [4:0] tmp_fu_1225_p45;
wire  signed [4:0] tmp_fu_1225_p47;
wire  signed [4:0] tmp_fu_1225_p49;
wire  signed [4:0] tmp_fu_1225_p51;
wire  signed [4:0] tmp_fu_1225_p53;
wire  signed [4:0] tmp_fu_1225_p55;
wire  signed [4:0] tmp_fu_1225_p57;
wire  signed [4:0] tmp_fu_1225_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_61_5_13_1_1_U834(
    .din0(13'd182),
    .din1(13'd7686),
    .din2(13'd114),
    .din3(13'd8118),
    .din4(13'd291),
    .din5(13'd8125),
    .din6(13'd8072),
    .din7(13'd78),
    .din8(13'd8104),
    .din9(13'd69),
    .din10(13'd223),
    .din11(13'd7612),
    .din12(13'd438),
    .din13(13'd205),
    .din14(13'd2606),
    .din15(13'd193),
    .din16(13'd6886),
    .din17(13'd7753),
    .din18(13'd325),
    .din19(13'd7952),
    .din20(13'd7744),
    .din21(13'd250),
    .din22(13'd184),
    .din23(13'd8044),
    .din24(13'd198),
    .din25(13'd7988),
    .din26(13'd86),
    .din27(13'd7555),
    .din28(13'd7943),
    .din29(13'd588),
    .def(tmp_fu_1225_p61),
    .sel(tmp_fu_1225_p62),
    .dout(tmp_fu_1225_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_953_reg_1538 <= and_ln102_953_fu_606_p2;
        and_ln102_954_reg_1544 <= and_ln102_954_fu_610_p2;
        and_ln102_954_reg_1544_pp0_iter2_reg <= and_ln102_954_reg_1544;
        and_ln102_954_reg_1544_pp0_iter3_reg <= and_ln102_954_reg_1544_pp0_iter2_reg;
        and_ln102_955_reg_1551 <= and_ln102_955_fu_624_p2;
        and_ln102_955_reg_1551_pp0_iter2_reg <= and_ln102_955_reg_1551;
        and_ln102_955_reg_1551_pp0_iter3_reg <= and_ln102_955_reg_1551_pp0_iter2_reg;
        and_ln102_955_reg_1551_pp0_iter4_reg <= and_ln102_955_reg_1551_pp0_iter3_reg;
        and_ln102_956_reg_1641 <= and_ln102_956_fu_899_p2;
        and_ln102_956_reg_1641_pp0_iter5_reg <= and_ln102_956_reg_1641;
        and_ln102_957_reg_1558 <= and_ln102_957_fu_640_p2;
        and_ln102_958_reg_1595 <= and_ln102_958_fu_698_p2;
        and_ln102_960_reg_1564 <= and_ln102_960_fu_645_p2;
        and_ln102_962_reg_1575 <= and_ln102_962_fu_661_p2;
        and_ln102_962_reg_1575_pp0_iter2_reg <= and_ln102_962_reg_1575;
        and_ln102_962_reg_1575_pp0_iter3_reg <= and_ln102_962_reg_1575_pp0_iter2_reg;
        and_ln102_962_reg_1575_pp0_iter4_reg <= and_ln102_962_reg_1575_pp0_iter3_reg;
        and_ln102_reg_1518 <= and_ln102_fu_574_p2;
        and_ln102_reg_1518_pp0_iter1_reg <= and_ln102_reg_1518;
        and_ln104_136_reg_1531 <= and_ln104_136_fu_601_p2;
        and_ln104_136_reg_1531_pp0_iter2_reg <= and_ln104_136_reg_1531;
        and_ln104_136_reg_1531_pp0_iter3_reg <= and_ln104_136_reg_1531_pp0_iter2_reg;
        and_ln104_136_reg_1531_pp0_iter4_reg <= and_ln104_136_reg_1531_pp0_iter3_reg;
        and_ln104_136_reg_1531_pp0_iter5_reg <= and_ln104_136_reg_1531_pp0_iter4_reg;
        and_ln104_136_reg_1531_pp0_iter6_reg <= and_ln104_136_reg_1531_pp0_iter5_reg;
        and_ln104_136_reg_1531_pp0_iter7_reg <= and_ln104_136_reg_1531_pp0_iter6_reg;
        and_ln104_137_reg_1590 <= and_ln104_137_fu_688_p2;
        and_ln104_140_reg_1665 <= and_ln104_140_fu_1017_p2;
        and_ln104_140_reg_1665_pp0_iter6_reg <= and_ln104_140_reg_1665;
        and_ln104_141_reg_1569 <= and_ln104_141_fu_655_p2;
        and_ln104_141_reg_1569_pp0_iter2_reg <= and_ln104_141_reg_1569;
        and_ln104_141_reg_1569_pp0_iter3_reg <= and_ln104_141_reg_1569_pp0_iter2_reg;
        and_ln104_reg_1525 <= and_ln104_fu_586_p2;
        icmp_ln86_775_reg_1364 <= icmp_ln86_775_fu_396_p2;
        icmp_ln86_776_reg_1370 <= icmp_ln86_776_fu_402_p2;
        icmp_ln86_776_reg_1370_pp0_iter1_reg <= icmp_ln86_776_reg_1370;
        icmp_ln86_777_reg_1376 <= icmp_ln86_777_fu_408_p2;
        icmp_ln86_778_reg_1382 <= icmp_ln86_778_fu_414_p2;
        icmp_ln86_779_reg_1388 <= icmp_ln86_779_fu_420_p2;
        icmp_ln86_779_reg_1388_pp0_iter1_reg <= icmp_ln86_779_reg_1388;
        icmp_ln86_779_reg_1388_pp0_iter2_reg <= icmp_ln86_779_reg_1388_pp0_iter1_reg;
        icmp_ln86_779_reg_1388_pp0_iter3_reg <= icmp_ln86_779_reg_1388_pp0_iter2_reg;
        icmp_ln86_779_reg_1388_pp0_iter4_reg <= icmp_ln86_779_reg_1388_pp0_iter3_reg;
        icmp_ln86_780_reg_1394 <= icmp_ln86_780_fu_426_p2;
        icmp_ln86_780_reg_1394_pp0_iter1_reg <= icmp_ln86_780_reg_1394;
        icmp_ln86_781_reg_1400 <= icmp_ln86_781_fu_432_p2;
        icmp_ln86_781_reg_1400_pp0_iter1_reg <= icmp_ln86_781_reg_1400;
        icmp_ln86_781_reg_1400_pp0_iter2_reg <= icmp_ln86_781_reg_1400_pp0_iter1_reg;
        icmp_ln86_782_reg_1406 <= icmp_ln86_782_fu_438_p2;
        icmp_ln86_782_reg_1406_pp0_iter1_reg <= icmp_ln86_782_reg_1406;
        icmp_ln86_782_reg_1406_pp0_iter2_reg <= icmp_ln86_782_reg_1406_pp0_iter1_reg;
        icmp_ln86_782_reg_1406_pp0_iter3_reg <= icmp_ln86_782_reg_1406_pp0_iter2_reg;
        icmp_ln86_783_reg_1412 <= icmp_ln86_783_fu_444_p2;
        icmp_ln86_784_reg_1418 <= icmp_ln86_784_fu_450_p2;
        icmp_ln86_784_reg_1418_pp0_iter1_reg <= icmp_ln86_784_reg_1418;
        icmp_ln86_784_reg_1418_pp0_iter2_reg <= icmp_ln86_784_reg_1418_pp0_iter1_reg;
        icmp_ln86_784_reg_1418_pp0_iter3_reg <= icmp_ln86_784_reg_1418_pp0_iter2_reg;
        icmp_ln86_784_reg_1418_pp0_iter4_reg <= icmp_ln86_784_reg_1418_pp0_iter3_reg;
        icmp_ln86_785_reg_1424 <= icmp_ln86_785_fu_456_p2;
        icmp_ln86_786_reg_1430 <= icmp_ln86_786_fu_462_p2;
        icmp_ln86_786_reg_1430_pp0_iter1_reg <= icmp_ln86_786_reg_1430;
        icmp_ln86_786_reg_1430_pp0_iter2_reg <= icmp_ln86_786_reg_1430_pp0_iter1_reg;
        icmp_ln86_786_reg_1430_pp0_iter3_reg <= icmp_ln86_786_reg_1430_pp0_iter2_reg;
        icmp_ln86_786_reg_1430_pp0_iter4_reg <= icmp_ln86_786_reg_1430_pp0_iter3_reg;
        icmp_ln86_786_reg_1430_pp0_iter5_reg <= icmp_ln86_786_reg_1430_pp0_iter4_reg;
        icmp_ln86_787_reg_1436 <= icmp_ln86_787_fu_468_p2;
        icmp_ln86_787_reg_1436_pp0_iter1_reg <= icmp_ln86_787_reg_1436;
        icmp_ln86_787_reg_1436_pp0_iter2_reg <= icmp_ln86_787_reg_1436_pp0_iter1_reg;
        icmp_ln86_787_reg_1436_pp0_iter3_reg <= icmp_ln86_787_reg_1436_pp0_iter2_reg;
        icmp_ln86_787_reg_1436_pp0_iter4_reg <= icmp_ln86_787_reg_1436_pp0_iter3_reg;
        icmp_ln86_787_reg_1436_pp0_iter5_reg <= icmp_ln86_787_reg_1436_pp0_iter4_reg;
        icmp_ln86_787_reg_1436_pp0_iter6_reg <= icmp_ln86_787_reg_1436_pp0_iter5_reg;
        icmp_ln86_788_reg_1442 <= icmp_ln86_788_fu_484_p2;
        icmp_ln86_788_reg_1442_pp0_iter1_reg <= icmp_ln86_788_reg_1442;
        icmp_ln86_789_reg_1447 <= icmp_ln86_789_fu_490_p2;
        icmp_ln86_789_reg_1447_pp0_iter1_reg <= icmp_ln86_789_reg_1447;
        icmp_ln86_790_reg_1452 <= icmp_ln86_790_fu_496_p2;
        icmp_ln86_790_reg_1452_pp0_iter1_reg <= icmp_ln86_790_reg_1452;
        icmp_ln86_790_reg_1452_pp0_iter2_reg <= icmp_ln86_790_reg_1452_pp0_iter1_reg;
        icmp_ln86_791_reg_1457 <= icmp_ln86_791_fu_502_p2;
        icmp_ln86_791_reg_1457_pp0_iter1_reg <= icmp_ln86_791_reg_1457;
        icmp_ln86_791_reg_1457_pp0_iter2_reg <= icmp_ln86_791_reg_1457_pp0_iter1_reg;
        icmp_ln86_792_reg_1462 <= icmp_ln86_792_fu_508_p2;
        icmp_ln86_792_reg_1462_pp0_iter1_reg <= icmp_ln86_792_reg_1462;
        icmp_ln86_792_reg_1462_pp0_iter2_reg <= icmp_ln86_792_reg_1462_pp0_iter1_reg;
        icmp_ln86_793_reg_1467 <= icmp_ln86_793_fu_514_p2;
        icmp_ln86_793_reg_1467_pp0_iter1_reg <= icmp_ln86_793_reg_1467;
        icmp_ln86_793_reg_1467_pp0_iter2_reg <= icmp_ln86_793_reg_1467_pp0_iter1_reg;
        icmp_ln86_793_reg_1467_pp0_iter3_reg <= icmp_ln86_793_reg_1467_pp0_iter2_reg;
        icmp_ln86_794_reg_1472 <= icmp_ln86_794_fu_520_p2;
        icmp_ln86_794_reg_1472_pp0_iter1_reg <= icmp_ln86_794_reg_1472;
        icmp_ln86_794_reg_1472_pp0_iter2_reg <= icmp_ln86_794_reg_1472_pp0_iter1_reg;
        icmp_ln86_794_reg_1472_pp0_iter3_reg <= icmp_ln86_794_reg_1472_pp0_iter2_reg;
        icmp_ln86_795_reg_1477 <= icmp_ln86_795_fu_526_p2;
        icmp_ln86_795_reg_1477_pp0_iter1_reg <= icmp_ln86_795_reg_1477;
        icmp_ln86_795_reg_1477_pp0_iter2_reg <= icmp_ln86_795_reg_1477_pp0_iter1_reg;
        icmp_ln86_795_reg_1477_pp0_iter3_reg <= icmp_ln86_795_reg_1477_pp0_iter2_reg;
        icmp_ln86_796_reg_1482 <= icmp_ln86_796_fu_532_p2;
        icmp_ln86_796_reg_1482_pp0_iter1_reg <= icmp_ln86_796_reg_1482;
        icmp_ln86_796_reg_1482_pp0_iter2_reg <= icmp_ln86_796_reg_1482_pp0_iter1_reg;
        icmp_ln86_796_reg_1482_pp0_iter3_reg <= icmp_ln86_796_reg_1482_pp0_iter2_reg;
        icmp_ln86_796_reg_1482_pp0_iter4_reg <= icmp_ln86_796_reg_1482_pp0_iter3_reg;
        icmp_ln86_797_reg_1487 <= icmp_ln86_797_fu_538_p2;
        icmp_ln86_797_reg_1487_pp0_iter1_reg <= icmp_ln86_797_reg_1487;
        icmp_ln86_797_reg_1487_pp0_iter2_reg <= icmp_ln86_797_reg_1487_pp0_iter1_reg;
        icmp_ln86_797_reg_1487_pp0_iter3_reg <= icmp_ln86_797_reg_1487_pp0_iter2_reg;
        icmp_ln86_797_reg_1487_pp0_iter4_reg <= icmp_ln86_797_reg_1487_pp0_iter3_reg;
        icmp_ln86_798_reg_1492 <= icmp_ln86_798_fu_544_p2;
        icmp_ln86_798_reg_1492_pp0_iter1_reg <= icmp_ln86_798_reg_1492;
        icmp_ln86_798_reg_1492_pp0_iter2_reg <= icmp_ln86_798_reg_1492_pp0_iter1_reg;
        icmp_ln86_798_reg_1492_pp0_iter3_reg <= icmp_ln86_798_reg_1492_pp0_iter2_reg;
        icmp_ln86_798_reg_1492_pp0_iter4_reg <= icmp_ln86_798_reg_1492_pp0_iter3_reg;
        icmp_ln86_799_reg_1497 <= icmp_ln86_799_fu_550_p2;
        icmp_ln86_799_reg_1497_pp0_iter1_reg <= icmp_ln86_799_reg_1497;
        icmp_ln86_799_reg_1497_pp0_iter2_reg <= icmp_ln86_799_reg_1497_pp0_iter1_reg;
        icmp_ln86_799_reg_1497_pp0_iter3_reg <= icmp_ln86_799_reg_1497_pp0_iter2_reg;
        icmp_ln86_799_reg_1497_pp0_iter4_reg <= icmp_ln86_799_reg_1497_pp0_iter3_reg;
        icmp_ln86_799_reg_1497_pp0_iter5_reg <= icmp_ln86_799_reg_1497_pp0_iter4_reg;
        icmp_ln86_800_reg_1502 <= icmp_ln86_800_fu_556_p2;
        icmp_ln86_800_reg_1502_pp0_iter1_reg <= icmp_ln86_800_reg_1502;
        icmp_ln86_800_reg_1502_pp0_iter2_reg <= icmp_ln86_800_reg_1502_pp0_iter1_reg;
        icmp_ln86_800_reg_1502_pp0_iter3_reg <= icmp_ln86_800_reg_1502_pp0_iter2_reg;
        icmp_ln86_800_reg_1502_pp0_iter4_reg <= icmp_ln86_800_reg_1502_pp0_iter3_reg;
        icmp_ln86_800_reg_1502_pp0_iter5_reg <= icmp_ln86_800_reg_1502_pp0_iter4_reg;
        icmp_ln86_801_reg_1507 <= icmp_ln86_801_fu_562_p2;
        icmp_ln86_801_reg_1507_pp0_iter1_reg <= icmp_ln86_801_reg_1507;
        icmp_ln86_801_reg_1507_pp0_iter2_reg <= icmp_ln86_801_reg_1507_pp0_iter1_reg;
        icmp_ln86_801_reg_1507_pp0_iter3_reg <= icmp_ln86_801_reg_1507_pp0_iter2_reg;
        icmp_ln86_801_reg_1507_pp0_iter4_reg <= icmp_ln86_801_reg_1507_pp0_iter3_reg;
        icmp_ln86_801_reg_1507_pp0_iter5_reg <= icmp_ln86_801_reg_1507_pp0_iter4_reg;
        icmp_ln86_801_reg_1507_pp0_iter6_reg <= icmp_ln86_801_reg_1507_pp0_iter5_reg;
        or_ln117_679_reg_1600 <= or_ln117_679_fu_768_p2;
        or_ln117_681_reg_1610 <= or_ln117_681_fu_788_p2;
        or_ln117_683_reg_1616 <= or_ln117_683_fu_794_p2;
        or_ln117_685_reg_1624 <= or_ln117_685_fu_874_p2;
        or_ln117_687_reg_1634 <= or_ln117_687_fu_895_p2;
        or_ln117_691_reg_1648 <= or_ln117_691_fu_985_p2;
        or_ln117_693_reg_1658 <= or_ln117_693_fu_1007_p2;
        or_ln117_695_reg_1671 <= or_ln117_695_fu_1074_p2;
        or_ln117_695_reg_1671_pp0_iter6_reg <= or_ln117_695_reg_1671;
        or_ln117_695_reg_1671_pp0_iter7_reg <= or_ln117_695_reg_1671_pp0_iter6_reg;
        or_ln117_697_reg_1677 <= or_ln117_697_fu_1100_p2;
        or_ln117_701_reg_1687 <= or_ln117_701_fu_1176_p2;
        or_ln117_reg_1581 <= or_ln117_fu_677_p2;
        select_ln117_754_reg_1605 <= select_ln117_754_fu_780_p3;
        select_ln117_760_reg_1629 <= select_ln117_760_fu_887_p3;
        select_ln117_766_reg_1653 <= select_ln117_766_fu_999_p3;
        select_ln117_772_reg_1682 <= select_ln117_772_fu_1114_p3;
        select_ln117_776_reg_1692 <= select_ln117_776_fu_1190_p3;
        tmp_reg_1697 <= tmp_fu_1225_p63;
        xor_ln104_reg_1512 <= xor_ln104_fu_568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_952_fu_592_p2 = (xor_ln104_reg_1512 & icmp_ln86_775_reg_1364);

assign and_ln102_953_fu_606_p2 = (icmp_ln86_776_reg_1370 & and_ln102_reg_1518);

assign and_ln102_954_fu_610_p2 = (icmp_ln86_777_reg_1376 & and_ln104_reg_1525);

assign and_ln102_955_fu_624_p2 = (icmp_ln86_778_reg_1382 & and_ln102_952_fu_592_p2);

assign and_ln102_956_fu_899_p2 = (icmp_ln86_779_reg_1388_pp0_iter3_reg & and_ln104_136_reg_1531_pp0_iter3_reg);

assign and_ln102_957_fu_640_p2 = (icmp_ln86_780_reg_1394 & and_ln102_953_fu_606_p2);

assign and_ln102_958_fu_698_p2 = (icmp_ln86_781_reg_1400_pp0_iter1_reg & and_ln104_137_fu_688_p2);

assign and_ln102_959_fu_803_p2 = (icmp_ln86_782_reg_1406_pp0_iter2_reg & and_ln102_954_reg_1544_pp0_iter2_reg);

assign and_ln102_960_fu_645_p2 = (icmp_ln86_783_reg_1412 & and_ln104_138_fu_619_p2);

assign and_ln102_961_fu_908_p2 = (icmp_ln86_784_reg_1418_pp0_iter3_reg & and_ln102_955_reg_1551_pp0_iter3_reg);

assign and_ln102_962_fu_661_p2 = (icmp_ln86_785_reg_1424 & and_ln104_139_fu_634_p2);

assign and_ln102_963_fu_1027_p2 = (icmp_ln86_786_reg_1430_pp0_iter4_reg & and_ln102_956_reg_1641);

assign and_ln102_964_fu_1127_p2 = (icmp_ln86_787_reg_1436_pp0_iter5_reg & and_ln104_140_reg_1665);

assign and_ln102_965_fu_703_p2 = (icmp_ln86_788_reg_1442_pp0_iter1_reg & and_ln102_957_reg_1558);

assign and_ln102_966_fu_707_p2 = (xor_ln104_371_fu_693_p2 & icmp_ln86_789_reg_1447_pp0_iter1_reg);

assign and_ln102_967_fu_712_p2 = (and_ln102_966_fu_707_p2 & and_ln102_953_reg_1538);

assign and_ln102_968_fu_807_p2 = (icmp_ln86_790_reg_1452_pp0_iter2_reg & and_ln102_958_reg_1595);

assign and_ln102_969_fu_811_p2 = (xor_ln104_372_fu_798_p2 & icmp_ln86_791_reg_1457_pp0_iter2_reg);

assign and_ln102_970_fu_816_p2 = (and_ln104_137_reg_1590 & and_ln102_969_fu_811_p2);

assign and_ln102_971_fu_821_p2 = (icmp_ln86_792_reg_1462_pp0_iter2_reg & and_ln102_959_fu_803_p2);

assign and_ln102_972_fu_912_p2 = (xor_ln104_373_fu_903_p2 & icmp_ln86_793_reg_1467_pp0_iter3_reg);

assign and_ln102_973_fu_917_p2 = (and_ln102_972_fu_912_p2 & and_ln102_954_reg_1544_pp0_iter3_reg);

assign and_ln102_974_fu_922_p2 = (icmp_ln86_794_reg_1472_pp0_iter3_reg & and_ln104_141_reg_1569_pp0_iter3_reg);

assign and_ln102_975_fu_926_p2 = (icmp_ln86_795_reg_1477_pp0_iter3_reg & and_ln102_961_fu_908_p2);

assign and_ln102_976_fu_1031_p2 = (xor_ln104_375_fu_1022_p2 & icmp_ln86_796_reg_1482_pp0_iter4_reg);

assign and_ln102_977_fu_1036_p2 = (and_ln102_976_fu_1031_p2 & and_ln102_955_reg_1551_pp0_iter4_reg);

assign and_ln102_978_fu_1041_p2 = (icmp_ln86_797_reg_1487_pp0_iter4_reg & and_ln102_962_reg_1575_pp0_iter4_reg);

assign and_ln102_979_fu_1045_p2 = (icmp_ln86_798_reg_1492_pp0_iter4_reg & and_ln102_963_fu_1027_p2);

assign and_ln102_980_fu_1131_p2 = (xor_ln104_377_fu_1122_p2 & icmp_ln86_799_reg_1497_pp0_iter5_reg);

assign and_ln102_981_fu_1136_p2 = (and_ln102_980_fu_1131_p2 & and_ln102_956_reg_1641_pp0_iter5_reg);

assign and_ln102_982_fu_1141_p2 = (icmp_ln86_800_reg_1502_pp0_iter5_reg & and_ln102_964_fu_1127_p2);

assign and_ln102_983_fu_1203_p2 = (xor_ln104_378_fu_1198_p2 & icmp_ln86_801_reg_1507_pp0_iter6_reg);

assign and_ln102_984_fu_1208_p2 = (and_ln104_140_reg_1665_pp0_iter6_reg & and_ln102_983_fu_1203_p2);

assign and_ln102_fu_574_p2 = (icmp_ln86_fu_384_p2 & icmp_ln86_774_fu_390_p2);

assign and_ln104_136_fu_601_p2 = (xor_ln104_reg_1512 & xor_ln104_366_fu_596_p2);

assign and_ln104_137_fu_688_p2 = (xor_ln104_367_fu_683_p2 & and_ln102_reg_1518_pp0_iter1_reg);

assign and_ln104_138_fu_619_p2 = (xor_ln104_368_fu_614_p2 & and_ln104_reg_1525);

assign and_ln104_139_fu_634_p2 = (xor_ln104_369_fu_629_p2 & and_ln102_952_fu_592_p2);

assign and_ln104_140_fu_1017_p2 = (xor_ln104_370_fu_1012_p2 & and_ln104_136_reg_1531_pp0_iter4_reg);

assign and_ln104_141_fu_655_p2 = (xor_ln104_374_fu_650_p2 & and_ln104_138_fu_619_p2);

assign and_ln104_142_fu_671_p2 = (xor_ln104_376_fu_666_p2 & and_ln104_139_fu_634_p2);

assign and_ln104_fu_586_p2 = (xor_ln104_365_fu_580_p2 & icmp_ln86_fu_384_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_703_fu_1353_p2[0:0] == 1'b1) ? tmp_reg_1697 : 13'd0);

assign icmp_ln86_774_fu_390_p2 = (($signed(p_read18_int_reg) < $signed(18'd90678)) ? 1'b1 : 1'b0);

assign icmp_ln86_775_fu_396_p2 = (($signed(p_read1_int_reg) < $signed(18'd239318)) ? 1'b1 : 1'b0);

assign icmp_ln86_776_fu_402_p2 = (($signed(p_read5_int_reg) < $signed(18'd534)) ? 1'b1 : 1'b0);

assign icmp_ln86_777_fu_408_p2 = (($signed(p_read6_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_778_fu_414_p2 = (($signed(p_read12_int_reg) < $signed(18'd58)) ? 1'b1 : 1'b0);

assign icmp_ln86_779_fu_420_p2 = (($signed(p_read20_int_reg) < $signed(18'd71169)) ? 1'b1 : 1'b0);

assign icmp_ln86_780_fu_426_p2 = (($signed(p_read2_int_reg) < $signed(18'd7115)) ? 1'b1 : 1'b0);

assign icmp_ln86_781_fu_432_p2 = (($signed(p_read20_int_reg) < $signed(18'd36353)) ? 1'b1 : 1'b0);

assign icmp_ln86_782_fu_438_p2 = (($signed(p_read10_int_reg) < $signed(18'd52029)) ? 1'b1 : 1'b0);

assign icmp_ln86_783_fu_444_p2 = (($signed(p_read15_int_reg) < $signed(18'd802)) ? 1'b1 : 1'b0);

assign icmp_ln86_784_fu_450_p2 = (($signed(p_read11_int_reg) < $signed(18'd8020)) ? 1'b1 : 1'b0);

assign icmp_ln86_785_fu_456_p2 = (($signed(p_read6_int_reg) < $signed(18'd12)) ? 1'b1 : 1'b0);

assign icmp_ln86_786_fu_462_p2 = (($signed(p_read9_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_787_fu_468_p2 = (($signed(p_read3_int_reg) < $signed(18'd2189)) ? 1'b1 : 1'b0);

assign icmp_ln86_788_fu_484_p2 = (($signed(tmp_9_fu_474_p4) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_789_fu_490_p2 = (($signed(p_read8_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_790_fu_496_p2 = (($signed(p_read7_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_791_fu_502_p2 = (($signed(p_read4_int_reg) < $signed(18'd1503)) ? 1'b1 : 1'b0);

assign icmp_ln86_792_fu_508_p2 = (($signed(p_read3_int_reg) < $signed(18'd1254)) ? 1'b1 : 1'b0);

assign icmp_ln86_793_fu_514_p2 = (($signed(p_read16_int_reg) < $signed(18'd94529)) ? 1'b1 : 1'b0);

assign icmp_ln86_794_fu_520_p2 = (($signed(p_read14_int_reg) < $signed(18'd67)) ? 1'b1 : 1'b0);

assign icmp_ln86_795_fu_526_p2 = (($signed(p_read7_int_reg) < $signed(18'd58)) ? 1'b1 : 1'b0);

assign icmp_ln86_796_fu_532_p2 = (($signed(p_read17_int_reg) < $signed(18'd94822)) ? 1'b1 : 1'b0);

assign icmp_ln86_797_fu_538_p2 = (($signed(p_read13_int_reg) < $signed(18'd12)) ? 1'b1 : 1'b0);

assign icmp_ln86_798_fu_544_p2 = (($signed(p_read20_int_reg) < $signed(18'd33281)) ? 1'b1 : 1'b0);

assign icmp_ln86_799_fu_550_p2 = (($signed(p_read1_int_reg) < $signed(18'd151277)) ? 1'b1 : 1'b0);

assign icmp_ln86_800_fu_556_p2 = (($signed(p_read18_int_reg) < $signed(18'd25008)) ? 1'b1 : 1'b0);

assign icmp_ln86_801_fu_562_p2 = (($signed(p_read17_int_reg) < $signed(18'd18755)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_384_p2 = (($signed(p_read19_int_reg) < $signed(18'd95078)) ? 1'b1 : 1'b0);

assign or_ln117_676_fu_726_p2 = (or_ln117_reg_1581 | and_ln102_965_fu_703_p2);

assign or_ln117_677_fu_738_p2 = (or_ln117_reg_1581 | and_ln102_957_reg_1558);

assign or_ln117_678_fu_754_p2 = (or_ln117_677_fu_738_p2 | and_ln102_967_fu_712_p2);

assign or_ln117_679_fu_768_p2 = (or_ln117_reg_1581 | and_ln102_953_reg_1538);

assign or_ln117_680_fu_826_p2 = (or_ln117_679_reg_1600 | and_ln102_968_fu_807_p2);

assign or_ln117_681_fu_788_p2 = (or_ln117_679_fu_768_p2 | and_ln102_958_fu_698_p2);

assign or_ln117_682_fu_842_p2 = (or_ln117_681_reg_1610 | and_ln102_970_fu_816_p2);

assign or_ln117_683_fu_794_p2 = (or_ln117_reg_1581 | and_ln102_reg_1518_pp0_iter1_reg);

assign or_ln117_684_fu_862_p2 = (or_ln117_683_reg_1616 | and_ln102_971_fu_821_p2);

assign or_ln117_685_fu_874_p2 = (or_ln117_683_reg_1616 | and_ln102_959_fu_803_p2);

assign or_ln117_686_fu_931_p2 = (or_ln117_685_reg_1624 | and_ln102_973_fu_917_p2);

assign or_ln117_687_fu_895_p2 = (or_ln117_683_reg_1616 | and_ln102_954_reg_1544_pp0_iter2_reg);

assign or_ln117_688_fu_943_p2 = (or_ln117_687_reg_1634 | and_ln102_974_fu_922_p2);

assign or_ln117_689_fu_955_p2 = (or_ln117_687_reg_1634 | and_ln104_141_reg_1569_pp0_iter3_reg);

assign or_ln117_690_fu_971_p2 = (or_ln117_689_fu_955_p2 | and_ln102_975_fu_926_p2);

assign or_ln117_691_fu_985_p2 = (or_ln117_689_fu_955_p2 | and_ln102_961_fu_908_p2);

assign or_ln117_692_fu_1050_p2 = (or_ln117_691_reg_1648 | and_ln102_977_fu_1036_p2);

assign or_ln117_693_fu_1007_p2 = (or_ln117_689_fu_955_p2 | and_ln102_955_reg_1551_pp0_iter3_reg);

assign or_ln117_694_fu_1062_p2 = (or_ln117_693_reg_1658 | and_ln102_978_fu_1041_p2);

assign or_ln117_695_fu_1074_p2 = (or_ln117_693_reg_1658 | and_ln102_962_reg_1575_pp0_iter4_reg);

assign or_ln117_696_fu_1086_p2 = (or_ln117_695_fu_1074_p2 | and_ln102_979_fu_1045_p2);

assign or_ln117_697_fu_1100_p2 = (or_ln117_695_fu_1074_p2 | and_ln102_963_fu_1027_p2);

assign or_ln117_698_fu_1146_p2 = (or_ln117_697_reg_1677 | and_ln102_981_fu_1136_p2);

assign or_ln117_699_fu_1151_p2 = (or_ln117_695_reg_1671 | and_ln102_956_reg_1641_pp0_iter5_reg);

assign or_ln117_700_fu_1162_p2 = (or_ln117_699_fu_1151_p2 | and_ln102_982_fu_1141_p2);

assign or_ln117_701_fu_1176_p2 = (or_ln117_699_fu_1151_p2 | and_ln102_964_fu_1127_p2);

assign or_ln117_702_fu_1213_p2 = (or_ln117_701_reg_1687 | and_ln102_984_fu_1208_p2);

assign or_ln117_703_fu_1353_p2 = (or_ln117_695_reg_1671_pp0_iter7_reg | and_ln104_136_reg_1531_pp0_iter7_reg);

assign or_ln117_fu_677_p2 = (and_ln104_142_fu_671_p2 | and_ln102_960_fu_645_p2);

assign select_ln117_751_fu_742_p3 = ((or_ln117_676_fu_726_p2[0:0] == 1'b1) ? select_ln117_fu_731_p3 : 2'd3);

assign select_ln117_752_fu_760_p3 = ((or_ln117_677_fu_738_p2[0:0] == 1'b1) ? zext_ln117_82_fu_750_p1 : 3'd4);

assign select_ln117_753_fu_772_p3 = ((or_ln117_678_fu_754_p2[0:0] == 1'b1) ? select_ln117_752_fu_760_p3 : 3'd5);

assign select_ln117_754_fu_780_p3 = ((or_ln117_679_fu_768_p2[0:0] == 1'b1) ? select_ln117_753_fu_772_p3 : 3'd6);

assign select_ln117_755_fu_831_p3 = ((or_ln117_680_fu_826_p2[0:0] == 1'b1) ? select_ln117_754_reg_1605 : 3'd7);

assign select_ln117_756_fu_847_p3 = ((or_ln117_681_reg_1610[0:0] == 1'b1) ? zext_ln117_83_fu_838_p1 : 4'd8);

assign select_ln117_757_fu_854_p3 = ((or_ln117_682_fu_842_p2[0:0] == 1'b1) ? select_ln117_756_fu_847_p3 : 4'd9);

assign select_ln117_758_fu_867_p3 = ((or_ln117_683_reg_1616[0:0] == 1'b1) ? select_ln117_757_fu_854_p3 : 4'd10);

assign select_ln117_759_fu_879_p3 = ((or_ln117_684_fu_862_p2[0:0] == 1'b1) ? select_ln117_758_fu_867_p3 : 4'd11);

assign select_ln117_760_fu_887_p3 = ((or_ln117_685_fu_874_p2[0:0] == 1'b1) ? select_ln117_759_fu_879_p3 : 4'd12);

assign select_ln117_761_fu_936_p3 = ((or_ln117_686_fu_931_p2[0:0] == 1'b1) ? select_ln117_760_reg_1629 : 4'd13);

assign select_ln117_762_fu_948_p3 = ((or_ln117_687_reg_1634[0:0] == 1'b1) ? select_ln117_761_fu_936_p3 : 4'd14);

assign select_ln117_763_fu_959_p3 = ((or_ln117_688_fu_943_p2[0:0] == 1'b1) ? select_ln117_762_fu_948_p3 : 4'd15);

assign select_ln117_764_fu_977_p3 = ((or_ln117_689_fu_955_p2[0:0] == 1'b1) ? zext_ln117_84_fu_967_p1 : 5'd16);

assign select_ln117_765_fu_991_p3 = ((or_ln117_690_fu_971_p2[0:0] == 1'b1) ? select_ln117_764_fu_977_p3 : 5'd17);

assign select_ln117_766_fu_999_p3 = ((or_ln117_691_fu_985_p2[0:0] == 1'b1) ? select_ln117_765_fu_991_p3 : 5'd18);

assign select_ln117_767_fu_1055_p3 = ((or_ln117_692_fu_1050_p2[0:0] == 1'b1) ? select_ln117_766_reg_1653 : 5'd19);

assign select_ln117_768_fu_1067_p3 = ((or_ln117_693_reg_1658[0:0] == 1'b1) ? select_ln117_767_fu_1055_p3 : 5'd20);

assign select_ln117_769_fu_1078_p3 = ((or_ln117_694_fu_1062_p2[0:0] == 1'b1) ? select_ln117_768_fu_1067_p3 : 5'd21);

assign select_ln117_770_fu_1092_p3 = ((or_ln117_695_fu_1074_p2[0:0] == 1'b1) ? select_ln117_769_fu_1078_p3 : 5'd22);

assign select_ln117_771_fu_1106_p3 = ((or_ln117_696_fu_1086_p2[0:0] == 1'b1) ? select_ln117_770_fu_1092_p3 : 5'd23);

assign select_ln117_772_fu_1114_p3 = ((or_ln117_697_fu_1100_p2[0:0] == 1'b1) ? select_ln117_771_fu_1106_p3 : 5'd24);

assign select_ln117_773_fu_1155_p3 = ((or_ln117_698_fu_1146_p2[0:0] == 1'b1) ? select_ln117_772_reg_1682 : 5'd25);

assign select_ln117_774_fu_1168_p3 = ((or_ln117_699_fu_1151_p2[0:0] == 1'b1) ? select_ln117_773_fu_1155_p3 : 5'd26);

assign select_ln117_775_fu_1182_p3 = ((or_ln117_700_fu_1162_p2[0:0] == 1'b1) ? select_ln117_774_fu_1168_p3 : 5'd27);

assign select_ln117_776_fu_1190_p3 = ((or_ln117_701_fu_1176_p2[0:0] == 1'b1) ? select_ln117_775_fu_1182_p3 : 5'd28);

assign select_ln117_fu_731_p3 = ((or_ln117_reg_1581[0:0] == 1'b1) ? zext_ln117_fu_722_p1 : 2'd2);

assign tmp_9_fu_474_p4 = {{p_read9_int_reg[17:5]}};

assign tmp_fu_1225_p61 = 'bx;

assign tmp_fu_1225_p62 = ((or_ln117_702_fu_1213_p2[0:0] == 1'b1) ? select_ln117_776_reg_1692 : 5'd29);

assign xor_ln104_365_fu_580_p2 = (icmp_ln86_774_fu_390_p2 ^ 1'd1);

assign xor_ln104_366_fu_596_p2 = (icmp_ln86_775_reg_1364 ^ 1'd1);

assign xor_ln104_367_fu_683_p2 = (icmp_ln86_776_reg_1370_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_368_fu_614_p2 = (icmp_ln86_777_reg_1376 ^ 1'd1);

assign xor_ln104_369_fu_629_p2 = (icmp_ln86_778_reg_1382 ^ 1'd1);

assign xor_ln104_370_fu_1012_p2 = (icmp_ln86_779_reg_1388_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_371_fu_693_p2 = (icmp_ln86_780_reg_1394_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_372_fu_798_p2 = (icmp_ln86_781_reg_1400_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_373_fu_903_p2 = (icmp_ln86_782_reg_1406_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_374_fu_650_p2 = (icmp_ln86_783_reg_1412 ^ 1'd1);

assign xor_ln104_375_fu_1022_p2 = (icmp_ln86_784_reg_1418_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_376_fu_666_p2 = (icmp_ln86_785_reg_1424 ^ 1'd1);

assign xor_ln104_377_fu_1122_p2 = (icmp_ln86_786_reg_1430_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_378_fu_1198_p2 = (icmp_ln86_787_reg_1436_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_568_p2 = (icmp_ln86_fu_384_p2 ^ 1'd1);

assign xor_ln117_fu_717_p2 = (1'd1 ^ and_ln102_960_reg_1564);

assign zext_ln117_82_fu_750_p1 = select_ln117_751_fu_742_p3;

assign zext_ln117_83_fu_838_p1 = select_ln117_755_fu_831_p3;

assign zext_ln117_84_fu_967_p1 = select_ln117_763_fu_959_p3;

assign zext_ln117_fu_722_p1 = xor_ln117_fu_717_p2;

endmodule //conifer_jettag_accelerator_decision_function_72
