// Seed: 2047124085
module module_0;
  parameter id_2 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wire id_2,
    output tri0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input wire id_6
);
  parameter id_8 = ~1'b0 - 1;
  wire id_9;
  wire id_11;
  wire id_12;
  wire id_13, id_14;
  module_0 modCall_1 ();
  wire id_15, id_16;
endmodule
module module_2;
  wire id_2;
  assign module_3.id_12 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14#(
        .id_15(1),
        .id_16(-1),
        .id_17(-1)
    ),
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0][-1 'h0] id_36, id_37;
  wire id_38;
  always #1 id_12 <= -1;
  id_39(
      -1
  );
  module_2 modCall_1 ();
endmodule
