INFO: [VRFC 10-2263] Analyzing Verilog file "D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
