<stg><name>vectorProduct</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %va, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %va

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vb, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vb

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:8 %store_ln3 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %store_ln3 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln7 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln7 = icmp_ult  i7 %i_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln7 = br i1 %icmp_ln7, void %for.end, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:1 %zext_ln7 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %va_addr = getelementptr i32 %va, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="va_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:6 %va_load = load i7 %va_addr

]]></Node>
<StgValue><ssdm name="va_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %vb_addr = getelementptr i32 %vb, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="vb_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:8 %vb_load = load i7 %vb_addr

]]></Node>
<StgValue><ssdm name="vb_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:9 %or_ln7 = or i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:10 %zext_ln9 = zext i7 %or_ln7

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %va_addr_1 = getelementptr i32 %va, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="va_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:12 %va_load_1 = load i7 %va_addr_1

]]></Node>
<StgValue><ssdm name="va_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %vb_addr_1 = getelementptr i32 %vb, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="vb_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:14 %vb_load_1 = load i7 %vb_addr_1

]]></Node>
<StgValue><ssdm name="vb_load_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:35 %add_ln7 = add i7 %i_1, i7 4

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:36 %store_ln3 = store i7 %add_ln7, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln3"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:6 %va_load = load i7 %va_addr

]]></Node>
<StgValue><ssdm name="va_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:8 %vb_load = load i7 %vb_addr

]]></Node>
<StgValue><ssdm name="vb_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:12 %va_load_1 = load i7 %va_addr_1

]]></Node>
<StgValue><ssdm name="va_load_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:14 %vb_load_1 = load i7 %vb_addr_1

]]></Node>
<StgValue><ssdm name="vb_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:15 %or_ln7_1 = or i7 %i_1, i7 2

]]></Node>
<StgValue><ssdm name="or_ln7_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:16 %zext_ln9_1 = zext i7 %or_ln7_1

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %va_addr_2 = getelementptr i32 %va, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="va_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:18 %va_load_2 = load i7 %va_addr_2

]]></Node>
<StgValue><ssdm name="va_load_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %vb_addr_2 = getelementptr i32 %vb, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="vb_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:20 %vb_load_2 = load i7 %vb_addr_2

]]></Node>
<StgValue><ssdm name="vb_load_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:21 %or_ln7_2 = or i7 %i_1, i7 3

]]></Node>
<StgValue><ssdm name="or_ln7_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:22 %zext_ln9_2 = zext i7 %or_ln7_2

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %va_addr_3 = getelementptr i32 %va, i64 0, i64 %zext_ln9_2

]]></Node>
<StgValue><ssdm name="va_addr_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:24 %va_load_3 = load i7 %va_addr_3

]]></Node>
<StgValue><ssdm name="va_load_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %vb_addr_3 = getelementptr i32 %vb, i64 0, i64 %zext_ln9_2

]]></Node>
<StgValue><ssdm name="vb_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:26 %vb_load_3 = load i7 %vb_addr_3

]]></Node>
<StgValue><ssdm name="vb_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:18 %va_load_2 = load i7 %va_addr_2

]]></Node>
<StgValue><ssdm name="va_load_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:20 %vb_load_2 = load i7 %vb_addr_2

]]></Node>
<StgValue><ssdm name="vb_load_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:24 %va_load_3 = load i7 %va_addr_3

]]></Node>
<StgValue><ssdm name="va_load_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:26 %vb_load_3 = load i7 %vb_addr_3

]]></Node>
<StgValue><ssdm name="vb_load_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %mul_ln9_1 = mul i32 %vb_load_1, i32 %va_load_1

]]></Node>
<StgValue><ssdm name="mul_ln9_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:30 %mul_ln9_3 = mul i32 %vb_load, i32 %va_load

]]></Node>
<StgValue><ssdm name="mul_ln9_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %mul_ln9 = mul i32 %vb_load_3, i32 %va_load_3

]]></Node>
<StgValue><ssdm name="mul_ln9"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %mul_ln9_1 = mul i32 %vb_load_1, i32 %va_load_1

]]></Node>
<StgValue><ssdm name="mul_ln9_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:29 %mul_ln9_2 = mul i32 %vb_load_2, i32 %va_load_2

]]></Node>
<StgValue><ssdm name="mul_ln9_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:30 %mul_ln9_3 = mul i32 %vb_load, i32 %va_load

]]></Node>
<StgValue><ssdm name="mul_ln9_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %mul_ln9 = mul i32 %vb_load_3, i32 %va_load_3

]]></Node>
<StgValue><ssdm name="mul_ln9"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:29 %mul_ln9_2 = mul i32 %vb_load_2, i32 %va_load_2

]]></Node>
<StgValue><ssdm name="mul_ln9_2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %add_ln9 = add i32 %mul_ln9_3, i32 %mul_ln9_1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end:0 %acc_load_1 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32">
<![CDATA[
for.end:1 %ret_ln11 = ret i32 %acc_load_1

]]></Node>
<StgValue><ssdm name="ret_ln11"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="66" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add_ln9_1 = add i32 %mul_ln9_2, i32 %mul_ln9

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln3"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln3 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln3"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:33 %add_ln9_2 = add i32 %add_ln9_1, i32 %add_ln9

]]></Node>
<StgValue><ssdm name="add_ln9_2"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:34 %acc_1 = add i32 %acc_load, i32 %add_ln9_2

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:37 %store_ln3 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln3"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:38 %br_ln7 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="va" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="va"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="vb" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vb"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="StgValue_98" to="acc" fromId="98" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_98" to="i" fromId="98" toId="11">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specbitsmap_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln1" fromId="105" toId="13">
</dataflow>
<dataflow id="108" from="empty_1" to="spectopmodule_ln1" fromId="107" toId="13">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="111" from="va" to="specinterface_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="113" from="empty" to="specinterface_ln0" fromId="112" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="126" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="133" from="va" to="specbitsmap_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="135" from="vb" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="136" from="empty" to="specinterface_ln0" fromId="112" toId="16">
</dataflow>
<dataflow id="137" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="138" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="141" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="145" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="146" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="147" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="148" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="151" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="152" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="154" from="vb" to="specbitsmap_ln0" fromId="97" toId="17">
</dataflow>
<dataflow id="156" from="StgValue_155" to="store_ln3" fromId="155" toId="18">
</dataflow>
<dataflow id="157" from="i" to="store_ln3" fromId="11" toId="18">
</dataflow>
<dataflow id="158" from="StgValue_103" to="store_ln3" fromId="103" toId="19">
</dataflow>
<dataflow id="159" from="acc" to="store_ln3" fromId="10" toId="19">
</dataflow>
<dataflow id="160" from="i" to="i_1" fromId="11" toId="21">
</dataflow>
<dataflow id="161" from="i_1" to="icmp_ln7" fromId="21" toId="22">
</dataflow>
<dataflow id="163" from="StgValue_162" to="icmp_ln7" fromId="162" toId="22">
</dataflow>
<dataflow id="164" from="icmp_ln7" to="br_ln7" fromId="22" toId="23">
</dataflow>
<dataflow id="165" from="i_1" to="zext_ln7" fromId="21" toId="24">
</dataflow>
<dataflow id="166" from="va" to="va_addr" fromId="96" toId="25">
</dataflow>
<dataflow id="168" from="StgValue_167" to="va_addr" fromId="167" toId="25">
</dataflow>
<dataflow id="169" from="zext_ln7" to="va_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="170" from="va_addr" to="va_load" fromId="25" toId="26">
</dataflow>
<dataflow id="171" from="vb" to="vb_addr" fromId="97" toId="27">
</dataflow>
<dataflow id="172" from="StgValue_167" to="vb_addr" fromId="167" toId="27">
</dataflow>
<dataflow id="173" from="zext_ln7" to="vb_addr" fromId="24" toId="27">
</dataflow>
<dataflow id="174" from="vb_addr" to="vb_load" fromId="27" toId="28">
</dataflow>
<dataflow id="175" from="i_1" to="or_ln7" fromId="21" toId="29">
</dataflow>
<dataflow id="177" from="StgValue_176" to="or_ln7" fromId="176" toId="29">
</dataflow>
<dataflow id="178" from="or_ln7" to="zext_ln9" fromId="29" toId="30">
</dataflow>
<dataflow id="179" from="va" to="va_addr_1" fromId="96" toId="31">
</dataflow>
<dataflow id="180" from="StgValue_167" to="va_addr_1" fromId="167" toId="31">
</dataflow>
<dataflow id="181" from="zext_ln9" to="va_addr_1" fromId="30" toId="31">
</dataflow>
<dataflow id="182" from="va_addr_1" to="va_load_1" fromId="31" toId="32">
</dataflow>
<dataflow id="183" from="vb" to="vb_addr_1" fromId="97" toId="33">
</dataflow>
<dataflow id="184" from="StgValue_167" to="vb_addr_1" fromId="167" toId="33">
</dataflow>
<dataflow id="185" from="zext_ln9" to="vb_addr_1" fromId="30" toId="33">
</dataflow>
<dataflow id="186" from="vb_addr_1" to="vb_load_1" fromId="33" toId="34">
</dataflow>
<dataflow id="187" from="i_1" to="add_ln7" fromId="21" toId="35">
</dataflow>
<dataflow id="189" from="StgValue_188" to="add_ln7" fromId="188" toId="35">
</dataflow>
<dataflow id="190" from="add_ln7" to="store_ln3" fromId="35" toId="36">
</dataflow>
<dataflow id="191" from="i" to="store_ln3" fromId="11" toId="36">
</dataflow>
<dataflow id="192" from="va_addr" to="va_load" fromId="25" toId="37">
</dataflow>
<dataflow id="193" from="vb_addr" to="vb_load" fromId="27" toId="38">
</dataflow>
<dataflow id="194" from="va_addr_1" to="va_load_1" fromId="31" toId="39">
</dataflow>
<dataflow id="195" from="vb_addr_1" to="vb_load_1" fromId="33" toId="40">
</dataflow>
<dataflow id="196" from="i_1" to="or_ln7_1" fromId="21" toId="41">
</dataflow>
<dataflow id="198" from="StgValue_197" to="or_ln7_1" fromId="197" toId="41">
</dataflow>
<dataflow id="199" from="or_ln7_1" to="zext_ln9_1" fromId="41" toId="42">
</dataflow>
<dataflow id="200" from="va" to="va_addr_2" fromId="96" toId="43">
</dataflow>
<dataflow id="201" from="StgValue_167" to="va_addr_2" fromId="167" toId="43">
</dataflow>
<dataflow id="202" from="zext_ln9_1" to="va_addr_2" fromId="42" toId="43">
</dataflow>
<dataflow id="203" from="va_addr_2" to="va_load_2" fromId="43" toId="44">
</dataflow>
<dataflow id="204" from="vb" to="vb_addr_2" fromId="97" toId="45">
</dataflow>
<dataflow id="205" from="StgValue_167" to="vb_addr_2" fromId="167" toId="45">
</dataflow>
<dataflow id="206" from="zext_ln9_1" to="vb_addr_2" fromId="42" toId="45">
</dataflow>
<dataflow id="207" from="vb_addr_2" to="vb_load_2" fromId="45" toId="46">
</dataflow>
<dataflow id="208" from="i_1" to="or_ln7_2" fromId="21" toId="47">
</dataflow>
<dataflow id="210" from="StgValue_209" to="or_ln7_2" fromId="209" toId="47">
</dataflow>
<dataflow id="211" from="or_ln7_2" to="zext_ln9_2" fromId="47" toId="48">
</dataflow>
<dataflow id="212" from="va" to="va_addr_3" fromId="96" toId="49">
</dataflow>
<dataflow id="213" from="StgValue_167" to="va_addr_3" fromId="167" toId="49">
</dataflow>
<dataflow id="214" from="zext_ln9_2" to="va_addr_3" fromId="48" toId="49">
</dataflow>
<dataflow id="215" from="va_addr_3" to="va_load_3" fromId="49" toId="50">
</dataflow>
<dataflow id="216" from="vb" to="vb_addr_3" fromId="97" toId="51">
</dataflow>
<dataflow id="217" from="StgValue_167" to="vb_addr_3" fromId="167" toId="51">
</dataflow>
<dataflow id="218" from="zext_ln9_2" to="vb_addr_3" fromId="48" toId="51">
</dataflow>
<dataflow id="219" from="vb_addr_3" to="vb_load_3" fromId="51" toId="52">
</dataflow>
<dataflow id="220" from="va_addr_2" to="va_load_2" fromId="43" toId="53">
</dataflow>
<dataflow id="221" from="vb_addr_2" to="vb_load_2" fromId="45" toId="54">
</dataflow>
<dataflow id="222" from="va_addr_3" to="va_load_3" fromId="49" toId="55">
</dataflow>
<dataflow id="223" from="vb_addr_3" to="vb_load_3" fromId="51" toId="56">
</dataflow>
<dataflow id="224" from="vb_load_1" to="mul_ln9_1" fromId="40" toId="57">
</dataflow>
<dataflow id="225" from="va_load_1" to="mul_ln9_1" fromId="39" toId="57">
</dataflow>
<dataflow id="226" from="vb_load" to="mul_ln9_3" fromId="38" toId="58">
</dataflow>
<dataflow id="227" from="va_load" to="mul_ln9_3" fromId="37" toId="58">
</dataflow>
<dataflow id="228" from="vb_load_3" to="mul_ln9" fromId="56" toId="59">
</dataflow>
<dataflow id="229" from="va_load_3" to="mul_ln9" fromId="55" toId="59">
</dataflow>
<dataflow id="230" from="vb_load_1" to="mul_ln9_1" fromId="40" toId="60">
</dataflow>
<dataflow id="231" from="va_load_1" to="mul_ln9_1" fromId="39" toId="60">
</dataflow>
<dataflow id="232" from="vb_load_2" to="mul_ln9_2" fromId="54" toId="61">
</dataflow>
<dataflow id="233" from="va_load_2" to="mul_ln9_2" fromId="53" toId="61">
</dataflow>
<dataflow id="234" from="vb_load" to="mul_ln9_3" fromId="38" toId="62">
</dataflow>
<dataflow id="235" from="va_load" to="mul_ln9_3" fromId="37" toId="62">
</dataflow>
<dataflow id="236" from="vb_load_3" to="mul_ln9" fromId="56" toId="63">
</dataflow>
<dataflow id="237" from="va_load_3" to="mul_ln9" fromId="55" toId="63">
</dataflow>
<dataflow id="238" from="vb_load_2" to="mul_ln9_2" fromId="54" toId="64">
</dataflow>
<dataflow id="239" from="va_load_2" to="mul_ln9_2" fromId="53" toId="64">
</dataflow>
<dataflow id="240" from="mul_ln9_3" to="add_ln9" fromId="62" toId="65">
</dataflow>
<dataflow id="241" from="mul_ln9_1" to="add_ln9" fromId="60" toId="65">
</dataflow>
<dataflow id="242" from="mul_ln9_2" to="add_ln9_1" fromId="64" toId="66">
</dataflow>
<dataflow id="243" from="mul_ln9" to="add_ln9_1" fromId="63" toId="66">
</dataflow>
<dataflow id="244" from="acc" to="acc_load" fromId="10" toId="67">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecPipeline" to="specpipeline_ln3" fromId="245" toId="68">
</dataflow>
<dataflow id="247" from="StgValue_118" to="specpipeline_ln3" fromId="118" toId="68">
</dataflow>
<dataflow id="248" from="StgValue_103" to="specpipeline_ln3" fromId="103" toId="68">
</dataflow>
<dataflow id="249" from="StgValue_103" to="specpipeline_ln3" fromId="103" toId="68">
</dataflow>
<dataflow id="250" from="StgValue_103" to="specpipeline_ln3" fromId="103" toId="68">
</dataflow>
<dataflow id="251" from="empty_0" to="specpipeline_ln3" fromId="116" toId="68">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln3" fromId="252" toId="69">
</dataflow>
<dataflow id="255" from="StgValue_254" to="speclooptripcount_ln3" fromId="254" toId="69">
</dataflow>
<dataflow id="256" from="StgValue_254" to="speclooptripcount_ln3" fromId="254" toId="69">
</dataflow>
<dataflow id="257" from="StgValue_254" to="speclooptripcount_ln3" fromId="254" toId="69">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="258" toId="70">
</dataflow>
<dataflow id="261" from="empty_2" to="specloopname_ln7" fromId="260" toId="70">
</dataflow>
<dataflow id="262" from="add_ln9_1" to="add_ln9_2" fromId="66" toId="71">
</dataflow>
<dataflow id="263" from="add_ln9" to="add_ln9_2" fromId="65" toId="71">
</dataflow>
<dataflow id="264" from="acc_load" to="acc_1" fromId="67" toId="72">
</dataflow>
<dataflow id="265" from="add_ln9_2" to="acc_1" fromId="71" toId="72">
</dataflow>
<dataflow id="266" from="acc_1" to="store_ln3" fromId="72" toId="73">
</dataflow>
<dataflow id="267" from="acc" to="store_ln3" fromId="10" toId="73">
</dataflow>
<dataflow id="268" from="acc" to="acc_load_1" fromId="10" toId="75">
</dataflow>
<dataflow id="269" from="acc_load_1" to="ret_ln11" fromId="75" toId="76">
</dataflow>
<dataflow id="270" from="icmp_ln7" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="271" from="icmp_ln7" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="272" from="icmp_ln7" to="StgValue_6" fromId="22" toId="6">
</dataflow>
</dataflows>


</stg>
