<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_cab6ae0226974d6969a0259da7da0ae7.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32h7xx_hal_rcc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32h7xx__hal__def_8h_source.html">stm32h7xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32h7xx__hal__rcc__ex_8h_source.html">stm32h7xx_hal_rcc_ex.h</a>&quot;</code><br />
</div>
<p><a href="stm32h7xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, CSI, LSE and LSI) configuration structure definition.  <a href="struct_r_c_c___osc_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition.  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c622a0350a09009f47653935364a911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga6c622a0350a09009f47653935364a911">RCC_OSCILLATORTYPE_CSI</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga6c622a0350a09009f47653935364a911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd3e581c81f5044ff0865a5e20eb77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga0dd3e581c81f5044ff0865a5e20eb77b">RCC_OSCILLATORTYPE_HSI48</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga0dd3e581c81f5044ff0865a5e20eb77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>))</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>))</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ea1a7697d9e3f7eda06b45bc7f4db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga47ea1a7697d9e3f7eda06b45bc7f4db6">RCC_HSI_DIV1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga468823398f54d90a0769f9cc24327091">RCC_CR_HSIDIV_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga47ea1a7697d9e3f7eda06b45bc7f4db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a54d39b6808f476a0a81b47a4f50f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga38a54d39b6808f476a0a81b47a4f50f8">RCC_HSI_DIV2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga955d82cf94af28b08afcb83a9f852f2c">RCC_CR_HSIDIV_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga38a54d39b6808f476a0a81b47a4f50f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3280982afa72662f07301844a8272d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga3280982afa72662f07301844a8272d1e">RCC_HSI_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2004eb0292646109b952f098d6f4e96">RCC_CR_HSIDIV_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga3280982afa72662f07301844a8272d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06315b229d36c98402286f0b48f85d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga06315b229d36c98402286f0b48f85d99">RCC_HSI_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga06315b229d36c98402286f0b48f85d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;(0x40U)         /* Default HSI calibration trimming value for <a class="el" href="group___library__configuration__section.html#ga3cee03fca286b4756b2df120eaeef227">STM32H7</a> rev.V and above. (0x20 value for rev.Y handled within <a class="el" href="group___r_c_c___exported___macros.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a> macro ) */</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a653d6f271d56c96b63e02468ed3b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i48___config.html#ga5a653d6f271d56c96b63e02468ed3b65">RCC_HSI48_OFF</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga5a653d6f271d56c96b63e02468ed3b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc9b19a84e1ac8bee6ff607afc10b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i48___config.html#gabfc9b19a84e1ac8bee6ff607afc10b0d">RCC_HSI48_ON</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gabfc9b19a84e1ac8bee6ff607afc10b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484f6b4b798edd46671980a25ae00e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___c_s_i___config.html#ga484f6b4b798edd46671980a25ae00e72">RCC_CSI_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga484f6b4b798edd46671980a25ae00e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0c6e9d10d8d059ab7915a45176e423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___c_s_i___config.html#gacd0c6e9d10d8d059ab7915a45176e423">RCC_CSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a></td></tr>
<tr class="separator:gacd0c6e9d10d8d059ab7915a45176e423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0abd9307f3dac0726d3d228077df5f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___c_s_i___config.html#ga0abd9307f3dac0726d3d228077df5f67">RCC_CSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;(0x20U)         /* Default CSI calibration trimming value for <a class="el" href="group___library__configuration__section.html#ga3cee03fca286b4756b2df120eaeef227">STM32H7</a> rev.V and above. (0x10 value for rev.Y handled within <a class="el" href="group___r_c_c___exported___macros.html#ga54e1aa79a9bcfa75e52f2125d45ebb45">__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</a> macro ) */</td></tr>
<tr class="separator:ga0abd9307f3dac0726d3d228077df5f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89dc859b01ab8b7d925976e684c9057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#gaa89dc859b01ab8b7d925976e684c9057">RCC_PLLSOURCE_CSI</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaa89dc859b01ab8b7d925976e684c9057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a440b01eaeb8f3a6282598fc748ef1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">RCC_PLLSOURCE_NONE</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:ga2a440b01eaeb8f3a6282598fc748ef1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14f5e060d1cd0eefbdea80b8701819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___output.html#gaf14f5e060d1cd0eefbdea80b8701819c">RCC_PLL1_DIVP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4af7742faca9249ad6c135ff3b45e71">RCC_PLLCFGR_DIVP1EN</a></td></tr>
<tr class="separator:gaf14f5e060d1cd0eefbdea80b8701819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b76fed00a13293497b825af7863d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga490543e2a3bba50a803ab7a8757a6020">RCC_PLLCFGR_DIVQ1EN</a></td></tr>
<tr class="separator:ga17b76fed00a13293497b825af7863d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2832fd9d69e723c0f667fe8f08863e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga2832fd9d69e723c0f667fe8f08863e0d">RCC_PLL1_DIVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e60d2df79515381a4b35c038daacfb6">RCC_PLLCFGR_DIVR1EN</a></td></tr>
<tr class="separator:ga2832fd9d69e723c0f667fe8f08863e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649e07af1f144bdba350bf66eae3f632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l1___v_c_i___range.html#ga649e07af1f144bdba350bf66eae3f632">RCC_PLL1VCIRANGE_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc71fddb32b3b613c0c57fba30ab2413">RCC_PLLCFGR_PLL1RGE_0</a></td></tr>
<tr class="separator:ga649e07af1f144bdba350bf66eae3f632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057ea6f97d147b8e3addb99a38787fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l1___v_c_i___range.html#ga057ea6f97d147b8e3addb99a38787fc9">RCC_PLL1VCIRANGE_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb4447b4d3d4630081c8db37e2737112">RCC_PLLCFGR_PLL1RGE_1</a></td></tr>
<tr class="separator:ga057ea6f97d147b8e3addb99a38787fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca1adbbfac5598d3225a53b9fbebad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l1___v_c_i___range.html#ga4ca1adbbfac5598d3225a53b9fbebad7">RCC_PLL1VCIRANGE_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae66558f91af4a6b59d67b7e811a80517">RCC_PLLCFGR_PLL1RGE_2</a></td></tr>
<tr class="separator:ga4ca1adbbfac5598d3225a53b9fbebad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ae9f766f7d9b9b24edf031d02e3927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l1___v_c_i___range.html#ga60ae9f766f7d9b9b24edf031d02e3927">RCC_PLL1VCIRANGE_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf20b768cb4546fb55ad658730a5e0a8">RCC_PLLCFGR_PLL1RGE_3</a></td></tr>
<tr class="separator:ga60ae9f766f7d9b9b24edf031d02e3927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f42e0ea12b12be4d96087227da031c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l1___v_c_o___range.html#gab9f42e0ea12b12be4d96087227da031c">RCC_PLL1VCOWIDE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gab9f42e0ea12b12be4d96087227da031c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffd241a51b2f20bf7275a014e536477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l1___v_c_o___range.html#ga9ffd241a51b2f20bf7275a014e536477">RCC_PLL1VCOMEDIUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4721f452904f3d6b746023e56b52ea">RCC_PLLCFGR_PLL1VCOSEL</a></td></tr>
<tr class="separator:ga9ffd241a51b2f20bf7275a014e536477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824f7d56b52257c113946c34ff67b6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga824f7d56b52257c113946c34ff67b6e7">RCC_CLOCKTYPE_D1PCLK1</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga824f7d56b52257c113946c34ff67b6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede3cb126b461ab7dfa55a245ef8f800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaede3cb126b461ab7dfa55a245ef8f800">RCC_CLOCKTYPE_D3PCLK1</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaede3cb126b461ab7dfa55a245ef8f800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89be13498e06c34be6cde9c9b8ff88be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga89be13498e06c34be6cde9c9b8ff88be">RCC_SYSCLKSOURCE_CSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68d58136497ff6a8f082ab58beee4131">RCC_CFGR_SW_CSI</a></td></tr>
<tr class="separator:ga89be13498e06c34be6cde9c9b8ff88be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bda4ab2df66059b731208784012f667">RCC_CFGR_SW_PLL1</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bf4d57a74eac57757821bc1e2af64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga73bf4d57a74eac57757821bc1e2af64b">RCC_SYSCLKSOURCE_STATUS_CSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9224f51c8ff898d674651e0d1f42cb17">RCC_CFGR_SWS_CSI</a></td></tr>
<tr class="separator:ga73bf4d57a74eac57757821bc1e2af64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV1</td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV2</td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV4</td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV8</td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV16</td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV64</td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV128</td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV256</td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___s_y_s___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;RCC_CDCFGR1_CDCPRE_DIV512</td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV1</td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV2</td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV4</td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV8</td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV16</td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2fcd95978080d8b8d44cf2b7f5a25c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#gaaa2fcd95978080d8b8d44cf2b7f5a25c">RCC_HCLK_DIV64</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV64</td></tr>
<tr class="separator:gaaa2fcd95978080d8b8d44cf2b7f5a25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731da7d179e88445769165c7015780e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#ga731da7d179e88445769165c7015780e4">RCC_HCLK_DIV128</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV128</td></tr>
<tr class="separator:ga731da7d179e88445769165c7015780e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2169cdac18adec089b443c3cacdb8db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#ga2169cdac18adec089b443c3cacdb8db7">RCC_HCLK_DIV256</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV256</td></tr>
<tr class="separator:ga2169cdac18adec089b443c3cacdb8db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f22513c27b05c67bb205fb4f445c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_c_l_k___clock___source.html#ga6f22513c27b05c67bb205fb4f445c126">RCC_HCLK_DIV512</a>&#160;&#160;&#160;RCC_CDCFGR1_HPRE_DIV512</td></tr>
<tr class="separator:ga6f22513c27b05c67bb205fb4f445c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac222b4e80811b1844492ae51cdcd897c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___clock___source.html#gac222b4e80811b1844492ae51cdcd897c">RCC_APB3_DIV1</a>&#160;&#160;&#160;RCC_CDCFGR1_CDPPRE_DIV1</td></tr>
<tr class="separator:gac222b4e80811b1844492ae51cdcd897c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d21019abd17377b9b76dfc24c90e390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___clock___source.html#ga1d21019abd17377b9b76dfc24c90e390">RCC_APB3_DIV2</a>&#160;&#160;&#160;RCC_CDCFGR1_CDPPRE_DIV2</td></tr>
<tr class="separator:ga1d21019abd17377b9b76dfc24c90e390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8585309d66a0f8433798ee159a6dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___clock___source.html#gada8585309d66a0f8433798ee159a6dc6">RCC_APB3_DIV4</a>&#160;&#160;&#160;RCC_CDCFGR1_CDPPRE_DIV4</td></tr>
<tr class="separator:gada8585309d66a0f8433798ee159a6dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb66155cc067e9a3c3aa0baf937edf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___clock___source.html#gadb66155cc067e9a3c3aa0baf937edf75">RCC_APB3_DIV8</a>&#160;&#160;&#160;RCC_CDCFGR1_CDPPRE_DIV8</td></tr>
<tr class="separator:gadb66155cc067e9a3c3aa0baf937edf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9156ed25d3c58e7ceb6a41a20a0b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___clock___source.html#ga5e9156ed25d3c58e7ceb6a41a20a0b21">RCC_APB3_DIV16</a>&#160;&#160;&#160;RCC_CDCFGR1_CDPPRE_DIV16</td></tr>
<tr class="separator:ga5e9156ed25d3c58e7ceb6a41a20a0b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab036b34d201ca351c8ca295d84e5ec48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#gab036b34d201ca351c8ca295d84e5ec48">RCC_APB1_DIV1</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE1_DIV1</td></tr>
<tr class="separator:gab036b34d201ca351c8ca295d84e5ec48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e324f024960b9c5cd9166fa9172474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga23e324f024960b9c5cd9166fa9172474">RCC_APB1_DIV2</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE1_DIV2</td></tr>
<tr class="separator:ga23e324f024960b9c5cd9166fa9172474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4da4cc6c5c280bfb2d9cdc8877d4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga7f4da4cc6c5c280bfb2d9cdc8877d4fd">RCC_APB1_DIV4</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE1_DIV4</td></tr>
<tr class="separator:ga7f4da4cc6c5c280bfb2d9cdc8877d4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86446f2c9d06055272023687194b63df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga86446f2c9d06055272023687194b63df">RCC_APB1_DIV8</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE1_DIV8</td></tr>
<tr class="separator:ga86446f2c9d06055272023687194b63df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac231da25e9caba6ace645f79ce5aa67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#gac231da25e9caba6ace645f79ce5aa67b">RCC_APB1_DIV16</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE1_DIV16</td></tr>
<tr class="separator:gac231da25e9caba6ace645f79ce5aa67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b005b3ca1f2b3e134858a712975f32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___source.html#ga0b005b3ca1f2b3e134858a712975f32d">RCC_APB2_DIV1</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE2_DIV1</td></tr>
<tr class="separator:ga0b005b3ca1f2b3e134858a712975f32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a64835996426fdf7ed3541eea1587a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___source.html#ga1a64835996426fdf7ed3541eea1587a4">RCC_APB2_DIV2</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE2_DIV2</td></tr>
<tr class="separator:ga1a64835996426fdf7ed3541eea1587a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4815953b241f7ec86b2327ab3e29980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___source.html#gad4815953b241f7ec86b2327ab3e29980">RCC_APB2_DIV4</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE2_DIV4</td></tr>
<tr class="separator:gad4815953b241f7ec86b2327ab3e29980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54099ca838dbe4b0725347d1ac771e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___source.html#ga54099ca838dbe4b0725347d1ac771e5d">RCC_APB2_DIV8</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE2_DIV8</td></tr>
<tr class="separator:ga54099ca838dbe4b0725347d1ac771e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e4bc08d2d32187acb3c4c7c6329993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___source.html#ga06e4bc08d2d32187acb3c4c7c6329993">RCC_APB2_DIV16</a>&#160;&#160;&#160;RCC_CDCFGR2_CDPPRE2_DIV16</td></tr>
<tr class="separator:ga06e4bc08d2d32187acb3c4c7c6329993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fb6a2549953039b302f6940b41bbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b4___clock___source.html#ga23fb6a2549953039b302f6940b41bbe5">RCC_APB4_DIV1</a>&#160;&#160;&#160;RCC_SRDCFGR_SRDPPRE_DIV1</td></tr>
<tr class="separator:ga23fb6a2549953039b302f6940b41bbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a50c864e20d047dcb23a48a9e2b4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b4___clock___source.html#ga61a50c864e20d047dcb23a48a9e2b4fb">RCC_APB4_DIV2</a>&#160;&#160;&#160;RCC_SRDCFGR_SRDPPRE_DIV2</td></tr>
<tr class="separator:ga61a50c864e20d047dcb23a48a9e2b4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626446a64e45aead026ad4961dc6a455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b4___clock___source.html#ga626446a64e45aead026ad4961dc6a455">RCC_APB4_DIV4</a>&#160;&#160;&#160;RCC_SRDCFGR_SRDPPRE_DIV4</td></tr>
<tr class="separator:ga626446a64e45aead026ad4961dc6a455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545b3bd707ecbdf7819c110b1ce20ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b4___clock___source.html#ga545b3bd707ecbdf7819c110b1ce20ad4">RCC_APB4_DIV8</a>&#160;&#160;&#160;RCC_SRDCFGR_SRDPPRE_DIV8</td></tr>
<tr class="separator:ga545b3bd707ecbdf7819c110b1ce20ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf994b23f77b2faa95e741f97b200d660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b4___clock___source.html#gaf994b23f77b2faa95e741f97b200d660">RCC_APB4_DIV16</a>&#160;&#160;&#160;RCC_SRDCFGR_SRDPPRE_DIV16</td></tr>
<tr class="separator:gaf994b23f77b2faa95e741f97b200d660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce0b2f54d103340d8c3a218e86e295d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gacce0b2f54d103340d8c3a218e86e295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee63256acb5637e994abf629edaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">RCC_RTCCLKSOURCE_HSE_DIV2</a>&#160;&#160;&#160;(0x00002300U)</td></tr>
<tr class="separator:gac1ee63256acb5637e994abf629edaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242119dd2fc5e6ec6d7c2aa239dbcb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga242119dd2fc5e6ec6d7c2aa239dbcb9f">RCC_RTCCLKSOURCE_HSE_DIV3</a>&#160;&#160;&#160;(0x00003300U)</td></tr>
<tr class="separator:ga242119dd2fc5e6ec6d7c2aa239dbcb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">RCC_RTCCLKSOURCE_HSE_DIV4</a>&#160;&#160;&#160;(0x00004300U)</td></tr>
<tr class="separator:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229473454f04d994e1ed1751d6b19e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga229473454f04d994e1ed1751d6b19e48">RCC_RTCCLKSOURCE_HSE_DIV5</a>&#160;&#160;&#160;(0x00005300U)</td></tr>
<tr class="separator:ga229473454f04d994e1ed1751d6b19e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae541538e57fdf779b8f16202416c799a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae541538e57fdf779b8f16202416c799a">RCC_RTCCLKSOURCE_HSE_DIV6</a>&#160;&#160;&#160;(0x00006300U)</td></tr>
<tr class="separator:gae541538e57fdf779b8f16202416c799a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352febcf0ae6b14407f0e6aae66ffe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga352febcf0ae6b14407f0e6aae66ffe11">RCC_RTCCLKSOURCE_HSE_DIV7</a>&#160;&#160;&#160;(0x00007300U)</td></tr>
<tr class="separator:ga352febcf0ae6b14407f0e6aae66ffe11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f0209bbf068b427617f380e8e42490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">RCC_RTCCLKSOURCE_HSE_DIV8</a>&#160;&#160;&#160;(0x00008300U)</td></tr>
<tr class="separator:gaf4f0209bbf068b427617f380e8e42490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabded7bf1f0108152a9c2301fdbe251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gafabded7bf1f0108152a9c2301fdbe251">RCC_RTCCLKSOURCE_HSE_DIV9</a>&#160;&#160;&#160;(0x00009300U)</td></tr>
<tr class="separator:gafabded7bf1f0108152a9c2301fdbe251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53e5fbbd7510563393fde77cfdde411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab53e5fbbd7510563393fde77cfdde411">RCC_RTCCLKSOURCE_HSE_DIV10</a>&#160;&#160;&#160;(0x0000A300U)</td></tr>
<tr class="separator:gab53e5fbbd7510563393fde77cfdde411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ca4ffa1a26f99e377c56183ea68ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae0ca4ffa1a26f99e377c56183ea68ec1">RCC_RTCCLKSOURCE_HSE_DIV11</a>&#160;&#160;&#160;(0x0000B300U)</td></tr>
<tr class="separator:gae0ca4ffa1a26f99e377c56183ea68ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06837111cb6294d55f681347514a233d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga06837111cb6294d55f681347514a233d">RCC_RTCCLKSOURCE_HSE_DIV12</a>&#160;&#160;&#160;(0x0000C300U)</td></tr>
<tr class="separator:ga06837111cb6294d55f681347514a233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c447a815f2e116f88b604eeaa7aab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga2c447a815f2e116f88b604eeaa7aab0b">RCC_RTCCLKSOURCE_HSE_DIV13</a>&#160;&#160;&#160;(0x0000D300U)</td></tr>
<tr class="separator:ga2c447a815f2e116f88b604eeaa7aab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dceac607cd03d87002cdb78b3234941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dceac607cd03d87002cdb78b3234941">RCC_RTCCLKSOURCE_HSE_DIV14</a>&#160;&#160;&#160;(0x0000E300U)</td></tr>
<tr class="separator:ga5dceac607cd03d87002cdb78b3234941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9594f8553a259c18fb354e903c01b041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga9594f8553a259c18fb354e903c01b041">RCC_RTCCLKSOURCE_HSE_DIV15</a>&#160;&#160;&#160;(0x0000F300U)</td></tr>
<tr class="separator:ga9594f8553a259c18fb354e903c01b041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">RCC_RTCCLKSOURCE_HSE_DIV16</a>&#160;&#160;&#160;(0x00010300U)</td></tr>
<tr class="separator:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62707003a86f4c4747ae89af2e561e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga62707003a86f4c4747ae89af2e561e0c">RCC_RTCCLKSOURCE_HSE_DIV17</a>&#160;&#160;&#160;(0x00011300U)</td></tr>
<tr class="separator:ga62707003a86f4c4747ae89af2e561e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264428cbc7bc54bfcd794a4027ac1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga264428cbc7bc54bfcd794a4027ac1f5e">RCC_RTCCLKSOURCE_HSE_DIV18</a>&#160;&#160;&#160;(0x00012300U)</td></tr>
<tr class="separator:ga264428cbc7bc54bfcd794a4027ac1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d8f6e3e5887bb5c853944fd35b677a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaf2d8f6e3e5887bb5c853944fd35b677a">RCC_RTCCLKSOURCE_HSE_DIV19</a>&#160;&#160;&#160;(0x00013300U)</td></tr>
<tr class="separator:gaf2d8f6e3e5887bb5c853944fd35b677a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72789d4d0c5de2a7e771d538567b92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab72789d4d0c5de2a7e771d538567b92e">RCC_RTCCLKSOURCE_HSE_DIV20</a>&#160;&#160;&#160;(0x00014300U)</td></tr>
<tr class="separator:gab72789d4d0c5de2a7e771d538567b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a0ee7e610273af753eca611e959dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga70a0ee7e610273af753eca611e959dfc">RCC_RTCCLKSOURCE_HSE_DIV21</a>&#160;&#160;&#160;(0x00015300U)</td></tr>
<tr class="separator:ga70a0ee7e610273af753eca611e959dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02eac6a5a2eec79514d1637c747d69aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga02eac6a5a2eec79514d1637c747d69aa">RCC_RTCCLKSOURCE_HSE_DIV22</a>&#160;&#160;&#160;(0x00016300U)</td></tr>
<tr class="separator:ga02eac6a5a2eec79514d1637c747d69aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac707188b45213d39ad11e2440f77e235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac707188b45213d39ad11e2440f77e235">RCC_RTCCLKSOURCE_HSE_DIV23</a>&#160;&#160;&#160;(0x00017300U)</td></tr>
<tr class="separator:gac707188b45213d39ad11e2440f77e235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9c05156ca310200f3716af4209594a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gabc9c05156ca310200f3716af4209594a">RCC_RTCCLKSOURCE_HSE_DIV24</a>&#160;&#160;&#160;(0x00018300U)</td></tr>
<tr class="separator:gabc9c05156ca310200f3716af4209594a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79b940c2bcfee57380e23c4e893767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaef79b940c2bcfee57380e23c4e893767">RCC_RTCCLKSOURCE_HSE_DIV25</a>&#160;&#160;&#160;(0x00019300U)</td></tr>
<tr class="separator:gaef79b940c2bcfee57380e23c4e893767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d9b9568edda64d88361e76a3a50ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaa3d9b9568edda64d88361e76a3a50ed0">RCC_RTCCLKSOURCE_HSE_DIV26</a>&#160;&#160;&#160;(0x0001A300U)</td></tr>
<tr class="separator:gaa3d9b9568edda64d88361e76a3a50ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65afd29f069e2e9b607212876d7860e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga65afd29f069e2e9b607212876d7860e5">RCC_RTCCLKSOURCE_HSE_DIV27</a>&#160;&#160;&#160;(0x0001B300U)</td></tr>
<tr class="separator:ga65afd29f069e2e9b607212876d7860e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e7a9291c903b820991c3a3e80c9ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga28e7a9291c903b820991c3a3e80c9ae1">RCC_RTCCLKSOURCE_HSE_DIV28</a>&#160;&#160;&#160;(0x0001C300U)</td></tr>
<tr class="separator:ga28e7a9291c903b820991c3a3e80c9ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22536498ea83e12ecd83f04d5e98858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac22536498ea83e12ecd83f04d5e98858">RCC_RTCCLKSOURCE_HSE_DIV29</a>&#160;&#160;&#160;(0x0001D300U)</td></tr>
<tr class="separator:gac22536498ea83e12ecd83f04d5e98858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5849760bab0f4057bd254cd022dc1a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5849760bab0f4057bd254cd022dc1a7a">RCC_RTCCLKSOURCE_HSE_DIV30</a>&#160;&#160;&#160;(0x0001E300U)</td></tr>
<tr class="separator:ga5849760bab0f4057bd254cd022dc1a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074ac97804136221e39f50eb4cf13e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga074ac97804136221e39f50eb4cf13e3a">RCC_RTCCLKSOURCE_HSE_DIV31</a>&#160;&#160;&#160;(0x0001F300U)</td></tr>
<tr class="separator:ga074ac97804136221e39f50eb4cf13e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070b819c6eca00d4b89cbf35216c3a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">RCC_RTCCLKSOURCE_HSE_DIV32</a>&#160;&#160;&#160;(0x00020300U)</td></tr>
<tr class="separator:ga070b819c6eca00d4b89cbf35216c3a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2972c2f91027507d99fbd6a344b005e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae2972c2f91027507d99fbd6a344b005e">RCC_RTCCLKSOURCE_HSE_DIV33</a>&#160;&#160;&#160;(0x00021300U)</td></tr>
<tr class="separator:gae2972c2f91027507d99fbd6a344b005e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35048f70c382627293498c40ab82e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac35048f70c382627293498c40ab82e3d">RCC_RTCCLKSOURCE_HSE_DIV34</a>&#160;&#160;&#160;(0x00022300U)</td></tr>
<tr class="separator:gac35048f70c382627293498c40ab82e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d2c7518e3cdacd5e92da390631ab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gad2d2c7518e3cdacd5e92da390631ab48">RCC_RTCCLKSOURCE_HSE_DIV35</a>&#160;&#160;&#160;(0x00023300U)</td></tr>
<tr class="separator:gad2d2c7518e3cdacd5e92da390631ab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09331429c4840256dc93e90c5f941fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga09331429c4840256dc93e90c5f941fc7">RCC_RTCCLKSOURCE_HSE_DIV36</a>&#160;&#160;&#160;(0x00024300U)</td></tr>
<tr class="separator:ga09331429c4840256dc93e90c5f941fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c020e70b3c4c7db00bbea37399e5974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga2c020e70b3c4c7db00bbea37399e5974">RCC_RTCCLKSOURCE_HSE_DIV37</a>&#160;&#160;&#160;(0x00025300U)</td></tr>
<tr class="separator:ga2c020e70b3c4c7db00bbea37399e5974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbcd346be73199c6cb29bf3b750e50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga4cbcd346be73199c6cb29bf3b750e50e">RCC_RTCCLKSOURCE_HSE_DIV38</a>&#160;&#160;&#160;(0x00026300U)</td></tr>
<tr class="separator:ga4cbcd346be73199c6cb29bf3b750e50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4077481b99530c318e04831ce9f0e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae4077481b99530c318e04831ce9f0e98">RCC_RTCCLKSOURCE_HSE_DIV39</a>&#160;&#160;&#160;(0x00027300U)</td></tr>
<tr class="separator:gae4077481b99530c318e04831ce9f0e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799d57b61bb38555389f8defa8ef581d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga799d57b61bb38555389f8defa8ef581d">RCC_RTCCLKSOURCE_HSE_DIV40</a>&#160;&#160;&#160;(0x00028300U)</td></tr>
<tr class="separator:ga799d57b61bb38555389f8defa8ef581d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52fe9f109ae0a5d1c49f3bf547eec4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga52fe9f109ae0a5d1c49f3bf547eec4ef">RCC_RTCCLKSOURCE_HSE_DIV41</a>&#160;&#160;&#160;(0x00029300U)</td></tr>
<tr class="separator:ga52fe9f109ae0a5d1c49f3bf547eec4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e29b4d3c121f8ec1f731dfb3265986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga54e29b4d3c121f8ec1f731dfb3265986">RCC_RTCCLKSOURCE_HSE_DIV42</a>&#160;&#160;&#160;(0x0002A300U)</td></tr>
<tr class="separator:ga54e29b4d3c121f8ec1f731dfb3265986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b97dcdd79aac9d07ab29e8c70d819be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga9b97dcdd79aac9d07ab29e8c70d819be">RCC_RTCCLKSOURCE_HSE_DIV43</a>&#160;&#160;&#160;(0x0002B300U)</td></tr>
<tr class="separator:ga9b97dcdd79aac9d07ab29e8c70d819be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf615f27179e549fab1ea7ef040b19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga7bf615f27179e549fab1ea7ef040b19f">RCC_RTCCLKSOURCE_HSE_DIV44</a>&#160;&#160;&#160;(0x0002C300U)</td></tr>
<tr class="separator:ga7bf615f27179e549fab1ea7ef040b19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac457ead27cd77dd61a557e56f9565135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac457ead27cd77dd61a557e56f9565135">RCC_RTCCLKSOURCE_HSE_DIV45</a>&#160;&#160;&#160;(0x0002D300U)</td></tr>
<tr class="separator:gac457ead27cd77dd61a557e56f9565135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab846b03138fae8d30e6a483c55136195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab846b03138fae8d30e6a483c55136195">RCC_RTCCLKSOURCE_HSE_DIV46</a>&#160;&#160;&#160;(0x0002E300U)</td></tr>
<tr class="separator:gab846b03138fae8d30e6a483c55136195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bfb0bbcbdebdafe653fc2ae52a46337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga7bfb0bbcbdebdafe653fc2ae52a46337">RCC_RTCCLKSOURCE_HSE_DIV47</a>&#160;&#160;&#160;(0x0002F300U)</td></tr>
<tr class="separator:ga7bfb0bbcbdebdafe653fc2ae52a46337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806ee9ad0237653b7f343522a3744ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gad806ee9ad0237653b7f343522a3744ad">RCC_RTCCLKSOURCE_HSE_DIV48</a>&#160;&#160;&#160;(0x00030300U)</td></tr>
<tr class="separator:gad806ee9ad0237653b7f343522a3744ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade194a2d91681af443ef4f1535243ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gade194a2d91681af443ef4f1535243ce6">RCC_RTCCLKSOURCE_HSE_DIV49</a>&#160;&#160;&#160;(0x00031300U)</td></tr>
<tr class="separator:gade194a2d91681af443ef4f1535243ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac116c7d801734a0702e74b5777e88424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac116c7d801734a0702e74b5777e88424">RCC_RTCCLKSOURCE_HSE_DIV50</a>&#160;&#160;&#160;(0x00032300U)</td></tr>
<tr class="separator:gac116c7d801734a0702e74b5777e88424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143cfbb0058d776a049f3b9ee9cb4b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga143cfbb0058d776a049f3b9ee9cb4b45">RCC_RTCCLKSOURCE_HSE_DIV51</a>&#160;&#160;&#160;(0x00033300U)</td></tr>
<tr class="separator:ga143cfbb0058d776a049f3b9ee9cb4b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfde93e2c1ae82dc73b294c43a7bea12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gabfde93e2c1ae82dc73b294c43a7bea12">RCC_RTCCLKSOURCE_HSE_DIV52</a>&#160;&#160;&#160;(0x00034300U)</td></tr>
<tr class="separator:gabfde93e2c1ae82dc73b294c43a7bea12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1512d84a6b81f5daa5ec439cb35387d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab1512d84a6b81f5daa5ec439cb35387d">RCC_RTCCLKSOURCE_HSE_DIV53</a>&#160;&#160;&#160;(0x00035300U)</td></tr>
<tr class="separator:gab1512d84a6b81f5daa5ec439cb35387d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb565a8b378ee792b97f8bfd6b8bece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaffb565a8b378ee792b97f8bfd6b8bece">RCC_RTCCLKSOURCE_HSE_DIV54</a>&#160;&#160;&#160;(0x00036300U)</td></tr>
<tr class="separator:gaffb565a8b378ee792b97f8bfd6b8bece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0bef5538c38f20228364c20d77e1383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab0bef5538c38f20228364c20d77e1383">RCC_RTCCLKSOURCE_HSE_DIV55</a>&#160;&#160;&#160;(0x00037300U)</td></tr>
<tr class="separator:gab0bef5538c38f20228364c20d77e1383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae042839a5ef20d5860673704ba77b2cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae042839a5ef20d5860673704ba77b2cd">RCC_RTCCLKSOURCE_HSE_DIV56</a>&#160;&#160;&#160;(0x00038300U)</td></tr>
<tr class="separator:gae042839a5ef20d5860673704ba77b2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ab34e4d85f5fce673bb85792675f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga82ab34e4d85f5fce673bb85792675f36">RCC_RTCCLKSOURCE_HSE_DIV57</a>&#160;&#160;&#160;(0x00039300U)</td></tr>
<tr class="separator:ga82ab34e4d85f5fce673bb85792675f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b8ca4bfbc7943f0eafc2f30ce363d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga20b8ca4bfbc7943f0eafc2f30ce363d3">RCC_RTCCLKSOURCE_HSE_DIV58</a>&#160;&#160;&#160;(0x0003A300U)</td></tr>
<tr class="separator:ga20b8ca4bfbc7943f0eafc2f30ce363d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94080f384b4a5ef5796353e18331f8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga94080f384b4a5ef5796353e18331f8b1">RCC_RTCCLKSOURCE_HSE_DIV59</a>&#160;&#160;&#160;(0x0003B300U)</td></tr>
<tr class="separator:ga94080f384b4a5ef5796353e18331f8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa7f6b6570124ce9990af2efe8c6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab3aa7f6b6570124ce9990af2efe8c6d6">RCC_RTCCLKSOURCE_HSE_DIV60</a>&#160;&#160;&#160;(0x0003C300U)</td></tr>
<tr class="separator:gab3aa7f6b6570124ce9990af2efe8c6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c736ac722fc0bf0ceeab4bb6a7cdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab7c736ac722fc0bf0ceeab4bb6a7cdb9">RCC_RTCCLKSOURCE_HSE_DIV61</a>&#160;&#160;&#160;(0x0003D300U)</td></tr>
<tr class="separator:gab7c736ac722fc0bf0ceeab4bb6a7cdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6999679bea1606eda5245942f66b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga3c6999679bea1606eda5245942f66b21">RCC_RTCCLKSOURCE_HSE_DIV62</a>&#160;&#160;&#160;(0x0003E300U)</td></tr>
<tr class="separator:ga3c6999679bea1606eda5245942f66b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8236116bc1c33a5d73acaaed17d75f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac8236116bc1c33a5d73acaaed17d75f7">RCC_RTCCLKSOURCE_HSE_DIV63</a>&#160;&#160;&#160;(0x0003F300U)</td></tr>
<tr class="separator:gac8236116bc1c33a5d73acaaed17d75f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a></td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a></td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab693e677f8367a3b50763ef9eade025a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gab693e677f8367a3b50763ef9eade025a">RCC_MCO1SOURCE_PLL1QCLK</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a>)</td></tr>
<tr class="separator:gab693e677f8367a3b50763ef9eade025a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488078873284a8d9cbb85bd867b83b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga488078873284a8d9cbb85bd867b83b75">RCC_MCO1SOURCE_HSI48</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad45738e19d9cacd194685869bd6e6945">RCC_CFGR_MCO1_2</a></td></tr>
<tr class="separator:ga488078873284a8d9cbb85bd867b83b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54de4030872bb1307c7d7c8a3bd33131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#ga54de4030872bb1307c7d7c8a3bd33131">RCC_MCO2SOURCE_SYSCLK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga54de4030872bb1307c7d7c8a3bd33131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe89b9f68a2bf23953bd85302405faef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#gafe89b9f68a2bf23953bd85302405faef">RCC_MCO2SOURCE_PLL2PCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a></td></tr>
<tr class="separator:gafe89b9f68a2bf23953bd85302405faef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7c384e5e76c52d76b589297a8a6934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#gade7c384e5e76c52d76b589297a8a6934">RCC_MCO2SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a></td></tr>
<tr class="separator:gade7c384e5e76c52d76b589297a8a6934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706e33338111d8ef82b00a54eba0215c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#ga706e33338111d8ef82b00a54eba0215c">RCC_MCO2SOURCE_PLLCLK</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a>)</td></tr>
<tr class="separator:ga706e33338111d8ef82b00a54eba0215c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bb167ab946ae911722e1e7110c5bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#ga20bb167ab946ae911722e1e7110c5bf7">RCC_MCO2SOURCE_CSICLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae66a07cf6846bbbf597aa8bf877b682a">RCC_CFGR_MCO2_2</a></td></tr>
<tr class="separator:ga20bb167ab946ae911722e1e7110c5bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff568705fce7a513d96635223fbe1f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#gaff568705fce7a513d96635223fbe1f06">RCC_MCO2SOURCE_LSICLK</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae66a07cf6846bbbf597aa8bf877b682a">RCC_CFGR_MCO2_2</a>)</td></tr>
<tr class="separator:gaff568705fce7a513d96635223fbe1f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a></td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a></td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dac03733c3c5bd8877ef43bff3d5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gab9dac03733c3c5bd8877ef43bff3d5f4">RCC_MCODIV_3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a>)</td></tr>
<tr class="separator:gab9dac03733c3c5bd8877ef43bff3d5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a></td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67292dd05ceb8189ec439d4ac4d58b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga67292dd05ceb8189ec439d4ac4d58b88">RCC_MCODIV_5</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:ga67292dd05ceb8189ec439d4ac4d58b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0229b0d7e7444342b5966d4096d61b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga0229b0d7e7444342b5966d4096d61b1b">RCC_MCODIV_6</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:ga0229b0d7e7444342b5966d4096d61b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32c07babb81067c9243e81cc02d6f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gad32c07babb81067c9243e81cc02d6f5d">RCC_MCODIV_7</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:gad32c07babb81067c9243e81cc02d6f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb84d9a10db2c49376be8fada619fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">RCC_MCODIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ebcaff127fd7a89e83e450cca28e4d">RCC_CFGR_MCO1PRE_3</a></td></tr>
<tr class="separator:gadb84d9a10db2c49376be8fada619fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e12a28a4762fd6d7826a8349b44f0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga0e12a28a4762fd6d7826a8349b44f0f6">RCC_MCODIV_9</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad8ebcaff127fd7a89e83e450cca28e4d">RCC_CFGR_MCO1PRE_3</a>)</td></tr>
<tr class="separator:ga0e12a28a4762fd6d7826a8349b44f0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160aca969815d45c15c0aaa3e84f7a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga160aca969815d45c15c0aaa3e84f7a53">RCC_MCODIV_10</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad8ebcaff127fd7a89e83e450cca28e4d">RCC_CFGR_MCO1PRE_3</a>)</td></tr>
<tr class="separator:ga160aca969815d45c15c0aaa3e84f7a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c9fea34a100746a2ad7fc117bc2036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga18c9fea34a100746a2ad7fc117bc2036">RCC_MCODIV_11</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad8ebcaff127fd7a89e83e450cca28e4d">RCC_CFGR_MCO1PRE_3</a>)</td></tr>
<tr class="separator:ga18c9fea34a100746a2ad7fc117bc2036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e15b47a23cc0f7b31a737736d64bb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga0e15b47a23cc0f7b31a737736d64bb3f">RCC_MCODIV_12</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad8ebcaff127fd7a89e83e450cca28e4d">RCC_CFGR_MCO1PRE_3</a>)</td></tr>
<tr class="separator:ga0e15b47a23cc0f7b31a737736d64bb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b99a9858094aa608be6bfefed3b701e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga7b99a9858094aa608be6bfefed3b701e">RCC_MCODIV_13</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad8ebcaff127fd7a89e83e450cca28e4d">RCC_CFGR_MCO1PRE_3</a>)</td></tr>
<tr class="separator:ga7b99a9858094aa608be6bfefed3b701e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539f249e2ac961eb38327b74fceea5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga539f249e2ac961eb38327b74fceea5d7">RCC_MCODIV_14</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad8ebcaff127fd7a89e83e450cca28e4d">RCC_CFGR_MCO1PRE_3</a>)</td></tr>
<tr class="separator:ga539f249e2ac961eb38327b74fceea5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc7121d3dffe60e59e490c809dd8ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gaecc7121d3dffe60e59e490c809dd8ad0">RCC_MCODIV_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a></td></tr>
<tr class="separator:gaecc7121d3dffe60e59e490c809dd8ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a31ce6cd8793070662eabe95acc228d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga1a31ce6cd8793070662eabe95acc228d">RCC_IT_CSIRDY</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga1a31ce6cd8793070662eabe95acc228d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eae219a764c5e267868abbf79a75486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga0eae219a764c5e267868abbf79a75486">RCC_IT_HSI48RDY</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga0eae219a764c5e267868abbf79a75486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefaac7cea56a4e13482cafd21e16ad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gaefaac7cea56a4e13482cafd21e16ad47">RCC_IT_PLL2RDY</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaefaac7cea56a4e13482cafd21e16ad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e792651a23346c994fec2a71684fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gaf8e792651a23346c994fec2a71684fc7">RCC_IT_PLL3RDY</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gaf8e792651a23346c994fec2a71684fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f259914cb56820b1649c9d4413736c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gaf3f259914cb56820b1649c9d4413736c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((uint8_t)0x22)</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e292483906a4b87c6edefa8c53366ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a>&#160;&#160;&#160;((uint8_t)0x25)</td></tr>
<tr class="separator:ga6e292483906a4b87c6edefa8c53366ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b84dcd98a71967f9b7db70bd1d4fbf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga6b84dcd98a71967f9b7db70bd1d4fbf5">RCC_FLAG_CSIRDY</a>&#160;&#160;&#160;((uint8_t)0x28)</td></tr>
<tr class="separator:ga6b84dcd98a71967f9b7db70bd1d4fbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac8daab93988feb4b8b4d9dfe4f72f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac8daab93988feb4b8b4d9dfe4f72f40">RCC_FLAG_HSI48RDY</a>&#160;&#160;&#160;((uint8_t)0x2D)</td></tr>
<tr class="separator:gaac8daab93988feb4b8b4d9dfe4f72f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4a8740b71d839fcacff17cca1aee82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga7c4a8740b71d839fcacff17cca1aee82">RCC_FLAG_CPUCKRDY</a>&#160;&#160;&#160;((uint8_t)0x2E)</td></tr>
<tr class="separator:ga7c4a8740b71d839fcacff17cca1aee82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84f44f90d985942e84a8ed8041dacdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gae84f44f90d985942e84a8ed8041dacdd">RCC_FLAG_D1CKRDY</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___flag.html#ga7c4a8740b71d839fcacff17cca1aee82">RCC_FLAG_CPUCKRDY</a>   /* alias */</td></tr>
<tr class="separator:gae84f44f90d985942e84a8ed8041dacdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a283ac6f5fd64c3e9ccd86c9308fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gae2a283ac6f5fd64c3e9ccd86c9308fb1">RCC_FLAG_CDCKRDY</a>&#160;&#160;&#160;((uint8_t)0x2F)</td></tr>
<tr class="separator:gae2a283ac6f5fd64c3e9ccd86c9308fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9415a5d9dfeeef41cdf82e2a8c846379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga9415a5d9dfeeef41cdf82e2a8c846379">RCC_FLAG_D2CKRDY</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___flag.html#gae2a283ac6f5fd64c3e9ccd86c9308fb1">RCC_FLAG_CDCKRDY</a>    /* alias */</td></tr>
<tr class="separator:ga9415a5d9dfeeef41cdf82e2a8c846379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((uint8_t)0x31)</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((uint8_t)0x39)</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a766526379aac32d5c74d4a0f1d4dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga1a766526379aac32d5c74d4a0f1d4dbd">RCC_FLAG_PLL2RDY</a>&#160;&#160;&#160;((uint8_t)0x3B)</td></tr>
<tr class="separator:ga1a766526379aac32d5c74d4a0f1d4dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006798ddfe13f33bc0192f169eaf1bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga006798ddfe13f33bc0192f169eaf1bd3">RCC_FLAG_PLL3RDY</a>&#160;&#160;&#160;((uint8_t)0x3D)</td></tr>
<tr class="separator:ga006798ddfe13f33bc0192f169eaf1bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((uint8_t)0x41)</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((uint8_t)0x61)</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa338b1deb78861a240ff8d4350e9f246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa338b1deb78861a240ff8d4350e9f246">RCC_FLAG_CDRST</a>&#160;&#160;&#160;((uint8_t)0x93)</td></tr>
<tr class="separator:gaa338b1deb78861a240ff8d4350e9f246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga23d5211abcdf0e397442ca534ca04bb4">RCC_FLAG_BORRST</a>&#160;&#160;&#160;((uint8_t)0x95)</td></tr>
<tr class="separator:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((uint8_t)0x96)</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((uint8_t)0x97)</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((uint8_t)0x98)</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692a6725560c48315085ee50a4b7c275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga692a6725560c48315085ee50a4b7c275">RCC_FLAG_IWDG1RST</a>&#160;&#160;&#160;((uint8_t)0x9A)</td></tr>
<tr class="separator:ga692a6725560c48315085ee50a4b7c275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548e45e1679fdc57532fffd11bbcf87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga548e45e1679fdc57532fffd11bbcf87d">RCC_FLAG_WWDG1RST</a>&#160;&#160;&#160;((uint8_t)0x9C)</td></tr>
<tr class="separator:ga548e45e1679fdc57532fffd11bbcf87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ebb11cac5c9f0b2a43c7d0e2eebfec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac7ebb11cac5c9f0b2a43c7d0e2eebfec">RCC_FLAG_LPWR1RST</a>&#160;&#160;&#160;((uint8_t)0x9E)</td></tr>
<tr class="separator:gac7ebb11cac5c9f0b2a43c7d0e2eebfec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b17c4ec3d7f9a8d5db51133cbcc8502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga6b17c4ec3d7f9a8d5db51133cbcc8502">RCC_FLAG_LPWR2RST</a>&#160;&#160;&#160;((uint8_t)0x9F)</td></tr>
<tr class="separator:ga6b17c4ec3d7f9a8d5db51133cbcc8502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fa5b50304710db2d7f6d583a225da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#gab5fa5b50304710db2d7f6d583a225da3">RCC_LSEDRIVE_LOW</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gab5fa5b50304710db2d7f6d583a225da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1151beb7f9869e91fe7617936ad0efff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga1151beb7f9869e91fe7617936ad0efff">RCC_LSEDRIVE_MEDIUMLOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a></td></tr>
<tr class="separator:ga1151beb7f9869e91fe7617936ad0efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga295eed1e1368d526fa0f6356ceecbc48">RCC_LSEDRIVE_MEDIUMHIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a></td></tr>
<tr class="separator:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga90b0854f3813d7ab2781519bfa58fd95">RCC_LSEDRIVE_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></td></tr>
<tr class="separator:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7230033023839d06ad8cad89ea60a6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___stop___wake_up_clock.html#ga7230033023839d06ad8cad89ea60a6c9">RCC_STOP_WAKEUPCLOCK_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga7230033023839d06ad8cad89ea60a6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54baa4a0d92868148772c6d54d9bc19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___stop___wake_up_clock.html#ga54baa4a0d92868148772c6d54d9bc19f">RCC_STOP_WAKEUPCLOCK_CSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a></td></tr>
<tr class="separator:ga54baa4a0d92868148772c6d54d9bc19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf791b991a6823814fa88756f4e2a4753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___stop___kernel_wake_up_clock.html#gaf791b991a6823814fa88756f4e2a4753">RCC_STOP_KERWAKEUPCLOCK_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaf791b991a6823814fa88756f4e2a4753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae878b49770abde7e491f3c9605a5fddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___stop___kernel_wake_up_clock.html#gae878b49770abde7e491f3c9605a5fddb">RCC_STOP_KERWAKEUPCLOCK_CSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfc89cbee6dc0e89e1c453fbfea80bd2">RCC_CFGR_STOPKERWUCK</a></td></tr>
<tr class="separator:gae878b49770abde7e491f3c9605a5fddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c173343c4052340b4bb7789b598017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6c173343c4052340b4bb7789b598017e">__HAL_RCC_MDMA_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga6c173343c4052340b4bb7789b598017e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB3 peripheral clock.  <br /></td></tr>
<tr class="separator:ga6c173343c4052340b4bb7789b598017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91061f59b5314335cc2ec6f5e0f1ffcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga91061f59b5314335cc2ec6f5e0f1ffcb">__HAL_RCC_DMA2D_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga91061f59b5314335cc2ec6f5e0f1ffcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f95da0bcb204e40ca556b27290a7541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4f95da0bcb204e40ca556b27290a7541">__HAL_RCC_FMC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4f95da0bcb204e40ca556b27290a7541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6608439910ba24a3f1ca91223fef67f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6608439910ba24a3f1ca91223fef67f2">__HAL_RCC_SDMMC1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6608439910ba24a3f1ca91223fef67f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9027234bedbcf8c33247f2025583cfd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9027234bedbcf8c33247f2025583cfd9">__HAL_RCC_MDMA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaeef2082fafe8535769128a846c9ee8b9">RCC_AHB3ENR_MDMAEN</a>))</td></tr>
<tr class="separator:ga9027234bedbcf8c33247f2025583cfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7119cdac6401e2a886aaf068e939dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8b7119cdac6401e2a886aaf068e939dd">__HAL_RCC_DMA2D_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee8f2f24c4db2a097c0e378fdfa3c97">RCC_AHB3ENR_DMA2DEN</a>))</td></tr>
<tr class="separator:ga8b7119cdac6401e2a886aaf068e939dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96dffcf5a982b89e776d0011e2904c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga96dffcf5a982b89e776d0011e2904c28">__HAL_RCC_FMC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1fdd9380ad0ec9a3625ccd2383371da">RCC_AHB3ENR_FMCEN</a>))</td></tr>
<tr class="separator:ga96dffcf5a982b89e776d0011e2904c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94e29d67ee313b4fbdbb491114a412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab94e29d67ee313b4fbdbb491114a412e">__HAL_RCC_SDMMC1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9823e2ac722aae6ae30175a02175c090">RCC_AHB3ENR_SDMMC1EN</a>))</td></tr>
<tr class="separator:gab94e29d67ee313b4fbdbb491114a412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759feae123cb720c81a2c51faa5d6f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga759feae123cb720c81a2c51faa5d6f4d">__HAL_RCC_MDMA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeef2082fafe8535769128a846c9ee8b9">RCC_AHB3ENR_MDMAEN</a>)   != 0U)</td></tr>
<tr class="memdesc:ga759feae123cb720c81a2c51faa5d6f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB3 peripheral clock.  <br /></td></tr>
<tr class="separator:ga759feae123cb720c81a2c51faa5d6f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab468d918278795540903de51f967d3e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab468d918278795540903de51f967d3e8">__HAL_RCC_DMA2D_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee8f2f24c4db2a097c0e378fdfa3c97">RCC_AHB3ENR_DMA2DEN</a>)  != 0U)</td></tr>
<tr class="separator:gab468d918278795540903de51f967d3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93863872b8bedab2b9714ad82f672f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga93863872b8bedab2b9714ad82f672f3d">__HAL_RCC_FMC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1fdd9380ad0ec9a3625ccd2383371da">RCC_AHB3ENR_FMCEN</a>)    != 0U)</td></tr>
<tr class="separator:ga93863872b8bedab2b9714ad82f672f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146964bf211aad404f4fd87b1a1efd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga146964bf211aad404f4fd87b1a1efd60">__HAL_RCC_SDMMC1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9823e2ac722aae6ae30175a02175c090">RCC_AHB3ENR_SDMMC1EN</a>) != 0U)</td></tr>
<tr class="separator:ga146964bf211aad404f4fd87b1a1efd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391d9d9e405207a852309d6ecb1ea774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga391d9d9e405207a852309d6ecb1ea774">__HAL_RCC_MDMA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeef2082fafe8535769128a846c9ee8b9">RCC_AHB3ENR_MDMAEN</a>)   == 0U)</td></tr>
<tr class="separator:ga391d9d9e405207a852309d6ecb1ea774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b81e03e55121671bd852bca6a5a4417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3b81e03e55121671bd852bca6a5a4417">__HAL_RCC_DMA2D_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee8f2f24c4db2a097c0e378fdfa3c97">RCC_AHB3ENR_DMA2DEN</a>)  == 0U)</td></tr>
<tr class="separator:ga3b81e03e55121671bd852bca6a5a4417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10a685a46de1822cc3004073ff47f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa10a685a46de1822cc3004073ff47f65">__HAL_RCC_FMC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1fdd9380ad0ec9a3625ccd2383371da">RCC_AHB3ENR_FMCEN</a>)    == 0U)</td></tr>
<tr class="separator:gaa10a685a46de1822cc3004073ff47f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1420c6464c2c914b150c52ce7e551d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4f1420c6464c2c914b150c52ce7e551d">__HAL_RCC_SDMMC1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9823e2ac722aae6ae30175a02175c090">RCC_AHB3ENR_SDMMC1EN</a>) == 0U)</td></tr>
<tr class="separator:ga4f1420c6464c2c914b150c52ce7e551d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock.  <br /></td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5c4bd52d8e7c70e105dd415a191afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1b5c4bd52d8e7c70e105dd415a191afd">__HAL_RCC_DMA2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1b5c4bd52d8e7c70e105dd415a191afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9359545aecbdd372d75527e563004ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab9359545aecbdd372d75527e563004ad">__HAL_RCC_ADC12_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab9359545aecbdd372d75527e563004ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdff3922cc5288bd1bad71b42af2ae94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabdff3922cc5288bd1bad71b42af2ae94">__HAL_RCC_USB1_OTG_HS_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gabdff3922cc5288bd1bad71b42af2ae94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e166f2522304cb62124bd062b21b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad2e166f2522304cb62124bd062b21b0d">__HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gad2e166f2522304cb62124bd062b21b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga569dc8b9e178a8afab2664fdf87f46c5">__HAL_RCC_DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97383d7ee14e9a638eb8c9ba35658f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa97383d7ee14e9a638eb8c9ba35658f0">__HAL_RCC_DMA2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td></tr>
<tr class="separator:gaa97383d7ee14e9a638eb8c9ba35658f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3e1b42c6d846c3916a2bc5d37e243f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaea3e1b42c6d846c3916a2bc5d37e243f">__HAL_RCC_ADC12_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga089b933798f23dd4817b08763a912c99">RCC_AHB1ENR_ADC12EN</a>))</td></tr>
<tr class="separator:gaea3e1b42c6d846c3916a2bc5d37e243f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d30ef2d25e82ee9edf3a7f68f0db7b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3d30ef2d25e82ee9edf3a7f68f0db7b7">__HAL_RCC_USB1_OTG_HS_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga29062ad95cb3179682c184effa0fcfb9">RCC_AHB1ENR_USB1OTGHSEN</a>))</td></tr>
<tr class="separator:ga3d30ef2d25e82ee9edf3a7f68f0db7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50773ad82a48a72fdd36c1f2bc3137cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga50773ad82a48a72fdd36c1f2bc3137cc">__HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd7071d7ff7578e460c40f89605ed3c">RCC_AHB1ENR_USB1OTGHSULPIEN</a>))</td></tr>
<tr class="separator:ga50773ad82a48a72fdd36c1f2bc3137cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab05e603c9cadd72e4b6397837b46cef">__HAL_RCC_DMA1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>)          != 0U)</td></tr>
<tr class="memdesc:gaab05e603c9cadd72e4b6397837b46cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB1 peripheral clock.  <br /></td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ccdaf669ea327e80c455db4dc36177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad0ccdaf669ea327e80c455db4dc36177">__HAL_RCC_DMA2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>)          != 0U)</td></tr>
<tr class="separator:gad0ccdaf669ea327e80c455db4dc36177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891c5f28951eb33a3b14885d48fc25fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga891c5f28951eb33a3b14885d48fc25fc">__HAL_RCC_ADC12_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga089b933798f23dd4817b08763a912c99">RCC_AHB1ENR_ADC12EN</a>)         != 0U)</td></tr>
<tr class="separator:ga891c5f28951eb33a3b14885d48fc25fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32eb3f4ab75d2d7d93c3ffa6a006b16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga32eb3f4ab75d2d7d93c3ffa6a006b16e">__HAL_RCC_USB1_OTG_HS_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29062ad95cb3179682c184effa0fcfb9">RCC_AHB1ENR_USB1OTGHSEN</a>)     != 0U)</td></tr>
<tr class="separator:ga32eb3f4ab75d2d7d93c3ffa6a006b16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad790723221a946246f29e28615d51129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad790723221a946246f29e28615d51129">__HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd7071d7ff7578e460c40f89605ed3c">RCC_AHB1ENR_USB1OTGHSULPIEN</a>) != 0U)</td></tr>
<tr class="separator:gad790723221a946246f29e28615d51129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae89d94d6252c79e450623f69eb939ed6">__HAL_RCC_DMA1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>)          == 0U)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725d2a38d8519867922438d48a5885cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga725d2a38d8519867922438d48a5885cf">__HAL_RCC_DMA2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>)          == 0U)</td></tr>
<tr class="separator:ga725d2a38d8519867922438d48a5885cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f26d3fd5c29028c02c448e914049a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1f26d3fd5c29028c02c448e914049a20">__HAL_RCC_ADC12_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga089b933798f23dd4817b08763a912c99">RCC_AHB1ENR_ADC12EN</a>)         == 0U)</td></tr>
<tr class="separator:ga1f26d3fd5c29028c02c448e914049a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5cc5261b4d21bee09f1aeeb73af83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaefc5cc5261b4d21bee09f1aeeb73af83">__HAL_RCC_USB1_OTG_HS_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29062ad95cb3179682c184effa0fcfb9">RCC_AHB1ENR_USB1OTGHSEN</a>)     == 0U)</td></tr>
<tr class="separator:gaefc5cc5261b4d21bee09f1aeeb73af83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748915f493aebd62dedfb1eaa3224732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga748915f493aebd62dedfb1eaa3224732">__HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd7071d7ff7578e460c40f89605ed3c">RCC_AHB1ENR_USB1OTGHSULPIEN</a>) == 0U)</td></tr>
<tr class="separator:ga748915f493aebd62dedfb1eaa3224732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fbc8a6891716f91d96e23fd17c01e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga16fbc8a6891716f91d96e23fd17c01e2">__HAL_RCC_DCMI_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga16fbc8a6891716f91d96e23fd17c01e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock.  <br /></td></tr>
<tr class="separator:ga16fbc8a6891716f91d96e23fd17c01e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">__HAL_RCC_RNG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3fe87c8fac4bdbfbf5b441cd3e4f363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab3fe87c8fac4bdbfbf5b441cd3e4f363">__HAL_RCC_SDMMC2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab3fe87c8fac4bdbfbf5b441cd3e4f363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1408c8cb75e7e9c323312789c20c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5d1408c8cb75e7e9c323312789c20c36">__HAL_RCC_AHBSRAM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5d1408c8cb75e7e9c323312789c20c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadfbac9c200b0ebd5f13284a9ec977d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafadfbac9c200b0ebd5f13284a9ec977d">__HAL_RCC_AHBSRAM2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gafadfbac9c200b0ebd5f13284a9ec977d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32b44a18d532de3c3e56187787cfbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab32b44a18d532de3c3e56187787cfbc8">__HAL_RCC_DCMI_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gafe6b7edde44307072327fcae3c15c8d0">RCC_AHB2ENR_DCMIEN</a>))</td></tr>
<tr class="separator:gab32b44a18d532de3c3e56187787cfbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f885339c99130e538e4d7474933d470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8f885339c99130e538e4d7474933d470">__HAL_RCC_RNG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b">RCC_AHB2ENR_RNGEN</a>))</td></tr>
<tr class="separator:ga8f885339c99130e538e4d7474933d470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22387070e0730e79f159197258418d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa22387070e0730e79f159197258418d2">__HAL_RCC_SDMMC2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7b389974923a5dc28027229fef5013">RCC_AHB2ENR_SDMMC2EN</a>))</td></tr>
<tr class="separator:gaa22387070e0730e79f159197258418d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061b46c5af3c4421aff467728bd8c591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga061b46c5af3c4421aff467728bd8c591">__HAL_RCC_AHBSRAM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~ (RCC_AHB2ENR_AHBSRAM1EN))</td></tr>
<tr class="separator:ga061b46c5af3c4421aff467728bd8c591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a09a68000f2fa176584608f3e5a458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga88a09a68000f2fa176584608f3e5a458">__HAL_RCC_AHBSRAM2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~ (RCC_AHB2ENR_AHBSRAM2EN))</td></tr>
<tr class="separator:ga88a09a68000f2fa176584608f3e5a458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db4d98f8081cf6642175d0527453331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4db4d98f8081cf6642175d0527453331">__HAL_RCC_DCMI_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe6b7edde44307072327fcae3c15c8d0">RCC_AHB2ENR_DCMIEN</a>)    != 0U)</td></tr>
<tr class="memdesc:ga4db4d98f8081cf6642175d0527453331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB2 peripheral clock.  <br /></td></tr>
<tr class="separator:ga4db4d98f8081cf6642175d0527453331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabb083459b7bbd56c9b89db59bb75fdc2">__HAL_RCC_RNG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b">RCC_AHB2ENR_RNGEN</a>)     != 0U)</td></tr>
<tr class="separator:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33be86cb93cc96506040300d4758554e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga33be86cb93cc96506040300d4758554e">__HAL_RCC_SDMMC2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7b389974923a5dc28027229fef5013">RCC_AHB2ENR_SDMMC2EN</a>)  != 0U)</td></tr>
<tr class="separator:ga33be86cb93cc96506040300d4758554e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c50a7953684fba69f1019f5e1e0ac52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4c50a7953684fba69f1019f5e1e0ac52">__HAL_RCC_AHBSRAM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; RCC_AHB2ENR_AHBSRAM1EN) != 0U)</td></tr>
<tr class="separator:ga4c50a7953684fba69f1019f5e1e0ac52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2510aa5e44c9e58e52ce8a204160bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaef2510aa5e44c9e58e52ce8a204160bd">__HAL_RCC_AHBSRAM2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; RCC_AHB2ENR_AHBSRAM2EN) != 0U)</td></tr>
<tr class="separator:gaef2510aa5e44c9e58e52ce8a204160bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade9a685b77400ec6d61b77ef4da8b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaade9a685b77400ec6d61b77ef4da8b90">__HAL_RCC_DCMI_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe6b7edde44307072327fcae3c15c8d0">RCC_AHB2ENR_DCMIEN</a>)    == 0U)</td></tr>
<tr class="separator:gaade9a685b77400ec6d61b77ef4da8b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b17b31dc3e560ead96b7d8a74c8c679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9b17b31dc3e560ead96b7d8a74c8c679">__HAL_RCC_RNG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b">RCC_AHB2ENR_RNGEN</a>)     == 0U)</td></tr>
<tr class="separator:ga9b17b31dc3e560ead96b7d8a74c8c679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f9c071cb13a6ebd8f73d68e5f69769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga81f9c071cb13a6ebd8f73d68e5f69769">__HAL_RCC_SDMMC2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7b389974923a5dc28027229fef5013">RCC_AHB2ENR_SDMMC2EN</a>)  == 0U)</td></tr>
<tr class="separator:ga81f9c071cb13a6ebd8f73d68e5f69769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1452ec3e02b74349a6b37a3b5eede8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1452ec3e02b74349a6b37a3b5eede8ed">__HAL_RCC_AHBSRAM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; RCC_AHB2ENR_AHBSRAM1EN) == 0U)</td></tr>
<tr class="separator:ga1452ec3e02b74349a6b37a3b5eede8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385ab0d5536a609f2ae858367f772175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga385ab0d5536a609f2ae858367f772175">__HAL_RCC_AHBSRAM2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; RCC_AHB2ENR_AHBSRAM2EN) == 0U)</td></tr>
<tr class="separator:ga385ab0d5536a609f2ae858367f772175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga1fde58d775fd2458002df817a68f486e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB4 peripheral clock.  <br /></td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga74340ce0f556e370aafc2b8ecdf2dd31">__HAL_RCC_GPIOD_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba7d47b6aee57d469f1d8972d442f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2cba7d47b6aee57d469f1d8972d442f1">__HAL_RCC_GPIOE_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga2cba7d47b6aee57d469f1d8972d442f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84098c3c8735d401024a1fb762e9527f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga84098c3c8735d401024a1fb762e9527f">__HAL_RCC_GPIOF_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga84098c3c8735d401024a1fb762e9527f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0816a01f8153700ff758c8783e84e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf0816a01f8153700ff758c8783e84e9e">__HAL_RCC_GPIOG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf0816a01f8153700ff758c8783e84e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041e72359b94f19569e774030fc6ebff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga041e72359b94f19569e774030fc6ebff">__HAL_RCC_GPIOH_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga041e72359b94f19569e774030fc6ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4d1d0276f070b4501a141fd4006d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabe4d1d0276f070b4501a141fd4006d7c">__HAL_RCC_GPIOJ_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gabe4d1d0276f070b4501a141fd4006d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef87b3ea226e2ffd67c644da64bd387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacef87b3ea226e2ffd67c644da64bd387">__HAL_RCC_GPIOK_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gacef87b3ea226e2ffd67c644da64bd387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e5f06bff47402b632f4f76a9113791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae8e5f06bff47402b632f4f76a9113791">__HAL_RCC_BDMA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gae8e5f06bff47402b632f4f76a9113791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3971cefc9881ed9e08a8a856712b19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab3971cefc9881ed9e08a8a856712b19a">__HAL_RCC_BKPRAM_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab3971cefc9881ed9e08a8a856712b19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7083e491e6a1e165d064d199304bd2f0">__HAL_RCC_GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaac95e63825c23a3a92d8154d37939de3">RCC_AHB4ENR_GPIOAEN</a>)</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga60be1be419b57dafbbb93df67d68a424">__HAL_RCC_GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga90126816d64d7e75b4b3b759054e677d">RCC_AHB4ENR_GPIOBEN</a>)</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0fc90c25d35f9b5b5f66961505de1cd4">__HAL_RCC_GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0993a9d0b6ba2409380364d4f592782">RCC_AHB4ENR_GPIOCEN</a>)</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaefe364dafdc0c22353969595421422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaeaefe364dafdc0c22353969595421422">__HAL_RCC_GPIOD_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gab3a07ef064b29239e90b1f16cd30a238">RCC_AHB4ENR_GPIODEN</a>)</td></tr>
<tr class="separator:gaeaefe364dafdc0c22353969595421422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8982750e98b22493ae0677b3021b01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad8982750e98b22493ae0677b3021b01b">__HAL_RCC_GPIOE_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaafe3e173ee81b88f50e2f3b4e5bebaa">RCC_AHB4ENR_GPIOEEN</a>)</td></tr>
<tr class="separator:gad8982750e98b22493ae0677b3021b01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga84c2248eab0a30bd8f4912233abbf34a">__HAL_RCC_GPIOF_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga37b15268a1dd1905c4bec15bc0392dfc">RCC_AHB4ENR_GPIOFEN</a>)</td></tr>
<tr class="separator:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4578e9566823639e049fe69cbaba69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9d4578e9566823639e049fe69cbaba69">__HAL_RCC_GPIOG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c524d16c58e434302a443412458fdd9">RCC_AHB4ENR_GPIOGEN</a>)</td></tr>
<tr class="separator:ga9d4578e9566823639e049fe69cbaba69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1eb7dd0a520cef518fb624bf7117b7e1">__HAL_RCC_GPIOH_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga87229bea0fd3c9b26b10820ee5859505">RCC_AHB4ENR_GPIOHEN</a>)</td></tr>
<tr class="separator:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a5e42f487ef22caa3db4b6d3d7d196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab2a5e42f487ef22caa3db4b6d3d7d196">__HAL_RCC_GPIOJ_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga16db88c4b0f22ae2b69644d3c7464216">RCC_AHB4ENR_GPIOJEN</a>)</td></tr>
<tr class="separator:gab2a5e42f487ef22caa3db4b6d3d7d196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381deab4cd506e7ead767caa129b1332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga381deab4cd506e7ead767caa129b1332">__HAL_RCC_GPIOK_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga73df10de9b55c306034d3b813bf9bf56">RCC_AHB4ENR_GPIOKEN</a>)</td></tr>
<tr class="separator:ga381deab4cd506e7ead767caa129b1332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f62a00ae551620fefef1d29c7c42ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4f62a00ae551620fefef1d29c7c42ff1">__HAL_RCC_BDMA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9999266e4ab84379d901ed52579457f3">RCC_AHB4ENR_BDMAEN</a>)</td></tr>
<tr class="separator:ga4f62a00ae551620fefef1d29c7c42ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f220ac58a1b016d0a44766bdeaa6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga15f220ac58a1b016d0a44766bdeaa6e7">__HAL_RCC_BKPRAM_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5710515fb8d1ef9cf204b57d50504c69">RCC_AHB4ENR_BKPRAMEN</a>)</td></tr>
<tr class="separator:ga15f220ac58a1b016d0a44766bdeaa6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad1edbd9407c814110f04c1a609a214e4">__HAL_RCC_GPIOA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac95e63825c23a3a92d8154d37939de3">RCC_AHB4ENR_GPIOAEN</a>)  != 0U)</td></tr>
<tr class="memdesc:gad1edbd9407c814110f04c1a609a214e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB4 peripheral clock.  <br /></td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">__HAL_RCC_GPIOB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90126816d64d7e75b4b3b759054e677d">RCC_AHB4ENR_GPIOBEN</a>)  != 0U)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga528029c120a0154dfd7cfd6159e8debe">__HAL_RCC_GPIOC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0993a9d0b6ba2409380364d4f592782">RCC_AHB4ENR_GPIOCEN</a>)  != 0U)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8a0e334d69163b25692f0450dc569a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7a8a0e334d69163b25692f0450dc569a">__HAL_RCC_GPIOD_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3a07ef064b29239e90b1f16cd30a238">RCC_AHB4ENR_GPIODEN</a>)  != 0U)</td></tr>
<tr class="separator:ga7a8a0e334d69163b25692f0450dc569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0dd8ae5cf2026dab691c05f55fa384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2c0dd8ae5cf2026dab691c05f55fa384">__HAL_RCC_GPIOE_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaafe3e173ee81b88f50e2f3b4e5bebaa">RCC_AHB4ENR_GPIOEEN</a>)  != 0U)</td></tr>
<tr class="separator:ga2c0dd8ae5cf2026dab691c05f55fa384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c997b15dc4bc3fd8e5b43193e4b1a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d">__HAL_RCC_GPIOF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37b15268a1dd1905c4bec15bc0392dfc">RCC_AHB4ENR_GPIOFEN</a>)  != 0U)</td></tr>
<tr class="separator:ga5c997b15dc4bc3fd8e5b43193e4b1a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3770796716f63a656285dcfedf8c0651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3770796716f63a656285dcfedf8c0651">__HAL_RCC_GPIOG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c524d16c58e434302a443412458fdd9">RCC_AHB4ENR_GPIOGEN</a>)  != 0U)</td></tr>
<tr class="separator:ga3770796716f63a656285dcfedf8c0651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e182ed43301e2586bc198a729b50436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8e182ed43301e2586bc198a729b50436">__HAL_RCC_GPIOH_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga87229bea0fd3c9b26b10820ee5859505">RCC_AHB4ENR_GPIOHEN</a>)  != 0U)</td></tr>
<tr class="separator:ga8e182ed43301e2586bc198a729b50436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb6b1e331baa9bec58f17682e5488e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafeb6b1e331baa9bec58f17682e5488e4">__HAL_RCC_GPIOJ_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16db88c4b0f22ae2b69644d3c7464216">RCC_AHB4ENR_GPIOJEN</a>)  != 0U)</td></tr>
<tr class="separator:gafeb6b1e331baa9bec58f17682e5488e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1d0104071b2789b3d8984df336aaa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6d1d0104071b2789b3d8984df336aaa6">__HAL_RCC_GPIOK_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73df10de9b55c306034d3b813bf9bf56">RCC_AHB4ENR_GPIOKEN</a>)  != 0U)</td></tr>
<tr class="separator:ga6d1d0104071b2789b3d8984df336aaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41bf810a1372848f680e55e75a0126f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad41bf810a1372848f680e55e75a0126f">__HAL_RCC_BDMA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9999266e4ab84379d901ed52579457f3">RCC_AHB4ENR_BDMAEN</a>)   != 0U)</td></tr>
<tr class="separator:gad41bf810a1372848f680e55e75a0126f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dba8c9591cfed20e720cf4f218a03db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7dba8c9591cfed20e720cf4f218a03db">__HAL_RCC_BKPRAM_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5710515fb8d1ef9cf204b57d50504c69">RCC_AHB4ENR_BKPRAMEN</a>) != 0U)</td></tr>
<tr class="separator:ga7dba8c9591cfed20e720cf4f218a03db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2d73b007700fe1576c7965ce677148bd">__HAL_RCC_GPIOA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac95e63825c23a3a92d8154d37939de3">RCC_AHB4ENR_GPIOAEN</a>)  == 0U)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9b9353035473ac5f144f6e5385c4bebb">__HAL_RCC_GPIOB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90126816d64d7e75b4b3b759054e677d">RCC_AHB4ENR_GPIOBEN</a>)  == 0U)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5e939d98ecca025c028bd1d837b84c81">__HAL_RCC_GPIOC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0993a9d0b6ba2409380364d4f592782">RCC_AHB4ENR_GPIOCEN</a>)  == 0U)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga01c2b4166bbcf59a529cd3c5f8b93d76">__HAL_RCC_GPIOD_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3a07ef064b29239e90b1f16cd30a238">RCC_AHB4ENR_GPIODEN</a>)  == 0U)</td></tr>
<tr class="separator:ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04deb9fe7c5fad8f1644682c1114613f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga04deb9fe7c5fad8f1644682c1114613f">__HAL_RCC_GPIOE_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaafe3e173ee81b88f50e2f3b4e5bebaa">RCC_AHB4ENR_GPIOEEN</a>)  == 0U)</td></tr>
<tr class="separator:ga04deb9fe7c5fad8f1644682c1114613f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843a7fcc2441b978cadacbea548dff93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga843a7fcc2441b978cadacbea548dff93">__HAL_RCC_GPIOF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37b15268a1dd1905c4bec15bc0392dfc">RCC_AHB4ENR_GPIOFEN</a>)  == 0U)</td></tr>
<tr class="separator:ga843a7fcc2441b978cadacbea548dff93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56838183bdecd8b53c8b23bfcad5b28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga56838183bdecd8b53c8b23bfcad5b28f">__HAL_RCC_GPIOG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c524d16c58e434302a443412458fdd9">RCC_AHB4ENR_GPIOGEN</a>)  == 0U)</td></tr>
<tr class="separator:ga56838183bdecd8b53c8b23bfcad5b28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9c405e3a8e5219c98d0262e18bd0eed9">__HAL_RCC_GPIOH_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga87229bea0fd3c9b26b10820ee5859505">RCC_AHB4ENR_GPIOHEN</a>)  == 0U)</td></tr>
<tr class="separator:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0a1867a550ff920abbfbd3b9d85a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4d0a1867a550ff920abbfbd3b9d85a49">__HAL_RCC_GPIOJ_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16db88c4b0f22ae2b69644d3c7464216">RCC_AHB4ENR_GPIOJEN</a>)  == 0U)</td></tr>
<tr class="separator:ga4d0a1867a550ff920abbfbd3b9d85a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32f6d9c7c8d2a27e0929c07fc88b4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae32f6d9c7c8d2a27e0929c07fc88b4a6">__HAL_RCC_GPIOK_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73df10de9b55c306034d3b813bf9bf56">RCC_AHB4ENR_GPIOKEN</a>)  == 0U)</td></tr>
<tr class="separator:gae32f6d9c7c8d2a27e0929c07fc88b4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39f8cf198a2eab33fae7c44e0ad06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad39f8cf198a2eab33fae7c44e0ad06d1">__HAL_RCC_BDMA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9999266e4ab84379d901ed52579457f3">RCC_AHB4ENR_BDMAEN</a>)   == 0U)</td></tr>
<tr class="separator:gad39f8cf198a2eab33fae7c44e0ad06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2664d304a1a94c33447300f8608f235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad2664d304a1a94c33447300f8608f235">__HAL_RCC_BKPRAM_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5710515fb8d1ef9cf204b57d50504c69">RCC_AHB4ENR_BKPRAMEN</a>) == 0U)</td></tr>
<tr class="separator:gad2664d304a1a94c33447300f8608f235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178f1c263cb2da5067ae93c4256b2b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga178f1c263cb2da5067ae93c4256b2b78">__HAL_RCC_WWDG1_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga178f1c263cb2da5067ae93c4256b2b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB3 peripheral clock.  <br /></td></tr>
<tr class="separator:ga178f1c263cb2da5067ae93c4256b2b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad136e29f8e13d3114f7fa092e3a79aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad136e29f8e13d3114f7fa092e3a79aeb">__HAL_RCC_WWDG1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9362df5a987d547c735e7ece14dec69b">RCC_APB3ENR_WWDG1EN</a>)</td></tr>
<tr class="separator:gad136e29f8e13d3114f7fa092e3a79aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e791527358dfa556ea20e1c52ec36ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3e791527358dfa556ea20e1c52ec36ed">__HAL_RCC_WWDG1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9362df5a987d547c735e7ece14dec69b">RCC_APB3ENR_WWDG1EN</a>) != 0U)</td></tr>
<tr class="memdesc:ga3e791527358dfa556ea20e1c52ec36ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB3 peripheral clock.  <br /></td></tr>
<tr class="separator:ga3e791527358dfa556ea20e1c52ec36ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a57950dfa0376ec07ae01d6cdaf189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga72a57950dfa0376ec07ae01d6cdaf189">__HAL_RCC_WWDG1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9362df5a987d547c735e7ece14dec69b">RCC_APB3ENR_WWDG1EN</a>) == 0U)</td></tr>
<tr class="separator:ga72a57950dfa0376ec07ae01d6cdaf189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e895257faa38376b9cdfcd756909a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2e895257faa38376b9cdfcd756909a43">__HAL_RCC_TIM2_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga2e895257faa38376b9cdfcd756909a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock.  <br /></td></tr>
<tr class="separator:ga2e895257faa38376b9cdfcd756909a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62d32fdde03df10072d856515692c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf62d32fdde03df10072d856515692c8d">__HAL_RCC_TIM3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf62d32fdde03df10072d856515692c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b08205c361d1779b6c7a3afdb67e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf9b08205c361d1779b6c7a3afdb67e7c">__HAL_RCC_TIM4_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf9b08205c361d1779b6c7a3afdb67e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6669f7a9f892e39fb22b349c1afd78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab6669f7a9f892e39fb22b349c1afd78d">__HAL_RCC_TIM5_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab6669f7a9f892e39fb22b349c1afd78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga669982035ad2dd6cf095fd8b281f9dab">__HAL_RCC_TIM6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92313068bbe6883497ca424b24f31d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga92313068bbe6883497ca424b24f31d44">__HAL_RCC_TIM7_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga92313068bbe6883497ca424b24f31d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72597483d0d6da14553329d2da3ad45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga72597483d0d6da14553329d2da3ad45e">__HAL_RCC_TIM12_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga72597483d0d6da14553329d2da3ad45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7a5313eb8b50127a40c5c130c7f3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gade7a5313eb8b50127a40c5c130c7f3e1">__HAL_RCC_TIM13_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gade7a5313eb8b50127a40c5c130c7f3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c0bd63fbc7500f9c209ef42c0931b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga28c0bd63fbc7500f9c209ef42c0931b6">__HAL_RCC_TIM14_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga28c0bd63fbc7500f9c209ef42c0931b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1e013e28c2c8049e057d5f797ef077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7e1e013e28c2c8049e057d5f797ef077">__HAL_RCC_LPTIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7e1e013e28c2c8049e057d5f797ef077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga12352adbb876f2b827d6ac3a04d94e26">__HAL_RCC_SPI2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16612e19c1a7d4cd3c601bf2be916026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga16612e19c1a7d4cd3c601bf2be916026">__HAL_RCC_SPI3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga16612e19c1a7d4cd3c601bf2be916026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92917b1e3f9bfe30b55ee49fbf5a0f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga92917b1e3f9bfe30b55ee49fbf5a0f90">__HAL_RCC_SPDIFRX_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga92917b1e3f9bfe30b55ee49fbf5a0f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaf50c7d2265d978fab8fbb68a518096d">__HAL_RCC_USART2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a7bf921d694c001b67dcd531c807a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga34a7bf921d694c001b67dcd531c807a3">__HAL_RCC_USART3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga34a7bf921d694c001b67dcd531c807a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a09294d81a526606fb6e2a8bd8f2955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4a09294d81a526606fb6e2a8bd8f2955">__HAL_RCC_UART4_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4a09294d81a526606fb6e2a8bd8f2955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801a26037f0fd4fa1bad78fefe677f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga801a26037f0fd4fa1bad78fefe677f89">__HAL_RCC_UART5_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga801a26037f0fd4fa1bad78fefe677f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeae5b9e93721dd4e34274600996baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaeae5b9e93721dd4e34274600996baeb">__HAL_RCC_I2C1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaeae5b9e93721dd4e34274600996baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7826848ae938c7f59984d12bc883a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7826848ae938c7f59984d12bc883a6f0">__HAL_RCC_I2C2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7826848ae938c7f59984d12bc883a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c510498725fb0c1245edaae3d9b1e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1c510498725fb0c1245edaae3d9b1e53">__HAL_RCC_I2C3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1c510498725fb0c1245edaae3d9b1e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c86fbf588ae5fecb93cc2228dd2e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf9c86fbf588ae5fecb93cc2228dd2e73">__HAL_RCC_CEC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf9c86fbf588ae5fecb93cc2228dd2e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3fd516eb04132930f2ac69b80eef6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7b3fd516eb04132930f2ac69b80eef6c">__HAL_RCC_DAC12_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7b3fd516eb04132930f2ac69b80eef6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa03f5b5b0959fbd6989d04516dafa7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaa03f5b5b0959fbd6989d04516dafa7e">__HAL_RCC_UART7_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaa03f5b5b0959fbd6989d04516dafa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55d407e224e9aae78e7a8f8ae55fcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac55d407e224e9aae78e7a8f8ae55fcbf">__HAL_RCC_UART8_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gac55d407e224e9aae78e7a8f8ae55fcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbeee793dfe93384ba7526eb243f6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaacbeee793dfe93384ba7526eb243f6cc">__HAL_RCC_CRS_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaacbeee793dfe93384ba7526eb243f6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503046793c20e98e03e31acbe4810aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga503046793c20e98e03e31acbe4810aee">__HAL_RCC_SWPMI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga503046793c20e98e03e31acbe4810aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e71c993204f3f8bccda80231e70c025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6e71c993204f3f8bccda80231e70c025">__HAL_RCC_OPAMP_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6e71c993204f3f8bccda80231e70c025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472f1ec70a704f3ba78d9865b02c5759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga472f1ec70a704f3ba78d9865b02c5759">__HAL_RCC_MDIOS_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga472f1ec70a704f3ba78d9865b02c5759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214e3b2bdfcfde732b66cee97b45ae7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga214e3b2bdfcfde732b66cee97b45ae7c">__HAL_RCC_FDCAN_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga214e3b2bdfcfde732b66cee97b45ae7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad2def81b1df0e62cd322ab60b31ba59f">__HAL_RCC_TIM2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga53f954d02f17e1f6f91c455165302e25">RCC_APB1LENR_TIM2EN</a>)</td></tr>
<tr class="separator:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb7035f007ec272b725e51018a36b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9fb7035f007ec272b725e51018a36b23">__HAL_RCC_TIM3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca58e7c5b239ade21964887a3449ed4">RCC_APB1LENR_TIM3EN</a>)</td></tr>
<tr class="separator:ga9fb7035f007ec272b725e51018a36b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8888dfd8a1e50f8019f581506ec776d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8888dfd8a1e50f8019f581506ec776d8">__HAL_RCC_TIM4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8885c456ca94b87c3dd800b00a5f64c6">RCC_APB1LENR_TIM4EN</a>)</td></tr>
<tr class="separator:ga8888dfd8a1e50f8019f581506ec776d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f246a1407fadc350e416e4c3256f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga44f246a1407fadc350e416e4c3256f6e">__HAL_RCC_TIM5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga510ae4b7ebb3e7e71c767c5758459262">RCC_APB1LENR_TIM5EN</a>)</td></tr>
<tr class="separator:ga44f246a1407fadc350e416e4c3256f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee14a6e314a50eee7a1a09482a25abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1ee14a6e314a50eee7a1a09482a25abf">__HAL_RCC_TIM6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b02df9ea1ea870313ecd58c2e3b7e43">RCC_APB1LENR_TIM6EN</a>)</td></tr>
<tr class="separator:ga1ee14a6e314a50eee7a1a09482a25abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865f11c3f70a9b85ebc5f09baf60eec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga865f11c3f70a9b85ebc5f09baf60eec9">__HAL_RCC_TIM7_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga80304168b7dd8485cecd8ad7ce1d4aa8">RCC_APB1LENR_TIM7EN</a>)</td></tr>
<tr class="separator:ga865f11c3f70a9b85ebc5f09baf60eec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b70e57e0b7741e6f62d1f2a25b0a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga40b70e57e0b7741e6f62d1f2a25b0a3e">__HAL_RCC_TIM12_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efc4e4c9e844df6175835c6606bb489">RCC_APB1LENR_TIM12EN</a>)</td></tr>
<tr class="separator:ga40b70e57e0b7741e6f62d1f2a25b0a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501dca0467cb5d6119144dbab79243f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga501dca0467cb5d6119144dbab79243f6">__HAL_RCC_TIM13_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8445a5bdc404006a5d59b744e1676a5">RCC_APB1LENR_TIM13EN</a>)</td></tr>
<tr class="separator:ga501dca0467cb5d6119144dbab79243f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492911cce1e54350519e7793c897102b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga492911cce1e54350519e7793c897102b">__HAL_RCC_TIM14_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7686de14c8200d130c9acca795c841fb">RCC_APB1LENR_TIM14EN</a>)</td></tr>
<tr class="separator:ga492911cce1e54350519e7793c897102b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed03071c92bed23b141d05c8409893aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaed03071c92bed23b141d05c8409893aa">__HAL_RCC_LPTIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8af0f0d3061c2001986e19ebcc88975">RCC_APB1LENR_LPTIM1EN</a>)</td></tr>
<tr class="separator:gaed03071c92bed23b141d05c8409893aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb56a85a6424a60da8edc681f3a1c918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabb56a85a6424a60da8edc681f3a1c918">__HAL_RCC_SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gad16d9d2c1354205c74c6b45818301344">RCC_APB1LENR_SPI2EN</a>)</td></tr>
<tr class="separator:gabb56a85a6424a60da8edc681f3a1c918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6ab93c1c538a7f2ee24a85a6831274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadc6ab93c1c538a7f2ee24a85a6831274">__HAL_RCC_SPI3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga900bab346ec5e535d1e9d0931befde7c">RCC_APB1LENR_SPI3EN</a>)</td></tr>
<tr class="separator:gadc6ab93c1c538a7f2ee24a85a6831274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b0ca8505d46580e6fe779c27fe3806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga79b0ca8505d46580e6fe779c27fe3806">__HAL_RCC_SPDIFRX_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gab01f674c2969a9906c4842420f6438ad">RCC_APB1LENR_SPDIFRXEN</a>)</td></tr>
<tr class="separator:ga79b0ca8505d46580e6fe779c27fe3806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1edc6c83fbebf8b4265ef9500aa04b04">__HAL_RCC_USART2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7efe8874d8d19101cc78b9a602e9b1d0">RCC_APB1LENR_USART2EN</a>)</td></tr>
<tr class="separator:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0866dac14f73ddeafa6308ac447bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5b0866dac14f73ddeafa6308ac447bec">__HAL_RCC_USART3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga69e6fc204d0707e85e5077825dc38c52">RCC_APB1LENR_USART3EN</a>)</td></tr>
<tr class="separator:ga5b0866dac14f73ddeafa6308ac447bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7d9a072dd5ad3f28220667001bfc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0c7d9a072dd5ad3f28220667001bfc08">__HAL_RCC_UART4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb770ff0a3682c3167cde78c67857d9">RCC_APB1LENR_UART4EN</a>)</td></tr>
<tr class="separator:ga0c7d9a072dd5ad3f28220667001bfc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a95ee8616f039fd0b00b0efa7297e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8a95ee8616f039fd0b00b0efa7297e6c">__HAL_RCC_UART5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7e5513bd9ba950f94b1b26883faad39">RCC_APB1LENR_UART5EN</a>)</td></tr>
<tr class="separator:ga8a95ee8616f039fd0b00b0efa7297e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a853eae72da96aad5379a6e939dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga490a853eae72da96aad5379a6e939dd8">__HAL_RCC_I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dd87273184154e29f7cfb50f254c1e">RCC_APB1LENR_I2C1EN</a>)</td></tr>
<tr class="separator:ga490a853eae72da96aad5379a6e939dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3ebc5988bcf1e2965ed482fd76c67b22">__HAL_RCC_I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf10042e95fc7c30ea44d0329a8397745">RCC_APB1LENR_I2C2EN</a>)</td></tr>
<tr class="separator:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab015d6340996f59fa36354ddcc10759d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab015d6340996f59fa36354ddcc10759d">__HAL_RCC_I2C3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga866c34309b6bba5c14ddface0cdbca95">RCC_APB1LENR_I2C3EN</a>)</td></tr>
<tr class="separator:gab015d6340996f59fa36354ddcc10759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa44f4d83019efe5a909604812851991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaa44f4d83019efe5a909604812851991">__HAL_RCC_CEC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3448a3ef9003caf24f8585041ffaaa">RCC_APB1LENR_CECEN</a>)</td></tr>
<tr class="separator:gaaa44f4d83019efe5a909604812851991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a717493fc9dac209bc1fcd46ac451d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa0a717493fc9dac209bc1fcd46ac451d">__HAL_RCC_DAC12_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gafca1d517b966773909ba2e07f5de95eb">RCC_APB1LENR_DAC12EN</a>)</td></tr>
<tr class="separator:gaa0a717493fc9dac209bc1fcd46ac451d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9938ea115b1c865b757f54673ca8c97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9938ea115b1c865b757f54673ca8c97b">__HAL_RCC_UART7_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga062d1b57f7364bfa8c6b356004ff889b">RCC_APB1LENR_UART7EN</a>)</td></tr>
<tr class="separator:ga9938ea115b1c865b757f54673ca8c97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741b1908bd8c5ba1822dd87d507510a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga741b1908bd8c5ba1822dd87d507510a7">__HAL_RCC_UART8_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga68d3d3b6e2f61a3ddbbef868b9d3c5af">RCC_APB1LENR_UART8EN</a>)</td></tr>
<tr class="separator:ga741b1908bd8c5ba1822dd87d507510a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a011bda249fc860fe44a88f7b03ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga67a011bda249fc860fe44a88f7b03ff6">__HAL_RCC_CRS_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga31312d975c85bef7fd06d70a4b9f2767">RCC_APB1HENR_CRSEN</a>)</td></tr>
<tr class="separator:ga67a011bda249fc860fe44a88f7b03ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df86d9762cf4412f4b8b55ed2db2815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6df86d9762cf4412f4b8b55ed2db2815">__HAL_RCC_SWPMI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a387fa56bd2a6c7e235f672314e44c6">RCC_APB1HENR_SWPMIEN</a>)</td></tr>
<tr class="separator:ga6df86d9762cf4412f4b8b55ed2db2815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e0040fab0dbda3f643ba92cba9ee83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga79e0040fab0dbda3f643ba92cba9ee83">__HAL_RCC_OPAMP_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gad30f6cf50896fd8fe0ef2736b4f5b2e3">RCC_APB1HENR_OPAMPEN</a>)</td></tr>
<tr class="separator:ga79e0040fab0dbda3f643ba92cba9ee83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fec82c1752a782bad6a24309409900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad8fec82c1752a782bad6a24309409900">__HAL_RCC_MDIOS_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae62cc67bcdd01850a91821d203809fab">RCC_APB1HENR_MDIOSEN</a>)</td></tr>
<tr class="separator:gad8fec82c1752a782bad6a24309409900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1b2ba58e8fc70fa34826d92ba75253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadc1b2ba58e8fc70fa34826d92ba75253">__HAL_RCC_FDCAN_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3036437af7c0389723b3c3a3199b3e72">RCC_APB1HENR_FDCANEN</a>)</td></tr>
<tr class="separator:gadc1b2ba58e8fc70fa34826d92ba75253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee5016adb1c8b62a5bb05f055859de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadee5016adb1c8b62a5bb05f055859de0">__HAL_RCC_TIM2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53f954d02f17e1f6f91c455165302e25">RCC_APB1LENR_TIM2EN</a>)    != 0U)</td></tr>
<tr class="memdesc:gadee5016adb1c8b62a5bb05f055859de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB1 peripheral clock.  <br /></td></tr>
<tr class="separator:gadee5016adb1c8b62a5bb05f055859de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf6090239db6a8a6917b3f3accea15ed0">__HAL_RCC_TIM3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca58e7c5b239ade21964887a3449ed4">RCC_APB1LENR_TIM3EN</a>)    != 0U)</td></tr>
<tr class="separator:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bee605d886067f86f890ee3af68eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga62bee605d886067f86f890ee3af68eb5">__HAL_RCC_TIM4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8885c456ca94b87c3dd800b00a5f64c6">RCC_APB1LENR_TIM4EN</a>)    != 0U)</td></tr>
<tr class="separator:ga62bee605d886067f86f890ee3af68eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f0a16fed0812fbab8bf15621939c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga76f0a16fed0812fbab8bf15621939c8b">__HAL_RCC_TIM5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga510ae4b7ebb3e7e71c767c5758459262">RCC_APB1LENR_TIM5EN</a>)    != 0U)</td></tr>
<tr class="separator:ga76f0a16fed0812fbab8bf15621939c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb273361eaae66c857b5db26b639ff45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabb273361eaae66c857b5db26b639ff45">__HAL_RCC_TIM6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b02df9ea1ea870313ecd58c2e3b7e43">RCC_APB1LENR_TIM6EN</a>)    != 0U)</td></tr>
<tr class="separator:gabb273361eaae66c857b5db26b639ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5642c4226ce18792efeca9d39cb0c5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5642c4226ce18792efeca9d39cb0c5e0">__HAL_RCC_TIM7_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80304168b7dd8485cecd8ad7ce1d4aa8">RCC_APB1LENR_TIM7EN</a>)    != 0U)</td></tr>
<tr class="separator:ga5642c4226ce18792efeca9d39cb0c5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7afed5bd30e0175ae5e46e78173b112f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7afed5bd30e0175ae5e46e78173b112f">__HAL_RCC_TIM12_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0efc4e4c9e844df6175835c6606bb489">RCC_APB1LENR_TIM12EN</a>)   != 0U)</td></tr>
<tr class="separator:ga7afed5bd30e0175ae5e46e78173b112f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7cf0d708375a807c690fbb070298dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaeb7cf0d708375a807c690fbb070298dd">__HAL_RCC_TIM13_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8445a5bdc404006a5d59b744e1676a5">RCC_APB1LENR_TIM13EN</a>)   != 0U)</td></tr>
<tr class="separator:gaeb7cf0d708375a807c690fbb070298dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40a1f6a134b09aaa211ad159e613d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf40a1f6a134b09aaa211ad159e613d1a">__HAL_RCC_TIM14_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7686de14c8200d130c9acca795c841fb">RCC_APB1LENR_TIM14EN</a>)   != 0U)</td></tr>
<tr class="separator:gaf40a1f6a134b09aaa211ad159e613d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3c0f83528521d1122fe9436271ec70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9c3c0f83528521d1122fe9436271ec70">__HAL_RCC_LPTIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8af0f0d3061c2001986e19ebcc88975">RCC_APB1LENR_LPTIM1EN</a>)  != 0U)</td></tr>
<tr class="separator:ga9c3c0f83528521d1122fe9436271ec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282522dda9557cf715be3ee13c031a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga282522dda9557cf715be3ee13c031a5b">__HAL_RCC_SPI2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gad16d9d2c1354205c74c6b45818301344">RCC_APB1LENR_SPI2EN</a>)    != 0U)</td></tr>
<tr class="separator:ga282522dda9557cf715be3ee13c031a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de049f8b2ad6c2d4561863021f9e2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3de049f8b2ad6c2d4561863021f9e2f9">__HAL_RCC_SPI3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga900bab346ec5e535d1e9d0931befde7c">RCC_APB1LENR_SPI3EN</a>)    != 0U)</td></tr>
<tr class="separator:ga3de049f8b2ad6c2d4561863021f9e2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba34413dd1dc740389e0082d9ebdedba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaba34413dd1dc740389e0082d9ebdedba">__HAL_RCC_SPDIFRX_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab01f674c2969a9906c4842420f6438ad">RCC_APB1LENR_SPDIFRXEN</a>) != 0U)</td></tr>
<tr class="separator:gaba34413dd1dc740389e0082d9ebdedba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad3bbe0639658ed2cc56f8328b26373ea">__HAL_RCC_USART2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7efe8874d8d19101cc78b9a602e9b1d0">RCC_APB1LENR_USART2EN</a>)  != 0U)</td></tr>
<tr class="separator:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5addec8b6604857d81c1386cad21c391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5addec8b6604857d81c1386cad21c391">__HAL_RCC_USART3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69e6fc204d0707e85e5077825dc38c52">RCC_APB1LENR_USART3EN</a>)  != 0U)</td></tr>
<tr class="separator:ga5addec8b6604857d81c1386cad21c391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b47e85a8669651c01256ec11ebdc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga76b47e85a8669651c01256ec11ebdc3f">__HAL_RCC_UART4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb770ff0a3682c3167cde78c67857d9">RCC_APB1LENR_UART4EN</a>)   != 0U)</td></tr>
<tr class="separator:ga76b47e85a8669651c01256ec11ebdc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2b7e20045558372779949fb841ae00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabb2b7e20045558372779949fb841ae00">__HAL_RCC_UART5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7e5513bd9ba950f94b1b26883faad39">RCC_APB1LENR_UART5EN</a>)   != 0U)</td></tr>
<tr class="separator:gabb2b7e20045558372779949fb841ae00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e5654fd61b44dabe0546e524c906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7570e5654fd61b44dabe0546e524c906">__HAL_RCC_I2C1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dd87273184154e29f7cfb50f254c1e">RCC_APB1LENR_I2C1EN</a>)    != 0U)</td></tr>
<tr class="separator:ga7570e5654fd61b44dabe0546e524c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae540056d72f4230da38c082b6c34c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2ae540056d72f4230da38c082b6c34c1">__HAL_RCC_I2C2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf10042e95fc7c30ea44d0329a8397745">RCC_APB1LENR_I2C2EN</a>)    != 0U)</td></tr>
<tr class="separator:ga2ae540056d72f4230da38c082b6c34c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae291bd8b020dff7ea7f52fec61aa3f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae291bd8b020dff7ea7f52fec61aa3f9d">__HAL_RCC_I2C3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga866c34309b6bba5c14ddface0cdbca95">RCC_APB1LENR_I2C3EN</a>)    != 0U)</td></tr>
<tr class="separator:gae291bd8b020dff7ea7f52fec61aa3f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeda9e9945cc58b67cfc877118fea250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaeeda9e9945cc58b67cfc877118fea250">__HAL_RCC_CEC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3448a3ef9003caf24f8585041ffaaa">RCC_APB1LENR_CECEN</a>)     != 0U)</td></tr>
<tr class="separator:gaeeda9e9945cc58b67cfc877118fea250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae71742361cf64ff099b376a21d673b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8ae71742361cf64ff099b376a21d673b">__HAL_RCC_DAC12_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gafca1d517b966773909ba2e07f5de95eb">RCC_APB1LENR_DAC12EN</a>)   != 0U)</td></tr>
<tr class="separator:ga8ae71742361cf64ff099b376a21d673b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6beaa399462e32b4052ff3428f17710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf6beaa399462e32b4052ff3428f17710">__HAL_RCC_UART7_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga062d1b57f7364bfa8c6b356004ff889b">RCC_APB1LENR_UART7EN</a>)   != 0U)</td></tr>
<tr class="separator:gaf6beaa399462e32b4052ff3428f17710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b6d673061453f062ba13bf6a28742a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab3b6d673061453f062ba13bf6a28742a">__HAL_RCC_UART8_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68d3d3b6e2f61a3ddbbef868b9d3c5af">RCC_APB1LENR_UART8EN</a>)   != 0U)</td></tr>
<tr class="separator:gab3b6d673061453f062ba13bf6a28742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeca04d4641a3c80d8f98617696be2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadeca04d4641a3c80d8f98617696be2c6">__HAL_RCC_CRS_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31312d975c85bef7fd06d70a4b9f2767">RCC_APB1HENR_CRSEN</a>)     != 0U)</td></tr>
<tr class="separator:gadeca04d4641a3c80d8f98617696be2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d4182170cc81b243393234865643ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa2d4182170cc81b243393234865643ed">__HAL_RCC_SWPMI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a387fa56bd2a6c7e235f672314e44c6">RCC_APB1HENR_SWPMIEN</a>)   != 0U)</td></tr>
<tr class="separator:gaa2d4182170cc81b243393234865643ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada470e2d6874bacb973e385ed245ccc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gada470e2d6874bacb973e385ed245ccc5">__HAL_RCC_OPAMP_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30f6cf50896fd8fe0ef2736b4f5b2e3">RCC_APB1HENR_OPAMPEN</a>)   != 0U)</td></tr>
<tr class="separator:gada470e2d6874bacb973e385ed245ccc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d8c2c5cfcbf24dbdc5bb7086e97f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga33d8c2c5cfcbf24dbdc5bb7086e97f7f">__HAL_RCC_MDIOS_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae62cc67bcdd01850a91821d203809fab">RCC_APB1HENR_MDIOSEN</a>)   != 0U)</td></tr>
<tr class="separator:ga33d8c2c5cfcbf24dbdc5bb7086e97f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cab1955b55c48026c02fe61681d3036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5cab1955b55c48026c02fe61681d3036">__HAL_RCC_FDCAN_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3036437af7c0389723b3c3a3199b3e72">RCC_APB1HENR_FDCANEN</a>)   != 0U)</td></tr>
<tr class="separator:ga5cab1955b55c48026c02fe61681d3036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacaaa75c78c8ef4cf85f30fb20d522054">__HAL_RCC_TIM2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53f954d02f17e1f6f91c455165302e25">RCC_APB1LENR_TIM2EN</a>)    == 0U)</td></tr>
<tr class="separator:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga50f8e043a42eaf534c1efa2477078c0a">__HAL_RCC_TIM3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca58e7c5b239ade21964887a3449ed4">RCC_APB1LENR_TIM3EN</a>)    == 0U)</td></tr>
<tr class="separator:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30913be6e4b95cf2ebdf79647af18f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga30913be6e4b95cf2ebdf79647af18f34">__HAL_RCC_TIM4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8885c456ca94b87c3dd800b00a5f64c6">RCC_APB1LENR_TIM4EN</a>)    == 0U)</td></tr>
<tr class="separator:ga30913be6e4b95cf2ebdf79647af18f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe7ae446991adf3d9d6102549a3faac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacbe7ae446991adf3d9d6102549a3faac">__HAL_RCC_TIM5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga510ae4b7ebb3e7e71c767c5758459262">RCC_APB1LENR_TIM5EN</a>)    == 0U)</td></tr>
<tr class="separator:gacbe7ae446991adf3d9d6102549a3faac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga70e84a0b11a0dab64a048f8dd6bbafb2">__HAL_RCC_TIM6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b02df9ea1ea870313ecd58c2e3b7e43">RCC_APB1LENR_TIM6EN</a>)    == 0U)</td></tr>
<tr class="separator:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac230813514cd9ee769f8f46b83d83f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac230813514cd9ee769f8f46b83d83f23">__HAL_RCC_TIM7_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80304168b7dd8485cecd8ad7ce1d4aa8">RCC_APB1LENR_TIM7EN</a>)    == 0U)</td></tr>
<tr class="separator:gac230813514cd9ee769f8f46b83d83f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211c8274b7043802f9c746ac4f18e0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga211c8274b7043802f9c746ac4f18e0fd">__HAL_RCC_TIM12_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0efc4e4c9e844df6175835c6606bb489">RCC_APB1LENR_TIM12EN</a>)   == 0U)</td></tr>
<tr class="separator:ga211c8274b7043802f9c746ac4f18e0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b40e8e614be95d4a667a3f924ac1bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3b40e8e614be95d4a667a3f924ac1bb7">__HAL_RCC_TIM13_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8445a5bdc404006a5d59b744e1676a5">RCC_APB1LENR_TIM13EN</a>)   == 0U)</td></tr>
<tr class="separator:ga3b40e8e614be95d4a667a3f924ac1bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89072bbdf8efacb3d243c50711f60766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga89072bbdf8efacb3d243c50711f60766">__HAL_RCC_TIM14_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7686de14c8200d130c9acca795c841fb">RCC_APB1LENR_TIM14EN</a>)   == 0U)</td></tr>
<tr class="separator:ga89072bbdf8efacb3d243c50711f60766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82602c2897dd670f007aea02f3a36dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga82602c2897dd670f007aea02f3a36dc8">__HAL_RCC_LPTIM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8af0f0d3061c2001986e19ebcc88975">RCC_APB1LENR_LPTIM1EN</a>)  == 0U)</td></tr>
<tr class="separator:ga82602c2897dd670f007aea02f3a36dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab213cf8807d6e7e8b3867ffb404d763">__HAL_RCC_SPI2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gad16d9d2c1354205c74c6b45818301344">RCC_APB1LENR_SPI2EN</a>)    == 0U)</td></tr>
<tr class="separator:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625e04cf32d6c74d418ba29368f680d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga625e04cf32d6c74d418ba29368f680d4">__HAL_RCC_SPI3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga900bab346ec5e535d1e9d0931befde7c">RCC_APB1LENR_SPI3EN</a>)    == 0U)</td></tr>
<tr class="separator:ga625e04cf32d6c74d418ba29368f680d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea31cf1eca11533cd855c6bef17c829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabea31cf1eca11533cd855c6bef17c829">__HAL_RCC_SPDIFRX_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab01f674c2969a9906c4842420f6438ad">RCC_APB1LENR_SPDIFRXEN</a>) == 0U)</td></tr>
<tr class="separator:gabea31cf1eca11533cd855c6bef17c829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga61e4b1f3e82831cdc7508d4c38312eab">__HAL_RCC_USART2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7efe8874d8d19101cc78b9a602e9b1d0">RCC_APB1LENR_USART2EN</a>)  == 0U)</td></tr>
<tr class="separator:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6b66352f998564a6492d3e5d6aa536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9c6b66352f998564a6492d3e5d6aa536">__HAL_RCC_USART3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69e6fc204d0707e85e5077825dc38c52">RCC_APB1LENR_USART3EN</a>)  == 0U)</td></tr>
<tr class="separator:ga9c6b66352f998564a6492d3e5d6aa536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1384af5e720a24c083a2154c22e60391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1384af5e720a24c083a2154c22e60391">__HAL_RCC_UART4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb770ff0a3682c3167cde78c67857d9">RCC_APB1LENR_UART4EN</a>)   == 0U)</td></tr>
<tr class="separator:ga1384af5e720a24c083a2154c22e60391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5611011911ef745b5e9d2c8d3160f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1e5611011911ef745b5e9d2c8d3160f6">__HAL_RCC_UART5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7e5513bd9ba950f94b1b26883faad39">RCC_APB1LENR_UART5EN</a>)   == 0U)</td></tr>
<tr class="separator:ga1e5611011911ef745b5e9d2c8d3160f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8868ab331b4bb14a1d5cc55c9133e4de">__HAL_RCC_I2C1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dd87273184154e29f7cfb50f254c1e">RCC_APB1LENR_I2C1EN</a>)    == 0U)</td></tr>
<tr class="separator:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae051ecb26de5c5b44f1827923c9837a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae051ecb26de5c5b44f1827923c9837a5">__HAL_RCC_I2C2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf10042e95fc7c30ea44d0329a8397745">RCC_APB1LENR_I2C2EN</a>)    == 0U)</td></tr>
<tr class="separator:gae051ecb26de5c5b44f1827923c9837a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b791b360bab639782613994e9ef0aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8b791b360bab639782613994e9ef0aa6">__HAL_RCC_I2C3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga866c34309b6bba5c14ddface0cdbca95">RCC_APB1LENR_I2C3EN</a>)    == 0U)</td></tr>
<tr class="separator:ga8b791b360bab639782613994e9ef0aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d752e67f2432510722aa5384f5cdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad1d752e67f2432510722aa5384f5cdfc">__HAL_RCC_CEC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3448a3ef9003caf24f8585041ffaaa">RCC_APB1LENR_CECEN</a>)     == 0U)</td></tr>
<tr class="separator:gad1d752e67f2432510722aa5384f5cdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a40356dbc0adb6d650ee2eb675de441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4a40356dbc0adb6d650ee2eb675de441">__HAL_RCC_DAC12_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gafca1d517b966773909ba2e07f5de95eb">RCC_APB1LENR_DAC12EN</a>)   == 0U)</td></tr>
<tr class="separator:ga4a40356dbc0adb6d650ee2eb675de441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347b2b22378634cdeeef11daa132aa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga347b2b22378634cdeeef11daa132aa84">__HAL_RCC_UART7_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga062d1b57f7364bfa8c6b356004ff889b">RCC_APB1LENR_UART7EN</a>)   == 0U)</td></tr>
<tr class="separator:ga347b2b22378634cdeeef11daa132aa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db2e9bae86ff5f5e376ce47599673c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3db2e9bae86ff5f5e376ce47599673c7">__HAL_RCC_UART8_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68d3d3b6e2f61a3ddbbef868b9d3c5af">RCC_APB1LENR_UART8EN</a>)   == 0U)</td></tr>
<tr class="separator:ga3db2e9bae86ff5f5e376ce47599673c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f05b209c652dd7105da6c3f7762b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga20f05b209c652dd7105da6c3f7762b4c">__HAL_RCC_CRS_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31312d975c85bef7fd06d70a4b9f2767">RCC_APB1HENR_CRSEN</a>)     == 0U)</td></tr>
<tr class="separator:ga20f05b209c652dd7105da6c3f7762b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac810835b2b091fbc87994052a0a8bd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac810835b2b091fbc87994052a0a8bd51">__HAL_RCC_SWPMI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a387fa56bd2a6c7e235f672314e44c6">RCC_APB1HENR_SWPMIEN</a>)   == 0U)</td></tr>
<tr class="separator:gac810835b2b091fbc87994052a0a8bd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9075ed3e04ee9b8e624ed68ec2e3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8b9075ed3e04ee9b8e624ed68ec2e3ea">__HAL_RCC_OPAMP_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30f6cf50896fd8fe0ef2736b4f5b2e3">RCC_APB1HENR_OPAMPEN</a>)   == 0U)</td></tr>
<tr class="separator:ga8b9075ed3e04ee9b8e624ed68ec2e3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6211d5b2863c7f6b86f65960f0788df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6211d5b2863c7f6b86f65960f0788df1">__HAL_RCC_MDIOS_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae62cc67bcdd01850a91821d203809fab">RCC_APB1HENR_MDIOSEN</a>)   == 0U)</td></tr>
<tr class="separator:ga6211d5b2863c7f6b86f65960f0788df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6ab4a6fa25eb7b4f022ef49ce69b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9a6ab4a6fa25eb7b4f022ef49ce69b4a">__HAL_RCC_FDCAN_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3036437af7c0389723b3c3a3199b3e72">RCC_APB1HENR_FDCANEN</a>)   == 0U)</td></tr>
<tr class="separator:ga9a6ab4a6fa25eb7b4f022ef49ce69b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693d7300ed7134b60bb1a645e762358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:gad693d7300ed7134b60bb1a645e762358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock.  <br /></td></tr>
<tr class="separator:gad693d7300ed7134b60bb1a645e762358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5393a02b936b1d6de896a6c09103a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaa5393a02b936b1d6de896a6c09103a4">__HAL_RCC_TIM8_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaa5393a02b936b1d6de896a6c09103a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga932afe7cea6c567ad63e0f83308b9d3e">__HAL_RCC_USART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840be8a915492c85d968faec688c73ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga840be8a915492c85d968faec688c73ea">__HAL_RCC_USART6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga840be8a915492c85d968faec688c73ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856c7460aa481976644736c703c6702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga856c7460aa481976644736c703c6702d">__HAL_RCC_SPI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga856c7460aa481976644736c703c6702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad5daf60ee8a66825b91afa3eb7f75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2ad5daf60ee8a66825b91afa3eb7f75c">__HAL_RCC_SPI4_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga2ad5daf60ee8a66825b91afa3eb7f75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae809da64734c2dbfef1fb6ac8d00d39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae809da64734c2dbfef1fb6ac8d00d39c">__HAL_RCC_TIM15_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gae809da64734c2dbfef1fb6ac8d00d39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b09f531d9d48d31abd4f74c26d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9753b09f531d9d48d31abd4f74c26d26">__HAL_RCC_TIM16_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga9753b09f531d9d48d31abd4f74c26d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983ec0b6719bbf98e40818a8e6817c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga983ec0b6719bbf98e40818a8e6817c58">__HAL_RCC_TIM17_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga983ec0b6719bbf98e40818a8e6817c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a70c26339bbcffc2ecd3d7b61066b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7a70c26339bbcffc2ecd3d7b61066b2c">__HAL_RCC_SPI5_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7a70c26339bbcffc2ecd3d7b61066b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00544b52c47b22490cd0bdf32c8ccfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf00544b52c47b22490cd0bdf32c8ccfb">__HAL_RCC_SAI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf00544b52c47b22490cd0bdf32c8ccfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f260959a6bfdd82918320b1b106aab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5f260959a6bfdd82918320b1b106aab2">__HAL_RCC_DFSDM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5f260959a6bfdd82918320b1b106aab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa9eacfb8ee244074ec63dae0b9f621c2">__HAL_RCC_TIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)</td></tr>
<tr class="separator:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb93b1527822da05736d8fcae78597c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabb93b1527822da05736d8fcae78597c9">__HAL_RCC_TIM8_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292">RCC_APB2ENR_TIM8EN</a>)</td></tr>
<tr class="separator:gabb93b1527822da05736d8fcae78597c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0050944298552e9f02f56ec8634f5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae0050944298552e9f02f56ec8634f5a6">__HAL_RCC_USART1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)</td></tr>
<tr class="separator:gae0050944298552e9f02f56ec8634f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b142412ef1e3dab8dcf5d5f7ca4d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac4b142412ef1e3dab8dcf5d5f7ca4d92">__HAL_RCC_USART6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>)</td></tr>
<tr class="separator:gac4b142412ef1e3dab8dcf5d5f7ca4d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">__HAL_RCC_SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)</td></tr>
<tr class="separator:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85678767f2c727a545b1095d9ef69a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga85678767f2c727a545b1095d9ef69a67">__HAL_RCC_SPI4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>)</td></tr>
<tr class="separator:ga85678767f2c727a545b1095d9ef69a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71501a0d6be9e1d0a17ff4c27a7cd8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga71501a0d6be9e1d0a17ff4c27a7cd8e6">__HAL_RCC_TIM15_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">RCC_APB2ENR_TIM15EN</a>)</td></tr>
<tr class="separator:ga71501a0d6be9e1d0a17ff4c27a7cd8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f23f7c1565e07731f200059c8ed4db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4f23f7c1565e07731f200059c8ed4db9">__HAL_RCC_TIM16_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>)</td></tr>
<tr class="separator:ga4f23f7c1565e07731f200059c8ed4db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c046db26bd6495179e6171dc6caeff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6c046db26bd6495179e6171dc6caeff3">__HAL_RCC_TIM17_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>)</td></tr>
<tr class="separator:ga6c046db26bd6495179e6171dc6caeff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c2a52fef447801cb641586a57d15e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga68c2a52fef447801cb641586a57d15e5">__HAL_RCC_SPI5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea">RCC_APB2ENR_SPI5EN</a>)</td></tr>
<tr class="separator:ga68c2a52fef447801cb641586a57d15e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8e5c20350d611721053981830bbb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1f8e5c20350d611721053981830bbb12">__HAL_RCC_SAI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9">RCC_APB2ENR_SAI1EN</a>)</td></tr>
<tr class="separator:ga1f8e5c20350d611721053981830bbb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2df3546bc357b952ec914f1e366a0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf2df3546bc357b952ec914f1e366a0ef">__HAL_RCC_DFSDM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gab80947d466a86303a4ccfdfe60d77071">RCC_APB2ENR_DFSDM1EN</a>)</td></tr>
<tr class="separator:gaf2df3546bc357b952ec914f1e366a0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b7c3a381d791c4ee728e303935832a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad2b7c3a381d791c4ee728e303935832a">__HAL_RCC_TIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)   != 0U)</td></tr>
<tr class="memdesc:gad2b7c3a381d791c4ee728e303935832a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB2 peripheral clock.  <br /></td></tr>
<tr class="separator:gad2b7c3a381d791c4ee728e303935832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc388ef3676e37b227320df83e9d1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadbc388ef3676e37b227320df83e9d1f2">__HAL_RCC_TIM8_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292">RCC_APB2ENR_TIM8EN</a>)   != 0U)</td></tr>
<tr class="separator:gadbc388ef3676e37b227320df83e9d1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd3cd20df76f885695fcdad1edce27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga59bd3cd20df76f885695fcdad1edce27">__HAL_RCC_USART1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>) != 0U)</td></tr>
<tr class="separator:ga59bd3cd20df76f885695fcdad1edce27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639ccb1e63662b309fc875bc608aa7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga639ccb1e63662b309fc875bc608aa7e6">__HAL_RCC_USART6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>) != 0U)</td></tr>
<tr class="separator:ga639ccb1e63662b309fc875bc608aa7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1787d7cdf591c099b8d96848aee835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab1787d7cdf591c099b8d96848aee835e">__HAL_RCC_SPI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)   != 0U)</td></tr>
<tr class="separator:gab1787d7cdf591c099b8d96848aee835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875c081e76f456494d5e06dae3581281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga875c081e76f456494d5e06dae3581281">__HAL_RCC_SPI4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>)   != 0U)</td></tr>
<tr class="separator:ga875c081e76f456494d5e06dae3581281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bba755c5ee38df4fb1e27d32cada06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab8bba755c5ee38df4fb1e27d32cada06">__HAL_RCC_TIM15_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">RCC_APB2ENR_TIM15EN</a>)  != 0U)</td></tr>
<tr class="separator:gab8bba755c5ee38df4fb1e27d32cada06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52afd021e3f0970ce10549dbfb69abac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga52afd021e3f0970ce10549dbfb69abac">__HAL_RCC_TIM16_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>)  != 0U)</td></tr>
<tr class="separator:ga52afd021e3f0970ce10549dbfb69abac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb697e01267c3ee783f0fabf3eefda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9cb697e01267c3ee783f0fabf3eefda1">__HAL_RCC_TIM17_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>)  != 0U)</td></tr>
<tr class="separator:ga9cb697e01267c3ee783f0fabf3eefda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a762d7f473a98f820faa57284626b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8a762d7f473a98f820faa57284626b28">__HAL_RCC_SPI5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea">RCC_APB2ENR_SPI5EN</a>)   != 0U)</td></tr>
<tr class="separator:ga8a762d7f473a98f820faa57284626b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dcc05f8484e6a139d0f6f4e1531fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga64dcc05f8484e6a139d0f6f4e1531fff">__HAL_RCC_SAI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9">RCC_APB2ENR_SAI1EN</a>)   != 0U)</td></tr>
<tr class="separator:ga64dcc05f8484e6a139d0f6f4e1531fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff365c1f6dd81a3c8c0d0ce571592ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacff365c1f6dd81a3c8c0d0ce571592ea">__HAL_RCC_DFSDM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab80947d466a86303a4ccfdfe60d77071">RCC_APB2ENR_DFSDM1EN</a>) != 0U)</td></tr>
<tr class="separator:gacff365c1f6dd81a3c8c0d0ce571592ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7116893adbb7fc144102af49de55350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7116893adbb7fc144102af49de55350b">__HAL_RCC_TIM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)   == 0U)</td></tr>
<tr class="separator:ga7116893adbb7fc144102af49de55350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d9acd515c3fa3a3607c4d527d431c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae8d9acd515c3fa3a3607c4d527d431c5">__HAL_RCC_TIM8_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292">RCC_APB2ENR_TIM8EN</a>)   == 0U)</td></tr>
<tr class="separator:gae8d9acd515c3fa3a3607c4d527d431c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga22c9d59ac6062298a71eed0d6a4a9afd">__HAL_RCC_USART1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>) == 0U)</td></tr>
<tr class="separator:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3fd42d5fb38243e195ed04d7390672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0c3fd42d5fb38243e195ed04d7390672">__HAL_RCC_USART6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>) == 0U)</td></tr>
<tr class="separator:ga0c3fd42d5fb38243e195ed04d7390672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd506be27916f029d2214e88bc48f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabd506be27916f029d2214e88bc48f6df">__HAL_RCC_SPI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)   == 0U)</td></tr>
<tr class="separator:gabd506be27916f029d2214e88bc48f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a7c0d1778ba7cee83c45143f81c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac16a7c0d1778ba7cee83c45143f81c9b">__HAL_RCC_SPI4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>)   == 0U)</td></tr>
<tr class="separator:gac16a7c0d1778ba7cee83c45143f81c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa649af8007f817b25312fe2a82a2dc2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa649af8007f817b25312fe2a82a2dc2d">__HAL_RCC_TIM15_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">RCC_APB2ENR_TIM15EN</a>)  == 0U)</td></tr>
<tr class="separator:gaa649af8007f817b25312fe2a82a2dc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55adb9971771c35d36a549a1948b7b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga55adb9971771c35d36a549a1948b7b1e">__HAL_RCC_TIM16_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>)  == 0U)</td></tr>
<tr class="separator:ga55adb9971771c35d36a549a1948b7b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55e3121b3ce93da44a1ac83f3cdac8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf55e3121b3ce93da44a1ac83f3cdac8a">__HAL_RCC_TIM17_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>)  == 0U)</td></tr>
<tr class="separator:gaf55e3121b3ce93da44a1ac83f3cdac8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d92a5d361dde16cf9b69e93d93f94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga01d92a5d361dde16cf9b69e93d93f94c">__HAL_RCC_SPI5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea">RCC_APB2ENR_SPI5EN</a>)   == 0U)</td></tr>
<tr class="separator:ga01d92a5d361dde16cf9b69e93d93f94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab9ff98419017940fdd2c608e2f4db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6ab9ff98419017940fdd2c608e2f4db0">__HAL_RCC_SAI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9">RCC_APB2ENR_SAI1EN</a>)   == 0U)</td></tr>
<tr class="separator:ga6ab9ff98419017940fdd2c608e2f4db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae613d9312d5f66a39e4d51811fb68555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae613d9312d5f66a39e4d51811fb68555">__HAL_RCC_DFSDM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab80947d466a86303a4ccfdfe60d77071">RCC_APB2ENR_DFSDM1EN</a>) == 0U)</td></tr>
<tr class="separator:gae613d9312d5f66a39e4d51811fb68555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafc3ffcbb86e4913ae336ba094ca199e1">__HAL_RCC_SYSCFG_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB4 peripheral clock.  <br /></td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4411749d5b9d76cf908e26239e4b213d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4411749d5b9d76cf908e26239e4b213d">__HAL_RCC_LPUART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4411749d5b9d76cf908e26239e4b213d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2662a3a1baa7261e1bfa1aae10b90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabf2662a3a1baa7261e1bfa1aae10b90f">__HAL_RCC_SPI6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gabf2662a3a1baa7261e1bfa1aae10b90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae802f53baca2b5b60de58f5ad60097d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae802f53baca2b5b60de58f5ad60097d6">__HAL_RCC_I2C4_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gae802f53baca2b5b60de58f5ad60097d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eabc2676cb7daf17802807e13fc7a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0eabc2676cb7daf17802807e13fc7a7d">__HAL_RCC_LPTIM2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga0eabc2676cb7daf17802807e13fc7a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efc1029c8575db1e6d7515b2dea94d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4efc1029c8575db1e6d7515b2dea94d6">__HAL_RCC_LPTIM3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4efc1029c8575db1e6d7515b2dea94d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f0669bdae3809539ea44671e973c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad6f0669bdae3809539ea44671e973c5f">__HAL_RCC_COMP12_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gad6f0669bdae3809539ea44671e973c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46597d15632e4a35f3354ed3c7f61409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga46597d15632e4a35f3354ed3c7f61409">__HAL_RCC_VREF_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga46597d15632e4a35f3354ed3c7f61409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5e59e7d2bee567c40205a30c3d4977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3f5e59e7d2bee567c40205a30c3d4977">__HAL_RCC_RTC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga3f5e59e7d2bee567c40205a30c3d4977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf04a5f1f0d6d8577706022a866f4528e">__HAL_RCC_SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac51bd93dd3c1de81824cd1656be9aeaa">RCC_APB4ENR_SYSCFGEN</a>)</td></tr>
<tr class="separator:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a258a48face94f421a9bf3777e6aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa2a258a48face94f421a9bf3777e6aa7">__HAL_RCC_LPUART1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga70157cf78384234128f689dca2a0b12a">RCC_APB4ENR_LPUART1EN</a>)</td></tr>
<tr class="separator:gaa2a258a48face94f421a9bf3777e6aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab1133742baef14e8d76e1b6cba9926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabab1133742baef14e8d76e1b6cba9926">__HAL_RCC_SPI6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga998fd78ccebd5a19a802ffbf2cb550fb">RCC_APB4ENR_SPI6EN</a>)</td></tr>
<tr class="separator:gabab1133742baef14e8d76e1b6cba9926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fd2c5cf65d3bada813378c249edfe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae0fd2c5cf65d3bada813378c249edfe0">__HAL_RCC_I2C4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gacca3c8a5caef23ec6cc7db3386e72c56">RCC_APB4ENR_I2C4EN</a>)</td></tr>
<tr class="separator:gae0fd2c5cf65d3bada813378c249edfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17529f8824c5d76f6f0a4c27ec0b4b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga17529f8824c5d76f6f0a4c27ec0b4b71">__HAL_RCC_LPTIM2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gace01df46858104c36bd6ec7953402e01">RCC_APB4ENR_LPTIM2EN</a>)</td></tr>
<tr class="separator:ga17529f8824c5d76f6f0a4c27ec0b4b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e161e1011e1939fad65063692d87401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1e161e1011e1939fad65063692d87401">__HAL_RCC_LPTIM3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaed08ebc64f422e6a04369353fedcc22a">RCC_APB4ENR_LPTIM3EN</a>)</td></tr>
<tr class="separator:ga1e161e1011e1939fad65063692d87401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7ea8565860d946af577b3f35fbdfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gada7ea8565860d946af577b3f35fbdfc9">__HAL_RCC_COMP12_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gab71ec65470d2ab0b824a329a1ee07efe">RCC_APB4ENR_COMP12EN</a>)</td></tr>
<tr class="separator:gada7ea8565860d946af577b3f35fbdfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75901e8240d6a0b08db83beffddb6a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac75901e8240d6a0b08db83beffddb6a1">__HAL_RCC_VREF_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6b50228157d1935fc74393ecc94c2f2">RCC_APB4ENR_VREFEN</a>)</td></tr>
<tr class="separator:gac75901e8240d6a0b08db83beffddb6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f7245caab6ec7de84fd07798795853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga39f7245caab6ec7de84fd07798795853">__HAL_RCC_RTC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d4cceb275daf51d271da18257d5697">RCC_APB4ENR_RTCAPBEN</a>)</td></tr>
<tr class="separator:ga39f7245caab6ec7de84fd07798795853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">__HAL_RCC_SYSCFG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gac51bd93dd3c1de81824cd1656be9aeaa">RCC_APB4ENR_SYSCFGEN</a>)  != 0U)</td></tr>
<tr class="memdesc:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB4 peripheral clock.  <br /></td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1085236bff0042ce9f1c879f16ba27fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1085236bff0042ce9f1c879f16ba27fb">__HAL_RCC_LPUART1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70157cf78384234128f689dca2a0b12a">RCC_APB4ENR_LPUART1EN</a>) != 0U)</td></tr>
<tr class="separator:ga1085236bff0042ce9f1c879f16ba27fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac972718836d2c4e0d3bc477ee2c8a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac972718836d2c4e0d3bc477ee2c8a6fc">__HAL_RCC_SPI6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga998fd78ccebd5a19a802ffbf2cb550fb">RCC_APB4ENR_SPI6EN</a>)    != 0U)</td></tr>
<tr class="separator:gac972718836d2c4e0d3bc477ee2c8a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9795732f8443413d3547a85a4afb4c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9795732f8443413d3547a85a4afb4c30">__HAL_RCC_I2C4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gacca3c8a5caef23ec6cc7db3386e72c56">RCC_APB4ENR_I2C4EN</a>)    != 0U)</td></tr>
<tr class="separator:ga9795732f8443413d3547a85a4afb4c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafe8b8e253039c455ecd51bfbd60423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabafe8b8e253039c455ecd51bfbd60423">__HAL_RCC_LPTIM2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gace01df46858104c36bd6ec7953402e01">RCC_APB4ENR_LPTIM2EN</a>)  != 0U)</td></tr>
<tr class="separator:gabafe8b8e253039c455ecd51bfbd60423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d833e230faab6ea739dc136a0e875c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4d833e230faab6ea739dc136a0e875c7">__HAL_RCC_LPTIM3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed08ebc64f422e6a04369353fedcc22a">RCC_APB4ENR_LPTIM3EN</a>)  != 0U)</td></tr>
<tr class="separator:ga4d833e230faab6ea739dc136a0e875c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffdd0a82c1de653a02a9479a757c5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4ffdd0a82c1de653a02a9479a757c5f4">__HAL_RCC_COMP12_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab71ec65470d2ab0b824a329a1ee07efe">RCC_APB4ENR_COMP12EN</a>)  != 0U)</td></tr>
<tr class="separator:ga4ffdd0a82c1de653a02a9479a757c5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839b3373dde3824b421dbdeaba5013c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga839b3373dde3824b421dbdeaba5013c2">__HAL_RCC_VREF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6b50228157d1935fc74393ecc94c2f2">RCC_APB4ENR_VREFEN</a>)    != 0U)</td></tr>
<tr class="separator:ga839b3373dde3824b421dbdeaba5013c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4c172888df490331077eda47ca2d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0a4c172888df490331077eda47ca2d89">__HAL_RCC_RTC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74d4cceb275daf51d271da18257d5697">RCC_APB4ENR_RTCAPBEN</a>)  != 0U)</td></tr>
<tr class="separator:ga0a4c172888df490331077eda47ca2d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">__HAL_RCC_SYSCFG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gac51bd93dd3c1de81824cd1656be9aeaa">RCC_APB4ENR_SYSCFGEN</a>)  == 0U)</td></tr>
<tr class="separator:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fe3f9bc0b46640b63f13482637140c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga93fe3f9bc0b46640b63f13482637140c">__HAL_RCC_LPUART1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70157cf78384234128f689dca2a0b12a">RCC_APB4ENR_LPUART1EN</a>) == 0U)</td></tr>
<tr class="separator:ga93fe3f9bc0b46640b63f13482637140c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1478d44aef81f3e94f06eb3790cb94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf1478d44aef81f3e94f06eb3790cb94c">__HAL_RCC_SPI6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga998fd78ccebd5a19a802ffbf2cb550fb">RCC_APB4ENR_SPI6EN</a>)    == 0U)</td></tr>
<tr class="separator:gaf1478d44aef81f3e94f06eb3790cb94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bda7c78cc3917a2be8d74812dbaae5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4bda7c78cc3917a2be8d74812dbaae5f">__HAL_RCC_I2C4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gacca3c8a5caef23ec6cc7db3386e72c56">RCC_APB4ENR_I2C4EN</a>)    == 0U)</td></tr>
<tr class="separator:ga4bda7c78cc3917a2be8d74812dbaae5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7ef99ddd6b3da5a7d502bd6ad07a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8b7ef99ddd6b3da5a7d502bd6ad07a7c">__HAL_RCC_LPTIM2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gace01df46858104c36bd6ec7953402e01">RCC_APB4ENR_LPTIM2EN</a>)  == 0U)</td></tr>
<tr class="separator:ga8b7ef99ddd6b3da5a7d502bd6ad07a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554076cf5205f221fb8b5abfcf5936c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga554076cf5205f221fb8b5abfcf5936c1">__HAL_RCC_LPTIM3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed08ebc64f422e6a04369353fedcc22a">RCC_APB4ENR_LPTIM3EN</a>)  == 0U)</td></tr>
<tr class="separator:ga554076cf5205f221fb8b5abfcf5936c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a77adb29b138b43b6d98d721d6972f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0a77adb29b138b43b6d98d721d6972f3">__HAL_RCC_COMP12_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gab71ec65470d2ab0b824a329a1ee07efe">RCC_APB4ENR_COMP12EN</a>)  == 0U)</td></tr>
<tr class="separator:ga0a77adb29b138b43b6d98d721d6972f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46e035c47141417dacfc7b06e9cbad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab46e035c47141417dacfc7b06e9cbad5">__HAL_RCC_VREF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6b50228157d1935fc74393ecc94c2f2">RCC_APB4ENR_VREFEN</a>)    == 0U)</td></tr>
<tr class="separator:gab46e035c47141417dacfc7b06e9cbad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146472a40bba8b214e3a1ea5c094033c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga146472a40bba8b214e3a1ea5c094033c">__HAL_RCC_RTC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4ENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74d4cceb275daf51d271da18257d5697">RCC_APB4ENR_RTCAPBEN</a>)  == 0U)</td></tr>
<tr class="separator:ga146472a40bba8b214e3a1ea5c094033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga230a57ed6c129076b4fd17bdb07d79f6">__HAL_RCC_AHB3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0x00E95011U)  /* Resets <a class="el" href="group___peripheral__declaration.html#gad4dc877f1a74e3130d23c822ed834171">MDMA</a>, <a class="el" href="group___peripheral__declaration.html#ga46ffe4de9c874b15e9adb93a448d0778">DMA2D</a>, FMC, OSPI1, <a class="el" href="group___peripheral__declaration.html#ga021d107bb9c35a201e475bd26e56fa65">SDMMC1</a>, OSPI2, IOMNGR, OTFD1, OTFD2 */</td></tr>
<tr class="memdesc:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB3 peripheral reset.  <br /></td></tr>
<tr class="separator:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43472179721e30081d975b890e05a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa43472179721e30081d975b890e05a39">__HAL_RCC_MDMA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga207f45e1ba98eb3c05960421d71488c2">RCC_AHB3RSTR_MDMARST</a>))</td></tr>
<tr class="separator:gaa43472179721e30081d975b890e05a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1e90110eab6f1208d161a4a4e5052e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5c1e90110eab6f1208d161a4a4e5052e">__HAL_RCC_DMA2D_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac5107671001e38286c4941e1dc4f97ed">RCC_AHB3RSTR_DMA2DRST</a>))</td></tr>
<tr class="separator:ga5c1e90110eab6f1208d161a4a4e5052e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5e9454e3e387166d5caf94e91dfdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacc5e9454e3e387166d5caf94e91dfdf2">__HAL_RCC_FMC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cb6a1a0d4de22b92621b759af3febd">RCC_AHB3RSTR_FMCRST</a>))</td></tr>
<tr class="separator:gacc5e9454e3e387166d5caf94e91dfdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5820aecbb63af340610bab9370c544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadb5820aecbb63af340610bab9370c544">__HAL_RCC_SDMMC1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9177ae4b58e021fb7df9be2cd10357db">RCC_AHB3RSTR_SDMMC1RST</a>))</td></tr>
<tr class="separator:gadb5820aecbb63af340610bab9370c544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200c904f6644fc13da81eed085bc6850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga200c904f6644fc13da81eed085bc6850">__HAL_RCC_AHB3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0x00)</td></tr>
<tr class="separator:ga200c904f6644fc13da81eed085bc6850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b4b3616bb2654ac932b17e3928902e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae2b4b3616bb2654ac932b17e3928902e">__HAL_RCC_MDMA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga207f45e1ba98eb3c05960421d71488c2">RCC_AHB3RSTR_MDMARST</a>))</td></tr>
<tr class="separator:gae2b4b3616bb2654ac932b17e3928902e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ef37f424140a0f3b7f2ba868746b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga86ef37f424140a0f3b7f2ba868746b89">__HAL_RCC_DMA2D_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac5107671001e38286c4941e1dc4f97ed">RCC_AHB3RSTR_DMA2DRST</a>))</td></tr>
<tr class="separator:ga86ef37f424140a0f3b7f2ba868746b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191d8277915b05918cc1d9a79269f025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga191d8277915b05918cc1d9a79269f025">__HAL_RCC_FMC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cb6a1a0d4de22b92621b759af3febd">RCC_AHB3RSTR_FMCRST</a>))</td></tr>
<tr class="separator:ga191d8277915b05918cc1d9a79269f025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ace3308265d0972961560ac0bb6c320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5ace3308265d0972961560ac0bb6c320">__HAL_RCC_SDMMC1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9177ae4b58e021fb7df9be2cd10357db">RCC_AHB3RSTR_SDMMC1RST</a>))</td></tr>
<tr class="separator:ga5ace3308265d0972961560ac0bb6c320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d828d91e67aaa931853a60779826c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga87d828d91e67aaa931853a60779826c2">__HAL_RCC_AHB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0x02008023U)  /* Resets <a class="el" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, <a class="el" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, ADC12, ETHMAC and USB1OTG */</td></tr>
<tr class="memdesc:ga87d828d91e67aaa931853a60779826c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release the AHB1 peripheral reset.  <br /></td></tr>
<tr class="separator:ga87d828d91e67aaa931853a60779826c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9135dece327ecc27f333f86dcf3ba8ee">__HAL_RCC_DMA1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be736e6cdebf31eeded223acc25613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf0be736e6cdebf31eeded223acc25613">__HAL_RCC_DMA2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:gaf0be736e6cdebf31eeded223acc25613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40eac923930da5e2bbe59d7d21bdac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab40eac923930da5e2bbe59d7d21bdac4">__HAL_RCC_ADC12_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f29464b62dd606c22afb0feb35f128">RCC_AHB1RSTR_ADC12RST</a>))</td></tr>
<tr class="separator:gab40eac923930da5e2bbe59d7d21bdac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9f0db40bea191227df3b9df428f97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabb9f0db40bea191227df3b9df428f97a">__HAL_RCC_USB1_OTG_HS_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8000ad9f9d3ecae0a3d734edd4cbdd3e">RCC_AHB1RSTR_USB1OTGHSRST</a>))</td></tr>
<tr class="separator:gabb9f0db40bea191227df3b9df428f97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b6a1e77c4f045c29cc36a4b1e910b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga23b6a1e77c4f045c29cc36a4b1e910b0">__HAL_RCC_AHB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0x00U)</td></tr>
<tr class="separator:ga23b6a1e77c4f045c29cc36a4b1e910b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7eef8316c35175df11d77f5106d334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8f7eef8316c35175df11d77f5106d334">__HAL_RCC_DMA1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga8f7eef8316c35175df11d77f5106d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d22b3d82cd2616c8e3fa930e437757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab7d22b3d82cd2616c8e3fa930e437757">__HAL_RCC_DMA2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:gab7d22b3d82cd2616c8e3fa930e437757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a3cc8218bb6d61eba1f5a85b9bc5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac7a3cc8218bb6d61eba1f5a85b9bc5bd">__HAL_RCC_ADC12_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f29464b62dd606c22afb0feb35f128">RCC_AHB1RSTR_ADC12RST</a>))</td></tr>
<tr class="separator:gac7a3cc8218bb6d61eba1f5a85b9bc5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688618016b05c448ea8a1e7f6a6fde76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga688618016b05c448ea8a1e7f6a6fde76">__HAL_RCC_USB1_OTG_HS_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8000ad9f9d3ecae0a3d734edd4cbdd3e">RCC_AHB1RSTR_USB1OTGHSRST</a>))</td></tr>
<tr class="separator:ga688618016b05c448ea8a1e7f6a6fde76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82cd541f933be46ec8d6c3ea50d402c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae82cd541f933be46ec8d6c3ea50d402c">__HAL_RCC_AHB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0x00030271U)  /* Resets DCMI_PSSI, CRYPT, HASH, <a class="el" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">RNG</a>, <a class="el" href="group___peripheral__declaration.html#gac1879a9084422d36023d989557d8f051">SDMMC2</a>, FMAC and CORDIC */</td></tr>
<tr class="memdesc:gae82cd541f933be46ec8d6c3ea50d402c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release the AHB2 peripheral reset.  <br /></td></tr>
<tr class="separator:gae82cd541f933be46ec8d6c3ea50d402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6038f9dd2652e98fabd2e57e0342852d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6038f9dd2652e98fabd2e57e0342852d">__HAL_RCC_DCMI_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae909f90338c129e116b7d49bebfb31c5">RCC_AHB2RSTR_DCMIRST</a>))</td></tr>
<tr class="separator:ga6038f9dd2652e98fabd2e57e0342852d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad5f1fa1feca39e3aaa09aee9a14015b9">__HAL_RCC_RNG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gace46c6461c8b4ddd78510bc2c529c91b">RCC_AHB2RSTR_RNGRST</a>))</td></tr>
<tr class="separator:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bc030f61f0fbc057786471f75373aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga18bc030f61f0fbc057786471f75373aa">__HAL_RCC_SDMMC2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaba0bcee44d2e8f2d3e2e28cd5aaac433">RCC_AHB2RSTR_SDMMC2RST</a>))</td></tr>
<tr class="separator:ga18bc030f61f0fbc057786471f75373aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5bd400860d81b996fafa310df1f2eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae5bd400860d81b996fafa310df1f2eec">__HAL_RCC_AHB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0x00U)</td></tr>
<tr class="separator:gae5bd400860d81b996fafa310df1f2eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa819914ced10bc641eadb4bda93e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3aa819914ced10bc641eadb4bda93e90">__HAL_RCC_DCMI_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae909f90338c129e116b7d49bebfb31c5">RCC_AHB2RSTR_DCMIRST</a>))</td></tr>
<tr class="separator:ga3aa819914ced10bc641eadb4bda93e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabdd1350e70f9c77e25ea67c9929003e8">__HAL_RCC_RNG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gace46c6461c8b4ddd78510bc2c529c91b">RCC_AHB2RSTR_RNGRST</a>))</td></tr>
<tr class="separator:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033600fff4d5360aed69cf37584d2a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga033600fff4d5360aed69cf37584d2a76">__HAL_RCC_SDMMC2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaba0bcee44d2e8f2d3e2e28cd5aaac433">RCC_AHB2RSTR_SDMMC2RST</a>))</td></tr>
<tr class="separator:ga033600fff4d5360aed69cf37584d2a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7c75f7a332eae31f8ecb3cd201db4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9d7c75f7a332eae31f8ecb3cd201db4d">__HAL_RCC_AHB4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR = 0x032806FFU)  /* Resets <a class="el" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOA..GPIOH</a>, <a class="el" href="group___peripheral__declaration.html#ga7d3020a351195b6600a5d64c01c461fa">GPIOJ</a>, <a class="el" href="group___peripheral__declaration.html#ga273d78d198f0221223b3e9d7798f1649">GPIOK</a>, <a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>, <a class="el" href="group___peripheral__declaration.html#ga721285a3e9ea4529d9c43bbe5d211edc">BDMA</a>, <a class="el" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a> and <a class="el" href="group___peripheral__declaration.html#gaede09ab1497537af0a0ec19da6d5e5be">HSEM</a> */</td></tr>
<tr class="memdesc:ga9d7c75f7a332eae31f8ecb3cd201db4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release the AHB4 peripheral reset.  <br /></td></tr>
<tr class="separator:ga9d7c75f7a332eae31f8ecb3cd201db4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab329bd497cccffd979bcca9fd42bbc79">__HAL_RCC_GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga313501d9be835f7b58645157db4f81e9">RCC_AHB4RSTR_GPIOARST</a>)</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3b89be9638638ffce3ebd4f08a3b64cf">__HAL_RCC_GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e04bc1328de80c6326a4031c68ff9">RCC_AHB4RSTR_GPIOBRST</a>)</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">__HAL_RCC_GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c055f8301e00b5810776951c7875375">RCC_AHB4RSTR_GPIOCRST</a>)</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf0f7c49787fc94edeea74aa4218aeaf6">__HAL_RCC_GPIOD_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c26b45517e82f70f90474aae9db740">RCC_AHB4RSTR_GPIODRST</a>)</td></tr>
<tr class="separator:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bf47b2dc642a42de9c96477db2a2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga00bf47b2dc642a42de9c96477db2a2c3">__HAL_RCC_GPIOE_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0da70578cae46903730240d087de23">RCC_AHB4RSTR_GPIOERST</a>)</td></tr>
<tr class="separator:ga00bf47b2dc642a42de9c96477db2a2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfca42e493e7c163e9decf0462183df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaddfca42e493e7c163e9decf0462183df">__HAL_RCC_GPIOF_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12bcace708165566dc15cc839168f425">RCC_AHB4RSTR_GPIOFRST</a>)</td></tr>
<tr class="separator:gaddfca42e493e7c163e9decf0462183df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d186d1ede1071931d87645bddb07d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf9d186d1ede1071931d87645bddb07d0">__HAL_RCC_GPIOG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga65509091072b20aeae684c7728dc1af4">RCC_AHB4RSTR_GPIOGRST</a>)</td></tr>
<tr class="separator:gaf9d186d1ede1071931d87645bddb07d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05c575d762edf40a6d17f88671b68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4f05c575d762edf40a6d17f88671b68d">__HAL_RCC_GPIOH_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd03e957384c803eda09998b80aa92c">RCC_AHB4RSTR_GPIOHRST</a>)</td></tr>
<tr class="separator:ga4f05c575d762edf40a6d17f88671b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6a1bd3f507ece527a1b881c56d2fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaa6a1bd3f507ece527a1b881c56d2fc2">__HAL_RCC_GPIOJ_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga726e146139337ee1ed140c0e6ffa7008">RCC_AHB4RSTR_GPIOJRST</a>)</td></tr>
<tr class="separator:gaaa6a1bd3f507ece527a1b881c56d2fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f05470103a85e73fa819cb152c22d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad6f05470103a85e73fa819cb152c22d4">__HAL_RCC_GPIOK_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga022791baebc7bc9a74bdac7312d6ef75">RCC_AHB4RSTR_GPIOKRST</a>)</td></tr>
<tr class="separator:gad6f05470103a85e73fa819cb152c22d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb04b6621e534b40698d6e6b92d25127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadb04b6621e534b40698d6e6b92d25127">__HAL_RCC_BDMA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga709841610631561b42a9fdebec751168">RCC_AHB4RSTR_BDMARST</a>)</td></tr>
<tr class="separator:gadb04b6621e534b40698d6e6b92d25127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecdd0da51c96cb11e97d0d6977f3eea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaecdd0da51c96cb11e97d0d6977f3eea5">__HAL_RCC_AHB4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR = 0x00U)</td></tr>
<tr class="separator:gaecdd0da51c96cb11e97d0d6977f3eea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad56e47c2eacd972491f94296053d0cc3">__HAL_RCC_GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga313501d9be835f7b58645157db4f81e9">RCC_AHB4RSTR_GPIOARST</a>)</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf03da3b36478071844fbd77df618a686">__HAL_RCC_GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e04bc1328de80c6326a4031c68ff9">RCC_AHB4RSTR_GPIOBRST</a>)</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1df0e3536d3450435bdccdbe9c878736">__HAL_RCC_GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c055f8301e00b5810776951c7875375">RCC_AHB4RSTR_GPIOCRST</a>)</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga29fbf71f71ea27ffa38e7283b6dce03d">__HAL_RCC_GPIOD_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c26b45517e82f70f90474aae9db740">RCC_AHB4RSTR_GPIODRST</a>)</td></tr>
<tr class="separator:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fcc37f656d6f5e5698d9eb01d4c552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga38fcc37f656d6f5e5698d9eb01d4c552">__HAL_RCC_GPIOE_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0da70578cae46903730240d087de23">RCC_AHB4RSTR_GPIOERST</a>)</td></tr>
<tr class="separator:ga38fcc37f656d6f5e5698d9eb01d4c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9f9a67f57c0ca219d0cf0c2e07114f27">__HAL_RCC_GPIOF_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12bcace708165566dc15cc839168f425">RCC_AHB4RSTR_GPIOFRST</a>)</td></tr>
<tr class="separator:ga9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e39d5fdc6dee36bba521d096ca320d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae5e39d5fdc6dee36bba521d096ca320d">__HAL_RCC_GPIOG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga65509091072b20aeae684c7728dc1af4">RCC_AHB4RSTR_GPIOGRST</a>)</td></tr>
<tr class="separator:gae5e39d5fdc6dee36bba521d096ca320d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaf11aa8bacb98c4e567bbaa58635acec">__HAL_RCC_GPIOH_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd03e957384c803eda09998b80aa92c">RCC_AHB4RSTR_GPIOHRST</a>)</td></tr>
<tr class="separator:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3342b2d378fe67eec9777df0b5546168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3342b2d378fe67eec9777df0b5546168">__HAL_RCC_GPIOJ_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga726e146139337ee1ed140c0e6ffa7008">RCC_AHB4RSTR_GPIOJRST</a>)</td></tr>
<tr class="separator:ga3342b2d378fe67eec9777df0b5546168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7071459911285782901533c8ba08c7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7071459911285782901533c8ba08c7d2">__HAL_RCC_GPIOK_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga022791baebc7bc9a74bdac7312d6ef75">RCC_AHB4RSTR_GPIOKRST</a>)</td></tr>
<tr class="separator:ga7071459911285782901533c8ba08c7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a445bd5c2f1e75bb54c710bf3f51e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2a445bd5c2f1e75bb54c710bf3f51e72">__HAL_RCC_BDMA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga709841610631561b42a9fdebec751168">RCC_AHB4RSTR_BDMARST</a>)</td></tr>
<tr class="separator:ga2a445bd5c2f1e75bb54c710bf3f51e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63084f40abfd18f7ebe8fec367cc13cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga63084f40abfd18f7ebe8fec367cc13cc">__HAL_RCC_APB3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3RSTR = 0x00000008U) /* Rests <a class="el" href="group___peripheral__declaration.html#ga4459673012beca799917db0644a908c1">LTDC</a> */</td></tr>
<tr class="memdesc:ga63084f40abfd18f7ebe8fec367cc13cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release the APB3 peripheral reset.  <br /></td></tr>
<tr class="separator:ga63084f40abfd18f7ebe8fec367cc13cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ec64e3a68e07e0cc6d08d0b921ea4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac4ec64e3a68e07e0cc6d08d0b921ea4d">__HAL_RCC_APB3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3RSTR = 0x00U)</td></tr>
<tr class="separator:gac4ec64e3a68e07e0cc6d08d0b921ea4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18895c87ff88482233d6cf395e80177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa18895c87ff88482233d6cf395e80177">__HAL_RCC_APB1L_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR = 0xEAFFC3FFU) /* Resets <a class="el" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM2..TIM7</a>, <a class="el" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM12..TIM14</a>, <a class="el" href="group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a">LPTIM1</a>, <a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>, <a class="el" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>, <a class="el" href="group___peripheral__declaration.html#gad8921b3f5c2dd101d153f5bb0a151dac">SPDIFRX</a>, <a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>, <a class="el" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a>, <a class="el" href="group___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>, <a class="el" href="group___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>, <a class="el" href="group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda">I2C1..I2C3</a>, I2C5, <a class="el" href="group___peripheral__declaration.html#ga7d03f4d873d59ff8bc76b6c9b576f3e3">CEC</a>, DAC12, <a class="el" href="group___peripheral__declaration.html#ga20bc10f5b73e8b51724b2f23c5b2e785">UART7</a> and <a class="el" href="group___peripheral__declaration.html#ga2fe70804956e53dcbdc82dbacbbbfabc">UART8</a> */</td></tr>
<tr class="memdesc:gaa18895c87ff88482233d6cf395e80177"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release the APB1 peripheral reset.  <br /></td></tr>
<tr class="separator:gaa18895c87ff88482233d6cf395e80177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14baa94c3edea6bbab72d832a8e54e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga14baa94c3edea6bbab72d832a8e54e6f">__HAL_RCC_APB1H_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR = 0x03000136U) /* Resets <a class="el" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>, SWP, <a class="el" href="group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6">OPAMP</a>, <a class="el" href="group___peripheral__declaration.html#ga7a6b511c3ecbf302b83907916aff02e2">MDIOS</a>, FDCAN, TIM23 and TIM24 */</td></tr>
<tr class="separator:ga14baa94c3edea6bbab72d832a8e54e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1010b7c4a9122449860babb341f01d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1010b7c4a9122449860babb341f01d7b">__HAL_RCC_TIM2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a58a55a5b82ef3419f0944aa81b6355">RCC_APB1LRSTR_TIM2RST</a>)</td></tr>
<tr class="separator:ga1010b7c4a9122449860babb341f01d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga80ff127f3c25bde58ee5c1f224e2dca4">__HAL_RCC_TIM3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadd647665124a17ab202d603771e9a284">RCC_APB1LRSTR_TIM3RST</a>)</td></tr>
<tr class="separator:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ff4de009e6cf02e8bfff068866837a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga16ff4de009e6cf02e8bfff068866837a">__HAL_RCC_TIM4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f6d6f3584931c080eba0971f8ccf7b">RCC_APB1LRSTR_TIM4RST</a>)</td></tr>
<tr class="separator:ga16ff4de009e6cf02e8bfff068866837a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ca12317dd14485d79902863aad063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga20ca12317dd14485d79902863aad063b">__HAL_RCC_TIM5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga769318f065c91d3b4208bfd3e8ee520f">RCC_APB1LRSTR_TIM5RST</a>)</td></tr>
<tr class="separator:ga20ca12317dd14485d79902863aad063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3446c3ea4d5e101b591fcb0222d0fb10">__HAL_RCC_TIM6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae214622cc601278bb17013129107ec4b">RCC_APB1LRSTR_TIM6RST</a>)</td></tr>
<tr class="separator:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350e60b0e21e094ff1624e1da9855e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga350e60b0e21e094ff1624e1da9855e65">__HAL_RCC_TIM7_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad2474a5dd044f2f84622ed66a2ec8438">RCC_APB1LRSTR_TIM7RST</a>)</td></tr>
<tr class="separator:ga350e60b0e21e094ff1624e1da9855e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4fa1efafbaad1e9ac513412df04f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1c4fa1efafbaad1e9ac513412df04f21">__HAL_RCC_TIM12_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7672789c135e6be27c71195139ea17">RCC_APB1LRSTR_TIM12RST</a>)</td></tr>
<tr class="separator:ga1c4fa1efafbaad1e9ac513412df04f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ec3222d8441040695cb64a7be91026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac3ec3222d8441040695cb64a7be91026">__HAL_RCC_TIM13_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga83c265f4d532c6b9fe492958340594a7">RCC_APB1LRSTR_TIM13RST</a>)</td></tr>
<tr class="separator:gac3ec3222d8441040695cb64a7be91026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5b3b45c9e419c7dc2815fea8ca131f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaee5b3b45c9e419c7dc2815fea8ca131f">__HAL_RCC_TIM14_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga39532d03ce17d5384a4712f03a72dc63">RCC_APB1LRSTR_TIM14RST</a>)</td></tr>
<tr class="separator:gaee5b3b45c9e419c7dc2815fea8ca131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76cc40a6695938f9b0fb602a68a4ac31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga76cc40a6695938f9b0fb602a68a4ac31">__HAL_RCC_LPTIM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d65a26f5baaf38556308ef374d7908">RCC_APB1LRSTR_LPTIM1RST</a>)</td></tr>
<tr class="separator:ga76cc40a6695938f9b0fb602a68a4ac31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e4f5c1132e3dfce084099cf454c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga869e4f5c1132e3dfce084099cf454c51">__HAL_RCC_SPI2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga06f5b6c818ca68005ce97a015c9408c8">RCC_APB1LRSTR_SPI2RST</a>)</td></tr>
<tr class="separator:ga869e4f5c1132e3dfce084099cf454c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0c679992eba330a2d47ac722a5c143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafb0c679992eba330a2d47ac722a5c143">__HAL_RCC_SPI3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4880f76e323d22911b2d2b868fd9caf">RCC_APB1LRSTR_SPI3RST</a>)</td></tr>
<tr class="separator:gafb0c679992eba330a2d47ac722a5c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a1b5553c9de47f520c0cb7e9451718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga49a1b5553c9de47f520c0cb7e9451718">__HAL_RCC_SPDIFRX_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2e63a4edb01faa7b077a9c59f957fa">RCC_APB1LRSTR_SPDIFRXRST</a>)</td></tr>
<tr class="separator:ga49a1b5553c9de47f520c0cb7e9451718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de80173ffa0e599baab0e76d562cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab4de80173ffa0e599baab0e76d562cc3">__HAL_RCC_USART2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8882af01e48844128347e56fc137856a">RCC_APB1LRSTR_USART2RST</a>)</td></tr>
<tr class="separator:gab4de80173ffa0e599baab0e76d562cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8902e16d49b4335d213b6a115c19127b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8902e16d49b4335d213b6a115c19127b">__HAL_RCC_USART3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga56e306f18a2ec336846223996c01d28c">RCC_APB1LRSTR_USART3RST</a>)</td></tr>
<tr class="separator:ga8902e16d49b4335d213b6a115c19127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462f7bbb84307a5841556d43d7932d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga462f7bbb84307a5841556d43d7932d83">__HAL_RCC_UART4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga832d74f8e955e9736aabeb0475b3b5f0">RCC_APB1LRSTR_UART4RST</a>)</td></tr>
<tr class="separator:ga462f7bbb84307a5841556d43d7932d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326264be9dae134e1bdccdd0161b23d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga326264be9dae134e1bdccdd0161b23d1">__HAL_RCC_UART5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa262a377df74022c856e00a3bce266">RCC_APB1LRSTR_UART5RST</a>)</td></tr>
<tr class="separator:ga326264be9dae134e1bdccdd0161b23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c171f88af86ca985db634ac9e3275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga551c171f88af86ca985db634ac9e3275">__HAL_RCC_I2C1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga93748a56a8f00ebee947fca6f8a68697">RCC_APB1LRSTR_I2C1RST</a>)</td></tr>
<tr class="separator:ga551c171f88af86ca985db634ac9e3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaed404dfdc9bc032cf718b7ed17f664f0">__HAL_RCC_I2C2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdb9d24e6b0f38e8a30d665b0feaf6f">RCC_APB1LRSTR_I2C2RST</a>)</td></tr>
<tr class="separator:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d824c0c76161daaefa6fd7ba2c0302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf0d824c0c76161daaefa6fd7ba2c0302">__HAL_RCC_I2C3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f550aa9f0b8df3954c3739df7daa59c">RCC_APB1LRSTR_I2C3RST</a>)</td></tr>
<tr class="separator:gaf0d824c0c76161daaefa6fd7ba2c0302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc74333a544b2c4b8dc6eddd8fe5a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0bc74333a544b2c4b8dc6eddd8fe5a8f">__HAL_RCC_CEC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fececf49354c0d229a1b4906e36ebf8">RCC_APB1LRSTR_CECRST</a>)</td></tr>
<tr class="separator:ga0bc74333a544b2c4b8dc6eddd8fe5a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56392937e585b8e8f2073715f4b31fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae56392937e585b8e8f2073715f4b31fe">__HAL_RCC_DAC12_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f30e004b67d325f684c7ad66c5709d9">RCC_APB1LRSTR_DAC12RST</a>)</td></tr>
<tr class="separator:gae56392937e585b8e8f2073715f4b31fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ea883740306b58beb1a7413bc41109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga01ea883740306b58beb1a7413bc41109">__HAL_RCC_UART7_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b060b002a54e715b74ea86f88197f28">RCC_APB1LRSTR_UART7RST</a>)</td></tr>
<tr class="separator:ga01ea883740306b58beb1a7413bc41109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bb36a0223b0dedf911cfb6fe4aeef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac9bb36a0223b0dedf911cfb6fe4aeef1">__HAL_RCC_UART8_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2498a7faa9301e04530e50bf2cfbdb0c">RCC_APB1LRSTR_UART8RST</a>)</td></tr>
<tr class="separator:gac9bb36a0223b0dedf911cfb6fe4aeef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a62cae9d5aa34f2809ec31fd0c6e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga03a62cae9d5aa34f2809ec31fd0c6e36">__HAL_RCC_CRS_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac64945ceb292b8ae0e2bc1a1e1bd08c7">RCC_APB1HRSTR_CRSRST</a>)</td></tr>
<tr class="separator:ga03a62cae9d5aa34f2809ec31fd0c6e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285f7056b4628ec4eb05bab2ed439262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga285f7056b4628ec4eb05bab2ed439262">__HAL_RCC_SWPMI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0025ecfca03ee95a4c9c34c1c914316">RCC_APB1HRSTR_SWPMIRST</a>)</td></tr>
<tr class="separator:ga285f7056b4628ec4eb05bab2ed439262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b583a5b7aa68cbc039d02a3cdb25e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7b583a5b7aa68cbc039d02a3cdb25e1f">__HAL_RCC_OPAMP_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9278509eb52c2aa1f455594b1c0b15ac">RCC_APB1HRSTR_OPAMPRST</a>)</td></tr>
<tr class="separator:ga7b583a5b7aa68cbc039d02a3cdb25e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8a00aeccfbba36f65cb9f6c36b89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1ef8a00aeccfbba36f65cb9f6c36b89f">__HAL_RCC_MDIOS_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac24771e4ed218724cc238aef0fc27012">RCC_APB1HRSTR_MDIOSRST</a>)</td></tr>
<tr class="separator:ga1ef8a00aeccfbba36f65cb9f6c36b89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02c2ff6abe9d2d36bb37f51ad97b73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa02c2ff6abe9d2d36bb37f51ad97b73a">__HAL_RCC_FDCAN_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga768b38ad57d28cc86b51ea9c557d652b">RCC_APB1HRSTR_FDCANRST</a>)</td></tr>
<tr class="separator:gaa02c2ff6abe9d2d36bb37f51ad97b73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfde454ff8311d433c54ba8abf81d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7dfde454ff8311d433c54ba8abf81d25">__HAL_RCC_APB1L_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR = 0x00U)</td></tr>
<tr class="separator:ga7dfde454ff8311d433c54ba8abf81d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec528aae84205f623c35e7408fa3a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabec528aae84205f623c35e7408fa3a88">__HAL_RCC_APB1H_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR = 0x00U)</td></tr>
<tr class="separator:gabec528aae84205f623c35e7408fa3a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4b1b3b45c95788edb29ccd2bf6994826">__HAL_RCC_TIM2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a58a55a5b82ef3419f0944aa81b6355">RCC_APB1LRSTR_TIM2RST</a>)</td></tr>
<tr class="separator:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga27cf9c39217fff6ae9bce2285d9aff8c">__HAL_RCC_TIM3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gadd647665124a17ab202d603771e9a284">RCC_APB1LRSTR_TIM3RST</a>)</td></tr>
<tr class="separator:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab43d37f4682740d15c4b1fadb908d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab43d37f4682740d15c4b1fadb908d51">__HAL_RCC_TIM4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f6d6f3584931c080eba0971f8ccf7b">RCC_APB1LRSTR_TIM4RST</a>)</td></tr>
<tr class="separator:gaab43d37f4682740d15c4b1fadb908d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e0cde5ea8f6425d87ebf2d91e8b360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf7e0cde5ea8f6425d87ebf2d91e8b360">__HAL_RCC_TIM5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga769318f065c91d3b4208bfd3e8ee520f">RCC_APB1LRSTR_TIM5RST</a>)</td></tr>
<tr class="separator:gaf7e0cde5ea8f6425d87ebf2d91e8b360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7eba1763b83169bc7cec3e10bfbccf20">__HAL_RCC_TIM6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae214622cc601278bb17013129107ec4b">RCC_APB1LRSTR_TIM6RST</a>)</td></tr>
<tr class="separator:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4451d9cbc82223d913fae1f6b8187996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4451d9cbc82223d913fae1f6b8187996">__HAL_RCC_TIM7_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gad2474a5dd044f2f84622ed66a2ec8438">RCC_APB1LRSTR_TIM7RST</a>)</td></tr>
<tr class="separator:ga4451d9cbc82223d913fae1f6b8187996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26147981205dd120cfc129d3031459c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab26147981205dd120cfc129d3031459c">__HAL_RCC_TIM12_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7672789c135e6be27c71195139ea17">RCC_APB1LRSTR_TIM12RST</a>)</td></tr>
<tr class="separator:gab26147981205dd120cfc129d3031459c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95dc322d87913d9bee93a1f41ff5403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad95dc322d87913d9bee93a1f41ff5403">__HAL_RCC_TIM13_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga83c265f4d532c6b9fe492958340594a7">RCC_APB1LRSTR_TIM13RST</a>)</td></tr>
<tr class="separator:gad95dc322d87913d9bee93a1f41ff5403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241bf274a6fba46a49b50aedaf1e08d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga241bf274a6fba46a49b50aedaf1e08d3">__HAL_RCC_TIM14_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga39532d03ce17d5384a4712f03a72dc63">RCC_APB1LRSTR_TIM14RST</a>)</td></tr>
<tr class="separator:ga241bf274a6fba46a49b50aedaf1e08d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b1086ae23902e74a5a2a596a848430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga70b1086ae23902e74a5a2a596a848430">__HAL_RCC_LPTIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d65a26f5baaf38556308ef374d7908">RCC_APB1LRSTR_LPTIM1RST</a>)</td></tr>
<tr class="separator:ga70b1086ae23902e74a5a2a596a848430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacb910fd0c3c5a27d020ef3df20fce4c7">__HAL_RCC_SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga06f5b6c818ca68005ce97a015c9408c8">RCC_APB1LRSTR_SPI2RST</a>)</td></tr>
<tr class="separator:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb7a5367cfed25545058af0eb4f55f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1fb7a5367cfed25545058af0eb4f55f1">__HAL_RCC_SPI3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4880f76e323d22911b2d2b868fd9caf">RCC_APB1LRSTR_SPI3RST</a>)</td></tr>
<tr class="separator:ga1fb7a5367cfed25545058af0eb4f55f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34fa6ad8e85c14915f8d7d3e36fdd0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa34fa6ad8e85c14915f8d7d3e36fdd0b">__HAL_RCC_SPDIFRX_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2e63a4edb01faa7b077a9c59f957fa">RCC_APB1LRSTR_SPDIFRXRST</a>)</td></tr>
<tr class="separator:gaa34fa6ad8e85c14915f8d7d3e36fdd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8baebf28a2739de5f3c5ef72519b9499">__HAL_RCC_USART2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8882af01e48844128347e56fc137856a">RCC_APB1LRSTR_USART2RST</a>)</td></tr>
<tr class="separator:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b71d0f7fb3b9455fb360fcb780c492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga25b71d0f7fb3b9455fb360fcb780c492">__HAL_RCC_USART3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga56e306f18a2ec336846223996c01d28c">RCC_APB1LRSTR_USART3RST</a>)</td></tr>
<tr class="separator:ga25b71d0f7fb3b9455fb360fcb780c492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbfb393dffbb0652bbd581302f4de609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabbfb393dffbb0652bbd581302f4de609">__HAL_RCC_UART4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga832d74f8e955e9736aabeb0475b3b5f0">RCC_APB1LRSTR_UART4RST</a>)</td></tr>
<tr class="separator:gabbfb393dffbb0652bbd581302f4de609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7009cc550412874444d1d519b0b56b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7009cc550412874444d1d519b0b56b07">__HAL_RCC_UART5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa262a377df74022c856e00a3bce266">RCC_APB1LRSTR_UART5RST</a>)</td></tr>
<tr class="separator:ga7009cc550412874444d1d519b0b56b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">__HAL_RCC_I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga93748a56a8f00ebee947fca6f8a68697">RCC_APB1LRSTR_I2C1RST</a>)</td></tr>
<tr class="separator:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa8cc909b285813af86c253ec110356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2fa8cc909b285813af86c253ec110356">__HAL_RCC_I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdb9d24e6b0f38e8a30d665b0feaf6f">RCC_APB1LRSTR_I2C2RST</a>)</td></tr>
<tr class="separator:ga2fa8cc909b285813af86c253ec110356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383f01978613c3b08659efab5153b4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga383f01978613c3b08659efab5153b4b9">__HAL_RCC_I2C3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f550aa9f0b8df3954c3739df7daa59c">RCC_APB1LRSTR_I2C3RST</a>)</td></tr>
<tr class="separator:ga383f01978613c3b08659efab5153b4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8c5a752f83da738f47125c3d754fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6a8c5a752f83da738f47125c3d754fc9">__HAL_RCC_CEC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fececf49354c0d229a1b4906e36ebf8">RCC_APB1LRSTR_CECRST</a>)</td></tr>
<tr class="separator:ga6a8c5a752f83da738f47125c3d754fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7612487bb6026a54e42e9fe46fbd9c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7612487bb6026a54e42e9fe46fbd9c90">__HAL_RCC_DAC12_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f30e004b67d325f684c7ad66c5709d9">RCC_APB1LRSTR_DAC12RST</a>)</td></tr>
<tr class="separator:ga7612487bb6026a54e42e9fe46fbd9c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee4f925c087fe23254850891330c5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaeee4f925c087fe23254850891330c5b5">__HAL_RCC_UART7_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b060b002a54e715b74ea86f88197f28">RCC_APB1LRSTR_UART7RST</a>)</td></tr>
<tr class="separator:gaeee4f925c087fe23254850891330c5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb419c2b0ac65b965ccdba4645ef9ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabb419c2b0ac65b965ccdba4645ef9ff5">__HAL_RCC_UART8_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2498a7faa9301e04530e50bf2cfbdb0c">RCC_APB1LRSTR_UART8RST</a>)</td></tr>
<tr class="separator:gabb419c2b0ac65b965ccdba4645ef9ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17634ef4587b3247b81e73af7e0b32be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga17634ef4587b3247b81e73af7e0b32be">__HAL_RCC_CRS_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac64945ceb292b8ae0e2bc1a1e1bd08c7">RCC_APB1HRSTR_CRSRST</a>)</td></tr>
<tr class="separator:ga17634ef4587b3247b81e73af7e0b32be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36339b1b0b08a2faafbcfd7af3021f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae36339b1b0b08a2faafbcfd7af3021f4">__HAL_RCC_SWPMI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0025ecfca03ee95a4c9c34c1c914316">RCC_APB1HRSTR_SWPMIRST</a>)</td></tr>
<tr class="separator:gae36339b1b0b08a2faafbcfd7af3021f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037bf7392d6912aca9ad82fa90bb6197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga037bf7392d6912aca9ad82fa90bb6197">__HAL_RCC_OPAMP_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9278509eb52c2aa1f455594b1c0b15ac">RCC_APB1HRSTR_OPAMPRST</a>)</td></tr>
<tr class="separator:ga037bf7392d6912aca9ad82fa90bb6197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac433dc93cc9d7df37b9dc56825d67452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac433dc93cc9d7df37b9dc56825d67452">__HAL_RCC_MDIOS_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac24771e4ed218724cc238aef0fc27012">RCC_APB1HRSTR_MDIOSRST</a>)</td></tr>
<tr class="separator:gac433dc93cc9d7df37b9dc56825d67452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed526041543102b96f321df46ba3a8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaed526041543102b96f321df46ba3a8df">__HAL_RCC_FDCAN_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga768b38ad57d28cc86b51ea9c557d652b">RCC_APB1HRSTR_FDCANRST</a>)</td></tr>
<tr class="separator:gaed526041543102b96f321df46ba3a8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8788da8c644ad0cc54912baede7d49b4">__HAL_RCC_APB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x405730F3U)  /* Resets <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>, <a class="el" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>, <a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>, <a class="el" href="group___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</a>, UART9, USART10, <a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>, <a class="el" href="group___peripheral__declaration.html#ga2a2e6edef68cfe1946f39a5033da2301">SPI4</a>, <a class="el" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM15..TIM17</a>, <a class="el" href="group___peripheral__declaration.html#ga5e676c061e19ced149b7c6de6b8985e5">SPI5</a>, <a class="el" href="group___peripheral__declaration.html#gaa878b214698fcf74a3268d07562abbb2">SAI1</a> and DFSDM1 */</td></tr>
<tr class="memdesc:ga8788da8c644ad0cc54912baede7d49b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release the APB2 peripheral reset.  <br /></td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423d6a52fa42423119844e4a7d68c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac423d6a52fa42423119844e4a7d68c7b">__HAL_RCC_TIM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>)</td></tr>
<tr class="separator:gac423d6a52fa42423119844e4a7d68c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec722f05fbf534feb64a767b1bac1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabec722f05fbf534feb64a767b1bac1ba">__HAL_RCC_TIM8_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca">RCC_APB2RSTR_TIM8RST</a>)</td></tr>
<tr class="separator:gabec722f05fbf534feb64a767b1bac1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">__HAL_RCC_USART1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>)</td></tr>
<tr class="separator:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36242e7bdc7abbbdc33c06e72c4b45c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga36242e7bdc7abbbdc33c06e72c4b45c7">__HAL_RCC_USART6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>)</td></tr>
<tr class="separator:ga36242e7bdc7abbbdc33c06e72c4b45c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">__HAL_RCC_SPI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>)</td></tr>
<tr class="separator:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79eef5116f30b60d64a7ef5bce8fca05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga79eef5116f30b60d64a7ef5bce8fca05">__HAL_RCC_SPI4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>)</td></tr>
<tr class="separator:ga79eef5116f30b60d64a7ef5bce8fca05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff60b9ea69452692f5d15054cf45c0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaff60b9ea69452692f5d15054cf45c0d5">__HAL_RCC_TIM15_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf">RCC_APB2RSTR_TIM15RST</a>)</td></tr>
<tr class="separator:gaff60b9ea69452692f5d15054cf45c0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cdf6a4295cfb02eae6a70aecf2e3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee">__HAL_RCC_TIM16_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">RCC_APB2RSTR_TIM16RST</a>)</td></tr>
<tr class="separator:ga08cdf6a4295cfb02eae6a70aecf2e3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829f154bfefa2317311c97650f1264aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga829f154bfefa2317311c97650f1264aa">__HAL_RCC_TIM17_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">RCC_APB2RSTR_TIM17RST</a>)</td></tr>
<tr class="separator:ga829f154bfefa2317311c97650f1264aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac704a83b1296914d004b6c915758eaeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac704a83b1296914d004b6c915758eaeb">__HAL_RCC_SPI5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe">RCC_APB2RSTR_SPI5RST</a>)</td></tr>
<tr class="separator:gac704a83b1296914d004b6c915758eaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08adabe36014364464e61606606e184d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga08adabe36014364464e61606606e184d">__HAL_RCC_SAI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d8a170e7d5198bcb82b35af0e38395">RCC_APB2RSTR_SAI1RST</a>)</td></tr>
<tr class="separator:ga08adabe36014364464e61606606e184d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145e3e9e6051bd665ab278f90ef7e406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga145e3e9e6051bd665ab278f90ef7e406">__HAL_RCC_DFSDM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e904d6b2af48c90a58096728d034de">RCC_APB2RSTR_DFSDM1RST</a>)</td></tr>
<tr class="separator:ga145e3e9e6051bd665ab278f90ef7e406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae1e413d623154942d5bbe89769161ece">__HAL_RCC_APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00U)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1857f223177c9548ce1bae9753e0a7b4">__HAL_RCC_TIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>)</td></tr>
<tr class="separator:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb65ddc0b32886b140d71e252dc4727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1eb65ddc0b32886b140d71e252dc4727">__HAL_RCC_TIM8_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca">RCC_APB2RSTR_TIM8RST</a>)</td></tr>
<tr class="separator:ga1eb65ddc0b32886b140d71e252dc4727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243061674e38d05d222697046d43813a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga243061674e38d05d222697046d43813a">__HAL_RCC_USART1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>)</td></tr>
<tr class="separator:ga243061674e38d05d222697046d43813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b60ae1fd712732bea57de27f79a20d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6b60ae1fd712732bea57de27f79a20d3">__HAL_RCC_USART6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>)</td></tr>
<tr class="separator:ga6b60ae1fd712732bea57de27f79a20d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad7b4bc8c8a9146529a175c45eecf25e5">__HAL_RCC_SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>)</td></tr>
<tr class="separator:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac40732e63db2fff9e31d57b841c633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8ac40732e63db2fff9e31d57b841c633">__HAL_RCC_SPI4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>)</td></tr>
<tr class="separator:ga8ac40732e63db2fff9e31d57b841c633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3e73be86af6fa124bbd5447b732de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2a3e73be86af6fa124bbd5447b732de4">__HAL_RCC_TIM15_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf">RCC_APB2RSTR_TIM15RST</a>)</td></tr>
<tr class="separator:ga2a3e73be86af6fa124bbd5447b732de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccce3b7168e4357d179cb5c978a7bfe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaccce3b7168e4357d179cb5c978a7bfe6">__HAL_RCC_TIM16_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">RCC_APB2RSTR_TIM16RST</a>)</td></tr>
<tr class="separator:gaccce3b7168e4357d179cb5c978a7bfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ebe709fd10e1594c70752a05644a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga48ebe709fd10e1594c70752a05644a85">__HAL_RCC_TIM17_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">RCC_APB2RSTR_TIM17RST</a>)</td></tr>
<tr class="separator:ga48ebe709fd10e1594c70752a05644a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa4ac19e4880063de6fe38ec07ef993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaffa4ac19e4880063de6fe38ec07ef993">__HAL_RCC_SPI5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe">RCC_APB2RSTR_SPI5RST</a>)</td></tr>
<tr class="separator:gaffa4ac19e4880063de6fe38ec07ef993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f43cdb59c0bf2f5315ff8a576db05ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6f43cdb59c0bf2f5315ff8a576db05ef">__HAL_RCC_SAI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d8a170e7d5198bcb82b35af0e38395">RCC_APB2RSTR_SAI1RST</a>)</td></tr>
<tr class="separator:ga6f43cdb59c0bf2f5315ff8a576db05ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be678fc18675f06ee7dc84c96d5c10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6be678fc18675f06ee7dc84c96d5c10c">__HAL_RCC_DFSDM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e904d6b2af48c90a58096728d034de">RCC_APB2RSTR_DFSDM1RST</a>)</td></tr>
<tr class="separator:ga6be678fc18675f06ee7dc84c96d5c10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f753ddb995e36a2c2751da62833c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa2f753ddb995e36a2c2751da62833c2d">__HAL_RCC_APB4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR = 0x0420DEAAU)  /* Resets <a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>, <a class="el" href="group___peripheral__declaration.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9">LPUART1</a>, <a class="el" href="group___peripheral__declaration.html#ga0f05da7f4b924ab39c1f8afcea225074">SPI6</a>, <a class="el" href="group___peripheral__declaration.html#ga6ad965bc77e04c8f4d47d8867f2b75d8">I2C4</a>, <a class="el" href="group___peripheral__declaration.html#ga3c56f7e6bb311c39cb40ade8a4bbb8d2">LPTIM2..LPTIM5</a>, <a class="el" href="group___peripheral__declaration.html#ga2a4291d53733ac0cb4fcd68b5b822455">COMP12</a>, VREF, <a class="el" href="group___peripheral__declaration.html#ga71002fa701ad9979a90e8c381a9cf183">SAI4</a> and DTS */</td></tr>
<tr class="memdesc:gaa2f753ddb995e36a2c2751da62833c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release the APB4 peripheral reset.  <br /></td></tr>
<tr class="separator:gaa2f753ddb995e36a2c2751da62833c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143ff27d8f59a39732efd79539e3765a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga143ff27d8f59a39732efd79539e3765a">__HAL_RCC_SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga292d12931d824f118609398e078b510d">RCC_APB4RSTR_SYSCFGRST</a>)</td></tr>
<tr class="separator:ga143ff27d8f59a39732efd79539e3765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae490f9c0107ca58b2881ee5237653076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae490f9c0107ca58b2881ee5237653076">__HAL_RCC_LPUART1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d4262d41ee6c125ce3a610a5e131ebe">RCC_APB4RSTR_LPUART1RST</a>)</td></tr>
<tr class="separator:gae490f9c0107ca58b2881ee5237653076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c63279f892ce515d74ee8facfee1345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3c63279f892ce515d74ee8facfee1345">__HAL_RCC_SPI6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1234afb0749a7194a0f2b96927343d">RCC_APB4RSTR_SPI6RST</a>)</td></tr>
<tr class="separator:ga3c63279f892ce515d74ee8facfee1345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced9e506d046565160936d9c9dd99270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaced9e506d046565160936d9c9dd99270">__HAL_RCC_I2C4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6515be40da1944cfc79d948960a241e">RCC_APB4RSTR_I2C4RST</a>)</td></tr>
<tr class="separator:gaced9e506d046565160936d9c9dd99270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaeb34a2efd7f91b417eee60045579fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafaeb34a2efd7f91b417eee60045579fe">__HAL_RCC_LPTIM2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1994663467d1eba6007b4fa7704ac025">RCC_APB4RSTR_LPTIM2RST</a>)</td></tr>
<tr class="separator:gafaeb34a2efd7f91b417eee60045579fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f72dd7e26af888a3e9d5ea861c87113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7f72dd7e26af888a3e9d5ea861c87113">__HAL_RCC_LPTIM3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae76022db46bb85d9ead912151189c377">RCC_APB4RSTR_LPTIM3RST</a>)</td></tr>
<tr class="separator:ga7f72dd7e26af888a3e9d5ea861c87113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga830e19f51e822adef788129e05aac694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga830e19f51e822adef788129e05aac694">__HAL_RCC_COMP12_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga81609f8b83105aedb3474e4b46bd2c06">RCC_APB4RSTR_COMP12RST</a>)</td></tr>
<tr class="separator:ga830e19f51e822adef788129e05aac694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680ee80cebdcf3e1c79b59d22656ddbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga680ee80cebdcf3e1c79b59d22656ddbc">__HAL_RCC_VREF_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga930686352817988966844aff1fc8c10d">RCC_APB4RSTR_VREFRST</a>)</td></tr>
<tr class="separator:ga680ee80cebdcf3e1c79b59d22656ddbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdb8e62485525ac1ec078a9174e9c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaccdb8e62485525ac1ec078a9174e9c43">__HAL_RCC_APB4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR = 0x00U)</td></tr>
<tr class="separator:gaccdb8e62485525ac1ec078a9174e9c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga56de80d50f5ab276ebdeee16a0e2a31b">__HAL_RCC_SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga292d12931d824f118609398e078b510d">RCC_APB4RSTR_SYSCFGRST</a>)</td></tr>
<tr class="separator:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2353b603aec972b0bc0afa52ce78ad42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2353b603aec972b0bc0afa52ce78ad42">__HAL_RCC_LPUART1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d4262d41ee6c125ce3a610a5e131ebe">RCC_APB4RSTR_LPUART1RST</a>)</td></tr>
<tr class="separator:ga2353b603aec972b0bc0afa52ce78ad42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8c017d7fa2e91725be59bd017ae940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadc8c017d7fa2e91725be59bd017ae940">__HAL_RCC_SPI6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1234afb0749a7194a0f2b96927343d">RCC_APB4RSTR_SPI6RST</a>)</td></tr>
<tr class="separator:gadc8c017d7fa2e91725be59bd017ae940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97aa6b28e75f886f4aaf4a928423ba6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga97aa6b28e75f886f4aaf4a928423ba6b">__HAL_RCC_I2C4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6515be40da1944cfc79d948960a241e">RCC_APB4RSTR_I2C4RST</a>)</td></tr>
<tr class="separator:ga97aa6b28e75f886f4aaf4a928423ba6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d7026280dfc8ef6c58f573412c3c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga55d7026280dfc8ef6c58f573412c3c4a">__HAL_RCC_LPTIM2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1994663467d1eba6007b4fa7704ac025">RCC_APB4RSTR_LPTIM2RST</a>)</td></tr>
<tr class="separator:ga55d7026280dfc8ef6c58f573412c3c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9be6ebd880ff54875f7cad38777528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaca9be6ebd880ff54875f7cad38777528">__HAL_RCC_LPTIM3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae76022db46bb85d9ead912151189c377">RCC_APB4RSTR_LPTIM3RST</a>)</td></tr>
<tr class="separator:gaca9be6ebd880ff54875f7cad38777528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2dbcf6d9afe303b6c8bf355f9e0a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5b2dbcf6d9afe303b6c8bf355f9e0a78">__HAL_RCC_COMP12_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga81609f8b83105aedb3474e4b46bd2c06">RCC_APB4RSTR_COMP12RST</a>)</td></tr>
<tr class="separator:ga5b2dbcf6d9afe303b6c8bf355f9e0a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0325ef9d7f6366680213c6842ec2281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf0325ef9d7f6366680213c6842ec2281">__HAL_RCC_VREF_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4RSTR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga930686352817988966844aff1fc8c10d">RCC_APB4RSTR_VREFRST</a>)</td></tr>
<tr class="separator:gaf0325ef9d7f6366680213c6842ec2281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527ed7b397149fd6fc69d281ce39f8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga527ed7b397149fd6fc69d281ce39f8d8">__HAL_RCC_MDMA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga36b33afed46f88235af350e81bdec692">RCC_AHB3LPENR_MDMALPEN</a>))</td></tr>
<tr class="memdesc:ga527ed7b397149fd6fc69d281ce39f8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga527ed7b397149fd6fc69d281ce39f8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa223ffa1ab2f096cbadc67d6230f25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafa223ffa1ab2f096cbadc67d6230f25b">__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0675389f4b944b7b68e2be0d13d3bd">RCC_AHB3LPENR_DMA2DLPEN</a>))</td></tr>
<tr class="separator:gafa223ffa1ab2f096cbadc67d6230f25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48733d5087a91250ee7248adc6b835b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga48733d5087a91250ee7248adc6b835b2">__HAL_RCC_FLASH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6e0daaec4f4f797f35a5ebed4b65639">RCC_AHB3LPENR_FLASHLPEN</a>))</td></tr>
<tr class="separator:ga48733d5087a91250ee7248adc6b835b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387cf373f0b77ef8d434a3a6f93bbd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga387cf373f0b77ef8d434a3a6f93bbd11">__HAL_RCC_FMC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>))</td></tr>
<tr class="separator:ga387cf373f0b77ef8d434a3a6f93bbd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864140e8659290a56eea3230bbb2ecc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga864140e8659290a56eea3230bbb2ecc2">__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ab45f9c4bc5e942dafa0020d4d6e1f">RCC_AHB3LPENR_SDMMC1LPEN</a>))</td></tr>
<tr class="separator:ga864140e8659290a56eea3230bbb2ecc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b8b55871660e1453c9a1cba26bbe16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga34b8b55871660e1453c9a1cba26bbe16">__HAL_RCC_DTCM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf1480a585b6b2bdc43c5a01633684a">RCC_AHB3LPENR_DTCM1LPEN</a>))</td></tr>
<tr class="separator:ga34b8b55871660e1453c9a1cba26bbe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc02075039fec54004eb8d44b6a25f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacc02075039fec54004eb8d44b6a25f40">__HAL_RCC_DTCM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga40f3c3e928d620073e3e6bef6b247503">RCC_AHB3LPENR_DTCM2LPEN</a>))</td></tr>
<tr class="separator:gacc02075039fec54004eb8d44b6a25f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5213b8591abbf0de732b8531e35221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafb5213b8591abbf0de732b8531e35221">__HAL_RCC_ITCM_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7dd3e2be4da9d1bdeecac60b13b2b66">RCC_AHB3LPENR_ITCMLPEN</a>))</td></tr>
<tr class="separator:gafb5213b8591abbf0de732b8531e35221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1615c5c7ca332bb42e6874ddf4adfe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab1615c5c7ca332bb42e6874ddf4adfe1">__HAL_RCC_AXISRAM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (RCC_AHB3LPENR_AXISRAM1LPEN))</td></tr>
<tr class="separator:gab1615c5c7ca332bb42e6874ddf4adfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde32128bda5f711dc59922d4e8fa10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafde32128bda5f711dc59922d4e8fa10d">__HAL_RCC_D1SRAM1_CLK_SLEEP_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___exported___macros.html#gab1615c5c7ca332bb42e6874ddf4adfe1">__HAL_RCC_AXISRAM1_CLK_SLEEP_ENABLE</a>  /* For backward compatibility */</td></tr>
<tr class="separator:gafde32128bda5f711dc59922d4e8fa10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac8a7117cbc4d03c18e6b3817c2dde1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0ac8a7117cbc4d03c18e6b3817c2dde1">__HAL_RCC_MDMA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga36b33afed46f88235af350e81bdec692">RCC_AHB3LPENR_MDMALPEN</a>))</td></tr>
<tr class="separator:ga0ac8a7117cbc4d03c18e6b3817c2dde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987769071231aca8feb402621a72d69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga987769071231aca8feb402621a72d69d">__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0675389f4b944b7b68e2be0d13d3bd">RCC_AHB3LPENR_DMA2DLPEN</a>))</td></tr>
<tr class="separator:ga987769071231aca8feb402621a72d69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929bb0b8ae2f4da5481d73f265cacce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga929bb0b8ae2f4da5481d73f265cacce0">__HAL_RCC_FLASH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6e0daaec4f4f797f35a5ebed4b65639">RCC_AHB3LPENR_FLASHLPEN</a>))</td></tr>
<tr class="separator:ga929bb0b8ae2f4da5481d73f265cacce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5acf19e24d90165eb5bd6bee84f5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6b5acf19e24d90165eb5bd6bee84f5be">__HAL_RCC_FMC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>))</td></tr>
<tr class="separator:ga6b5acf19e24d90165eb5bd6bee84f5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe72608d1927f58cffdec6c56c51f002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabe72608d1927f58cffdec6c56c51f002">__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ab45f9c4bc5e942dafa0020d4d6e1f">RCC_AHB3LPENR_SDMMC1LPEN</a>))</td></tr>
<tr class="separator:gabe72608d1927f58cffdec6c56c51f002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f27a00f4e5d25cf14a70a6819c985b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0f27a00f4e5d25cf14a70a6819c985b8">__HAL_RCC_DTCM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf1480a585b6b2bdc43c5a01633684a">RCC_AHB3LPENR_DTCM1LPEN</a>))</td></tr>
<tr class="separator:ga0f27a00f4e5d25cf14a70a6819c985b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf146cdadd9f1a4dd7ce42493eb7a61b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf146cdadd9f1a4dd7ce42493eb7a61b6">__HAL_RCC_DTCM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga40f3c3e928d620073e3e6bef6b247503">RCC_AHB3LPENR_DTCM2LPEN</a>))</td></tr>
<tr class="separator:gaf146cdadd9f1a4dd7ce42493eb7a61b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b7a67f51facccf07e2fb653d5a1292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga73b7a67f51facccf07e2fb653d5a1292">__HAL_RCC_ITCM_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7dd3e2be4da9d1bdeecac60b13b2b66">RCC_AHB3LPENR_ITCMLPEN</a>))</td></tr>
<tr class="separator:ga73b7a67f51facccf07e2fb653d5a1292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2259e9075e553b5e64ad82c2b822a7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2259e9075e553b5e64ad82c2b822a7c5">__HAL_RCC_AXISRAM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~ (RCC_AHB3LPENR_AXISRAM1LPEN))</td></tr>
<tr class="separator:ga2259e9075e553b5e64ad82c2b822a7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b194c07dfae0174e34a18d0922484d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga78b194c07dfae0174e34a18d0922484d">__HAL_RCC_D1SRAM1_CLK_SLEEP_DISABLE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga2259e9075e553b5e64ad82c2b822a7c5">__HAL_RCC_AXISRAM1_CLK_SLEEP_DISABLE</a>      /* For backward compatibility */</td></tr>
<tr class="separator:ga78b194c07dfae0174e34a18d0922484d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d931934bb3e3f9f6e42c496800a364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae1d931934bb3e3f9f6e42c496800a364">__HAL_RCC_MDMA_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36b33afed46f88235af350e81bdec692">RCC_AHB3LPENR_MDMALPEN</a>)    != 0U)</td></tr>
<tr class="memdesc:gae1d931934bb3e3f9f6e42c496800a364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB3 peripheral clock during Low Poser (Sleep) mode.  <br /></td></tr>
<tr class="separator:gae1d931934bb3e3f9f6e42c496800a364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8b096901cdeeeccac9c39b1c6753cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5e8b096901cdeeeccac9c39b1c6753cd">__HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef0675389f4b944b7b68e2be0d13d3bd">RCC_AHB3LPENR_DMA2DLPEN</a>)   != 0U)</td></tr>
<tr class="separator:ga5e8b096901cdeeeccac9c39b1c6753cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa385b298d6125a8dc4fd3b49e23f0d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa385b298d6125a8dc4fd3b49e23f0d26">__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6e0daaec4f4f797f35a5ebed4b65639">RCC_AHB3LPENR_FLASHLPEN</a>)   != 0U)</td></tr>
<tr class="separator:gaa385b298d6125a8dc4fd3b49e23f0d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c04810c9a18c1a80f14361b3c421c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga48c04810c9a18c1a80f14361b3c421c6">__HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>)     != 0U)</td></tr>
<tr class="separator:ga48c04810c9a18c1a80f14361b3c421c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8669fae9cd9180844501db82f72f3b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8669fae9cd9180844501db82f72f3b4f">__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ab45f9c4bc5e942dafa0020d4d6e1f">RCC_AHB3LPENR_SDMMC1LPEN</a>)  != 0U)</td></tr>
<tr class="separator:ga8669fae9cd9180844501db82f72f3b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816617af01b59bfd6e8c5f42b72233fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga816617af01b59bfd6e8c5f42b72233fa">__HAL_RCC_DTCM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf1480a585b6b2bdc43c5a01633684a">RCC_AHB3LPENR_DTCM1LPEN</a>)   != 0U)</td></tr>
<tr class="separator:ga816617af01b59bfd6e8c5f42b72233fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8fff00a0e0a80f2b4f48a41c42d4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3b8fff00a0e0a80f2b4f48a41c42d4f1">__HAL_RCC_DTCM2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40f3c3e928d620073e3e6bef6b247503">RCC_AHB3LPENR_DTCM2LPEN</a>)   != 0U)</td></tr>
<tr class="separator:ga3b8fff00a0e0a80f2b4f48a41c42d4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc37d35d33af3f4f3967ba5100ebfc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacc37d35d33af3f4f3967ba5100ebfc8d">__HAL_RCC_ITCM_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7dd3e2be4da9d1bdeecac60b13b2b66">RCC_AHB3LPENR_ITCMLPEN</a>)    != 0U)</td></tr>
<tr class="separator:gacc37d35d33af3f4f3967ba5100ebfc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4fa89d88c9fcb245cf9951532350da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabb4fa89d88c9fcb245cf9951532350da">__HAL_RCC_AXISRAM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; RCC_AHB3LPENR_AXISRAM1LPEN) != 0U)</td></tr>
<tr class="separator:gabb4fa89d88c9fcb245cf9951532350da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25dd2ce45cc50a194ffac5b037d76a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa25dd2ce45cc50a194ffac5b037d76a8">__HAL_RCC_MDMA_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36b33afed46f88235af350e81bdec692">RCC_AHB3LPENR_MDMALPEN</a>)    == 0U)</td></tr>
<tr class="separator:gaa25dd2ce45cc50a194ffac5b037d76a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2e91a84b9316eb88d75348fffe3852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabd2e91a84b9316eb88d75348fffe3852">__HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef0675389f4b944b7b68e2be0d13d3bd">RCC_AHB3LPENR_DMA2DLPEN</a>)   == 0U)</td></tr>
<tr class="separator:gabd2e91a84b9316eb88d75348fffe3852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4695f616857083134141c3cd2e4a70fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4695f616857083134141c3cd2e4a70fb">__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6e0daaec4f4f797f35a5ebed4b65639">RCC_AHB3LPENR_FLASHLPEN</a>)   == 0U)</td></tr>
<tr class="separator:ga4695f616857083134141c3cd2e4a70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0219202590eeb28176221cfdfdb0a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab0219202590eeb28176221cfdfdb0a36">__HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>)     == 0U)</td></tr>
<tr class="separator:gab0219202590eeb28176221cfdfdb0a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b41f06ce1b40fd1e0481be7e364e6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8b41f06ce1b40fd1e0481be7e364e6f6">__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ab45f9c4bc5e942dafa0020d4d6e1f">RCC_AHB3LPENR_SDMMC1LPEN</a>)  == 0U)</td></tr>
<tr class="separator:ga8b41f06ce1b40fd1e0481be7e364e6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5686775d5257bb3143b991dfbbf70efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5686775d5257bb3143b991dfbbf70efb">__HAL_RCC_DTCM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf1480a585b6b2bdc43c5a01633684a">RCC_AHB3LPENR_DTCM1LPEN</a>)   == 0U)</td></tr>
<tr class="separator:ga5686775d5257bb3143b991dfbbf70efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a57ca9ab0c284c40f98ecda6d5ae0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf8a57ca9ab0c284c40f98ecda6d5ae0e">__HAL_RCC_DTCM2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40f3c3e928d620073e3e6bef6b247503">RCC_AHB3LPENR_DTCM2LPEN</a>)   == 0U)</td></tr>
<tr class="separator:gaf8a57ca9ab0c284c40f98ecda6d5ae0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d58397078cade84c900e152e1a59417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2d58397078cade84c900e152e1a59417">__HAL_RCC_ITCM_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7dd3e2be4da9d1bdeecac60b13b2b66">RCC_AHB3LPENR_ITCMLPEN</a>)    == 0U)</td></tr>
<tr class="separator:ga2d58397078cade84c900e152e1a59417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec9e224ba424f7b02fc742b50484d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaec9e224ba424f7b02fc742b50484d18">__HAL_RCC_AXISRAM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; RCC_AHB3LPENR_AXISRAML1PEN) == 0U)</td></tr>
<tr class="separator:gaaec9e224ba424f7b02fc742b50484d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e4d004285fe009bc4e5d33e13af61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga568e4d004285fe009bc4e5d33e13af61">__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="memdesc:ga568e4d004285fe009bc4e5d33e13af61"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga568e4d004285fe009bc4e5d33e13af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c048816a705de87bb5fd3ce4003a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga16c048816a705de87bb5fd3ce4003a82">__HAL_RCC_DMA2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga16c048816a705de87bb5fd3ce4003a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7336fd2924664e2428c5f04a1fa75ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7336fd2924664e2428c5f04a1fa75ce8">__HAL_RCC_ADC12_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12bd98007b35c11c4dc386e3da227d03">RCC_AHB1LPENR_ADC12LPEN</a>))</td></tr>
<tr class="separator:ga7336fd2924664e2428c5f04a1fa75ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53609690b72e5b0177fda3a5ea7887d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac53609690b72e5b0177fda3a5ea7887d">__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga37d5a6a79753d21877a1c3d3120d5a47">RCC_AHB1LPENR_USB1OTGHSLPEN</a>))</td></tr>
<tr class="separator:gac53609690b72e5b0177fda3a5ea7887d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96a7ad0a8f234de3bf493b8b94b6da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab96a7ad0a8f234de3bf493b8b94b6da8">__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6f264916e416c50b445571b4a769c">RCC_AHB1LPENR_USB1OTGHSULPILPEN</a>))</td></tr>
<tr class="separator:gab96a7ad0a8f234de3bf493b8b94b6da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8786d21490439ef0564edff087203245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8786d21490439ef0564edff087203245">__HAL_RCC_DMA1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:ga8786d21490439ef0564edff087203245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af5c50e1a578bcc17c9514c5ab976c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6af5c50e1a578bcc17c9514c5ab976c9">__HAL_RCC_DMA2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga6af5c50e1a578bcc17c9514c5ab976c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648fe32985a490feaf13406d49cbb2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga648fe32985a490feaf13406d49cbb2c3">__HAL_RCC_ADC12_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12bd98007b35c11c4dc386e3da227d03">RCC_AHB1LPENR_ADC12LPEN</a>))</td></tr>
<tr class="separator:ga648fe32985a490feaf13406d49cbb2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca89ff50d50b87d715c9aaf57a18efd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaca89ff50d50b87d715c9aaf57a18efd3">__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga37d5a6a79753d21877a1c3d3120d5a47">RCC_AHB1LPENR_USB1OTGHSLPEN</a>))</td></tr>
<tr class="separator:gaca89ff50d50b87d715c9aaf57a18efd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a673b52ba1ef37b7d178c2e88dab7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga35a673b52ba1ef37b7d178c2e88dab7a">__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6f264916e416c50b445571b4a769c">RCC_AHB1LPENR_USB1OTGHSULPILPEN</a>))</td></tr>
<tr class="separator:ga35a673b52ba1ef37b7d178c2e88dab7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2840d82c5565e7690a69a6848fa50fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2840d82c5565e7690a69a6848fa50fea">__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))          != 0U)</td></tr>
<tr class="memdesc:ga2840d82c5565e7690a69a6848fa50fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB1 peripheral clock during Low Poser (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga2840d82c5565e7690a69a6848fa50fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd54b2e17f88a7dbf9f3d30c728d8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaffd54b2e17f88a7dbf9f3d30c728d8f1">__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))          != 0U)</td></tr>
<tr class="separator:gaffd54b2e17f88a7dbf9f3d30c728d8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfd31147f3f7e34f8a865f7c9acc9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaacfd31147f3f7e34f8a865f7c9acc9c8">__HAL_RCC_ADC12_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12bd98007b35c11c4dc386e3da227d03">RCC_AHB1LPENR_ADC12LPEN</a>))         != 0U)</td></tr>
<tr class="separator:gaacfd31147f3f7e34f8a865f7c9acc9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e69a2906c969125f8038ae44c3fc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga17e69a2906c969125f8038ae44c3fc06">__HAL_RCC_USB1_OTG_HS_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga37d5a6a79753d21877a1c3d3120d5a47">RCC_AHB1LPENR_USB1OTGHSLPEN</a>))     != 0U)</td></tr>
<tr class="separator:ga17e69a2906c969125f8038ae44c3fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa009ac7dc7938194c7bee96502fdced2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa009ac7dc7938194c7bee96502fdced2">__HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6f264916e416c50b445571b4a769c">RCC_AHB1LPENR_USB1OTGHSULPILPEN</a>)) != 0U)</td></tr>
<tr class="separator:gaa009ac7dc7938194c7bee96502fdced2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b14fe76c4661619636fcdf08e2a874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac5b14fe76c4661619636fcdf08e2a874">__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))          == 0U)</td></tr>
<tr class="separator:gac5b14fe76c4661619636fcdf08e2a874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e3ef7b34fec8e351c0d35a0c0b914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaef7e3ef7b34fec8e351c0d35a0c0b914">__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))          == 0U)</td></tr>
<tr class="separator:gaef7e3ef7b34fec8e351c0d35a0c0b914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40601b803ae6495021ee70a608aad45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf40601b803ae6495021ee70a608aad45">__HAL_RCC_ADC12_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12bd98007b35c11c4dc386e3da227d03">RCC_AHB1LPENR_ADC12LPEN</a>))         == 0U)</td></tr>
<tr class="separator:gaf40601b803ae6495021ee70a608aad45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44134ce70f9ef101f60e465c6a205ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga44134ce70f9ef101f60e465c6a205ba6">__HAL_RCC_USB1_OTG_HS_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga37d5a6a79753d21877a1c3d3120d5a47">RCC_AHB1LPENR_USB1OTGHSLPEN</a>))     == 0U)</td></tr>
<tr class="separator:ga44134ce70f9ef101f60e465c6a205ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9246214e057bc8254d415b3d85b6039c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9246214e057bc8254d415b3d85b6039c">__HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6f264916e416c50b445571b4a769c">RCC_AHB1LPENR_USB1OTGHSULPILPEN</a>)) == 0U)</td></tr>
<tr class="separator:ga9246214e057bc8254d415b3d85b6039c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fa397bcd717325032e3425fd424988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf6fa397bcd717325032e3425fd424988">__HAL_RCC_DCMI_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ec4f41dcfdedeedef75a64ec65863a">RCC_AHB2LPENR_DCMILPEN</a>))</td></tr>
<tr class="memdesc:gaf6fa397bcd717325032e3425fd424988"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:gaf6fa397bcd717325032e3425fd424988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ec704e7309312630b3a572fb6f8856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga03ec704e7309312630b3a572fb6f8856">__HAL_RCC_RNG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>))</td></tr>
<tr class="separator:ga03ec704e7309312630b3a572fb6f8856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6517155182446b08768d9b04d999109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa6517155182446b08768d9b04d999109">__HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c54345ef6b0fa064e98408f8a236ff3">RCC_AHB2LPENR_SDMMC2LPEN</a>))</td></tr>
<tr class="separator:gaa6517155182446b08768d9b04d999109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87889c93ead3c6df30a6245a0452c6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga87889c93ead3c6df30a6245a0452c6c1">__HAL_RCC_AHBSRAM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (RCC_AHB2LPENR_AHBSRAM1LPEN))</td></tr>
<tr class="separator:ga87889c93ead3c6df30a6245a0452c6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99a20c212073269549d84bcb46db552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf99a20c212073269549d84bcb46db552">__HAL_RCC_AHBSRAM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (RCC_AHB2LPENR_AHBSRAM2LPEN))</td></tr>
<tr class="separator:gaf99a20c212073269549d84bcb46db552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79206abe44d6019725e0c0240ec46778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga79206abe44d6019725e0c0240ec46778">__HAL_RCC_DCMI_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ec4f41dcfdedeedef75a64ec65863a">RCC_AHB2LPENR_DCMILPEN</a>))</td></tr>
<tr class="separator:ga79206abe44d6019725e0c0240ec46778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae85e4ea41a2b365ee27c459ddcb9a3a1">__HAL_RCC_RNG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>))</td></tr>
<tr class="separator:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6858d94090ebde724466b3208505aa18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6858d94090ebde724466b3208505aa18">__HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c54345ef6b0fa064e98408f8a236ff3">RCC_AHB2LPENR_SDMMC2LPEN</a>))</td></tr>
<tr class="separator:ga6858d94090ebde724466b3208505aa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ab0f05dc3d2e6494f8f33a1b20e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga06ab0f05dc3d2e6494f8f33a1b20e0af">__HAL_RCC_AHBSRAM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~ (RCC_AHB2LPENR_AHBSRAM1LPEN))</td></tr>
<tr class="separator:ga06ab0f05dc3d2e6494f8f33a1b20e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc915e334b12654dbee1293a1f422afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafc915e334b12654dbee1293a1f422afe">__HAL_RCC_AHBSRAM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~ (RCC_AHB2LPENR_AHBSRAM2LPEN))</td></tr>
<tr class="separator:gafc915e334b12654dbee1293a1f422afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddec13decdd551aa0a332fb7ca606dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7ddec13decdd551aa0a332fb7ca606dc">__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ec4f41dcfdedeedef75a64ec65863a">RCC_AHB2LPENR_DCMILPEN</a>))    != 0U)</td></tr>
<tr class="memdesc:ga7ddec13decdd551aa0a332fb7ca606dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB2 peripheral clock during Low Poser (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga7ddec13decdd551aa0a332fb7ca606dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga536dc31ed0e24ad8b82f5b8c2a920b42">__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>))     != 0U)</td></tr>
<tr class="separator:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17855a8d94f794a26b7e552f98761bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga17855a8d94f794a26b7e552f98761bdb">__HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c54345ef6b0fa064e98408f8a236ff3">RCC_AHB2LPENR_SDMMC2LPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga17855a8d94f794a26b7e552f98761bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a227ce9c4d9dd6572f737a35093452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab2a227ce9c4d9dd6572f737a35093452">__HAL_RCC_AHBSRAM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_AHBSRAM1LPEN)) != 0U)</td></tr>
<tr class="separator:gab2a227ce9c4d9dd6572f737a35093452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a8946f61c7e631f44c04f745256263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga73a8946f61c7e631f44c04f745256263">__HAL_RCC_AHBSRAM2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_AHBSRAM2LPEN)) != 0U)</td></tr>
<tr class="separator:ga73a8946f61c7e631f44c04f745256263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55238f2da587a7e788ad56c9f4015eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga55238f2da587a7e788ad56c9f4015eb0">__HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ec4f41dcfdedeedef75a64ec65863a">RCC_AHB2LPENR_DCMILPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga55238f2da587a7e788ad56c9f4015eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b5c1c60774ca2af36591d897eb352b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac7b5c1c60774ca2af36591d897eb352b">__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>))     == 0U)</td></tr>
<tr class="separator:gac7b5c1c60774ca2af36591d897eb352b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e9992bd17add8476c9c78ab6fdf81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3e6e9992bd17add8476c9c78ab6fdf81">__HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c54345ef6b0fa064e98408f8a236ff3">RCC_AHB2LPENR_SDMMC2LPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga3e6e9992bd17add8476c9c78ab6fdf81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3b51afc877c3c070fee083d4b4b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga09e3b51afc877c3c070fee083d4b4b58">__HAL_RCC_AHBSRAM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_AHBSRAM1LPEN)) == 0U)</td></tr>
<tr class="separator:ga09e3b51afc877c3c070fee083d4b4b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa8207736e7fdf84282865b69879a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5aa8207736e7fdf84282865b69879a1b">__HAL_RCC_AHBSRAM2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_AHBSRAM2LPEN)) == 0U)</td></tr>
<tr class="separator:ga5aa8207736e7fdf84282865b69879a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8820b47bd3764e7cded76b9368460b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaff8820b47bd3764e7cded76b9368460b">__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c12b0bffc551c05249873cf623dd279">RCC_AHB4LPENR_GPIOALPEN</a>)</td></tr>
<tr class="memdesc:gaff8820b47bd3764e7cded76b9368460b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:gaff8820b47bd3764e7cded76b9368460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e718efc965ab07752cd865c3f33551a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0e718efc965ab07752cd865c3f33551a">__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0841c801db4a141c41a0edfdcd3b7e">RCC_AHB4LPENR_GPIOBLPEN</a>)</td></tr>
<tr class="separator:ga0e718efc965ab07752cd865c3f33551a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac62505cc695d985fcf18ca1fd2f1a421">__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac96e4f4e8e6a93b7b9275e37d280bab0">RCC_AHB4LPENR_GPIOCLPEN</a>)</td></tr>
<tr class="separator:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f04963ee5709230888d50574008372f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5f04963ee5709230888d50574008372f">__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2357e60f39808a1e1e34a1e30b92f5">RCC_AHB4LPENR_GPIODLPEN</a>)</td></tr>
<tr class="separator:ga5f04963ee5709230888d50574008372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d20464a11db42973a0cc6df21b0e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga18d20464a11db42973a0cc6df21b0e22">__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b961d4ec6da82f31ad1538496735da">RCC_AHB4LPENR_GPIOELPEN</a>)</td></tr>
<tr class="separator:ga18d20464a11db42973a0cc6df21b0e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac520a0043affccd819818a11b19523a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac520a0043affccd819818a11b19523a2">__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d2f2cbe3981661eedacd42bfaf35bb">RCC_AHB4LPENR_GPIOFLPEN</a>)</td></tr>
<tr class="separator:gac520a0043affccd819818a11b19523a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d4773e76bae0871b8dace747971fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab1d4773e76bae0871b8dace747971fc4">__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3758afdbce5362f1a0c1fe32ca2768ba">RCC_AHB4LPENR_GPIOGLPEN</a>)</td></tr>
<tr class="separator:gab1d4773e76bae0871b8dace747971fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3e9419b44e83ed1e6951801c390a69ad">__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419c161eb0ca6854d6a1b6b81a31a31">RCC_AHB4LPENR_GPIOHLPEN</a>)</td></tr>
<tr class="separator:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59e596f774910fdf675befd61ea83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4b59e596f774910fdf675befd61ea83b">__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e5e9e3ee1b2c91e570229ac05799911">RCC_AHB4LPENR_GPIOJLPEN</a>)</td></tr>
<tr class="separator:ga4b59e596f774910fdf675befd61ea83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c1d324cc316103d8e0ee35fe34ecec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae1c1d324cc316103d8e0ee35fe34ecec">__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a836c0dd6d5f86371fce354be71986f">RCC_AHB4LPENR_GPIOKLPEN</a>)</td></tr>
<tr class="separator:gae1c1d324cc316103d8e0ee35fe34ecec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0431377e09fdac4ad169bb3015f32e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad0431377e09fdac4ad169bb3015f32e5">__HAL_RCC_BDMA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d11f8328fd4db81a33f671bb0dacee2">RCC_AHB4LPENR_BDMALPEN</a>)</td></tr>
<tr class="separator:gad0431377e09fdac4ad169bb3015f32e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc3c41c9546756c91829cb28a690f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8cc3c41c9546756c91829cb28a690f9d">__HAL_RCC_BKPRAM_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9ea61b8f3756607dae66c7748dce60">RCC_AHB4LPENR_BKPRAMLPEN</a>)</td></tr>
<tr class="separator:ga8cc3c41c9546756c91829cb28a690f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18312e0b7b58cbbbff58475c75b95d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae18312e0b7b58cbbbff58475c75b95d8">__HAL_RCC_D3SRAM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR  |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga214218896d18a1ed5790e07b179d7814">RCC_AHB4LPENR_D3SRAM1LPEN</a>))</td></tr>
<tr class="separator:gae18312e0b7b58cbbbff58475c75b95d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6753edbd9047eeac39ae4f234642942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad6753edbd9047eeac39ae4f234642942">__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c12b0bffc551c05249873cf623dd279">RCC_AHB4LPENR_GPIOALPEN</a>)</td></tr>
<tr class="separator:gad6753edbd9047eeac39ae4f234642942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44">__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0841c801db4a141c41a0edfdcd3b7e">RCC_AHB4LPENR_GPIOBLPEN</a>)</td></tr>
<tr class="separator:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f9870ba631d23f8011bad12420f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga293f9870ba631d23f8011bad12420f83">__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac96e4f4e8e6a93b7b9275e37d280bab0">RCC_AHB4LPENR_GPIOCLPEN</a>)</td></tr>
<tr class="separator:ga293f9870ba631d23f8011bad12420f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8520028c77aa2ecdd497c313665fa381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8520028c77aa2ecdd497c313665fa381">__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2357e60f39808a1e1e34a1e30b92f5">RCC_AHB4LPENR_GPIODLPEN</a>)</td></tr>
<tr class="separator:ga8520028c77aa2ecdd497c313665fa381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204e5cccaf75bc541f901fd2beb7381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2204e5cccaf75bc541f901fd2beb7381">__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b961d4ec6da82f31ad1538496735da">RCC_AHB4LPENR_GPIOELPEN</a>)</td></tr>
<tr class="separator:ga2204e5cccaf75bc541f901fd2beb7381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035d018d1c3984de9cc06dcb661fff60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga035d018d1c3984de9cc06dcb661fff60">__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d2f2cbe3981661eedacd42bfaf35bb">RCC_AHB4LPENR_GPIOFLPEN</a>)</td></tr>
<tr class="separator:ga035d018d1c3984de9cc06dcb661fff60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296c8414e577cab553cc903752315a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga296c8414e577cab553cc903752315a88">__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3758afdbce5362f1a0c1fe32ca2768ba">RCC_AHB4LPENR_GPIOGLPEN</a>)</td></tr>
<tr class="separator:ga296c8414e577cab553cc903752315a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3150a9552cca2ec7e0f00d799fc52adb">__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419c161eb0ca6854d6a1b6b81a31a31">RCC_AHB4LPENR_GPIOHLPEN</a>)</td></tr>
<tr class="separator:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1996a49dd130e12d3524d50a926e1165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1996a49dd130e12d3524d50a926e1165">__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e5e9e3ee1b2c91e570229ac05799911">RCC_AHB4LPENR_GPIOJLPEN</a>)</td></tr>
<tr class="separator:ga1996a49dd130e12d3524d50a926e1165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4814e1e336da024a4136adb3a53e2b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4814e1e336da024a4136adb3a53e2b74">__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a836c0dd6d5f86371fce354be71986f">RCC_AHB4LPENR_GPIOKLPEN</a>)</td></tr>
<tr class="separator:ga4814e1e336da024a4136adb3a53e2b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6072932da701ed5716826ffab00478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8b6072932da701ed5716826ffab00478">__HAL_RCC_BDMA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d11f8328fd4db81a33f671bb0dacee2">RCC_AHB4LPENR_BDMALPEN</a>)</td></tr>
<tr class="separator:ga8b6072932da701ed5716826ffab00478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa339b4c8ec42b6934283889235cf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacfa339b4c8ec42b6934283889235cf60">__HAL_RCC_BKPRAM_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9ea61b8f3756607dae66c7748dce60">RCC_AHB4LPENR_BKPRAMLPEN</a>)</td></tr>
<tr class="separator:gacfa339b4c8ec42b6934283889235cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc356a806f7c624f800a9492c1e2a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6cc356a806f7c624f800a9492c1e2a4c">__HAL_RCC_D3SRAM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR  &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga214218896d18a1ed5790e07b179d7814">RCC_AHB4LPENR_D3SRAM1LPEN</a>))</td></tr>
<tr class="separator:ga6cc356a806f7c624f800a9492c1e2a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabfca340e2266b35f9eb8bda9f24fb272">__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c12b0bffc551c05249873cf623dd279">RCC_AHB4LPENR_GPIOALPEN</a>))   != 0U)</td></tr>
<tr class="memdesc:gabfca340e2266b35f9eb8bda9f24fb272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB4 peripheral clock during Low Poser (Sleep) mode.  <br /></td></tr>
<tr class="separator:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae5f9c8d570ca5ce52bd3d1766ad96265">__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0841c801db4a141c41a0edfdcd3b7e">RCC_AHB4LPENR_GPIOBLPEN</a>))   != 0U)</td></tr>
<tr class="separator:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga91d9bb261e4eb51ae5c83276ca94ba9e">__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac96e4f4e8e6a93b7b9275e37d280bab0">RCC_AHB4LPENR_GPIOCLPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9be4e7cb3610f3242eedb2c38f05cafe">__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2357e60f39808a1e1e34a1e30b92f5">RCC_AHB4LPENR_GPIODLPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf7c0b082ec2d976c4ac33c4f1fd461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaaf7c0b082ec2d976c4ac33c4f1fd461">__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b961d4ec6da82f31ad1538496735da">RCC_AHB4LPENR_GPIOELPEN</a>))   != 0U)</td></tr>
<tr class="separator:gaaaf7c0b082ec2d976c4ac33c4f1fd461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fca3cfeeeb50539e2c5702cff4d719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab2fca3cfeeeb50539e2c5702cff4d719">__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d2f2cbe3981661eedacd42bfaf35bb">RCC_AHB4LPENR_GPIOFLPEN</a>))   != 0U)</td></tr>
<tr class="separator:gab2fca3cfeeeb50539e2c5702cff4d719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6696a0a055bb4707b05e237c8a10334b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6696a0a055bb4707b05e237c8a10334b">__HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3758afdbce5362f1a0c1fe32ca2768ba">RCC_AHB4LPENR_GPIOGLPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga6696a0a055bb4707b05e237c8a10334b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac60e430f28a40aecfc376ad9c00e94f5">__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419c161eb0ca6854d6a1b6b81a31a31">RCC_AHB4LPENR_GPIOHLPEN</a>))   != 0U)</td></tr>
<tr class="separator:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037d2c0720e41f95708e7adff6e457d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga037d2c0720e41f95708e7adff6e457d9">__HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e5e9e3ee1b2c91e570229ac05799911">RCC_AHB4LPENR_GPIOJLPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga037d2c0720e41f95708e7adff6e457d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab656df04e2f912ef03ad867c8474c59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab656df04e2f912ef03ad867c8474c59a">__HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a836c0dd6d5f86371fce354be71986f">RCC_AHB4LPENR_GPIOKLPEN</a>))   != 0U)</td></tr>
<tr class="separator:gab656df04e2f912ef03ad867c8474c59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684a1747a24069506d11c29e963e4282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga684a1747a24069506d11c29e963e4282">__HAL_RCC_BDMA_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d11f8328fd4db81a33f671bb0dacee2">RCC_AHB4LPENR_BDMALPEN</a>))    != 0U)</td></tr>
<tr class="separator:ga684a1747a24069506d11c29e963e4282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3984d0f524fdb339fa86dd1a7816d500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3984d0f524fdb339fa86dd1a7816d500">__HAL_RCC_BKPRAM_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9ea61b8f3756607dae66c7748dce60">RCC_AHB4LPENR_BKPRAMLPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga3984d0f524fdb339fa86dd1a7816d500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d7778645b0061009e140a15657806d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga78d7778645b0061009e140a15657806d">__HAL_RCC_D3SRAM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga214218896d18a1ed5790e07b179d7814">RCC_AHB4LPENR_D3SRAM1LPEN</a>)) != 0U)</td></tr>
<tr class="separator:ga78d7778645b0061009e140a15657806d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafb90a4c788e0b1e1dee61e462ada7f17">__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c12b0bffc551c05249873cf623dd279">RCC_AHB4LPENR_GPIOALPEN</a>))   == 0U)</td></tr>
<tr class="separator:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2eac033c5d40d9e6eda85985322ece6f">__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0841c801db4a141c41a0edfdcd3b7e">RCC_AHB4LPENR_GPIOBLPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4dd6a13690da372d5ea52476d0f972c8">__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac96e4f4e8e6a93b7b9275e37d280bab0">RCC_AHB4LPENR_GPIOCLPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafdc54fb0d223358257ea5c9f2d9c2db6">__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2357e60f39808a1e1e34a1e30b92f5">RCC_AHB4LPENR_GPIODLPEN</a>))   == 0U)</td></tr>
<tr class="separator:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ff1048471b8b380eed743946d73b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf8ff1048471b8b380eed743946d73b73">__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b961d4ec6da82f31ad1538496735da">RCC_AHB4LPENR_GPIOELPEN</a>))   == 0U)</td></tr>
<tr class="separator:gaf8ff1048471b8b380eed743946d73b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d248974d2d16be159c52beb41bb648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac1d248974d2d16be159c52beb41bb648">__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d2f2cbe3981661eedacd42bfaf35bb">RCC_AHB4LPENR_GPIOFLPEN</a>))   == 0U)</td></tr>
<tr class="separator:gac1d248974d2d16be159c52beb41bb648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965ed6d910633d0f9006e287f96bbc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga965ed6d910633d0f9006e287f96bbc68">__HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3758afdbce5362f1a0c1fe32ca2768ba">RCC_AHB4LPENR_GPIOGLPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga965ed6d910633d0f9006e287f96bbc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53e66bfd35d315af80f7d33a811de7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae53e66bfd35d315af80f7d33a811de7c">__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419c161eb0ca6854d6a1b6b81a31a31">RCC_AHB4LPENR_GPIOHLPEN</a>))   == 0U)</td></tr>
<tr class="separator:gae53e66bfd35d315af80f7d33a811de7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91835ace86b5463c56457f28a8bb568d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga91835ace86b5463c56457f28a8bb568d">__HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e5e9e3ee1b2c91e570229ac05799911">RCC_AHB4LPENR_GPIOJLPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga91835ace86b5463c56457f28a8bb568d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa340508e667c6519c6dee2e84de8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9fa340508e667c6519c6dee2e84de8ec">__HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a836c0dd6d5f86371fce354be71986f">RCC_AHB4LPENR_GPIOKLPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga9fa340508e667c6519c6dee2e84de8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609e5d6832a211eb9fb4b786dc32282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga609e5d6832a211eb9fb4b786dc32282f">__HAL_RCC_BDMA_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d11f8328fd4db81a33f671bb0dacee2">RCC_AHB4LPENR_BDMALPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga609e5d6832a211eb9fb4b786dc32282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e45333355491459650af183b1bb75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga58e45333355491459650af183b1bb75e">__HAL_RCC_BKPRAM_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9ea61b8f3756607dae66c7748dce60">RCC_AHB4LPENR_BKPRAMLPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga58e45333355491459650af183b1bb75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3e795656b8fe351274c934acc5666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9e3e795656b8fe351274c934acc5666e">__HAL_RCC_D3SRAM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga214218896d18a1ed5790e07b179d7814">RCC_AHB4LPENR_D3SRAM1LPEN</a>)) == 0U)</td></tr>
<tr class="separator:ga9e3e795656b8fe351274c934acc5666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375ff76fe5812805a080131198a26c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga375ff76fe5812805a080131198a26c5f">__HAL_RCC_WWDG1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1092e1cea1dd929732f2916243d7a40">RCC_APB3LPENR_WWDG1LPEN</a>)</td></tr>
<tr class="memdesc:ga375ff76fe5812805a080131198a26c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga375ff76fe5812805a080131198a26c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218478aee9dda3df93254bb83db8fb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga218478aee9dda3df93254bb83db8fb08">__HAL_RCC_WWDG1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1092e1cea1dd929732f2916243d7a40">RCC_APB3LPENR_WWDG1LPEN</a>)</td></tr>
<tr class="separator:ga218478aee9dda3df93254bb83db8fb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17ddfd08db9b3e7f85417e6b3ddd99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad17ddfd08db9b3e7f85417e6b3ddd99f">__HAL_RCC_WWDG1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1092e1cea1dd929732f2916243d7a40">RCC_APB3LPENR_WWDG1LPEN</a>)) != 0U)</td></tr>
<tr class="memdesc:gad17ddfd08db9b3e7f85417e6b3ddd99f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB3 peripheral clock during Low Poser (Sleep) mode.  <br /></td></tr>
<tr class="separator:gad17ddfd08db9b3e7f85417e6b3ddd99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36b126e0a4d17c7f5358d3ca4c63790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac36b126e0a4d17c7f5358d3ca4c63790">__HAL_RCC_WWDG1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1092e1cea1dd929732f2916243d7a40">RCC_APB3LPENR_WWDG1LPEN</a>)) == 0U)</td></tr>
<tr class="separator:gac36b126e0a4d17c7f5358d3ca4c63790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga975142c90b4e1baf21b361524518235d">__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e106fe193e67f85c140aacebd43e3ed">RCC_APB1LLPENR_TIM2LPEN</a>)</td></tr>
<tr class="memdesc:ga975142c90b4e1baf21b361524518235d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e165dd342f4ab6ea9b2edab08723cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2e165dd342f4ab6ea9b2edab08723cf8">__HAL_RCC_TIM3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d4959cf00c7e4ebd1190755edf96069">RCC_APB1LLPENR_TIM3LPEN</a>)</td></tr>
<tr class="separator:ga2e165dd342f4ab6ea9b2edab08723cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7911836a0e66ab2e4719b298f74b783b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7911836a0e66ab2e4719b298f74b783b">__HAL_RCC_TIM4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca0aa217c1cdeefbe10f2f6047a4dca">RCC_APB1LLPENR_TIM4LPEN</a>)</td></tr>
<tr class="separator:ga7911836a0e66ab2e4719b298f74b783b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99e46f9e40655dc9b5c07b03fdc4a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae99e46f9e40655dc9b5c07b03fdc4a4e">__HAL_RCC_TIM5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2440d0a05316692f503c3682dae52ad7">RCC_APB1LLPENR_TIM5LPEN</a>)</td></tr>
<tr class="separator:gae99e46f9e40655dc9b5c07b03fdc4a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga906c45719dcf2113473f2c3281926368">__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga62b2ccd53d95ae6a6c75c8391f7b4d05">RCC_APB1LLPENR_TIM6LPEN</a>)</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1c22a18251e0dac7f77ba8398af543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2a1c22a18251e0dac7f77ba8398af543">__HAL_RCC_TIM7_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eac447b3e4687a974d5f9ed1dbe18ff">RCC_APB1LLPENR_TIM7LPEN</a>)</td></tr>
<tr class="separator:ga2a1c22a18251e0dac7f77ba8398af543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b3e0a9f9cb30a02d3c3e5070a9ee29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad8b3e0a9f9cb30a02d3c3e5070a9ee29">__HAL_RCC_TIM12_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa6b550da989e71ca384d541cedf044">RCC_APB1LLPENR_TIM12LPEN</a>)</td></tr>
<tr class="separator:gad8b3e0a9f9cb30a02d3c3e5070a9ee29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00ec905f6763aaaa93e6ed69afbd48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae00ec905f6763aaaa93e6ed69afbd48c">__HAL_RCC_TIM13_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad3007d5299d34189dfda9628cac6c5de">RCC_APB1LLPENR_TIM13LPEN</a>)</td></tr>
<tr class="separator:gae00ec905f6763aaaa93e6ed69afbd48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdcae7edf493254fee3064775ab5023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaabdcae7edf493254fee3064775ab5023">__HAL_RCC_TIM14_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27e8b30419812f1acc40869e3142aa6">RCC_APB1LLPENR_TIM14LPEN</a>)</td></tr>
<tr class="separator:gaabdcae7edf493254fee3064775ab5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4782a5ec14457be65b7329655014ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae4782a5ec14457be65b7329655014ef7">__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2c252c35ffab0045201434eba56f147">RCC_APB1LLPENR_LPTIM1LPEN</a>)</td></tr>
<tr class="separator:gae4782a5ec14457be65b7329655014ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8a281ca72aff1c9fa87755c3854cc316">__HAL_RCC_SPI2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad5df13ca0846a0c673b28287f13bd85c">RCC_APB1LLPENR_SPI2LPEN</a>)</td></tr>
<tr class="separator:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fb9249362d38de5191ea0bf8bb1922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae6fb9249362d38de5191ea0bf8bb1922">__HAL_RCC_SPI3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eef9d8a13dd58bebe5c8192b60c45a8">RCC_APB1LLPENR_SPI3LPEN</a>)</td></tr>
<tr class="separator:gae6fb9249362d38de5191ea0bf8bb1922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eaa577e71e8f881d33e2df3e3e7738e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6eaa577e71e8f881d33e2df3e3e7738e">__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga820f5364fc7ed7ba60df271fc92e9e48">RCC_APB1LLPENR_SPDIFRXLPEN</a>)</td></tr>
<tr class="separator:ga6eaa577e71e8f881d33e2df3e3e7738e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga12132da4a7f5c62f32cd9d91b1c99495">__HAL_RCC_USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaabe36a3f782eea799f143dca68391589">RCC_APB1LLPENR_USART2LPEN</a>)</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18798b0e216c3ccc3caa76e741a689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2a18798b0e216c3ccc3caa76e741a689">__HAL_RCC_USART3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga948b7cbc869f4ffe0ce58ab498c956f1">RCC_APB1LLPENR_USART3LPEN</a>)</td></tr>
<tr class="separator:ga2a18798b0e216c3ccc3caa76e741a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ea0bded521d6ef463f543719ac6bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac2ea0bded521d6ef463f543719ac6bc2">__HAL_RCC_UART4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb4016746d25c4b950d247cb7e945b8">RCC_APB1LLPENR_UART4LPEN</a>)</td></tr>
<tr class="separator:gac2ea0bded521d6ef463f543719ac6bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81daeac46390e57328957a5b2d020b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga81daeac46390e57328957a5b2d020b1b">__HAL_RCC_UART5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga898df323796516b5ad36c8818b47a8a9">RCC_APB1LLPENR_UART5LPEN</a>)</td></tr>
<tr class="separator:ga81daeac46390e57328957a5b2d020b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga894dbeada170b01faef303d35de84917">__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24914cf78f0c105abf27504c5caf6b60">RCC_APB1LLPENR_I2C1LPEN</a>)</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0167c77fa1c00add900bb1cf788e68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac0167c77fa1c00add900bb1cf788e68c">__HAL_RCC_I2C2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4ff70ae1de5f2225df510551106df5">RCC_APB1LLPENR_I2C2LPEN</a>)</td></tr>
<tr class="separator:gac0167c77fa1c00add900bb1cf788e68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989121c3284e586d4fb14549d15dc0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga989121c3284e586d4fb14549d15dc0db">__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafa184979ba9a71e9e9d9998710e18234">RCC_APB1LLPENR_I2C3LPEN</a>)</td></tr>
<tr class="separator:ga989121c3284e586d4fb14549d15dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9504845ea6557f9b54541005e2a7e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac9504845ea6557f9b54541005e2a7e07">__HAL_RCC_CEC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac08b55bf53b0da0964150352d18b9367">RCC_APB1LLPENR_CECLPEN</a>)</td></tr>
<tr class="separator:gac9504845ea6557f9b54541005e2a7e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79b935243146cbfeaa3c68e8083a49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf79b935243146cbfeaa3c68e8083a49c">__HAL_RCC_DAC12_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2a7b8c4c9070092609fa5a7947ba08d">RCC_APB1LLPENR_DAC12LPEN</a>)</td></tr>
<tr class="separator:gaf79b935243146cbfeaa3c68e8083a49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619f901afe8c514f0782a0ab22465519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga619f901afe8c514f0782a0ab22465519">__HAL_RCC_UART7_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2445cded8752deff2f768a2413db7c8">RCC_APB1LLPENR_UART7LPEN</a>)</td></tr>
<tr class="separator:ga619f901afe8c514f0782a0ab22465519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649a26c04fcad09ba3597c8829f8e9eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga649a26c04fcad09ba3597c8829f8e9eb">__HAL_RCC_UART8_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga22acad3a190c49524f6f1e8afef53424">RCC_APB1LLPENR_UART8LPEN</a>)</td></tr>
<tr class="separator:ga649a26c04fcad09ba3597c8829f8e9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c12160e77cd6927939b64a90261a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga01c12160e77cd6927939b64a90261a4b">__HAL_RCC_CRS_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa414c4f4149894d4eae6aa62a32797c0">RCC_APB1HLPENR_CRSLPEN</a>)</td></tr>
<tr class="separator:ga01c12160e77cd6927939b64a90261a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03dc6334b362f8768275ee55fd9b6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf03dc6334b362f8768275ee55fd9b6c3">__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf026bca8d70d13b75fc36bc683ea881a">RCC_APB1HLPENR_SWPMILPEN</a>)</td></tr>
<tr class="separator:gaf03dc6334b362f8768275ee55fd9b6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa3cc4ffe474843e54c8b354b28111a37">__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d4b34512895d8cc5e8f93b29ee2b375">RCC_APB1HLPENR_OPAMPLPEN</a>)</td></tr>
<tr class="separator:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ce45ec47456ff982ee212d0a0f2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gade3ce45ec47456ff982ee212d0a0f2e0">__HAL_RCC_MDIOS_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16e26e98b4526bf39bb366cbd15793">RCC_APB1HLPENR_MDIOSLPEN</a>)</td></tr>
<tr class="separator:gade3ce45ec47456ff982ee212d0a0f2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73805f2b1d1b15745831004c975189e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf73805f2b1d1b15745831004c975189e">__HAL_RCC_FDCAN_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f97ab90f44521985130dcebd1540bfe">RCC_APB1HLPENR_FDCANLPEN</a>)</td></tr>
<tr class="separator:gaf73805f2b1d1b15745831004c975189e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e106fe193e67f85c140aacebd43e3ed">RCC_APB1LLPENR_TIM2LPEN</a>)</td></tr>
<tr class="separator:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf380a14a537b7a6e1c0e20fea72d65aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf380a14a537b7a6e1c0e20fea72d65aa">__HAL_RCC_TIM3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d4959cf00c7e4ebd1190755edf96069">RCC_APB1LLPENR_TIM3LPEN</a>)</td></tr>
<tr class="separator:gaf380a14a537b7a6e1c0e20fea72d65aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1fd6d4f7375b4abf93bd2ec4948d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6d1fd6d4f7375b4abf93bd2ec4948d1d">__HAL_RCC_TIM4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca0aa217c1cdeefbe10f2f6047a4dca">RCC_APB1LLPENR_TIM4LPEN</a>)</td></tr>
<tr class="separator:ga6d1fd6d4f7375b4abf93bd2ec4948d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac91e3596950c8d33760debce6b0e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaac91e3596950c8d33760debce6b0e416">__HAL_RCC_TIM5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2440d0a05316692f503c3682dae52ad7">RCC_APB1LLPENR_TIM5LPEN</a>)</td></tr>
<tr class="separator:gaac91e3596950c8d33760debce6b0e416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3dd5073cae99e103545801e21f6e25fb">__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga62b2ccd53d95ae6a6c75c8391f7b4d05">RCC_APB1LLPENR_TIM6LPEN</a>)</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65016901a197f433425aca0a206b0c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga65016901a197f433425aca0a206b0c77">__HAL_RCC_TIM7_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eac447b3e4687a974d5f9ed1dbe18ff">RCC_APB1LLPENR_TIM7LPEN</a>)</td></tr>
<tr class="separator:ga65016901a197f433425aca0a206b0c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505a2a0607d8b7993e365d169aa9b53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga505a2a0607d8b7993e365d169aa9b53a">__HAL_RCC_TIM12_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa6b550da989e71ca384d541cedf044">RCC_APB1LLPENR_TIM12LPEN</a>)</td></tr>
<tr class="separator:ga505a2a0607d8b7993e365d169aa9b53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329e7011f85631cd41cfaa2dc7467934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga329e7011f85631cd41cfaa2dc7467934">__HAL_RCC_TIM13_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gad3007d5299d34189dfda9628cac6c5de">RCC_APB1LLPENR_TIM13LPEN</a>)</td></tr>
<tr class="separator:ga329e7011f85631cd41cfaa2dc7467934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d650bc39949c0612a553fecd46fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7f7d650bc39949c0612a553fecd46fa7">__HAL_RCC_TIM14_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27e8b30419812f1acc40869e3142aa6">RCC_APB1LLPENR_TIM14LPEN</a>)</td></tr>
<tr class="separator:ga7f7d650bc39949c0612a553fecd46fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5f05fa1cd35c33e8c10ee13eca75e304">__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2c252c35ffab0045201434eba56f147">RCC_APB1LLPENR_LPTIM1LPEN</a>)</td></tr>
<tr class="separator:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4fff9b3416d2940cac20962e6d5655ec">__HAL_RCC_SPI2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gad5df13ca0846a0c673b28287f13bd85c">RCC_APB1LLPENR_SPI2LPEN</a>)</td></tr>
<tr class="separator:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53bea66d100b5039d4db0140a9948bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf53bea66d100b5039d4db0140a9948bf">__HAL_RCC_SPI3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eef9d8a13dd58bebe5c8192b60c45a8">RCC_APB1LLPENR_SPI3LPEN</a>)</td></tr>
<tr class="separator:gaf53bea66d100b5039d4db0140a9948bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7579bcc778f7c9ef723e592ea7416d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7579bcc778f7c9ef723e592ea7416d0a">__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga820f5364fc7ed7ba60df271fc92e9e48">RCC_APB1LLPENR_SPDIFRXLPEN</a>)</td></tr>
<tr class="separator:ga7579bcc778f7c9ef723e592ea7416d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3ad038000c76cee2e7ca00d56ba64c17">__HAL_RCC_USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaabe36a3f782eea799f143dca68391589">RCC_APB1LLPENR_USART2LPEN</a>)</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa395d9d235caf02cac62e5dfb1d0c957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa395d9d235caf02cac62e5dfb1d0c957">__HAL_RCC_USART3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga948b7cbc869f4ffe0ce58ab498c956f1">RCC_APB1LLPENR_USART3LPEN</a>)</td></tr>
<tr class="separator:gaa395d9d235caf02cac62e5dfb1d0c957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07183bab161bd0524036c2dcce2ab9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad07183bab161bd0524036c2dcce2ab9c">__HAL_RCC_UART4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb4016746d25c4b950d247cb7e945b8">RCC_APB1LLPENR_UART4LPEN</a>)</td></tr>
<tr class="separator:gad07183bab161bd0524036c2dcce2ab9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6425e05b7e3d30a060b075575740a9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6425e05b7e3d30a060b075575740a9bb">__HAL_RCC_UART5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga898df323796516b5ad36c8818b47a8a9">RCC_APB1LLPENR_UART5LPEN</a>)</td></tr>
<tr class="separator:ga6425e05b7e3d30a060b075575740a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24914cf78f0c105abf27504c5caf6b60">RCC_APB1LLPENR_I2C1LPEN</a>)</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga46fe2d4331320cfe49b751b5488fc0cd">__HAL_RCC_I2C2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4ff70ae1de5f2225df510551106df5">RCC_APB1LLPENR_I2C2LPEN</a>)</td></tr>
<tr class="separator:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6bd3af59e8a11e3321a41bc29ba51f18">__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gafa184979ba9a71e9e9d9998710e18234">RCC_APB1LLPENR_I2C3LPEN</a>)</td></tr>
<tr class="separator:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a734374b6688f2d5e54f90d002cd634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5a734374b6688f2d5e54f90d002cd634">__HAL_RCC_CEC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac08b55bf53b0da0964150352d18b9367">RCC_APB1LLPENR_CECLPEN</a>)</td></tr>
<tr class="separator:ga5a734374b6688f2d5e54f90d002cd634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa5627785efb9a9ec810523c33b105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8fa5627785efb9a9ec810523c33b105b">__HAL_RCC_DAC12_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2a7b8c4c9070092609fa5a7947ba08d">RCC_APB1LLPENR_DAC12LPEN</a>)</td></tr>
<tr class="separator:ga8fa5627785efb9a9ec810523c33b105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0e23b484918cc87d4f7f902b737dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaee0e23b484918cc87d4f7f902b737dae">__HAL_RCC_UART7_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2445cded8752deff2f768a2413db7c8">RCC_APB1LLPENR_UART7LPEN</a>)</td></tr>
<tr class="separator:gaee0e23b484918cc87d4f7f902b737dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a9bf8a3752536b50ebda7a812b63f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga10a9bf8a3752536b50ebda7a812b63f6">__HAL_RCC_UART8_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga22acad3a190c49524f6f1e8afef53424">RCC_APB1LLPENR_UART8LPEN</a>)</td></tr>
<tr class="separator:ga10a9bf8a3752536b50ebda7a812b63f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f3316b0cfa308ebc3ef3aa84329ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga37f3316b0cfa308ebc3ef3aa84329ff0">__HAL_RCC_CRS_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa414c4f4149894d4eae6aa62a32797c0">RCC_APB1HLPENR_CRSLPEN</a>)</td></tr>
<tr class="separator:ga37f3316b0cfa308ebc3ef3aa84329ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87bd77e6140cca652e154d6977ef5b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga87bd77e6140cca652e154d6977ef5b17">__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf026bca8d70d13b75fc36bc683ea881a">RCC_APB1HLPENR_SWPMILPEN</a>)</td></tr>
<tr class="separator:ga87bd77e6140cca652e154d6977ef5b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23945074edb08935c4d17c3580e60f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga23945074edb08935c4d17c3580e60f0d">__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d4b34512895d8cc5e8f93b29ee2b375">RCC_APB1HLPENR_OPAMPLPEN</a>)</td></tr>
<tr class="separator:ga23945074edb08935c4d17c3580e60f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c60a404680928671a35c9063623bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga62c60a404680928671a35c9063623bbe">__HAL_RCC_MDIOS_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16e26e98b4526bf39bb366cbd15793">RCC_APB1HLPENR_MDIOSLPEN</a>)</td></tr>
<tr class="separator:ga62c60a404680928671a35c9063623bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad292d7990e0189bce51c404c4f98f5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad292d7990e0189bce51c404c4f98f5fa">__HAL_RCC_FDCAN_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f97ab90f44521985130dcebd1540bfe">RCC_APB1HLPENR_FDCANLPEN</a>)</td></tr>
<tr class="separator:gad292d7990e0189bce51c404c4f98f5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38181befdeecf6a61c03885d3645bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf38181befdeecf6a61c03885d3645bf1">__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e106fe193e67f85c140aacebd43e3ed">RCC_APB1LLPENR_TIM2LPEN</a>))    != 0U)</td></tr>
<tr class="memdesc:gaf38181befdeecf6a61c03885d3645bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB1 peripheral clock during Low Poser (Sleep) mode.  <br /></td></tr>
<tr class="separator:gaf38181befdeecf6a61c03885d3645bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8c0a343d9bb288dae09aadbab028a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabe8c0a343d9bb288dae09aadbab028a6">__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d4959cf00c7e4ebd1190755edf96069">RCC_APB1LLPENR_TIM3LPEN</a>))    != 0U)</td></tr>
<tr class="separator:gabe8c0a343d9bb288dae09aadbab028a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a6fc55a53a8c9d8cc0303ec5d7177e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga57a6fc55a53a8c9d8cc0303ec5d7177e">__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca0aa217c1cdeefbe10f2f6047a4dca">RCC_APB1LLPENR_TIM4LPEN</a>))    != 0U)</td></tr>
<tr class="separator:ga57a6fc55a53a8c9d8cc0303ec5d7177e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32ba6dea54de9af4f8f9eaadbd90df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa32ba6dea54de9af4f8f9eaadbd90df8">__HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2440d0a05316692f503c3682dae52ad7">RCC_APB1LLPENR_TIM5LPEN</a>))    != 0U)</td></tr>
<tr class="separator:gaa32ba6dea54de9af4f8f9eaadbd90df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5d8a349946a4c0698d754ee107c3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8d5d8a349946a4c0698d754ee107c3cf">__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga62b2ccd53d95ae6a6c75c8391f7b4d05">RCC_APB1LLPENR_TIM6LPEN</a>))    != 0U)</td></tr>
<tr class="separator:ga8d5d8a349946a4c0698d754ee107c3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c825aefb8ae4ab199150ce061e7a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab1c825aefb8ae4ab199150ce061e7a8e">__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eac447b3e4687a974d5f9ed1dbe18ff">RCC_APB1LLPENR_TIM7LPEN</a>))    != 0U)</td></tr>
<tr class="separator:gab1c825aefb8ae4ab199150ce061e7a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4317d5e98fb245f87ecea642732c7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac4317d5e98fb245f87ecea642732c7fd">__HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa6b550da989e71ca384d541cedf044">RCC_APB1LLPENR_TIM12LPEN</a>))   != 0U)</td></tr>
<tr class="separator:gac4317d5e98fb245f87ecea642732c7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800d326a63101506b52340cc38990f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga800d326a63101506b52340cc38990f8c">__HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad3007d5299d34189dfda9628cac6c5de">RCC_APB1LLPENR_TIM13LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga800d326a63101506b52340cc38990f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa280dfb85ebcc1d58d93cb9ced93a86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa280dfb85ebcc1d58d93cb9ced93a86f">__HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27e8b30419812f1acc40869e3142aa6">RCC_APB1LLPENR_TIM14LPEN</a>))   != 0U)</td></tr>
<tr class="separator:gaa280dfb85ebcc1d58d93cb9ced93a86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbc4ed076ab667f6d48b734a8d2220e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaffbc4ed076ab667f6d48b734a8d2220e">__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2c252c35ffab0045201434eba56f147">RCC_APB1LLPENR_LPTIM1LPEN</a>))  != 0U)</td></tr>
<tr class="separator:gaffbc4ed076ab667f6d48b734a8d2220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ee3d390b2b2748575725f5b0c42cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad6ee3d390b2b2748575725f5b0c42cfc">__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad5df13ca0846a0c673b28287f13bd85c">RCC_APB1LLPENR_SPI2LPEN</a>))    != 0U)</td></tr>
<tr class="separator:gad6ee3d390b2b2748575725f5b0c42cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817817bac995cdace960abeeea6a26b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga817817bac995cdace960abeeea6a26b6">__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eef9d8a13dd58bebe5c8192b60c45a8">RCC_APB1LLPENR_SPI3LPEN</a>))    != 0U)</td></tr>
<tr class="separator:ga817817bac995cdace960abeeea6a26b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f75445a2e4abb6179df72dbc997b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac0f75445a2e4abb6179df72dbc997b53">__HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga820f5364fc7ed7ba60df271fc92e9e48">RCC_APB1LLPENR_SPDIFRXLPEN</a>)) != 0U)</td></tr>
<tr class="separator:gac0f75445a2e4abb6179df72dbc997b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga91dc6d0fdf5c1c70158336df3bf5e097">__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaabe36a3f782eea799f143dca68391589">RCC_APB1LLPENR_USART2LPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998cffc84c7d5866a7e4cfae1f764327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga998cffc84c7d5866a7e4cfae1f764327">__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga948b7cbc869f4ffe0ce58ab498c956f1">RCC_APB1LLPENR_USART3LPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga998cffc84c7d5866a7e4cfae1f764327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5504a1aef7fbc81176238cc55e180e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5504a1aef7fbc81176238cc55e180e61">__HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb4016746d25c4b950d247cb7e945b8">RCC_APB1LLPENR_UART4LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga5504a1aef7fbc81176238cc55e180e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d346b69a45b942d0e7eeb5e31d597b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga02d346b69a45b942d0e7eeb5e31d597b">__HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga898df323796516b5ad36c8818b47a8a9">RCC_APB1LLPENR_UART5LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga02d346b69a45b942d0e7eeb5e31d597b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga39a3efabea0fb3cffae7be7726dd668e">__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24914cf78f0c105abf27504c5caf6b60">RCC_APB1LLPENR_I2C1LPEN</a>))    != 0U)</td></tr>
<tr class="separator:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe9902aa539eca59920b6b165bd1c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaffe9902aa539eca59920b6b165bd1c71">__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4ff70ae1de5f2225df510551106df5">RCC_APB1LLPENR_I2C2LPEN</a>))    != 0U)</td></tr>
<tr class="separator:gaffe9902aa539eca59920b6b165bd1c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae09cbe8d45bdf89178a4adfed223f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaae09cbe8d45bdf89178a4adfed223f4b">__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafa184979ba9a71e9e9d9998710e18234">RCC_APB1LLPENR_I2C3LPEN</a>))    != 0U)</td></tr>
<tr class="separator:gaae09cbe8d45bdf89178a4adfed223f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672f324f8570e73bd6b5e76f542d5654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga672f324f8570e73bd6b5e76f542d5654">__HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac08b55bf53b0da0964150352d18b9367">RCC_APB1LLPENR_CECLPEN</a>))     != 0U)</td></tr>
<tr class="separator:ga672f324f8570e73bd6b5e76f542d5654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee42b788e5d19b53922f273c8bc4a835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaee42b788e5d19b53922f273c8bc4a835">__HAL_RCC_DAC12_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2a7b8c4c9070092609fa5a7947ba08d">RCC_APB1LLPENR_DAC12LPEN</a>))   != 0U)</td></tr>
<tr class="separator:gaee42b788e5d19b53922f273c8bc4a835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fe316bea792eb1ae49c13445496193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga50fe316bea792eb1ae49c13445496193">__HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2445cded8752deff2f768a2413db7c8">RCC_APB1LLPENR_UART7LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga50fe316bea792eb1ae49c13445496193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae6d306df3dcdc37c26446506f948c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2ae6d306df3dcdc37c26446506f948c2">__HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga22acad3a190c49524f6f1e8afef53424">RCC_APB1LLPENR_UART8LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga2ae6d306df3dcdc37c26446506f948c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5789d67fc7f3ba6bd9dd5f3bb422f724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5789d67fc7f3ba6bd9dd5f3bb422f724">__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa414c4f4149894d4eae6aa62a32797c0">RCC_APB1HLPENR_CRSLPEN</a>))     != 0U)</td></tr>
<tr class="separator:ga5789d67fc7f3ba6bd9dd5f3bb422f724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e167f35d61f42ae60e6cc003ee28ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab5e167f35d61f42ae60e6cc003ee28ee">__HAL_RCC_SWPMI1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf026bca8d70d13b75fc36bc683ea881a">RCC_APB1HLPENR_SWPMILPEN</a>))   != 0U)</td></tr>
<tr class="separator:gab5e167f35d61f42ae60e6cc003ee28ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2baaafae70189f5ee828764fd3e0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaa2baaafae70189f5ee828764fd3e0aa">__HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d4b34512895d8cc5e8f93b29ee2b375">RCC_APB1HLPENR_OPAMPLPEN</a>))   != 0U)</td></tr>
<tr class="separator:gaaa2baaafae70189f5ee828764fd3e0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886a7a99bee302cc8025968bc1132686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga886a7a99bee302cc8025968bc1132686">__HAL_RCC_MDIOS_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16e26e98b4526bf39bb366cbd15793">RCC_APB1HLPENR_MDIOSLPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga886a7a99bee302cc8025968bc1132686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fa6778a49adc95f45fe3a629019fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga42fa6778a49adc95f45fe3a629019fad">__HAL_RCC_FDCAN_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f97ab90f44521985130dcebd1540bfe">RCC_APB1HLPENR_FDCANLPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga42fa6778a49adc95f45fe3a629019fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a89c97a19d5057d710e475ff24b71ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0a89c97a19d5057d710e475ff24b71ec">__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e106fe193e67f85c140aacebd43e3ed">RCC_APB1LLPENR_TIM2LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga0a89c97a19d5057d710e475ff24b71ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade73c47dc34e5841b826a0e641220801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gade73c47dc34e5841b826a0e641220801">__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d4959cf00c7e4ebd1190755edf96069">RCC_APB1LLPENR_TIM3LPEN</a>))    == 0U)</td></tr>
<tr class="separator:gade73c47dc34e5841b826a0e641220801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa138ce5c7fcfcfd42726b03e7de02c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa138ce5c7fcfcfd42726b03e7de02c41">__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca0aa217c1cdeefbe10f2f6047a4dca">RCC_APB1LLPENR_TIM4LPEN</a>))    == 0U)</td></tr>
<tr class="separator:gaa138ce5c7fcfcfd42726b03e7de02c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1f723dc4b64657e58112c53514e8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaae1f723dc4b64657e58112c53514e8bc">__HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2440d0a05316692f503c3682dae52ad7">RCC_APB1LLPENR_TIM5LPEN</a>))    == 0U)</td></tr>
<tr class="separator:gaae1f723dc4b64657e58112c53514e8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa07cf3cfeac5be4071e52201dfcc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaafa07cf3cfeac5be4071e52201dfcc7d">__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga62b2ccd53d95ae6a6c75c8391f7b4d05">RCC_APB1LLPENR_TIM6LPEN</a>))    == 0U)</td></tr>
<tr class="separator:gaafa07cf3cfeac5be4071e52201dfcc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c55482f4bb2cdb236796b18c28d786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga64c55482f4bb2cdb236796b18c28d786">__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eac447b3e4687a974d5f9ed1dbe18ff">RCC_APB1LLPENR_TIM7LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga64c55482f4bb2cdb236796b18c28d786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc99570c53f54e236d951d4e00525ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5cc99570c53f54e236d951d4e00525ee">__HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa6b550da989e71ca384d541cedf044">RCC_APB1LLPENR_TIM12LPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga5cc99570c53f54e236d951d4e00525ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81e27646b973bb95acac933c79c4522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab81e27646b973bb95acac933c79c4522">__HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad3007d5299d34189dfda9628cac6c5de">RCC_APB1LLPENR_TIM13LPEN</a>))   == 0U)</td></tr>
<tr class="separator:gab81e27646b973bb95acac933c79c4522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93c4faee8e545c41c29bdf53aa866a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad93c4faee8e545c41c29bdf53aa866a6">__HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27e8b30419812f1acc40869e3142aa6">RCC_APB1LLPENR_TIM14LPEN</a>))   == 0U)</td></tr>
<tr class="separator:gad93c4faee8e545c41c29bdf53aa866a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5d0c823a0efc995389abaa7e8bef4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4b5d0c823a0efc995389abaa7e8bef4a">__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2c252c35ffab0045201434eba56f147">RCC_APB1LLPENR_LPTIM1LPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga4b5d0c823a0efc995389abaa7e8bef4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ba0cbb661739ca615881f2ecfcd1c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga38ba0cbb661739ca615881f2ecfcd1c4">__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad5df13ca0846a0c673b28287f13bd85c">RCC_APB1LLPENR_SPI2LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga38ba0cbb661739ca615881f2ecfcd1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb97681bfd048c5adda494d33b18392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1cb97681bfd048c5adda494d33b18392">__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eef9d8a13dd58bebe5c8192b60c45a8">RCC_APB1LLPENR_SPI3LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga1cb97681bfd048c5adda494d33b18392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6086aa8fadfd15c8024f9e00abe392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9c6086aa8fadfd15c8024f9e00abe392">__HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga820f5364fc7ed7ba60df271fc92e9e48">RCC_APB1LLPENR_SPDIFRXLPEN</a>)) == 0U)</td></tr>
<tr class="separator:ga9c6086aa8fadfd15c8024f9e00abe392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83f4e02928278fc0d9373020a82f4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad83f4e02928278fc0d9373020a82f4e0">__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaabe36a3f782eea799f143dca68391589">RCC_APB1LLPENR_USART2LPEN</a>))  == 0U)</td></tr>
<tr class="separator:gad83f4e02928278fc0d9373020a82f4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c5c2cf7612ea68ae679de26f0bc26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad5c5c2cf7612ea68ae679de26f0bc26e">__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga948b7cbc869f4ffe0ce58ab498c956f1">RCC_APB1LLPENR_USART3LPEN</a>))  == 0U)</td></tr>
<tr class="separator:gad5c5c2cf7612ea68ae679de26f0bc26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8226e0579e9204a426d86d21e6c1ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf8226e0579e9204a426d86d21e6c1ee0">__HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb4016746d25c4b950d247cb7e945b8">RCC_APB1LLPENR_UART4LPEN</a>))   == 0U)</td></tr>
<tr class="separator:gaf8226e0579e9204a426d86d21e6c1ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d9590d92d52ff1aaa141bc565c6f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab5d9590d92d52ff1aaa141bc565c6f84">__HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga898df323796516b5ad36c8818b47a8a9">RCC_APB1LLPENR_UART5LPEN</a>))   == 0U)</td></tr>
<tr class="separator:gab5d9590d92d52ff1aaa141bc565c6f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133208873edc0be1774bf4f3c224a2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga133208873edc0be1774bf4f3c224a2ac">__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24914cf78f0c105abf27504c5caf6b60">RCC_APB1LLPENR_I2C1LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga133208873edc0be1774bf4f3c224a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901cecc03cce495d9f01a7228a3bce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga901cecc03cce495d9f01a7228a3bce1c">__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4ff70ae1de5f2225df510551106df5">RCC_APB1LLPENR_I2C2LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga901cecc03cce495d9f01a7228a3bce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06401c2fc03285cb8a484569d0ec2f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga06401c2fc03285cb8a484569d0ec2f3a">__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafa184979ba9a71e9e9d9998710e18234">RCC_APB1LLPENR_I2C3LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga06401c2fc03285cb8a484569d0ec2f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ddac274cda1dcd7017b16cf2bad5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga13ddac274cda1dcd7017b16cf2bad5a9">__HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac08b55bf53b0da0964150352d18b9367">RCC_APB1LLPENR_CECLPEN</a>))     == 0U)</td></tr>
<tr class="separator:ga13ddac274cda1dcd7017b16cf2bad5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3b944dd9166218818cd1bf16076c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga5d3b944dd9166218818cd1bf16076c7f">__HAL_RCC_DAC12_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2a7b8c4c9070092609fa5a7947ba08d">RCC_APB1LLPENR_DAC12LPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga5d3b944dd9166218818cd1bf16076c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b97aa0da40ed7519b3ddeb8267cccd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0b97aa0da40ed7519b3ddeb8267cccd8">__HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2445cded8752deff2f768a2413db7c8">RCC_APB1LLPENR_UART7LPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga0b97aa0da40ed7519b3ddeb8267cccd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2de27f622cf9f740a925dcf1b533bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf2de27f622cf9f740a925dcf1b533bdd">__HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga22acad3a190c49524f6f1e8afef53424">RCC_APB1LLPENR_UART8LPEN</a>))   == 0U)</td></tr>
<tr class="separator:gaf2de27f622cf9f740a925dcf1b533bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42efe2b704fd28cb1111dc9661be826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae42efe2b704fd28cb1111dc9661be826">__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa414c4f4149894d4eae6aa62a32797c0">RCC_APB1HLPENR_CRSLPEN</a>))     == 0U)</td></tr>
<tr class="separator:gae42efe2b704fd28cb1111dc9661be826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba527b8f5c4a0cefb2aacb5a9d926f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7ba527b8f5c4a0cefb2aacb5a9d926f0">__HAL_RCC_SWPMI1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf026bca8d70d13b75fc36bc683ea881a">RCC_APB1HLPENR_SWPMILPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga7ba527b8f5c4a0cefb2aacb5a9d926f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1816902da3b642b59136e69e6e48cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf1816902da3b642b59136e69e6e48cc4">__HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d4b34512895d8cc5e8f93b29ee2b375">RCC_APB1HLPENR_OPAMPLPEN</a>))   == 0U)</td></tr>
<tr class="separator:gaf1816902da3b642b59136e69e6e48cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab435aa267105d0d86b4ea3446f1ce47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab435aa267105d0d86b4ea3446f1ce47f">__HAL_RCC_MDIOS_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16e26e98b4526bf39bb366cbd15793">RCC_APB1HLPENR_MDIOSLPEN</a>))   == 0U)</td></tr>
<tr class="separator:gab435aa267105d0d86b4ea3446f1ce47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4903ead1ee0b00aa284d6e8c24d3c237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4903ead1ee0b00aa284d6e8c24d3c237">__HAL_RCC_FDCAN_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f97ab90f44521985130dcebd1540bfe">RCC_APB1HLPENR_FDCANLPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga4903ead1ee0b00aa284d6e8c24d3c237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6ce02f1b2689c664010bebc2363d1db4">__HAL_RCC_TIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>)</td></tr>
<tr class="memdesc:ga6ce02f1b2689c664010bebc2363d1db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7b3e090b53ddcf951239d450c5d23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0b7b3e090b53ddcf951239d450c5d23e">__HAL_RCC_TIM8_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>)</td></tr>
<tr class="separator:ga0b7b3e090b53ddcf951239d450c5d23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454514918be60a95069da332eb212712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga454514918be60a95069da332eb212712">__HAL_RCC_USART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>)</td></tr>
<tr class="separator:ga454514918be60a95069da332eb212712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fc15bdbf943a0b7164d888f1811184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga47fc15bdbf943a0b7164d888f1811184">__HAL_RCC_USART6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>)</td></tr>
<tr class="separator:ga47fc15bdbf943a0b7164d888f1811184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga41997855b2cc7563c8ed0c9873d32daf">__HAL_RCC_SPI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>)</td></tr>
<tr class="separator:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66efe83b28ede4592f8bc8c4e10b8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf66efe83b28ede4592f8bc8c4e10b8d3">__HAL_RCC_SPI4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>)</td></tr>
<tr class="separator:gaf66efe83b28ede4592f8bc8c4e10b8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f40eb9b31422b08cb8b6bc7a9274e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3f40eb9b31422b08cb8b6bc7a9274e43">__HAL_RCC_TIM15_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga32f7d28a4228ed339f5dfbb814a2f94c">RCC_APB2LPENR_TIM15LPEN</a>)</td></tr>
<tr class="separator:ga3f40eb9b31422b08cb8b6bc7a9274e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7cd1e7ba9c04c2a37cf547b07a27aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9d7cd1e7ba9c04c2a37cf547b07a27aa">__HAL_RCC_TIM16_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga95ac4d610b382e247b3a9b42b1ac0ea5">RCC_APB2LPENR_TIM16LPEN</a>)</td></tr>
<tr class="separator:ga9d7cd1e7ba9c04c2a37cf547b07a27aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4eb2686ca0bb9c4c816e7f708b03c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa4eb2686ca0bb9c4c816e7f708b03c1c">__HAL_RCC_TIM17_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga465029b7f5cf5af731f7350184235938">RCC_APB2LPENR_TIM17LPEN</a>)</td></tr>
<tr class="separator:gaa4eb2686ca0bb9c4c816e7f708b03c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0183ac6107344a8dcc43e1ab795644b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf0183ac6107344a8dcc43e1ab795644b">__HAL_RCC_SPI5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>)</td></tr>
<tr class="separator:gaf0183ac6107344a8dcc43e1ab795644b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb86a4570fd6d66626d25d45b7e9d86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaeb86a4570fd6d66626d25d45b7e9d86e">__HAL_RCC_SAI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</a>)</td></tr>
<tr class="separator:gaeb86a4570fd6d66626d25d45b7e9d86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aedb3c7d37dfaf81cd3444982990e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7aedb3c7d37dfaf81cd3444982990e92">__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2ba2e889e2ed2085c9300d83e8ddb88">RCC_APB2LPENR_DFSDM1LPEN</a>)</td></tr>
<tr class="separator:ga7aedb3c7d37dfaf81cd3444982990e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga990bf7664ac6c430c239eab292ec7ed5">__HAL_RCC_TIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>)</td></tr>
<tr class="separator:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ea11d39c41c23f619668ce078d4d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga95ea11d39c41c23f619668ce078d4d8d">__HAL_RCC_TIM8_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>)</td></tr>
<tr class="separator:ga95ea11d39c41c23f619668ce078d4d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga75ec6abe2e15eaa24893a8cc83f4cb50">__HAL_RCC_USART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>)</td></tr>
<tr class="separator:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df7a1b0a2e5d8b9318cf68de7665b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7df7a1b0a2e5d8b9318cf68de7665b3b">__HAL_RCC_USART6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>)</td></tr>
<tr class="separator:ga7df7a1b0a2e5d8b9318cf68de7665b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe90eeb15890f45e28e8926bf70838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2abe90eeb15890f45e28e8926bf70838">__HAL_RCC_SPI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>)</td></tr>
<tr class="separator:ga2abe90eeb15890f45e28e8926bf70838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6953cffe3f6f2c92414df6c3ff07bb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6953cffe3f6f2c92414df6c3ff07bb95">__HAL_RCC_SPI4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>)</td></tr>
<tr class="separator:ga6953cffe3f6f2c92414df6c3ff07bb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e21e14c5cf621bcfc7d7cb248f5e11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4e21e14c5cf621bcfc7d7cb248f5e11a">__HAL_RCC_TIM15_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga32f7d28a4228ed339f5dfbb814a2f94c">RCC_APB2LPENR_TIM15LPEN</a>)</td></tr>
<tr class="separator:ga4e21e14c5cf621bcfc7d7cb248f5e11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98366992888d759ed4cd6734fd1e706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa98366992888d759ed4cd6734fd1e706">__HAL_RCC_TIM16_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga95ac4d610b382e247b3a9b42b1ac0ea5">RCC_APB2LPENR_TIM16LPEN</a>)</td></tr>
<tr class="separator:gaa98366992888d759ed4cd6734fd1e706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd10178bcccbf50e734d39da1340cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9fd10178bcccbf50e734d39da1340cdf">__HAL_RCC_TIM17_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga465029b7f5cf5af731f7350184235938">RCC_APB2LPENR_TIM17LPEN</a>)</td></tr>
<tr class="separator:ga9fd10178bcccbf50e734d39da1340cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282b97b01275b2926059e1a9469c3aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga282b97b01275b2926059e1a9469c3aef">__HAL_RCC_SPI5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>)</td></tr>
<tr class="separator:ga282b97b01275b2926059e1a9469c3aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443ab84b0451a65d63416c0b8750a238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga443ab84b0451a65d63416c0b8750a238">__HAL_RCC_SAI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</a>)</td></tr>
<tr class="separator:ga443ab84b0451a65d63416c0b8750a238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9065870baf7d1bcdaf8e3789d2a21d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9065870baf7d1bcdaf8e3789d2a21d0e">__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2ba2e889e2ed2085c9300d83e8ddb88">RCC_APB2LPENR_DFSDM1LPEN</a>)</td></tr>
<tr class="separator:ga9065870baf7d1bcdaf8e3789d2a21d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b265851c7557da6b372ff462819caa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0b265851c7557da6b372ff462819caa9">__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))   != 0U)</td></tr>
<tr class="memdesc:ga0b265851c7557da6b372ff462819caa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB2 peripheral clock during Low Poser (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga0b265851c7557da6b372ff462819caa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9f2ce9884285efd81f5fa66242cc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9a9f2ce9884285efd81f5fa66242cc9f">__HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga9a9f2ce9884285efd81f5fa66242cc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1059a391a514543547809a524b4cdf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1059a391a514543547809a524b4cdf0d">__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>)) != 0U)</td></tr>
<tr class="separator:ga1059a391a514543547809a524b4cdf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7699273dbae6749ce8debf9971c72ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7699273dbae6749ce8debf9971c72ffc">__HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>)) != 0U)</td></tr>
<tr class="separator:ga7699273dbae6749ce8debf9971c72ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db4e1edb831584a39e791c16edfea28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2db4e1edb831584a39e791c16edfea28">__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga2db4e1edb831584a39e791c16edfea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ffeb3ac3595705bd1e8be895242943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga56ffeb3ac3595705bd1e8be895242943">__HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga56ffeb3ac3595705bd1e8be895242943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44817c5edd50805a6a4a101c463e2578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga44817c5edd50805a6a4a101c463e2578">__HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga32f7d28a4228ed339f5dfbb814a2f94c">RCC_APB2LPENR_TIM15LPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga44817c5edd50805a6a4a101c463e2578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9f81eb8d1fe44a89ac57c1fc3a5b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gacb9f81eb8d1fe44a89ac57c1fc3a5b2f">__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga95ac4d610b382e247b3a9b42b1ac0ea5">RCC_APB2LPENR_TIM16LPEN</a>))  != 0U)</td></tr>
<tr class="separator:gacb9f81eb8d1fe44a89ac57c1fc3a5b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29de4124122709afb5d1497b9de3926b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga29de4124122709afb5d1497b9de3926b">__HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga465029b7f5cf5af731f7350184235938">RCC_APB2LPENR_TIM17LPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga29de4124122709afb5d1497b9de3926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d02f053a40bef81c45562486cbaf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga25d02f053a40bef81c45562486cbaf8d">__HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga25d02f053a40bef81c45562486cbaf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9104ce5c4edc990dbea591e10e221d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9104ce5c4edc990dbea591e10e221d76">__HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</a>))   != 0U)</td></tr>
<tr class="separator:ga9104ce5c4edc990dbea591e10e221d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7cfaffc1d33f868990e53399c38466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaeb7cfaffc1d33f868990e53399c38466">__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2ba2e889e2ed2085c9300d83e8ddb88">RCC_APB2LPENR_DFSDM1LPEN</a>)) != 0U)</td></tr>
<tr class="separator:gaeb7cfaffc1d33f868990e53399c38466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a957797ebffd3e539bb4c833c29a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga78a957797ebffd3e539bb4c833c29a3d">__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga78a957797ebffd3e539bb4c833c29a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605970ce7bf7802eba14e5edf27973f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga605970ce7bf7802eba14e5edf27973f6">__HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga605970ce7bf7802eba14e5edf27973f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2123ed8a27c8cf060899c1e7a923b8c8">__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>)) == 0U)</td></tr>
<tr class="separator:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe070ff84207cc0827889954947815d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3fe070ff84207cc0827889954947815d">__HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>)) == 0U)</td></tr>
<tr class="separator:ga3fe070ff84207cc0827889954947815d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab9a82b96c7950398956ee6f58c3d5dda">__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))   == 0U)</td></tr>
<tr class="separator:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaac663897775c9d6c6ed2f8dadafcf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafaac663897775c9d6c6ed2f8dadafcf8">__HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))   == 0U)</td></tr>
<tr class="separator:gafaac663897775c9d6c6ed2f8dadafcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd995c3eeef42487d978242fcc9327b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0dd995c3eeef42487d978242fcc9327b">__HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga32f7d28a4228ed339f5dfbb814a2f94c">RCC_APB2LPENR_TIM15LPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga0dd995c3eeef42487d978242fcc9327b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b203fb1b015bc48bd3a707654d501ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9b203fb1b015bc48bd3a707654d501ba">__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga95ac4d610b382e247b3a9b42b1ac0ea5">RCC_APB2LPENR_TIM16LPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga9b203fb1b015bc48bd3a707654d501ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6907183c65e23c16e829a0a9cbeda1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6907183c65e23c16e829a0a9cbeda1fb">__HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga465029b7f5cf5af731f7350184235938">RCC_APB2LPENR_TIM17LPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga6907183c65e23c16e829a0a9cbeda1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87122c894f691156d000537b3e963e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga87122c894f691156d000537b3e963e5d">__HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga87122c894f691156d000537b3e963e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260939535e89c796b23f9c79a23967e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga260939535e89c796b23f9c79a23967e6">__HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</a>))   == 0U)</td></tr>
<tr class="separator:ga260939535e89c796b23f9c79a23967e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70452f78490e8ec79583a7f20a72a300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga70452f78490e8ec79583a7f20a72a300">__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac2ba2e889e2ed2085c9300d83e8ddb88">RCC_APB2LPENR_DFSDM1LPEN</a>)) == 0U)</td></tr>
<tr class="separator:ga70452f78490e8ec79583a7f20a72a300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6e3a8ca9e554e3aa7aba57d034725655">__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac23b21b2aeb869505895cb53a1f68e5b">RCC_APB4LPENR_SYSCFGLPEN</a>)</td></tr>
<tr class="memdesc:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94c265a4ca002e409bec72c7554cefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab94c265a4ca002e409bec72c7554cefb">__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb2366ea1696063d9f2dc4535632942">RCC_APB4LPENR_LPUART1LPEN</a>)</td></tr>
<tr class="separator:gab94c265a4ca002e409bec72c7554cefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01dbcba6b868c630282dd1d257f25311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga01dbcba6b868c630282dd1d257f25311">__HAL_RCC_SPI6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a217b5150f345bf5afa912cb7ed9cb4">RCC_APB4LPENR_SPI6LPEN</a>)</td></tr>
<tr class="separator:ga01dbcba6b868c630282dd1d257f25311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4953c32722168b9a7b9374a33ce322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac4953c32722168b9a7b9374a33ce322d">__HAL_RCC_I2C4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga65b8b4775e7cbf2753388ffc8e8d4777">RCC_APB4LPENR_I2C4LPEN</a>)</td></tr>
<tr class="separator:gac4953c32722168b9a7b9374a33ce322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458e8b510bea25ae7b8ac85227583295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga458e8b510bea25ae7b8ac85227583295">__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8240478b48f40fc3a536b99d19015d">RCC_APB4LPENR_LPTIM2LPEN</a>)</td></tr>
<tr class="separator:ga458e8b510bea25ae7b8ac85227583295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ed5eb87e476b99c98c7918c34b7c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad8ed5eb87e476b99c98c7918c34b7c1d">__HAL_RCC_LPTIM3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce0f312b509ec5bc288e6f7cb7abf5">RCC_APB4LPENR_LPTIM3LPEN</a>)</td></tr>
<tr class="separator:gad8ed5eb87e476b99c98c7918c34b7c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392c4fe607eae3a45ebd35146858669c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga392c4fe607eae3a45ebd35146858669c">__HAL_RCC_COMP12_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga842ae609d4d8e22a40ff6a2be17c34d4">RCC_APB4LPENR_COMP12LPEN</a>)</td></tr>
<tr class="separator:ga392c4fe607eae3a45ebd35146858669c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e9f2c9470e641323883e853e9105d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga45e9f2c9470e641323883e853e9105d6">__HAL_RCC_VREF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcdf4072c0c8e11ddb75824bfdd8e8">RCC_APB4LPENR_VREFLPEN</a>)</td></tr>
<tr class="separator:ga45e9f2c9470e641323883e853e9105d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88df2fc3db08b8e36f044f9a477fc176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga88df2fc3db08b8e36f044f9a477fc176">__HAL_RCC_RTC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad2dd79b20f9b7b0f04aa6ab59ee002b0">RCC_APB4LPENR_RTCAPBLPEN</a>)</td></tr>
<tr class="separator:ga88df2fc3db08b8e36f044f9a477fc176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04863ff5c2174552387c549f0410df43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga04863ff5c2174552387c549f0410df43">__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gac23b21b2aeb869505895cb53a1f68e5b">RCC_APB4LPENR_SYSCFGLPEN</a>)</td></tr>
<tr class="separator:ga04863ff5c2174552387c549f0410df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaea69ea8dcb91d9778c2d917ed1f4cf47">__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb2366ea1696063d9f2dc4535632942">RCC_APB4LPENR_LPUART1LPEN</a>)</td></tr>
<tr class="separator:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11068bf054b592ea8e5b119ab0befe00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga11068bf054b592ea8e5b119ab0befe00">__HAL_RCC_SPI6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a217b5150f345bf5afa912cb7ed9cb4">RCC_APB4LPENR_SPI6LPEN</a>)</td></tr>
<tr class="separator:ga11068bf054b592ea8e5b119ab0befe00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6259ffb1496dc1499503f8fb07e97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6f6259ffb1496dc1499503f8fb07e97c">__HAL_RCC_I2C4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga65b8b4775e7cbf2753388ffc8e8d4777">RCC_APB4LPENR_I2C4LPEN</a>)</td></tr>
<tr class="separator:ga6f6259ffb1496dc1499503f8fb07e97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0712524061bcf92235794d83a84f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3a0712524061bcf92235794d83a84f9c">__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8240478b48f40fc3a536b99d19015d">RCC_APB4LPENR_LPTIM2LPEN</a>)</td></tr>
<tr class="separator:ga3a0712524061bcf92235794d83a84f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b663d4793c921b3d1ffce0daf3bab05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9b663d4793c921b3d1ffce0daf3bab05">__HAL_RCC_LPTIM3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce0f312b509ec5bc288e6f7cb7abf5">RCC_APB4LPENR_LPTIM3LPEN</a>)</td></tr>
<tr class="separator:ga9b663d4793c921b3d1ffce0daf3bab05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a947e4280fa738b1fe5d7fd7f3a8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa1a947e4280fa738b1fe5d7fd7f3a8a8">__HAL_RCC_COMP12_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga842ae609d4d8e22a40ff6a2be17c34d4">RCC_APB4LPENR_COMP12LPEN</a>)</td></tr>
<tr class="separator:gaa1a947e4280fa738b1fe5d7fd7f3a8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd40df7093d14722124999c9d163e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8dd40df7093d14722124999c9d163e50">__HAL_RCC_VREF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcdf4072c0c8e11ddb75824bfdd8e8">RCC_APB4LPENR_VREFLPEN</a>)</td></tr>
<tr class="separator:ga8dd40df7093d14722124999c9d163e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab0cf422d99e8e9558387a53c4f0faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4ab0cf422d99e8e9558387a53c4f0faa">__HAL_RCC_RTC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR) &amp;= ~ (<a class="el" href="group___peripheral___registers___bits___definition.html#gad2dd79b20f9b7b0f04aa6ab59ee002b0">RCC_APB4LPENR_RTCAPBLPEN</a>)</td></tr>
<tr class="separator:ga4ab0cf422d99e8e9558387a53c4f0faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e518b9a088d789d700d121db458403a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0e518b9a088d789d700d121db458403a">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac23b21b2aeb869505895cb53a1f68e5b">RCC_APB4LPENR_SYSCFGLPEN</a>))  != 0U)</td></tr>
<tr class="memdesc:ga0e518b9a088d789d700d121db458403a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB4 peripheral clock during Low Poser (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga0e518b9a088d789d700d121db458403a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfabd5ae7c0d36c5971387ed58059f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabfabd5ae7c0d36c5971387ed58059f67">__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb2366ea1696063d9f2dc4535632942">RCC_APB4LPENR_LPUART1LPEN</a>)) != 0U)</td></tr>
<tr class="separator:gabfabd5ae7c0d36c5971387ed58059f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94ae1e15ebd96821bed1f8d516872f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa94ae1e15ebd96821bed1f8d516872f7">__HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a217b5150f345bf5afa912cb7ed9cb4">RCC_APB4LPENR_SPI6LPEN</a>))    != 0U)</td></tr>
<tr class="separator:gaa94ae1e15ebd96821bed1f8d516872f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b54222bdf37fafcfa3eaf1df9c9f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga06b54222bdf37fafcfa3eaf1df9c9f86">__HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga65b8b4775e7cbf2753388ffc8e8d4777">RCC_APB4LPENR_I2C4LPEN</a>))    != 0U)</td></tr>
<tr class="separator:ga06b54222bdf37fafcfa3eaf1df9c9f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448c06537741a356609e5f9dfa27509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga448c06537741a356609e5f9dfa27509e">__HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8240478b48f40fc3a536b99d19015d">RCC_APB4LPENR_LPTIM2LPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga448c06537741a356609e5f9dfa27509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf946200af5edff168dc7be8ea0e03b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf946200af5edff168dc7be8ea0e03b15">__HAL_RCC_LPTIM3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce0f312b509ec5bc288e6f7cb7abf5">RCC_APB4LPENR_LPTIM3LPEN</a>))  != 0U)</td></tr>
<tr class="separator:gaf946200af5edff168dc7be8ea0e03b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41eac71f0342b8a8c7eb590fec286e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga41eac71f0342b8a8c7eb590fec286e9f">__HAL_RCC_COMP12_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga842ae609d4d8e22a40ff6a2be17c34d4">RCC_APB4LPENR_COMP12LPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga41eac71f0342b8a8c7eb590fec286e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66a966201197e0ea49eb02773a30a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab66a966201197e0ea49eb02773a30a25">__HAL_RCC_VREF_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcdf4072c0c8e11ddb75824bfdd8e8">RCC_APB4LPENR_VREFLPEN</a>))    != 0U)</td></tr>
<tr class="separator:gab66a966201197e0ea49eb02773a30a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfdf9d711e4cbf9f9027ddac1dbe4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga9bfdf9d711e4cbf9f9027ddac1dbe4b4">__HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad2dd79b20f9b7b0f04aa6ab59ee002b0">RCC_APB4LPENR_RTCAPBLPEN</a>))  != 0U)</td></tr>
<tr class="separator:ga9bfdf9d711e4cbf9f9027ddac1dbe4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga564fe78887dba5a7da7da1b9f2ffb372">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac23b21b2aeb869505895cb53a1f68e5b">RCC_APB4LPENR_SYSCFGLPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7710f33531a498c0def848039e06827a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7710f33531a498c0def848039e06827a">__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb2366ea1696063d9f2dc4535632942">RCC_APB4LPENR_LPUART1LPEN</a>)) == 0U)</td></tr>
<tr class="separator:ga7710f33531a498c0def848039e06827a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260929e1f658f1f9f7589abf0a54a903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga260929e1f658f1f9f7589abf0a54a903">__HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a217b5150f345bf5afa912cb7ed9cb4">RCC_APB4LPENR_SPI6LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga260929e1f658f1f9f7589abf0a54a903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a6c540dbeb7699b176f0a86f5bce2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga73a6c540dbeb7699b176f0a86f5bce2e">__HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga65b8b4775e7cbf2753388ffc8e8d4777">RCC_APB4LPENR_I2C4LPEN</a>))    == 0U)</td></tr>
<tr class="separator:ga73a6c540dbeb7699b176f0a86f5bce2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f3f62a0fb9aa17dd0ff5e4effa5844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga65f3f62a0fb9aa17dd0ff5e4effa5844">__HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8240478b48f40fc3a536b99d19015d">RCC_APB4LPENR_LPTIM2LPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga65f3f62a0fb9aa17dd0ff5e4effa5844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf84d1ac3080ff253b46394c27a0a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabdf84d1ac3080ff253b46394c27a0a90">__HAL_RCC_LPTIM3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce0f312b509ec5bc288e6f7cb7abf5">RCC_APB4LPENR_LPTIM3LPEN</a>))  == 0U)</td></tr>
<tr class="separator:gabdf84d1ac3080ff253b46394c27a0a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2077836bb17a4f47f3d0cd43612af4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2077836bb17a4f47f3d0cd43612af4a0">__HAL_RCC_COMP12_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga842ae609d4d8e22a40ff6a2be17c34d4">RCC_APB4LPENR_COMP12LPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga2077836bb17a4f47f3d0cd43612af4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dba9ff04cc491a3d4c7730e45aa288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab1dba9ff04cc491a3d4c7730e45aa288">__HAL_RCC_VREF_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcdf4072c0c8e11ddb75824bfdd8e8">RCC_APB4LPENR_VREFLPEN</a>))    == 0U)</td></tr>
<tr class="separator:gab1dba9ff04cc491a3d4c7730e45aa288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930107f543859fab6fb3fdf3634321f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga930107f543859fab6fb3fdf3634321f6">__HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB4LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad2dd79b20f9b7b0f04aa6ab59ee002b0">RCC_APB4LPENR_RTCAPBLPEN</a>))  == 0U)</td></tr>
<tr class="separator:ga930107f543859fab6fb3fdf3634321f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b407a9e7c3eda603326c29e57d065e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0b407a9e7c3eda603326c29e57d065e4">__HAL_RCC_HSI_CONFIG</a>(__STATE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a> , (uint32_t)(__STATE__))</td></tr>
<tr class="memdesc:ga0b407a9e7c3eda603326c29e57d065e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable peripheral bus clock when D3 domain is in DRUN.  <br /></td></tr>
<tr class="separator:ga0b407a9e7c3eda603326c29e57d065e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8850afc9537ef7183af070aa77e26481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)))</td></tr>
<tr class="memdesc:ga8850afc9537ef7183af070aa77e26481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the HSI divider.  <br /></td></tr>
<tr class="separator:ga8850afc9537ef7183af070aa77e26481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bccced288554b8598110b465701fad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICalibrationValue__)&#160;&#160;&#160;               <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a>, (uint32_t)(__HSICalibrationValue__) &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a>);</td></tr>
<tr class="memdesc:ga7bccced288554b8598110b465701fad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <br /></td></tr>
<tr class="separator:ga7bccced288554b8598110b465701fad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae069a430441e0547d753a7b47feaebd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae069a430441e0547d753a7b47feaebd1">__HAL_RCC_HSISTOP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="memdesc:gae069a430441e0547d753a7b47feaebd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for some peripherals.  <br /></td></tr>
<tr class="separator:gae069a430441e0547d753a7b47feaebd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61">__HAL_RCC_HSISTOP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="separator:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d851ecdcd6c910044b0533261945f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga93d851ecdcd6c910044b0533261945f3">__HAL_RCC_HSI48_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>);</td></tr>
<tr class="memdesc:ga93d851ecdcd6c910044b0533261945f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable or disable the Internal High Speed oscillator for USB (HSI48).  <br /></td></tr>
<tr class="separator:ga93d851ecdcd6c910044b0533261945f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963c000b8bce770c16acb68476919120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga963c000b8bce770c16acb68476919120">__HAL_RCC_HSI48_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>);</td></tr>
<tr class="separator:ga963c000b8bce770c16acb68476919120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84c473d288b2cd3f4e651ffedb24bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa84c473d288b2cd3f4e651ffedb24bf2">__HAL_RCC_CSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>)</td></tr>
<tr class="memdesc:gaa84c473d288b2cd3f4e651ffedb24bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal oscillator (CSI).  <br /></td></tr>
<tr class="separator:gaa84c473d288b2cd3f4e651ffedb24bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ba86c735ee6c2c84eb4a3db654dd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga38ba86c735ee6c2c84eb4a3db654dd91">__HAL_RCC_CSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>)</td></tr>
<tr class="separator:ga38ba86c735ee6c2c84eb4a3db654dd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e1aa79a9bcfa75e52f2125d45ebb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga54e1aa79a9bcfa75e52f2125d45ebb45">__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</a>(__CSICalibrationValue__)</td></tr>
<tr class="memdesc:ga54e1aa79a9bcfa75e52f2125d45ebb45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro Adjusts the Internal oscillator (CSI) calibration value.  <br /></td></tr>
<tr class="separator:ga54e1aa79a9bcfa75e52f2125d45ebb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd28d1ef7255a06b8a2aa9d478a175df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabd28d1ef7255a06b8a2aa9d478a175df">__HAL_RCC_CSISTOP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>)</td></tr>
<tr class="memdesc:gabd28d1ef7255a06b8a2aa9d478a175df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the force of the Low-power Internal oscillator (CSI) in STOP mode to be quickly available as kernel clock for USARTs and I2Cs.  <br /></td></tr>
<tr class="separator:gabd28d1ef7255a06b8a2aa9d478a175df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e8867dca9dc1487419487025317839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf2e8867dca9dc1487419487025317839">__HAL_RCC_CSISTOP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>)</td></tr>
<tr class="separator:gaf2e8867dca9dc1487419487025317839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (<b>HSE</b>).  <br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the the RTC clock.  <br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)</td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__)</td></tr>
<tr class="memdesc:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <br /></td></tr>
<tr class="separator:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1e5349631886f29040d7a31c002718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</a>(__RTCCLKSource__)</td></tr>
<tr class="separator:ga2b1e5349631886f29040d7a31c002718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>)))</td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to force or release the Backup domain reset.  <br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>)</td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b91ed3c583825f511ad281054186fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(__RCC_PLL1ClockOut__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, (__RCC_PLL1ClockOut__))</td></tr>
<tr class="memdesc:ga3b91ed3c583825f511ad281054186fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables each clock output (PLL_P_CLK, PLL_Q_CLK, PLL_R_CLK)  <br /></td></tr>
<tr class="separator:ga3b91ed3c583825f511ad281054186fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e1cc5aa5e64ef76506478bf3f23e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad5e1cc5aa5e64ef76506478bf3f23e1d">__HAL_RCC_PLLCLKOUT_DISABLE</a>(__RCC_PLL1ClockOut__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, (__RCC_PLL1ClockOut__))</td></tr>
<tr class="separator:gad5e1cc5aa5e64ef76506478bf3f23e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ff917129b4eafb127d90ba35a0ce0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga55ff917129b4eafb127d90ba35a0ce0e">__HAL_RCC_PLLFRACN_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gacccc906cb3df07252188f3f032dab36a">RCC_PLLCFGR_PLL1FRACEN</a>)</td></tr>
<tr class="memdesc:ga55ff917129b4eafb127d90ba35a0ce0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO.  <br /></td></tr>
<tr class="separator:ga55ff917129b4eafb127d90ba35a0ce0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7afed1d1075825e286f7880b8f72dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad7afed1d1075825e286f7880b8f72dd1">__HAL_RCC_PLLFRACN_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gacccc906cb3df07252188f3f032dab36a">RCC_PLLCFGR_PLL1FRACEN</a>)</td></tr>
<tr class="separator:gad7afed1d1075825e286f7880b8f72dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b310a74311ec6719ab9463ecaebcb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga69b310a74311ec6719ab9463ecaebcb9">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__,  __PLLM1__,  __PLLN1__,  __PLLP1__,  __PLLQ1__,  __PLLR1__)</td></tr>
<tr class="memdesc:ga69b310a74311ec6719ab9463ecaebcb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the main PLL clock source, multiplication and division factors.  <br /></td></tr>
<tr class="separator:ga69b310a74311ec6719ab9463ecaebcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8466f991888332ec978dc92c62d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf9a8466f991888332ec978dc92c62d7d">__HAL_RCC_PLL_PLLSOURCE_CONFIG</a>(__PLLSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>, (__PLLSOURCE__))</td></tr>
<tr class="memdesc:gaf9a8466f991888332ec978dc92c62d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLs clock source.  <br /></td></tr>
<tr class="separator:gaf9a8466f991888332ec978dc92c62d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7662098d7459db3e7888ed8e60c88c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa7662098d7459db3e7888ed8e60c88c6">__HAL_RCC_PLLFRACN_CONFIG</a>(__RCC_PLL1FRACN__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaeffe166d187ebffffc8a3d6cbee864ea">RCC_PLL1FRACR_FRACN1</a>, (uint32_t)(__RCC_PLL1FRACN__) &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga43aff0df2354bc2b16c810793d8a94bd">RCC_PLL1FRACR_FRACN1_Pos</a>)</td></tr>
<tr class="memdesc:gaa7662098d7459db3e7888ed8e60c88c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor.  <br /></td></tr>
<tr class="separator:gaa7662098d7459db3e7888ed8e60c88c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c75fa8ed4bf3c61dd2ac24b41da6f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3c75fa8ed4bf3c61dd2ac24b41da6f6d">__HAL_RCC_PLL_VCIRANGE</a>(__RCC_PLL1VCIRange__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad3c12993eb7784047984425fd50589f9">RCC_PLLCFGR_PLL1RGE</a>, (__RCC_PLL1VCIRange__))</td></tr>
<tr class="memdesc:ga3c75fa8ed4bf3c61dd2ac24b41da6f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to select the PLL1 reference frequency range.  <br /></td></tr>
<tr class="separator:ga3c75fa8ed4bf3c61dd2ac24b41da6f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfc604e0630d8556dd383cf3d50b9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1cfc604e0630d8556dd383cf3d50b9e8">__HAL_RCC_PLL_VCORANGE</a>(__RCC_PLL1VCORange__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4721f452904f3d6b746023e56b52ea">RCC_PLLCFGR_PLL1VCOSEL</a>, (__RCC_PLL1VCORange__))</td></tr>
<tr class="memdesc:ga1cfc604e0630d8556dd383cf3d50b9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to select the PLL1 reference frequency range.  <br /></td></tr>
<tr class="separator:ga1cfc604e0630d8556dd383cf3d50b9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga32f72b8c5b7e97b415867c57f9fafed6">__HAL_RCC_SYSCLK_CONFIG</a>(__RCC_SYSCLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__RCC_SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <br /></td></tr>
<tr class="separator:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL clock source.  <br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;                 <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO1 clock.  <br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7360422910dd65312786fc49722d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html#gabb7360422910dd65312786fc49722d25">__HAL_RCC_MCO2_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;    <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>), ((__MCOCLKSOURCE__) | ((__MCODIV__) &lt;&lt; 7)));</td></tr>
<tr class="memdesc:gabb7360422910dd65312786fc49722d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO2 clock.  <br /></td></tr>
<tr class="separator:gabb7360422910dd65312786fc49722d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad6731530ebbbcc0696e9bd94eb0d2724">__HAL_RCC_LSEDRIVE_CONFIG</a>(__LSEDRIVE__)&#160;&#160;&#160;               <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, (uint32_t)(__LSEDRIVE__));</td></tr>
<tr class="memdesc:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE) drive capability.  <br /></td></tr>
<tr class="separator:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada37410b216acbb9cd062f17c585517b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gada37410b216acbb9cd062f17c585517b">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a>(__RCC_STOPWUCLK__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>, (__RCC_STOPWUCLK__))</td></tr>
<tr class="memdesc:gada37410b216acbb9cd062f17c585517b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the wake up from stop clock.  <br /></td></tr>
<tr class="separator:gada37410b216acbb9cd062f17c585517b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae392379f2184e3e299cfe4f31d603ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae392379f2184e3e299cfe4f31d603ca3">__HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</a>(__RCC_STOPKERWUCLK__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabfc89cbee6dc0e89e1c453fbfea80bd2">RCC_CFGR_STOPKERWUCK</a>, (__RCC_STOPKERWUCLK__))</td></tr>
<tr class="memdesc:gae392379f2184e3e299cfe4f31d603ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Kernel wake up from stop clock.  <br /></td></tr>
<tr class="separator:gae392379f2184e3e299cfe4f31d603ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt.  <br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, (__INTERRUPT__))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt.  <br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits.  <br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafb4c5ba1c2b4a8793405eb9019194268">RCC_RSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags.  <br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="memdesc:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <br /></td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)</td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4249cf06f1a18ad29e2e6773fc621cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4249cf06f1a18ad29e2e6773fc621cc5">RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>) &gt;&gt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad103838eabddea24fddd04ca2900c936">RCC_PLLCKSELR_PLLSRC_Pos</a>)</td></tr>
<tr class="separator:ga4249cf06f1a18ad29e2e6773fc621cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32h7xx__hal__conf_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)    /* 2 ms */</td></tr>
<tr class="separator:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c428476bf09522ab368920c9743fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga74c428476bf09522ab368920c9743fd2">HSI48_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)    /* 2 ms */</td></tr>
<tr class="separator:ga74c428476bf09522ab368920c9743fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1c07a1c2fb29b7bbeae3152dcc0341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gaea1c07a1c2fb29b7bbeae3152dcc0341">CSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)    /* 2 ms */</td></tr>
<tr class="separator:gaea1c07a1c2fb29b7bbeae3152dcc0341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)    /* 2 ms */</td></tr>
<tr class="separator:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54d8ad9b3511329efee38b3ad0665de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)    /* 2 ms */</td></tr>
<tr class="separator:gad54d8ad9b3511329efee38b3ad0665de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a>&#160;&#160;&#160;(5000U) /* 5 s  */</td></tr>
<tr class="separator:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;(100U)</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32h7xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da0bb3923503cb8e84e5bd75912fbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga3da0bb3923503cb8e84e5bd75912fbb8">IS_RCC_OSCILLATORTYPE</a>(OSCILLATOR)</td></tr>
<tr class="separator:ga3da0bb3923503cb8e84e5bd75912fbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287bbcafd73d07ec915c2f793301908a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a>(HSE)</td></tr>
<tr class="separator:ga287bbcafd73d07ec915c2f793301908a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d2678bf8f46e932e7cba75619a4d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a>(LSE)</td></tr>
<tr class="separator:ga95d2678bf8f46e932e7cba75619a4d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga9d2bad5b4ad9ba8fb224ddbd949c27d6">IS_RCC_HSI</a>(HSI)</td></tr>
<tr class="separator:ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cb017c40c63651af966309b70bf88a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga87cb017c40c63651af966309b70bf88a">IS_RCC_HSI48</a>(HSI48)&#160;&#160;&#160;(((HSI48) == <a class="el" href="group___r_c_c___h_s_i48___config.html#ga5a653d6f271d56c96b63e02468ed3b65">RCC_HSI48_OFF</a>) || ((HSI48) == <a class="el" href="group___r_c_c___h_s_i48___config.html#gabfc9b19a84e1ac8bee6ff607afc10b0d">RCC_HSI48_ON</a>))</td></tr>
<tr class="separator:ga87cb017c40c63651af966309b70bf88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7381dd9821c69346ce64453863b786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gaaa7381dd9821c69346ce64453863b786">IS_RCC_LSI</a>(LSI)&#160;&#160;&#160;(((LSI) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((LSI) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:gaaa7381dd9821c69346ce64453863b786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62b4757433d3aeb751491cf6ddc189f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gaf62b4757433d3aeb751491cf6ddc189f">IS_RCC_CSI</a>(CSI)&#160;&#160;&#160;(((CSI) == <a class="el" href="group___r_c_c___c_s_i___config.html#ga484f6b4b798edd46671980a25ae00e72">RCC_CSI_OFF</a>) || ((CSI) == <a class="el" href="group___r_c_c___c_s_i___config.html#gacd0c6e9d10d8d059ab7915a45176e423">RCC_CSI_ON</a>))</td></tr>
<tr class="separator:gaf62b4757433d3aeb751491cf6ddc189f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b85039eb8036373fe80948c153ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga373b85039eb8036373fe80948c153ee0">IS_RCC_PLL</a>(PLL)</td></tr>
<tr class="separator:ga373b85039eb8036373fe80948c153ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aef66aae2c0374be3c7c62d389282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gae1aef66aae2c0374be3c7c62d389282f">IS_RCC_PLLSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gae1aef66aae2c0374be3c7c62d389282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e364438d03030e80e9ddcc2f964509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga99e364438d03030e80e9ddcc2f964509">IS_RCC_PLLRGE_VALUE</a>(VALUE)</td></tr>
<tr class="separator:ga99e364438d03030e80e9ddcc2f964509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839a2381e5e15dabdbd859c14a0fe3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga839a2381e5e15dabdbd859c14a0fe3d2">IS_RCC_PLLVCO_VALUE</a>(VALUE)&#160;&#160;&#160;(((VALUE) == <a class="el" href="group___r_c_c___p_l_l1___v_c_o___range.html#gab9f42e0ea12b12be4d96087227da031c">RCC_PLL1VCOWIDE</a>) || ((VALUE) == <a class="el" href="group___r_c_c___p_l_l1___v_c_o___range.html#ga9ffd241a51b2f20bf7275a014e536477">RCC_PLL1VCOMEDIUM</a>))</td></tr>
<tr class="separator:ga839a2381e5e15dabdbd859c14a0fe3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5206be7b66589b81309ee462699c6b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga5206be7b66589b81309ee462699c6b11">IS_RCC_PLLFRACN_VALUE</a>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 8191U)</td></tr>
<tr class="separator:ga5206be7b66589b81309ee462699c6b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db327c085e20aeb673a9784f8508597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a>(VALUE)&#160;&#160;&#160;((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 63U))</td></tr>
<tr class="separator:ga8db327c085e20aeb673a9784f8508597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12835741fbedd278ad1e91abebe00837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a>(VALUE)&#160;&#160;&#160;((4U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 512U))</td></tr>
<tr class="separator:ga12835741fbedd278ad1e91abebe00837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad808f83505f4e802e5bafab7831f0235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a>(VALUE)&#160;&#160;&#160;((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 128U))</td></tr>
<tr class="separator:gad808f83505f4e802e5bafab7831f0235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66dbe75bf8ab2b64b200e796281a851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a>(VALUE)&#160;&#160;&#160;((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 128U))</td></tr>
<tr class="separator:gad66dbe75bf8ab2b64b200e796281a851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73abbfc3c2f9e5e3621a6d8321c88c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga73abbfc3c2f9e5e3621a6d8321c88c3b">IS_RCC_PLLR_VALUE</a>(VALUE)&#160;&#160;&#160;((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 128U))</td></tr>
<tr class="separator:ga73abbfc3c2f9e5e3621a6d8321c88c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b364b5bfc3e347da9b5dbb84f81809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga07b364b5bfc3e347da9b5dbb84f81809">IS_RCC_PLLCLOCKOUT_VALUE</a>(VALUE)</td></tr>
<tr class="separator:ga07b364b5bfc3e347da9b5dbb84f81809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf7abbab300ed340b88d5f665910707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a>(CLK)&#160;&#160;&#160;((1U &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 0x3FU))</td></tr>
<tr class="separator:gaedf7abbab300ed340b88d5f665910707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0797bfc445903525324cbd06a6cebbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga0797bfc445903525324cbd06a6cebbd2">IS_RCC_SYSCLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga0797bfc445903525324cbd06a6cebbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7dfc41a7f7f051286393bb468dabe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga7c7dfc41a7f7f051286393bb468dabe0">IS_RCC_SYSCLK</a>(SYSCLK)</td></tr>
<tr class="separator:ga7c7dfc41a7f7f051286393bb468dabe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(HCLK)</td></tr>
<tr class="separator:ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94982534527278010cd63b036d38557c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga94982534527278010cd63b036d38557c">IS_RCC_CDPCLK1</a>(CDPCLK1)</td></tr>
<tr class="separator:ga94982534527278010cd63b036d38557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fac8fd59f31b2e9a55e49bf3664efd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga4fac8fd59f31b2e9a55e49bf3664efd9">IS_RCC_D1PCLK1</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga94982534527278010cd63b036d38557c">IS_RCC_CDPCLK1</a>  /* for legacy compatibility between H7 lines */</td></tr>
<tr class="separator:ga4fac8fd59f31b2e9a55e49bf3664efd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996af6fee7a02b51ed472e9819e9c2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga996af6fee7a02b51ed472e9819e9c2b8">IS_RCC_PCLK1</a>(PCLK1)</td></tr>
<tr class="separator:ga996af6fee7a02b51ed472e9819e9c2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cd45124620ae28e71fbdb91afd0c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gae3cd45124620ae28e71fbdb91afd0c02">IS_RCC_PCLK2</a>(PCLK2)</td></tr>
<tr class="separator:gae3cd45124620ae28e71fbdb91afd0c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1842759b9678d7a014294edd5a9813fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga1842759b9678d7a014294edd5a9813fa">IS_RCC_SRDPCLK1</a>(SRDPCLK1)</td></tr>
<tr class="separator:ga1842759b9678d7a014294edd5a9813fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f858833fa3728e6e823d666c3d42ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga1f858833fa3728e6e823d666c3d42ee4">IS_RCC_D3PCLK1</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga1842759b9678d7a014294edd5a9813fa">IS_RCC_SRDPCLK1</a> /* for legacy compatibility between H7 lines*/</td></tr>
<tr class="separator:ga1f858833fa3728e6e823d666c3d42ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15919da708f31ad296809804307df1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gad15919da708f31ad296809804307df1d">IS_RCC_RTCCLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gad15919da708f31ad296809804307df1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2d2f9b0c3e2f4fbe2131d779080964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gaac2d2f9b0c3e2f4fbe2131d779080964">IS_RCC_MCO</a>(MCOx)&#160;&#160;&#160;(((MCOx) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>) || ((MCOx) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>))</td></tr>
<tr class="separator:gaac2d2f9b0c3e2f4fbe2131d779080964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073031d9c90c555f7874912b7e4905f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga073031d9c90c555f7874912b7e4905f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152403e1f22fd14bb9a5d86406fe593f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga152403e1f22fd14bb9a5d86406fe593f">IS_RCC_MCODIV</a>(DIV)</td></tr>
<tr class="separator:ga152403e1f22fd14bb9a5d86406fe593f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27dea5bb62b26d0881e649770252158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gaa27dea5bb62b26d0881e649770252158">IS_RCC_FLAG</a>(FLAG)</td></tr>
<tr class="separator:gaa27dea5bb62b26d0881e649770252158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ac800deb0d24eb3e2f929571e7efe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga30ac800deb0d24eb3e2f929571e7efe8">IS_RCC_HSICALIBRATION_VALUE</a>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 0x7FU)</td></tr>
<tr class="separator:ga30ac800deb0d24eb3e2f929571e7efe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059fb6f33fe25d512289cc5151962c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga059fb6f33fe25d512289cc5151962c24">IS_RCC_CSICALIBRATION_VALUE</a>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 0x3FU)</td></tr>
<tr class="separator:ga059fb6f33fe25d512289cc5151962c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861e69393015a4ea785b7ddd5c6e3f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga861e69393015a4ea785b7ddd5c6e3f0c">IS_RCC_STOP_WAKEUPCLOCK</a>(SOURCE)</td></tr>
<tr class="separator:ga861e69393015a4ea785b7ddd5c6e3f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0dc34f195b3b9fdbf30843e3ddceee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gad0dc34f195b3b9fdbf30843e3ddceee4">IS_RCC_STOP_KERWAKEUPCLOCK</a>(SOURCE)</td></tr>
<tr class="separator:gad0dc34f195b3b9fdbf30843e3ddceee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a4bfea38a4d69462d2f1ef8204596d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gaa6a4bfea38a4d69462d2f1ef8204596d">HAL_RCC_CCSCallback</a> (void)</td></tr>
<tr class="separator:gaa6a4bfea38a4d69462d2f1ef8204596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32h7xx__hal__rcc_8h_source.html">stm32h7xx_hal_rcc.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
