Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 21 11:03:41 2024
| Host         : LAPTOP-6V24J738 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_top_timing_summary_routed.rpt -pb mandelbrot_top_timing_summary_routed.pb -rpx mandelbrot_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (212)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (212)
--------------------------------
 There are 212 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.472       -7.051                     26                  869        0.124        0.000                      0                  869        2.000        0.000                       0                   217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.472       -7.051                     26                  869        0.193        0.000                      0                  869        6.167        0.000                       0                   214  
  clkfbout_clk_wiz_0                                                                                                                                                      6.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.472       -7.040                     26                  869        0.193        0.000                      0                  869        6.167        0.000                       0                   214  
  clkfbout_clk_wiz_0_1                                                                                                                                                    6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.472       -7.051                     26                  869        0.124        0.000                      0                  869  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.472       -7.051                     26                  869        0.124        0.000                      0                  869  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.472ns,  Total Violation       -7.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 7.120ns (53.654%)  route 6.150ns (46.346%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 19.719 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.850    19.312    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X95Y22         LUT5 (Prop_lut5_I4_O)        0.124    19.436 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.759    20.195    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.657    19.719    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.235    
                         clock uncertainty           -0.070    20.166    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.723    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -20.195    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.277ns  (logic 7.120ns (53.625%)  route 6.157ns (46.375%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.165    19.736    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/MandelbrotWExS_repN_1_alias
    SLICE_X105Y36        LUT5 (Prop_lut5_I1_O)        0.124    19.860 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.342    20.202    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.666    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.244    
                         clock uncertainty           -0.070    20.175    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.732    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.254ns  (logic 7.120ns (53.720%)  route 6.134ns (46.280%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 19.720 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.631    19.092    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X90Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.216 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.962    20.178    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X4Y12         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.658    19.720    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X4Y12         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.517    20.236    
                         clock uncertainty           -0.070    20.167    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.255ns  (logic 7.120ns (53.714%)  route 6.135ns (46.286%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.143    19.713    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/MandelbrotWExS_repN_1_alias
    SLICE_X105Y32        LUT5 (Prop_lut5_I3_O)        0.124    19.837 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.342    20.180    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 7.120ns (53.746%)  route 6.127ns (46.254%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.520    18.982    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X92Y14         LUT5 (Prop_lut5_I4_O)        0.124    19.106 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.066    20.172    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -20.172    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.135ns  (logic 6.996ns (53.261%)  route 6.139ns (46.739%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 19.727 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.598    20.060    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.665    19.727    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.243    
                         clock uncertainty           -0.070    20.174    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.642    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.642    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 6.996ns (53.394%)  route 6.107ns (46.606%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.566    20.027    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.639    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 7.120ns (54.014%)  route 6.062ns (45.986%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.645    19.106    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X94Y12         LUT5 (Prop_lut5_I4_O)        0.124    19.230 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.876    20.106    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.246    
                         clock uncertainty           -0.070    20.177    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.734    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -20.106    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 6.996ns (53.661%)  route 6.041ns (46.339%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.391    19.962    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/MandelbrotWExS_repN_1_alias
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.666    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.244    
                         clock uncertainty           -0.070    20.175    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.643    
                         arrival time                         -19.962    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 7.120ns (54.324%)  route 5.986ns (45.676%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 19.715 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.085    19.546    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X93Y27         LUT5 (Prop_lut5_I4_O)        0.124    19.670 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.361    20.031    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.653    19.715    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.231    
                         clock uncertainty           -0.070    20.162    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.719    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i_vga_controller/CNT_VSxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSxSP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     2.016    i_vga_controller/clk_out1
    SLICE_X81Y36         FDCE                                         r  i_vga_controller/CNT_VSxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDCE (Prop_fdce_C_Q)         0.141     2.157 r  i_vga_controller/CNT_VSxDP_reg[8]/Q
                         net (fo=7, routed)           0.162     2.319    i_vga_controller/CNT_VSxDP_reg[8]
    SLICE_X82Y36         LUT6 (Prop_lut6_I1_O)        0.045     2.364 r  i_vga_controller/VSxSP_i_1/O
                         net (fo=1, routed)           0.000     2.364    i_vga_controller/VSxSP_i_1_n_0
    SLICE_X82Y36         FDPE                                         r  i_vga_controller/VSxSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.853     2.573    i_vga_controller/clk_out1
    SLICE_X82Y36         FDPE                                         r  i_vga_controller/VSxSP_reg/C
                         clock pessimism             -0.522     2.051    
    SLICE_X82Y36         FDPE (Hold_fdpe_C_D)         0.120     2.171    i_vga_controller/VSxSP_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_YxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.999%)  route 0.292ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.605     2.036    i_mandelbrot/clk_out1
    SLICE_X96Y19         FDCE                                         r  i_mandelbrot/CNT_YxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y19         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  i_mandelbrot/CNT_YxDP_reg[8]/Q
                         net (fo=18, routed)          0.292     2.492    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.914     2.635    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.113    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.296    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_YxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.325%)  route 0.300ns (64.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.607     2.038    i_mandelbrot/clk_out1
    SLICE_X96Y17         FDCE                                         r  i_mandelbrot/CNT_YxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDCE (Prop_fdce_C_Q)         0.164     2.202 r  i_mandelbrot/CNT_YxDP_reg[2]/Q
                         net (fo=19, routed)          0.300     2.502    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.914     2.635    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.113    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.296    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.610     2.041    i_mandelbrot/clk_out1
    SLICE_X97Y12         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y12         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  i_mandelbrot/CNT_ImCxDP_reg[10]/Q
                         net (fo=4, routed)           0.104     2.287    i_mandelbrot/CNT_ImCxDP_reg[10]
    SLICE_X96Y12         LUT3 (Prop_lut3_I2_O)        0.045     2.332 r  i_mandelbrot/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     2.332    i_mandelbrot/i__carry__0_i_1__1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.396 r  i_mandelbrot/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.396    i_mandelbrot/_inferred__1/i__carry__0_n_4
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.879     2.599    i_mandelbrot/clk_out1
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[10]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.134     2.188    i_mandelbrot/Z_IxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.250ns (70.522%)  route 0.105ns (29.478%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.609     2.040    i_mandelbrot/clk_out1
    SLICE_X97Y13         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  i_mandelbrot/CNT_ImCxDP_reg[14]/Q
                         net (fo=4, routed)           0.105     2.286    i_mandelbrot/CNT_ImCxDP_reg[14]
    SLICE_X96Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.331 r  i_mandelbrot/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.331    i_mandelbrot/i__carry__1_i_1__0_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.395 r  i_mandelbrot/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     2.395    i_mandelbrot/_inferred__1/i__carry__1_n_4
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.878     2.598    i_mandelbrot/clk_out1
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[14]/C
                         clock pessimism             -0.545     2.053    
    SLICE_X96Y13         FDCE (Hold_fdce_C_D)         0.134     2.187    i_mandelbrot/Z_IxDP_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.380%)  route 0.116ns (31.620%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.611     2.042    i_mandelbrot/clk_out1
    SLICE_X97Y11         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_mandelbrot/CNT_ImCxDP_reg[6]/Q
                         net (fo=4, routed)           0.116     2.299    i_mandelbrot/CNT_ImCxDP_reg[6]
    SLICE_X96Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.344 r  i_mandelbrot/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     2.344    i_mandelbrot/i__carry_i_1__1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.408 r  i_mandelbrot/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000     2.408    i_mandelbrot/_inferred__1/i__carry_n_4
    SLICE_X96Y11         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.881     2.601    i_mandelbrot/clk_out1
    SLICE_X96Y11         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[6]/C
                         clock pessimism             -0.546     2.055    
    SLICE_X96Y11         FDCE (Hold_fdce_C_D)         0.134     2.189    i_mandelbrot/Z_IxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_pong_fsm/StatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/CNTYxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.788%)  route 0.114ns (31.212%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     2.018    i_pong_fsm/clk_out1
    SLICE_X83Y38         FDCE                                         r  i_pong_fsm/StatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y38         FDCE (Prop_fdce_C_Q)         0.141     2.159 r  i_pong_fsm/StatexDP_reg/Q
                         net (fo=58, routed)          0.114     2.273    i_pong_fsm/StatexDP
    SLICE_X82Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.318 r  i_pong_fsm/CNTYxDP[1]_i_9/O
                         net (fo=1, routed)           0.000     2.318    i_pong_fsm/CNTYxDP[1]_i_9_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  i_pong_fsm/CNTYxDP_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    i_pong_fsm/CNTYxDP_reg[1]_i_1_n_6
    SLICE_X82Y38         FDCE                                         r  i_pong_fsm/CNTYxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.856     2.576    i_pong_fsm/clk_out1
    SLICE_X82Y38         FDCE                                         r  i_pong_fsm/CNTYxDP_reg[2]/C
                         clock pessimism             -0.545     2.031    
    SLICE_X82Y38         FDCE (Hold_fdce_C_D)         0.134     2.165    i_pong_fsm/CNTYxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.609     2.040    i_mandelbrot/clk_out1
    SLICE_X97Y13         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  i_mandelbrot/CNT_ImCxDP_reg[11]/Q
                         net (fo=4, routed)           0.122     2.304    i_mandelbrot/CNT_ImCxDP_reg[11]
    SLICE_X96Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.349 r  i_mandelbrot/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.349    i_mandelbrot/i__carry__1_i_4_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.419 r  i_mandelbrot/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     2.419    i_mandelbrot/_inferred__1/i__carry__1_n_7
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.878     2.598    i_mandelbrot/clk_out1
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[11]/C
                         clock pessimism             -0.545     2.053    
    SLICE_X96Y13         FDCE (Hold_fdce_C_D)         0.134     2.187    i_mandelbrot/Z_IxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.610     2.041    i_mandelbrot/clk_out1
    SLICE_X97Y12         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y12         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  i_mandelbrot/CNT_ImCxDP_reg[7]/Q
                         net (fo=4, routed)           0.122     2.305    i_mandelbrot/CNT_ImCxDP_reg[7]
    SLICE_X96Y12         LUT3 (Prop_lut3_I2_O)        0.045     2.350 r  i_mandelbrot/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     2.350    i_mandelbrot/i__carry__0_i_4__0_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.420 r  i_mandelbrot/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     2.420    i_mandelbrot/_inferred__1/i__carry__0_n_7
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.879     2.599    i_mandelbrot/clk_out1
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[7]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.134     2.188    i_mandelbrot/Z_IxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i_vga_controller/CNT_HSxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/CNT_HSxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     2.016    i_vga_controller/clk_out1
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDCE (Prop_fdce_C_Q)         0.141     2.157 r  i_vga_controller/CNT_HSxDP_reg[6]/Q
                         net (fo=11, routed)          0.146     2.303    i_vga_controller/CNT_HSxDP_reg_n_0_[6]
    SLICE_X75Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.348 r  i_vga_controller/CNT_HSxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.348    i_vga_controller/CNT_HSxDN[6]
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.851     2.571    i_vga_controller/clk_out1
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/C
                         clock pessimism             -0.555     2.016    
    SLICE_X75Y37         FDCE (Hold_fdce_C_D)         0.092     2.108    i_vga_controller/CNT_HSxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y1      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y1      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y3      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y3      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y34     i_vga_controller/BluexSP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y34     i_vga_controller/BluexSP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y33     i_vga_controller/BluexSP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y33     i_vga_controller/BluexSP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X76Y38     i_vga_controller/CNT_HSxDP_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X95Y17     i_mandelbrot/CNT_XxDP_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X95Y17     i_mandelbrot/CNT_XxDP_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X76Y37     i_vga_controller/CNT_HSxDP_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X76Y37     i_vga_controller/CNT_HSxDP_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X76Y38     i_vga_controller/CNT_HSxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y14     i_mandelbrot/Z_IxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X99Y16     i_mandelbrot/NITERxDP_reg[10]_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y14     i_mandelbrot/Z_RxDP_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y45     i_pong_fsm/CNTXxDP_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y45     i_pong_fsm/CNTXxDP_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y43     i_pong_fsm/CNTXxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y43     i_pong_fsm/CNTXxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y43     i_pong_fsm/CNTXxDP_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y43     i_pong_fsm/CNTXxDP_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y44     i_pong_fsm/CNTXxDP_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           26  Failing Endpoints,  Worst Slack       -0.472ns,  Total Violation       -7.040ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 7.120ns (53.654%)  route 6.150ns (46.346%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 19.719 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.850    19.312    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X95Y22         LUT5 (Prop_lut5_I4_O)        0.124    19.436 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.759    20.195    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.657    19.719    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.235    
                         clock uncertainty           -0.069    20.166    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.723    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -20.195    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.277ns  (logic 7.120ns (53.625%)  route 6.157ns (46.375%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.165    19.736    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/MandelbrotWExS_repN_1_alias
    SLICE_X105Y36        LUT5 (Prop_lut5_I1_O)        0.124    19.860 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.342    20.202    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.666    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.244    
                         clock uncertainty           -0.069    20.175    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.732    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.254ns  (logic 7.120ns (53.720%)  route 6.134ns (46.280%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 19.720 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.631    19.092    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X90Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.216 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.962    20.178    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X4Y12         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.658    19.720    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X4Y12         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.517    20.236    
                         clock uncertainty           -0.069    20.167    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.255ns  (logic 7.120ns (53.714%)  route 6.135ns (46.286%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.143    19.713    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/MandelbrotWExS_repN_1_alias
    SLICE_X105Y32        LUT5 (Prop_lut5_I3_O)        0.124    19.837 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.342    20.180    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.069    20.171    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 7.120ns (53.746%)  route 6.127ns (46.254%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.520    18.982    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X92Y14         LUT5 (Prop_lut5_I4_O)        0.124    19.106 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.066    20.172    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.069    20.171    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -20.172    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.135ns  (logic 6.996ns (53.261%)  route 6.139ns (46.739%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 19.727 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.598    20.060    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.665    19.727    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.243    
                         clock uncertainty           -0.069    20.174    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.642    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.642    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 6.996ns (53.394%)  route 6.107ns (46.606%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.566    20.027    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.069    20.171    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.639    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 7.120ns (54.014%)  route 6.062ns (45.986%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.645    19.106    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X94Y12         LUT5 (Prop_lut5_I4_O)        0.124    19.230 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.876    20.106    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.246    
                         clock uncertainty           -0.069    20.177    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.734    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -20.106    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 6.996ns (53.661%)  route 6.041ns (46.339%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.391    19.962    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/MandelbrotWExS_repN_1_alias
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.666    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.244    
                         clock uncertainty           -0.069    20.175    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.643    
                         arrival time                         -19.962    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 7.120ns (54.324%)  route 5.986ns (45.676%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 19.715 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.085    19.546    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X93Y27         LUT5 (Prop_lut5_I4_O)        0.124    19.670 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.361    20.031    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.653    19.715    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.231    
                         clock uncertainty           -0.069    20.162    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.719    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i_vga_controller/CNT_VSxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSxSP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     2.016    i_vga_controller/clk_out1
    SLICE_X81Y36         FDCE                                         r  i_vga_controller/CNT_VSxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDCE (Prop_fdce_C_Q)         0.141     2.157 r  i_vga_controller/CNT_VSxDP_reg[8]/Q
                         net (fo=7, routed)           0.162     2.319    i_vga_controller/CNT_VSxDP_reg[8]
    SLICE_X82Y36         LUT6 (Prop_lut6_I1_O)        0.045     2.364 r  i_vga_controller/VSxSP_i_1/O
                         net (fo=1, routed)           0.000     2.364    i_vga_controller/VSxSP_i_1_n_0
    SLICE_X82Y36         FDPE                                         r  i_vga_controller/VSxSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.853     2.573    i_vga_controller/clk_out1
    SLICE_X82Y36         FDPE                                         r  i_vga_controller/VSxSP_reg/C
                         clock pessimism             -0.522     2.051    
    SLICE_X82Y36         FDPE (Hold_fdpe_C_D)         0.120     2.171    i_vga_controller/VSxSP_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_YxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.999%)  route 0.292ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.605     2.036    i_mandelbrot/clk_out1
    SLICE_X96Y19         FDCE                                         r  i_mandelbrot/CNT_YxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y19         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  i_mandelbrot/CNT_YxDP_reg[8]/Q
                         net (fo=18, routed)          0.292     2.492    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.914     2.635    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.113    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.296    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_YxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.325%)  route 0.300ns (64.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.607     2.038    i_mandelbrot/clk_out1
    SLICE_X96Y17         FDCE                                         r  i_mandelbrot/CNT_YxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDCE (Prop_fdce_C_Q)         0.164     2.202 r  i_mandelbrot/CNT_YxDP_reg[2]/Q
                         net (fo=19, routed)          0.300     2.502    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.914     2.635    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.113    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.296    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.610     2.041    i_mandelbrot/clk_out1
    SLICE_X97Y12         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y12         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  i_mandelbrot/CNT_ImCxDP_reg[10]/Q
                         net (fo=4, routed)           0.104     2.287    i_mandelbrot/CNT_ImCxDP_reg[10]
    SLICE_X96Y12         LUT3 (Prop_lut3_I2_O)        0.045     2.332 r  i_mandelbrot/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     2.332    i_mandelbrot/i__carry__0_i_1__1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.396 r  i_mandelbrot/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.396    i_mandelbrot/_inferred__1/i__carry__0_n_4
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.879     2.599    i_mandelbrot/clk_out1
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[10]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.134     2.188    i_mandelbrot/Z_IxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.250ns (70.522%)  route 0.105ns (29.478%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.609     2.040    i_mandelbrot/clk_out1
    SLICE_X97Y13         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  i_mandelbrot/CNT_ImCxDP_reg[14]/Q
                         net (fo=4, routed)           0.105     2.286    i_mandelbrot/CNT_ImCxDP_reg[14]
    SLICE_X96Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.331 r  i_mandelbrot/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.331    i_mandelbrot/i__carry__1_i_1__0_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.395 r  i_mandelbrot/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     2.395    i_mandelbrot/_inferred__1/i__carry__1_n_4
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.878     2.598    i_mandelbrot/clk_out1
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[14]/C
                         clock pessimism             -0.545     2.053    
    SLICE_X96Y13         FDCE (Hold_fdce_C_D)         0.134     2.187    i_mandelbrot/Z_IxDP_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.380%)  route 0.116ns (31.620%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.611     2.042    i_mandelbrot/clk_out1
    SLICE_X97Y11         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_mandelbrot/CNT_ImCxDP_reg[6]/Q
                         net (fo=4, routed)           0.116     2.299    i_mandelbrot/CNT_ImCxDP_reg[6]
    SLICE_X96Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.344 r  i_mandelbrot/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     2.344    i_mandelbrot/i__carry_i_1__1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.408 r  i_mandelbrot/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000     2.408    i_mandelbrot/_inferred__1/i__carry_n_4
    SLICE_X96Y11         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.881     2.601    i_mandelbrot/clk_out1
    SLICE_X96Y11         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[6]/C
                         clock pessimism             -0.546     2.055    
    SLICE_X96Y11         FDCE (Hold_fdce_C_D)         0.134     2.189    i_mandelbrot/Z_IxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_pong_fsm/StatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/CNTYxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.788%)  route 0.114ns (31.212%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     2.018    i_pong_fsm/clk_out1
    SLICE_X83Y38         FDCE                                         r  i_pong_fsm/StatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y38         FDCE (Prop_fdce_C_Q)         0.141     2.159 r  i_pong_fsm/StatexDP_reg/Q
                         net (fo=58, routed)          0.114     2.273    i_pong_fsm/StatexDP
    SLICE_X82Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.318 r  i_pong_fsm/CNTYxDP[1]_i_9/O
                         net (fo=1, routed)           0.000     2.318    i_pong_fsm/CNTYxDP[1]_i_9_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  i_pong_fsm/CNTYxDP_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    i_pong_fsm/CNTYxDP_reg[1]_i_1_n_6
    SLICE_X82Y38         FDCE                                         r  i_pong_fsm/CNTYxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.856     2.576    i_pong_fsm/clk_out1
    SLICE_X82Y38         FDCE                                         r  i_pong_fsm/CNTYxDP_reg[2]/C
                         clock pessimism             -0.545     2.031    
    SLICE_X82Y38         FDCE (Hold_fdce_C_D)         0.134     2.165    i_pong_fsm/CNTYxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.609     2.040    i_mandelbrot/clk_out1
    SLICE_X97Y13         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  i_mandelbrot/CNT_ImCxDP_reg[11]/Q
                         net (fo=4, routed)           0.122     2.304    i_mandelbrot/CNT_ImCxDP_reg[11]
    SLICE_X96Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.349 r  i_mandelbrot/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.349    i_mandelbrot/i__carry__1_i_4_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.419 r  i_mandelbrot/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     2.419    i_mandelbrot/_inferred__1/i__carry__1_n_7
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.878     2.598    i_mandelbrot/clk_out1
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[11]/C
                         clock pessimism             -0.545     2.053    
    SLICE_X96Y13         FDCE (Hold_fdce_C_D)         0.134     2.187    i_mandelbrot/Z_IxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.610     2.041    i_mandelbrot/clk_out1
    SLICE_X97Y12         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y12         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  i_mandelbrot/CNT_ImCxDP_reg[7]/Q
                         net (fo=4, routed)           0.122     2.305    i_mandelbrot/CNT_ImCxDP_reg[7]
    SLICE_X96Y12         LUT3 (Prop_lut3_I2_O)        0.045     2.350 r  i_mandelbrot/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     2.350    i_mandelbrot/i__carry__0_i_4__0_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.420 r  i_mandelbrot/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     2.420    i_mandelbrot/_inferred__1/i__carry__0_n_7
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.879     2.599    i_mandelbrot/clk_out1
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[7]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.134     2.188    i_mandelbrot/Z_IxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i_vga_controller/CNT_HSxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/CNT_HSxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     2.016    i_vga_controller/clk_out1
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDCE (Prop_fdce_C_Q)         0.141     2.157 r  i_vga_controller/CNT_HSxDP_reg[6]/Q
                         net (fo=11, routed)          0.146     2.303    i_vga_controller/CNT_HSxDP_reg_n_0_[6]
    SLICE_X75Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.348 r  i_vga_controller/CNT_HSxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.348    i_vga_controller/CNT_HSxDN[6]
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.851     2.571    i_vga_controller/clk_out1
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/C
                         clock pessimism             -0.555     2.016    
    SLICE_X75Y37         FDCE (Hold_fdce_C_D)         0.092     2.108    i_vga_controller/CNT_HSxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y1      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y1      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y3      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y3      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y34     i_vga_controller/BluexSP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y34     i_vga_controller/BluexSP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y33     i_vga_controller/BluexSP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y33     i_vga_controller/BluexSP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X76Y38     i_vga_controller/CNT_HSxDP_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X95Y17     i_mandelbrot/CNT_XxDP_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X95Y17     i_mandelbrot/CNT_XxDP_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X76Y37     i_vga_controller/CNT_HSxDP_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X76Y37     i_vga_controller/CNT_HSxDP_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X76Y38     i_vga_controller/CNT_HSxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y14     i_mandelbrot/Z_IxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X99Y16     i_mandelbrot/NITERxDP_reg[10]_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y14     i_mandelbrot/Z_RxDP_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y45     i_pong_fsm/CNTXxDP_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y45     i_pong_fsm/CNTXxDP_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y43     i_pong_fsm/CNTXxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y43     i_pong_fsm/CNTXxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y43     i_pong_fsm/CNTXxDP_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y43     i_pong_fsm/CNTXxDP_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X79Y44     i_pong_fsm/CNTXxDP_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.472ns,  Total Violation       -7.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 7.120ns (53.654%)  route 6.150ns (46.346%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 19.719 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.850    19.312    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X95Y22         LUT5 (Prop_lut5_I4_O)        0.124    19.436 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.759    20.195    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.657    19.719    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.235    
                         clock uncertainty           -0.070    20.166    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.723    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -20.195    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.277ns  (logic 7.120ns (53.625%)  route 6.157ns (46.375%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.165    19.736    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/MandelbrotWExS_repN_1_alias
    SLICE_X105Y36        LUT5 (Prop_lut5_I1_O)        0.124    19.860 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.342    20.202    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.666    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.244    
                         clock uncertainty           -0.070    20.175    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.732    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.254ns  (logic 7.120ns (53.720%)  route 6.134ns (46.280%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 19.720 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.631    19.092    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X90Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.216 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.962    20.178    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X4Y12         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.658    19.720    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X4Y12         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.517    20.236    
                         clock uncertainty           -0.070    20.167    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.255ns  (logic 7.120ns (53.714%)  route 6.135ns (46.286%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.143    19.713    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/MandelbrotWExS_repN_1_alias
    SLICE_X105Y32        LUT5 (Prop_lut5_I3_O)        0.124    19.837 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.342    20.180    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 7.120ns (53.746%)  route 6.127ns (46.254%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.520    18.982    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X92Y14         LUT5 (Prop_lut5_I4_O)        0.124    19.106 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.066    20.172    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -20.172    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.135ns  (logic 6.996ns (53.261%)  route 6.139ns (46.739%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 19.727 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.598    20.060    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.665    19.727    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.243    
                         clock uncertainty           -0.070    20.174    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.642    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.642    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 6.996ns (53.394%)  route 6.107ns (46.606%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.566    20.027    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.639    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 7.120ns (54.014%)  route 6.062ns (45.986%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.645    19.106    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X94Y12         LUT5 (Prop_lut5_I4_O)        0.124    19.230 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.876    20.106    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.246    
                         clock uncertainty           -0.070    20.177    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.734    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -20.106    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 6.996ns (53.661%)  route 6.041ns (46.339%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.391    19.962    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/MandelbrotWExS_repN_1_alias
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.666    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.244    
                         clock uncertainty           -0.070    20.175    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.643    
                         arrival time                         -19.962    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 7.120ns (54.324%)  route 5.986ns (45.676%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 19.715 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.085    19.546    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X93Y27         LUT5 (Prop_lut5_I4_O)        0.124    19.670 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.361    20.031    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.653    19.715    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.231    
                         clock uncertainty           -0.070    20.162    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.719    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_vga_controller/CNT_VSxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSxSP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     2.016    i_vga_controller/clk_out1
    SLICE_X81Y36         FDCE                                         r  i_vga_controller/CNT_VSxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDCE (Prop_fdce_C_Q)         0.141     2.157 r  i_vga_controller/CNT_VSxDP_reg[8]/Q
                         net (fo=7, routed)           0.162     2.319    i_vga_controller/CNT_VSxDP_reg[8]
    SLICE_X82Y36         LUT6 (Prop_lut6_I1_O)        0.045     2.364 r  i_vga_controller/VSxSP_i_1/O
                         net (fo=1, routed)           0.000     2.364    i_vga_controller/VSxSP_i_1_n_0
    SLICE_X82Y36         FDPE                                         r  i_vga_controller/VSxSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.853     2.573    i_vga_controller/clk_out1
    SLICE_X82Y36         FDPE                                         r  i_vga_controller/VSxSP_reg/C
                         clock pessimism             -0.522     2.051    
                         clock uncertainty            0.070     2.121    
    SLICE_X82Y36         FDPE (Hold_fdpe_C_D)         0.120     2.241    i_vga_controller/VSxSP_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_YxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.999%)  route 0.292ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.605     2.036    i_mandelbrot/clk_out1
    SLICE_X96Y19         FDCE                                         r  i_mandelbrot/CNT_YxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y19         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  i_mandelbrot/CNT_YxDP_reg[8]/Q
                         net (fo=18, routed)          0.292     2.492    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.914     2.635    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.113    
                         clock uncertainty            0.070     2.182    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.365    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_YxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.325%)  route 0.300ns (64.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.607     2.038    i_mandelbrot/clk_out1
    SLICE_X96Y17         FDCE                                         r  i_mandelbrot/CNT_YxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDCE (Prop_fdce_C_Q)         0.164     2.202 r  i_mandelbrot/CNT_YxDP_reg[2]/Q
                         net (fo=19, routed)          0.300     2.502    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.914     2.635    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.113    
                         clock uncertainty            0.070     2.182    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.365    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.610     2.041    i_mandelbrot/clk_out1
    SLICE_X97Y12         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y12         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  i_mandelbrot/CNT_ImCxDP_reg[10]/Q
                         net (fo=4, routed)           0.104     2.287    i_mandelbrot/CNT_ImCxDP_reg[10]
    SLICE_X96Y12         LUT3 (Prop_lut3_I2_O)        0.045     2.332 r  i_mandelbrot/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     2.332    i_mandelbrot/i__carry__0_i_1__1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.396 r  i_mandelbrot/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.396    i_mandelbrot/_inferred__1/i__carry__0_n_4
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.879     2.599    i_mandelbrot/clk_out1
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[10]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.070     2.124    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.134     2.258    i_mandelbrot/Z_IxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.250ns (70.522%)  route 0.105ns (29.478%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.609     2.040    i_mandelbrot/clk_out1
    SLICE_X97Y13         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  i_mandelbrot/CNT_ImCxDP_reg[14]/Q
                         net (fo=4, routed)           0.105     2.286    i_mandelbrot/CNT_ImCxDP_reg[14]
    SLICE_X96Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.331 r  i_mandelbrot/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.331    i_mandelbrot/i__carry__1_i_1__0_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.395 r  i_mandelbrot/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     2.395    i_mandelbrot/_inferred__1/i__carry__1_n_4
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.878     2.598    i_mandelbrot/clk_out1
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[14]/C
                         clock pessimism             -0.545     2.053    
                         clock uncertainty            0.070     2.123    
    SLICE_X96Y13         FDCE (Hold_fdce_C_D)         0.134     2.257    i_mandelbrot/Z_IxDP_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.380%)  route 0.116ns (31.620%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.611     2.042    i_mandelbrot/clk_out1
    SLICE_X97Y11         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_mandelbrot/CNT_ImCxDP_reg[6]/Q
                         net (fo=4, routed)           0.116     2.299    i_mandelbrot/CNT_ImCxDP_reg[6]
    SLICE_X96Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.344 r  i_mandelbrot/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     2.344    i_mandelbrot/i__carry_i_1__1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.408 r  i_mandelbrot/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000     2.408    i_mandelbrot/_inferred__1/i__carry_n_4
    SLICE_X96Y11         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.881     2.601    i_mandelbrot/clk_out1
    SLICE_X96Y11         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[6]/C
                         clock pessimism             -0.546     2.055    
                         clock uncertainty            0.070     2.125    
    SLICE_X96Y11         FDCE (Hold_fdce_C_D)         0.134     2.259    i_mandelbrot/Z_IxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_pong_fsm/StatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/CNTYxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.788%)  route 0.114ns (31.212%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     2.018    i_pong_fsm/clk_out1
    SLICE_X83Y38         FDCE                                         r  i_pong_fsm/StatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y38         FDCE (Prop_fdce_C_Q)         0.141     2.159 r  i_pong_fsm/StatexDP_reg/Q
                         net (fo=58, routed)          0.114     2.273    i_pong_fsm/StatexDP
    SLICE_X82Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.318 r  i_pong_fsm/CNTYxDP[1]_i_9/O
                         net (fo=1, routed)           0.000     2.318    i_pong_fsm/CNTYxDP[1]_i_9_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  i_pong_fsm/CNTYxDP_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    i_pong_fsm/CNTYxDP_reg[1]_i_1_n_6
    SLICE_X82Y38         FDCE                                         r  i_pong_fsm/CNTYxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.856     2.576    i_pong_fsm/clk_out1
    SLICE_X82Y38         FDCE                                         r  i_pong_fsm/CNTYxDP_reg[2]/C
                         clock pessimism             -0.545     2.031    
                         clock uncertainty            0.070     2.101    
    SLICE_X82Y38         FDCE (Hold_fdce_C_D)         0.134     2.235    i_pong_fsm/CNTYxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.609     2.040    i_mandelbrot/clk_out1
    SLICE_X97Y13         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  i_mandelbrot/CNT_ImCxDP_reg[11]/Q
                         net (fo=4, routed)           0.122     2.304    i_mandelbrot/CNT_ImCxDP_reg[11]
    SLICE_X96Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.349 r  i_mandelbrot/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.349    i_mandelbrot/i__carry__1_i_4_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.419 r  i_mandelbrot/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     2.419    i_mandelbrot/_inferred__1/i__carry__1_n_7
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.878     2.598    i_mandelbrot/clk_out1
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[11]/C
                         clock pessimism             -0.545     2.053    
                         clock uncertainty            0.070     2.123    
    SLICE_X96Y13         FDCE (Hold_fdce_C_D)         0.134     2.257    i_mandelbrot/Z_IxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.610     2.041    i_mandelbrot/clk_out1
    SLICE_X97Y12         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y12         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  i_mandelbrot/CNT_ImCxDP_reg[7]/Q
                         net (fo=4, routed)           0.122     2.305    i_mandelbrot/CNT_ImCxDP_reg[7]
    SLICE_X96Y12         LUT3 (Prop_lut3_I2_O)        0.045     2.350 r  i_mandelbrot/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     2.350    i_mandelbrot/i__carry__0_i_4__0_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.420 r  i_mandelbrot/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     2.420    i_mandelbrot/_inferred__1/i__carry__0_n_7
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.879     2.599    i_mandelbrot/clk_out1
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[7]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.070     2.124    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.134     2.258    i_mandelbrot/Z_IxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_vga_controller/CNT_HSxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/CNT_HSxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     2.016    i_vga_controller/clk_out1
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDCE (Prop_fdce_C_Q)         0.141     2.157 r  i_vga_controller/CNT_HSxDP_reg[6]/Q
                         net (fo=11, routed)          0.146     2.303    i_vga_controller/CNT_HSxDP_reg_n_0_[6]
    SLICE_X75Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.348 r  i_vga_controller/CNT_HSxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.348    i_vga_controller/CNT_HSxDN[6]
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.851     2.571    i_vga_controller/clk_out1
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/C
                         clock pessimism             -0.555     2.016    
                         clock uncertainty            0.070     2.086    
    SLICE_X75Y37         FDCE (Hold_fdce_C_D)         0.092     2.178    i_vga_controller/CNT_HSxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           26  Failing Endpoints,  Worst Slack       -0.472ns,  Total Violation       -7.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 7.120ns (53.654%)  route 6.150ns (46.346%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 19.719 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.850    19.312    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X95Y22         LUT5 (Prop_lut5_I4_O)        0.124    19.436 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.759    20.195    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.657    19.719    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.235    
                         clock uncertainty           -0.070    20.166    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.723    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -20.195    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.277ns  (logic 7.120ns (53.625%)  route 6.157ns (46.375%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.165    19.736    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/MandelbrotWExS_repN_1_alias
    SLICE_X105Y36        LUT5 (Prop_lut5_I1_O)        0.124    19.860 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.342    20.202    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.666    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.244    
                         clock uncertainty           -0.070    20.175    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.732    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.254ns  (logic 7.120ns (53.720%)  route 6.134ns (46.280%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 19.720 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.631    19.092    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X90Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.216 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.962    20.178    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X4Y12         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.658    19.720    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X4Y12         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.517    20.236    
                         clock uncertainty           -0.070    20.167    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.255ns  (logic 7.120ns (53.714%)  route 6.135ns (46.286%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.143    19.713    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/MandelbrotWExS_repN_1_alias
    SLICE_X105Y32        LUT5 (Prop_lut5_I3_O)        0.124    19.837 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.342    20.180    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 7.120ns (53.746%)  route 6.127ns (46.254%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.520    18.982    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X92Y14         LUT5 (Prop_lut5_I4_O)        0.124    19.106 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.066    20.172    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -20.172    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.135ns  (logic 6.996ns (53.261%)  route 6.139ns (46.739%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 19.727 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.598    20.060    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.665    19.727    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.243    
                         clock uncertainty           -0.070    20.174    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.642    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.642    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 6.996ns (53.394%)  route 6.107ns (46.606%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 19.724 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.566    20.027    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.662    19.724    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.240    
                         clock uncertainty           -0.070    20.171    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.639    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 7.120ns (54.014%)  route 6.062ns (45.986%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          0.645    19.106    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X94Y12         LUT5 (Prop_lut5_I4_O)        0.124    19.230 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.876    20.106    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.246    
                         clock uncertainty           -0.070    20.177    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.734    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -20.106    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 6.996ns (53.661%)  route 6.041ns (46.339%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.505    18.239    i_mandelbrot/WhileCondxS21_in
    SLICE_X97Y15         LUT5 (Prop_lut5_I3_O)        0.332    18.571 r  i_mandelbrot/i_blk_mem_gen_0_i_1_replica/O
                         net (fo=4, routed)           1.391    19.962    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/MandelbrotWExS_repN_1_alias
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.666    19.728    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.244    
                         clock uncertainty           -0.070    20.175    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    19.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.643    
                         arrival time                         -19.962    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 i_mandelbrot/NITERxDP_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 7.120ns (54.324%)  route 5.986ns (45.676%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 19.715 - 13.333 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.794     6.925    i_mandelbrot/clk_out1
    SLICE_X99Y16         FDCE                                         r  i_mandelbrot/NITERxDP_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     7.381 f  i_mandelbrot/NITERxDP_reg[10]_replica/Q
                         net (fo=1, routed)           0.797     8.178    i_mandelbrot/Q[10]_repN
    SLICE_X99Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.302 r  i_mandelbrot/i_blk_mem_gen_0_i_3/O
                         net (fo=25, routed)          0.375     8.677    i_mandelbrot/i_blk_mem_gen_0_i_3_n_0
    SLICE_X99Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  i_mandelbrot/Z_R2xD_i_19/O
                         net (fo=66, routed)          0.628     9.429    i_mandelbrot/Z_R2xD_i_19_n_0
    SLICE_X94Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.553 r  i_mandelbrot/Z_R2xD_i_5/O
                         net (fo=4, routed)           0.568    10.121    i_mandelbrot/Z_RxD[13]
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.962 r  i_mandelbrot/Z_R2xD/P[16]
                         net (fo=5, routed)           0.972    14.934    i_mandelbrot/p_1_in[1]
    SLICE_X93Y10         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  i_mandelbrot/WhileCondxS3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.058    i_mandelbrot/WhileCondxS3_carry_i_3_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.608 r  i_mandelbrot/WhileCondxS3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.608    i_mandelbrot/WhileCondxS3_carry_n_0
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.722 r  i_mandelbrot/WhileCondxS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.722    i_mandelbrot/WhileCondxS3_carry__0_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.836 r  i_mandelbrot/WhileCondxS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.836    i_mandelbrot/WhileCondxS3_carry__1_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.950 r  i_mandelbrot/WhileCondxS3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.950    i_mandelbrot/WhileCondxS3_carry__2_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.172 f  i_mandelbrot/WhileCondxS3_carry__3/O[0]
                         net (fo=1, routed)           0.805    16.977    i_mandelbrot/WhileCondxS3[16]
    SLICE_X94Y14         LUT2 (Prop_lut2_I1_O)        0.299    17.276 r  i_mandelbrot/WhileCondxS2_carry_i_3/O
                         net (fo=1, routed)           0.000    17.276    i_mandelbrot/WhileCondxS2_carry_i_3_n_0
    SLICE_X94Y14         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.734 f  i_mandelbrot/WhileCondxS2_carry/CO[1]
                         net (fo=17, routed)          0.396    18.129    i_mandelbrot/WhileCondxS21_in
    SLICE_X95Y14         LUT5 (Prop_lut5_I3_O)        0.332    18.461 r  i_mandelbrot/i_blk_mem_gen_0_i_1/O
                         net (fo=51, routed)          1.085    19.546    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X93Y27         LUT5 (Prop_lut5_I4_O)        0.124    19.670 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.361    20.031    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         1.653    19.715    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.517    20.231    
                         clock uncertainty           -0.070    20.162    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.719    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_vga_controller/CNT_VSxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSxSP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     2.016    i_vga_controller/clk_out1
    SLICE_X81Y36         FDCE                                         r  i_vga_controller/CNT_VSxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDCE (Prop_fdce_C_Q)         0.141     2.157 r  i_vga_controller/CNT_VSxDP_reg[8]/Q
                         net (fo=7, routed)           0.162     2.319    i_vga_controller/CNT_VSxDP_reg[8]
    SLICE_X82Y36         LUT6 (Prop_lut6_I1_O)        0.045     2.364 r  i_vga_controller/VSxSP_i_1/O
                         net (fo=1, routed)           0.000     2.364    i_vga_controller/VSxSP_i_1_n_0
    SLICE_X82Y36         FDPE                                         r  i_vga_controller/VSxSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.853     2.573    i_vga_controller/clk_out1
    SLICE_X82Y36         FDPE                                         r  i_vga_controller/VSxSP_reg/C
                         clock pessimism             -0.522     2.051    
                         clock uncertainty            0.070     2.121    
    SLICE_X82Y36         FDPE (Hold_fdpe_C_D)         0.120     2.241    i_vga_controller/VSxSP_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_YxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.999%)  route 0.292ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.605     2.036    i_mandelbrot/clk_out1
    SLICE_X96Y19         FDCE                                         r  i_mandelbrot/CNT_YxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y19         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  i_mandelbrot/CNT_YxDP_reg[8]/Q
                         net (fo=18, routed)          0.292     2.492    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.914     2.635    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.113    
                         clock uncertainty            0.070     2.182    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.365    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_YxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.325%)  route 0.300ns (64.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.607     2.038    i_mandelbrot/clk_out1
    SLICE_X96Y17         FDCE                                         r  i_mandelbrot/CNT_YxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDCE (Prop_fdce_C_Q)         0.164     2.202 r  i_mandelbrot/CNT_YxDP_reg[2]/Q
                         net (fo=19, routed)          0.300     2.502    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.914     2.635    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.113    
                         clock uncertainty            0.070     2.182    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.365    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.610     2.041    i_mandelbrot/clk_out1
    SLICE_X97Y12         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y12         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  i_mandelbrot/CNT_ImCxDP_reg[10]/Q
                         net (fo=4, routed)           0.104     2.287    i_mandelbrot/CNT_ImCxDP_reg[10]
    SLICE_X96Y12         LUT3 (Prop_lut3_I2_O)        0.045     2.332 r  i_mandelbrot/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     2.332    i_mandelbrot/i__carry__0_i_1__1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.396 r  i_mandelbrot/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.396    i_mandelbrot/_inferred__1/i__carry__0_n_4
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.879     2.599    i_mandelbrot/clk_out1
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[10]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.070     2.124    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.134     2.258    i_mandelbrot/Z_IxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.250ns (70.522%)  route 0.105ns (29.478%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.609     2.040    i_mandelbrot/clk_out1
    SLICE_X97Y13         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  i_mandelbrot/CNT_ImCxDP_reg[14]/Q
                         net (fo=4, routed)           0.105     2.286    i_mandelbrot/CNT_ImCxDP_reg[14]
    SLICE_X96Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.331 r  i_mandelbrot/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.331    i_mandelbrot/i__carry__1_i_1__0_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.395 r  i_mandelbrot/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     2.395    i_mandelbrot/_inferred__1/i__carry__1_n_4
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.878     2.598    i_mandelbrot/clk_out1
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[14]/C
                         clock pessimism             -0.545     2.053    
                         clock uncertainty            0.070     2.123    
    SLICE_X96Y13         FDCE (Hold_fdce_C_D)         0.134     2.257    i_mandelbrot/Z_IxDP_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.380%)  route 0.116ns (31.620%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.611     2.042    i_mandelbrot/clk_out1
    SLICE_X97Y11         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_mandelbrot/CNT_ImCxDP_reg[6]/Q
                         net (fo=4, routed)           0.116     2.299    i_mandelbrot/CNT_ImCxDP_reg[6]
    SLICE_X96Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.344 r  i_mandelbrot/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     2.344    i_mandelbrot/i__carry_i_1__1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.408 r  i_mandelbrot/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000     2.408    i_mandelbrot/_inferred__1/i__carry_n_4
    SLICE_X96Y11         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.881     2.601    i_mandelbrot/clk_out1
    SLICE_X96Y11         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[6]/C
                         clock pessimism             -0.546     2.055    
                         clock uncertainty            0.070     2.125    
    SLICE_X96Y11         FDCE (Hold_fdce_C_D)         0.134     2.259    i_mandelbrot/Z_IxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_pong_fsm/StatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/CNTYxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.788%)  route 0.114ns (31.212%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     2.018    i_pong_fsm/clk_out1
    SLICE_X83Y38         FDCE                                         r  i_pong_fsm/StatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y38         FDCE (Prop_fdce_C_Q)         0.141     2.159 r  i_pong_fsm/StatexDP_reg/Q
                         net (fo=58, routed)          0.114     2.273    i_pong_fsm/StatexDP
    SLICE_X82Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.318 r  i_pong_fsm/CNTYxDP[1]_i_9/O
                         net (fo=1, routed)           0.000     2.318    i_pong_fsm/CNTYxDP[1]_i_9_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.384 r  i_pong_fsm/CNTYxDP_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    i_pong_fsm/CNTYxDP_reg[1]_i_1_n_6
    SLICE_X82Y38         FDCE                                         r  i_pong_fsm/CNTYxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.856     2.576    i_pong_fsm/clk_out1
    SLICE_X82Y38         FDCE                                         r  i_pong_fsm/CNTYxDP_reg[2]/C
                         clock pessimism             -0.545     2.031    
                         clock uncertainty            0.070     2.101    
    SLICE_X82Y38         FDCE (Hold_fdce_C_D)         0.134     2.235    i_pong_fsm/CNTYxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.609     2.040    i_mandelbrot/clk_out1
    SLICE_X97Y13         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  i_mandelbrot/CNT_ImCxDP_reg[11]/Q
                         net (fo=4, routed)           0.122     2.304    i_mandelbrot/CNT_ImCxDP_reg[11]
    SLICE_X96Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.349 r  i_mandelbrot/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.349    i_mandelbrot/i__carry__1_i_4_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.419 r  i_mandelbrot/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     2.419    i_mandelbrot/_inferred__1/i__carry__1_n_7
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.878     2.598    i_mandelbrot/clk_out1
    SLICE_X96Y13         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[11]/C
                         clock pessimism             -0.545     2.053    
                         clock uncertainty            0.070     2.123    
    SLICE_X96Y13         FDCE (Hold_fdce_C_D)         0.134     2.257    i_mandelbrot/Z_IxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_mandelbrot/CNT_ImCxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/Z_IxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.610     2.041    i_mandelbrot/clk_out1
    SLICE_X97Y12         FDCE                                         r  i_mandelbrot/CNT_ImCxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y12         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  i_mandelbrot/CNT_ImCxDP_reg[7]/Q
                         net (fo=4, routed)           0.122     2.305    i_mandelbrot/CNT_ImCxDP_reg[7]
    SLICE_X96Y12         LUT3 (Prop_lut3_I2_O)        0.045     2.350 r  i_mandelbrot/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     2.350    i_mandelbrot/i__carry__0_i_4__0_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.420 r  i_mandelbrot/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     2.420    i_mandelbrot/_inferred__1/i__carry__0_n_7
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.879     2.599    i_mandelbrot/clk_out1
    SLICE_X96Y12         FDCE                                         r  i_mandelbrot/Z_IxDP_reg[7]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.070     2.124    
    SLICE_X96Y12         FDCE (Hold_fdce_C_D)         0.134     2.258    i_mandelbrot/Z_IxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_vga_controller/CNT_HSxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/CNT_HSxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     2.016    i_vga_controller/clk_out1
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDCE (Prop_fdce_C_Q)         0.141     2.157 r  i_vga_controller/CNT_HSxDP_reg[6]/Q
                         net (fo=11, routed)          0.146     2.303    i_vga_controller/CNT_HSxDP_reg_n_0_[6]
    SLICE_X75Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.348 r  i_vga_controller/CNT_HSxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.348    i_vga_controller/CNT_HSxDN[6]
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=212, routed)         0.851     2.571    i_vga_controller/clk_out1
    SLICE_X75Y37         FDCE                                         r  i_vga_controller/CNT_HSxDP_reg[6]/C
                         clock pessimism             -0.555     2.016    
                         clock uncertainty            0.070     2.086    
    SLICE_X75Y37         FDCE (Hold_fdce_C_D)         0.092     2.178    i_vga_controller/CNT_HSxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.170    





