Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug 14 23:44:01 2019
| Host         : LAPTOP-LKFPIT52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: peripheral1/digi_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: peripheral1/digi_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: peripheral1/digi_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: peripheral1/digi_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.298        0.000                      0                19296        0.057        0.000                      0                19296        4.020        0.000                       0                  9857  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.298        0.000                      0                19296        0.057        0.000                      0                19296        4.020        0.000                       0                  9857  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 MEM_WB_mux2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[19][11]/CE
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 9.799 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.543     5.089    sysclk_IBUF_BUFG
    SLICE_X45Y69         FDRE                                         r  MEM_WB_mux2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  MEM_WB_mux2_out_reg[4]/Q
                         net (fo=33, routed)          1.273     6.781    register_file1/Q[4]
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.299     7.080 r  register_file1/RF_data[19][31]_i_1/O
                         net (fo=32, routed)          1.369     8.449    register_file1/RF_data[19][31]_i_1_n_0
    SLICE_X28Y85         FDCE                                         r  register_file1/RF_data_reg[19][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.432     9.799    register_file1/sysclk_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  register_file1/RF_data_reg[19][11]/C  (IS_INVERTED)
                         clock pessimism              0.186     9.985    
                         clock uncertainty           -0.035     9.949    
    SLICE_X28Y85         FDCE (Setup_fdce_C_CE)      -0.202     9.747    register_file1/RF_data_reg[19][11]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 MEM_WB_mux2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[17][31]/CE
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.718ns (21.113%)  route 2.683ns (78.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 9.798 - 5.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.547     5.093    sysclk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  MEM_WB_mux2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.419     5.512 f  MEM_WB_mux2_out_reg[2]/Q
                         net (fo=33, routed)          1.274     6.786    register_file1/Q[2]
    SLICE_X39Y68         LUT6 (Prop_lut6_I4_O)        0.299     7.085 r  register_file1/RF_data[17][31]_i_1/O
                         net (fo=32, routed)          1.408     8.494    register_file1/RF_data[17][31]_i_1_n_0
    SLICE_X53Y80         FDCE                                         r  register_file1/RF_data_reg[17][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.431     9.798    register_file1/sysclk_IBUF_BUFG
    SLICE_X53Y80         FDCE                                         r  register_file1/RF_data_reg[17][31]/C  (IS_INVERTED)
                         clock pessimism              0.257    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X53Y80         FDCE (Setup_fdce_C_CE)      -0.202     9.818    register_file1/RF_data_reg[17][31]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 MEM_WB_MemtoReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[30][5]/D
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.642ns (18.443%)  route 2.839ns (81.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.541     5.087    sysclk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  MEM_WB_MemtoReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  MEM_WB_MemtoReg_reg[1]/Q
                         net (fo=32, routed)          1.593     7.198    register_file1/RF_data_reg[2][0]_0[1]
    SLICE_X46Y65         LUT5 (Prop_lut5_I1_O)        0.124     7.322 r  register_file1/RF_data[31][5]_i_1/O
                         net (fo=34, routed)          1.246     8.568    register_file1/MEM_WB_PC_plus_4_reg[31][5]
    SLICE_X32Y67         FDCE                                         r  register_file1/RF_data_reg[30][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.427     9.794    register_file1/sysclk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  register_file1/RF_data_reg[30][5]/C  (IS_INVERTED)
                         clock pessimism              0.186     9.980    
                         clock uncertainty           -0.035     9.944    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.044     9.900    register_file1/RF_data_reg[30][5]
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 MEM_WB_PC_plus_4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[26][13]/D
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.779ns (22.736%)  route 2.647ns (77.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.793 - 5.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.548     5.094    sysclk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  MEM_WB_PC_plus_4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.478     5.572 r  MEM_WB_PC_plus_4_reg[13]/Q
                         net (fo=1, routed)           1.216     6.788    register_file1/MEM_WB_PC_plus_4[13]
    SLICE_X46Y68         LUT5 (Prop_lut5_I0_O)        0.301     7.089 r  register_file1/RF_data[31][13]_i_1/O
                         net (fo=34, routed)          1.431     8.520    register_file1/MEM_WB_PC_plus_4_reg[31][13]
    SLICE_X29Y80         FDCE                                         r  register_file1/RF_data_reg[26][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.426     9.793    register_file1/sysclk_IBUF_BUFG
    SLICE_X29Y80         FDCE                                         r  register_file1/RF_data_reg[26][13]/C  (IS_INVERTED)
                         clock pessimism              0.186     9.979    
                         clock uncertainty           -0.035     9.943    
    SLICE_X29Y80         FDCE (Setup_fdce_C_D)       -0.078     9.865    register_file1/RF_data_reg[26][13]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 MEM_WB_mux2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[16][13]/CE
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.642ns (19.493%)  route 2.652ns (80.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.793 - 5.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.547     5.093    sysclk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  MEM_WB_mux2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.611 f  MEM_WB_mux2_out_reg[3]/Q
                         net (fo=33, routed)          1.277     6.888    register_file1/Q[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.012 r  register_file1/RF_data[16][31]_i_1/O
                         net (fo=32, routed)          1.374     8.386    register_file1/RF_data[16][31]_i_1_n_0
    SLICE_X28Y80         FDCE                                         r  register_file1/RF_data_reg[16][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.426     9.793    register_file1/sysclk_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  register_file1/RF_data_reg[16][13]/C  (IS_INVERTED)
                         clock pessimism              0.186     9.979    
                         clock uncertainty           -0.035     9.943    
    SLICE_X28Y80         FDCE (Setup_fdce_C_CE)      -0.202     9.741    register_file1/RF_data_reg[16][13]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 MEM_WB_mux2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[16][15]/CE
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.642ns (19.493%)  route 2.652ns (80.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.793 - 5.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.547     5.093    sysclk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  MEM_WB_mux2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.611 f  MEM_WB_mux2_out_reg[3]/Q
                         net (fo=33, routed)          1.277     6.888    register_file1/Q[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.012 r  register_file1/RF_data[16][31]_i_1/O
                         net (fo=32, routed)          1.374     8.386    register_file1/RF_data[16][31]_i_1_n_0
    SLICE_X28Y80         FDCE                                         r  register_file1/RF_data_reg[16][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.426     9.793    register_file1/sysclk_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  register_file1/RF_data_reg[16][15]/C  (IS_INVERTED)
                         clock pessimism              0.186     9.979    
                         clock uncertainty           -0.035     9.943    
    SLICE_X28Y80         FDCE (Setup_fdce_C_CE)      -0.202     9.741    register_file1/RF_data_reg[16][15]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 MEM_WB_mux2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[16][11]/CE
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.642ns (19.579%)  route 2.637ns (80.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 9.797 - 5.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.547     5.093    sysclk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  MEM_WB_mux2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.611 f  MEM_WB_mux2_out_reg[3]/Q
                         net (fo=33, routed)          1.277     6.888    register_file1/Q[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.012 r  register_file1/RF_data[16][31]_i_1/O
                         net (fo=32, routed)          1.360     8.372    register_file1/RF_data[16][31]_i_1_n_0
    SLICE_X28Y83         FDCE                                         r  register_file1/RF_data_reg[16][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.430     9.797    register_file1/sysclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  register_file1/RF_data_reg[16][11]/C  (IS_INVERTED)
                         clock pessimism              0.186     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X28Y83         FDCE (Setup_fdce_C_CE)      -0.202     9.745    register_file1/RF_data_reg[16][11]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 MEM_WB_mux2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[16][16]/CE
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.642ns (19.579%)  route 2.637ns (80.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 9.797 - 5.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.547     5.093    sysclk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  MEM_WB_mux2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.611 f  MEM_WB_mux2_out_reg[3]/Q
                         net (fo=33, routed)          1.277     6.888    register_file1/Q[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.012 r  register_file1/RF_data[16][31]_i_1/O
                         net (fo=32, routed)          1.360     8.372    register_file1/RF_data[16][31]_i_1_n_0
    SLICE_X28Y83         FDCE                                         r  register_file1/RF_data_reg[16][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.430     9.797    register_file1/sysclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  register_file1/RF_data_reg[16][16]/C  (IS_INVERTED)
                         clock pessimism              0.186     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X28Y83         FDCE (Setup_fdce_C_CE)      -0.202     9.745    register_file1/RF_data_reg[16][16]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 MEM_WB_RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[20][21]/CE
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.716ns (21.399%)  route 2.630ns (78.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 9.799 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.543     5.089    sysclk_IBUF_BUFG
    SLICE_X45Y69         FDRE                                         r  MEM_WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  MEM_WB_RegWrite_reg/Q
                         net (fo=68, routed)          1.278     6.786    register_file1/MEM_WB_RegWrite
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.297     7.083 r  register_file1/RF_data[20][31]_i_1/O
                         net (fo=32, routed)          1.352     8.435    register_file1/RF_data[20][31]_i_1_n_0
    SLICE_X51Y81         FDCE                                         r  register_file1/RF_data_reg[20][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.432     9.799    register_file1/sysclk_IBUF_BUFG
    SLICE_X51Y81         FDCE                                         r  register_file1/RF_data_reg[20][21]/C  (IS_INVERTED)
                         clock pessimism              0.257    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X51Y81         FDCE (Setup_fdce_C_CE)      -0.202     9.819    register_file1/RF_data_reg[20][21]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 MEM_WB_RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            register_file1/RF_data_reg[20][31]/CE
                            (falling edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK fall@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.716ns (21.399%)  route 2.630ns (78.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 9.799 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.543     5.089    sysclk_IBUF_BUFG
    SLICE_X45Y69         FDRE                                         r  MEM_WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  MEM_WB_RegWrite_reg/Q
                         net (fo=68, routed)          1.278     6.786    register_file1/MEM_WB_RegWrite
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.297     7.083 r  register_file1/RF_data[20][31]_i_1/O
                         net (fo=32, routed)          1.352     8.435    register_file1/RF_data[20][31]_i_1_n_0
    SLICE_X51Y81         FDCE                                         r  register_file1/RF_data_reg[20][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    P17                                               0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.276    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.367 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        1.432     9.799    register_file1/sysclk_IBUF_BUFG
    SLICE_X51Y81         FDCE                                         r  register_file1/RF_data_reg[20][31]/C  (IS_INVERTED)
                         clock pessimism              0.257    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X51Y81         FDCE (Setup_fdce_C_CE)      -0.202     9.819    register_file1/RF_data_reg[20][31]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  1.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 EX_MEM_mux1_out_reg[23]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            data_memory1/RAM_data_reg[183][23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.341%)  route 0.258ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.593     1.499    sysclk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  EX_MEM_mux1_out_reg[23]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  EX_MEM_mux1_out_reg[23]_rep/Q
                         net (fo=64, routed)          0.258     1.898    data_memory1/RAM_data_reg[129][31]_0[23]
    SLICE_X59Y49         FDCE                                         r  data_memory1/RAM_data_reg[183][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.865     2.016    data_memory1/sysclk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  data_memory1/RAM_data_reg[183][23]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X59Y49         FDCE (Hold_fdce_C_D)         0.070     1.841    data_memory1/RAM_data_reg[183][23]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 IF_ID_PC_plus_4_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            EX_MEM_PC_plus_4_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.146%)  route 0.123ns (42.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.554     1.460    sysclk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  IF_ID_PC_plus_4_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  IF_ID_PC_plus_4_reg[23]/Q
                         net (fo=3, routed)           0.123     1.747    IF_ID_PC_plus_4[23]
    SLICE_X52Y71         SRL16E                                       r  EX_MEM_PC_plus_4_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.822     1.974    sysclk_IBUF_BUFG
    SLICE_X52Y71         SRL16E                                       r  EX_MEM_PC_plus_4_reg[23]_srl2/CLK
                         clock pessimism             -0.500     1.474    
    SLICE_X52Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.657    EX_MEM_PC_plus_4_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 IF_ID_PC_plus_4_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            EX_MEM_PC_plus_4_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.313%)  route 0.122ns (42.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.552     1.458    sysclk_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  IF_ID_PC_plus_4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  IF_ID_PC_plus_4_reg[31]/Q
                         net (fo=3, routed)           0.122     1.744    IF_ID_PC_plus_4[31]
    SLICE_X52Y73         SRL16E                                       r  EX_MEM_PC_plus_4_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.819     1.971    sysclk_IBUF_BUFG
    SLICE_X52Y73         SRL16E                                       r  EX_MEM_PC_plus_4_reg[31]_srl2/CLK
                         clock pessimism             -0.500     1.471    
    SLICE_X52Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.654    EX_MEM_PC_plus_4_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 EX_MEM_mux1_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            data_memory1/RAM_data_reg[214][30]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.804%)  route 0.240ns (65.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.564     1.470    sysclk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  EX_MEM_mux1_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  EX_MEM_mux1_out_reg[30]/Q
                         net (fo=64, routed)          0.240     1.838    data_memory1/RAM_data_reg[193][31]_0[30]
    SLICE_X35Y44         FDCE                                         r  data_memory1/RAM_data_reg[214][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.831     1.982    data_memory1/sysclk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  data_memory1/RAM_data_reg[214][30]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.012     1.744    data_memory1/RAM_data_reg[214][30]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 EX_MEM_mux1_out_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            data_memory1/RAM_data_reg[57][26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.353%)  route 0.256ns (66.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.594     1.500    sysclk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  EX_MEM_mux1_out_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  EX_MEM_mux1_out_reg[26]_rep__1/Q
                         net (fo=64, routed)          0.256     1.884    data_memory1/RAM_data_reg[1][31]_0[26]
    SLICE_X58Y46         FDCE                                         r  data_memory1/RAM_data_reg[57][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.864     2.015    data_memory1/sysclk_IBUF_BUFG
    SLICE_X58Y46         FDCE                                         r  data_memory1/RAM_data_reg[57][26]/C
                         clock pessimism             -0.245     1.770    
    SLICE_X58Y46         FDCE (Hold_fdce_C_D)         0.013     1.783    data_memory1/RAM_data_reg[57][26]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EX_MEM_mux1_out_reg[22]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            data_memory1/RAM_data_reg[86][22]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.734%)  route 0.303ns (68.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.567     1.473    sysclk_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  EX_MEM_mux1_out_reg[22]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  EX_MEM_mux1_out_reg[22]_rep__0/Q
                         net (fo=64, routed)          0.303     1.917    data_memory1/RAM_data_reg[65][31]_0[22]
    SLICE_X9Y50          FDCE                                         r  data_memory1/RAM_data_reg[86][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.834     1.986    data_memory1/sysclk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  data_memory1/RAM_data_reg[86][22]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.070     1.811    data_memory1/RAM_data_reg[86][22]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 EX_MEM_mux1_out_reg[28]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            data_memory1/RAM_data_reg[153][28]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.445%)  route 0.322ns (69.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.559     1.465    sysclk_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  EX_MEM_mux1_out_reg[28]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  EX_MEM_mux1_out_reg[28]_rep/Q
                         net (fo=64, routed)          0.322     1.928    data_memory1/RAM_data_reg[129][31]_0[28]
    SLICE_X35Y43         FDCE                                         r  data_memory1/RAM_data_reg[153][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.831     1.982    data_memory1/sysclk_IBUF_BUFG
    SLICE_X35Y43         FDCE                                         r  data_memory1/RAM_data_reg[153][28]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.070     1.807    data_memory1/RAM_data_reg[153][28]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 EX_MEM_mux1_out_reg[28]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            data_memory1/RAM_data_reg[68][28]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.950%)  route 0.286ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.567     1.473    sysclk_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  EX_MEM_mux1_out_reg[28]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  EX_MEM_mux1_out_reg[28]_rep__0/Q
                         net (fo=64, routed)          0.286     1.886    data_memory1/RAM_data_reg[65][31]_0[28]
    SLICE_X13Y51         FDCE                                         r  data_memory1/RAM_data_reg[68][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.834     1.986    data_memory1/sysclk_IBUF_BUFG
    SLICE_X13Y51         FDCE                                         r  data_memory1/RAM_data_reg[68][28]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.017     1.758    data_memory1/RAM_data_reg[68][28]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 EX_MEM_mux1_out_reg[23]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            data_memory1/RAM_data_reg[103][23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.902%)  route 0.331ns (70.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.594     1.500    sysclk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  EX_MEM_mux1_out_reg[23]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  EX_MEM_mux1_out_reg[23]_rep__0/Q
                         net (fo=64, routed)          0.331     1.972    data_memory1/RAM_data_reg[65][31]_0[23]
    SLICE_X59Y44         FDCE                                         r  data_memory1/RAM_data_reg[103][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.864     2.015    data_memory1/sysclk_IBUF_BUFG
    SLICE_X59Y44         FDCE                                         r  data_memory1/RAM_data_reg[103][23]/C
                         clock pessimism             -0.245     1.770    
    SLICE_X59Y44         FDCE (Hold_fdce_C_D)         0.070     1.840    data_memory1/RAM_data_reg[103][23]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 EX_MEM_mux1_out_reg[28]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            data_memory1/RAM_data_reg[158][28]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.445%)  route 0.322ns (69.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.559     1.465    sysclk_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  EX_MEM_mux1_out_reg[28]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  EX_MEM_mux1_out_reg[28]_rep/Q
                         net (fo=64, routed)          0.322     1.928    data_memory1/RAM_data_reg[129][31]_0[28]
    SLICE_X34Y43         FDCE                                         r  data_memory1/RAM_data_reg[158][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9856, routed)        0.831     1.982    data_memory1/sysclk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  data_memory1/RAM_data_reg[158][28]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.059     1.796    data_memory1/RAM_data_reg[158][28]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X55Y64   EX_MEM_ALU_out_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X56Y66   EX_MEM_ALU_out_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X54Y70   EX_MEM_ALU_out_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X54Y70   EX_MEM_ALU_out_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X54Y70   EX_MEM_ALU_out_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X51Y72   EX_MEM_ALU_out_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X54Y70   EX_MEM_ALU_out_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X55Y72   EX_MEM_ALU_out_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X56Y72   EX_MEM_ALU_out_reg[17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y82   register_file1/RF_data_reg[14][29]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X49Y78   register_file1/RF_data_reg[15][28]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X48Y78   register_file1/RF_data_reg[15][30]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X30Y67   register_file1/RF_data_reg[16][0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X34Y76   register_file1/RF_data_reg[16][17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X30Y67   register_file1/RF_data_reg[16][8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X35Y76   register_file1/RF_data_reg[17][17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X36Y82   register_file1/RF_data_reg[17][19]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X36Y82   register_file1/RF_data_reg[17][24]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X52Y78   register_file1/RF_data_reg[18][22]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y71   EX_MEM_PC_plus_4_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y71   EX_MEM_PC_plus_4_reg[17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y71   EX_MEM_PC_plus_4_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y71   EX_MEM_PC_plus_4_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y71   EX_MEM_PC_plus_4_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y71   EX_MEM_PC_plus_4_reg[21]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y71   EX_MEM_PC_plus_4_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y71   EX_MEM_PC_plus_4_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y65   EX_MEM_PC_plus_4_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y68   EX_MEM_PC_plus_4_reg[10]_srl2/CLK



