// HalfAdder.vhd

/************************************************************************
--	Description: Combinatory definition of a half adder
--
--	Inputs: 	In1; 1 bit first input.   
--				In2; 1 bit second input.

--	
--	Outputs: R;	1 bit result from sum.
--				OutC; 1 bit carry from sum.
--**********************************************************************/


// Entity declaration

module HalfAdder is

    port(In1	: in std_logic;    
         In2	: in std_logic;   
         R		: out std_logic;
			OutC	: out std_logic);
			

end HalfAdder;


begin
	
--------------------------------------------------------------------------
-------------------------- ARCHITECTURE LOGIC ----------------------------
--------------------------------------------------------------------------

R <= (In1 and (not In2)) or (In2 and (not In1));

OutC <= (In1 and In2);


end;