Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 22:56:47 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MCU_control_sets_placed.rpt
| Design       : MCU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    64 |
|    Minimum number of control sets                        |    64 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   129 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    64 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |             381 |          131 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             178 |           68 |
| Yes          | No                    | Yes                    |             727 |          235 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+--------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal               |                            Enable Signal                           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+--------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[6]                                 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[0]                                 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[1]                                 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[5]                                 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_DHT11_Periph/U_DHT11_IP/u_sen/data_reg_i_1_n_0                   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[3]                                 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Tx/tx_next                                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[4]                                 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[2]                                 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[7]                                 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Tx/data_count_next                              | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                           | u_DHT11_Periph/U_DHT11_IP/u_sen/FSM_sequential_state[3]_i_1__0_n_0 | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                           | U_Core/U_ControlUnit/FSM_sequential_state[3]_i_1_n_0               | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_count_next                              | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Tx/tick_count_next                              | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/tick_count_next                              | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                           | u_DHT11_Periph/U_DHT11_IP/u_sen/data_count[5]_i_1_n_0              | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                           | u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/start_tick_next            | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_5                                  |                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                           | u_DHT11_Periph/U_DHT11_IP/u_sen/real_count[7]_i_1_n_0              | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[2]_rep__0_1[0]                      | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[3]_rep_2[0]                         | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Tx/E[0]                                         | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg[7]_i_1_n_0           | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_APB_UARTIntf/E[0]                                      | reset_IBUF       |                3 |              8 |         2.67 |
|  u_GP_UART/u_uart/U_Tx/temp_data_next__0 |                                                                    |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg[7]_i_1__0_n_0         | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                           |                                                                    |                  |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_9[0]                               |                  |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                           | u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/E[0]                       | reset_IBUF       |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[6]_0             |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[6]_1             |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[6]_2              |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[7]_0              |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[6]_1              |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[6]_0              |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[7]_0             |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[6]_2             |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_next                  | reset_IBUF       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                           | u_DHT11_Periph/U_DHT11_IP/u_sen/tick_count[15]_i_1_n_0             | reset_IBUF       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                           | U_APB_Master/FSM_onehot_state_reg[1]_1[0]                          | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                           | U_APB_Master/FSM_onehot_state_reg[1]_2[0]                          | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                           | U_APB_Master/E[0]                                                  | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[2]_0[0]                             | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[3]_0[0]                             | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[3]_1[0]                             | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[3]_rep_1[0]                         | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[2]_rep_0[0]                         | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[2]_1[0]                             | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_8[0]                               |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_2[0]                               | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_7[0]                               |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_1[0]                               | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_4[0]                               |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_6[0]                               |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_0[0]                               |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                           | u_GP_Timer/U_APB_GP_TimerIntf/slv_reg_reg[0][1]_0[0]               | reset_IBUF       |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG                           | U_Core/U_ControlUnit/E[0]                                          | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                           | U_APB_Master/FSM_onehot_state_reg[1]_0[0]                          | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_write_reg_reg_3[0]                               | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                           | u_GP_Timer/U_APB_GP_TimerIntf/E[0]                                 | reset_IBUF       |                5 |             33 |         6.60 |
|  clk_IBUF_BUFG                           | U_Core/U_ControlUnit/temp_addr_next                                | reset_IBUF       |               24 |             66 |         2.75 |
|  clk_IBUF_BUFG                           | U_Core/U_ControlUnit/regFileWe                                     |                  |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG                           |                                                                    | reset_IBUF       |              131 |            381 |         2.91 |
+------------------------------------------+--------------------------------------------------------------------+------------------+------------------+----------------+--------------+


