#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5e7832d061d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e7832d06360 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5e7832d1d2d0 .functor NOT 1, L_0x5e7832d45d30, C4<0>, C4<0>, C4<0>;
L_0x5e7832d45a90 .functor XOR 1, L_0x5e7832d45930, L_0x5e7832d459f0, C4<0>, C4<0>;
L_0x5e7832d45c20 .functor XOR 1, L_0x5e7832d45a90, L_0x5e7832d45b50, C4<0>, C4<0>;
v0x5e7832d40770_0 .net *"_ivl_10", 0 0, L_0x5e7832d45b50;  1 drivers
v0x5e7832d40870_0 .net *"_ivl_12", 0 0, L_0x5e7832d45c20;  1 drivers
v0x5e7832d40950_0 .net *"_ivl_2", 0 0, L_0x5e7832d42540;  1 drivers
v0x5e7832d40a10_0 .net *"_ivl_4", 0 0, L_0x5e7832d45930;  1 drivers
v0x5e7832d40af0_0 .net *"_ivl_6", 0 0, L_0x5e7832d459f0;  1 drivers
v0x5e7832d40c20_0 .net *"_ivl_8", 0 0, L_0x5e7832d45a90;  1 drivers
v0x5e7832d40d00_0 .net "a", 0 0, v0x5e7832d3c940_0;  1 drivers
v0x5e7832d40da0_0 .net "b", 0 0, v0x5e7832d3c9e0_0;  1 drivers
v0x5e7832d40e40_0 .net "c", 0 0, v0x5e7832d3ca80_0;  1 drivers
v0x5e7832d40ee0_0 .var "clk", 0 0;
v0x5e7832d40f80_0 .net "d", 0 0, v0x5e7832d3cbc0_0;  1 drivers
v0x5e7832d41020_0 .net "q_dut", 0 0, L_0x5e7832d457d0;  1 drivers
v0x5e7832d410c0_0 .net "q_ref", 0 0, L_0x5e7832cf4b60;  1 drivers
v0x5e7832d41160_0 .var/2u "stats1", 159 0;
v0x5e7832d41200_0 .var/2u "strobe", 0 0;
v0x5e7832d412a0_0 .net "tb_match", 0 0, L_0x5e7832d45d30;  1 drivers
v0x5e7832d41360_0 .net "tb_mismatch", 0 0, L_0x5e7832d1d2d0;  1 drivers
v0x5e7832d41420_0 .net "wavedrom_enable", 0 0, v0x5e7832d3ccb0_0;  1 drivers
v0x5e7832d414c0_0 .net "wavedrom_title", 511 0, v0x5e7832d3cd50_0;  1 drivers
L_0x5e7832d42540 .concat [ 1 0 0 0], L_0x5e7832cf4b60;
L_0x5e7832d45930 .concat [ 1 0 0 0], L_0x5e7832cf4b60;
L_0x5e7832d459f0 .concat [ 1 0 0 0], L_0x5e7832d457d0;
L_0x5e7832d45b50 .concat [ 1 0 0 0], L_0x5e7832cf4b60;
L_0x5e7832d45d30 .cmp/eeq 1, L_0x5e7832d42540, L_0x5e7832d45c20;
S_0x5e7832d0ac90 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5e7832d06360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5e7832cf4b60 .functor OR 1, v0x5e7832d3ca80_0, v0x5e7832d3c9e0_0, C4<0>, C4<0>;
v0x5e7832d1d470_0 .net "a", 0 0, v0x5e7832d3c940_0;  alias, 1 drivers
v0x5e7832d1d510_0 .net "b", 0 0, v0x5e7832d3c9e0_0;  alias, 1 drivers
v0x5e7832cf4cc0_0 .net "c", 0 0, v0x5e7832d3ca80_0;  alias, 1 drivers
v0x5e7832cf4d60_0 .net "d", 0 0, v0x5e7832d3cbc0_0;  alias, 1 drivers
v0x5e7832d3bf80_0 .net "q", 0 0, L_0x5e7832cf4b60;  alias, 1 drivers
S_0x5e7832d3c130 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5e7832d06360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5e7832d3c940_0 .var "a", 0 0;
v0x5e7832d3c9e0_0 .var "b", 0 0;
v0x5e7832d3ca80_0 .var "c", 0 0;
v0x5e7832d3cb20_0 .net "clk", 0 0, v0x5e7832d40ee0_0;  1 drivers
v0x5e7832d3cbc0_0 .var "d", 0 0;
v0x5e7832d3ccb0_0 .var "wavedrom_enable", 0 0;
v0x5e7832d3cd50_0 .var "wavedrom_title", 511 0;
E_0x5e7832d05c80/0 .event negedge, v0x5e7832d3cb20_0;
E_0x5e7832d05c80/1 .event posedge, v0x5e7832d3cb20_0;
E_0x5e7832d05c80 .event/or E_0x5e7832d05c80/0, E_0x5e7832d05c80/1;
E_0x5e7832d05ed0 .event posedge, v0x5e7832d3cb20_0;
E_0x5e7832ced820 .event negedge, v0x5e7832d3cb20_0;
S_0x5e7832d3c440 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5e7832d3c130;
 .timescale -12 -12;
v0x5e7832d3c640_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5e7832d3c740 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5e7832d3c130;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5e7832d3ceb0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5e7832d06360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5e7832d0b6c0 .functor NOT 1, v0x5e7832d3c940_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d41720 .functor NOT 1, v0x5e7832d3c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d417e0 .functor AND 1, L_0x5e7832d0b6c0, L_0x5e7832d41720, C4<1>, C4<1>;
L_0x5e7832d41880 .functor NOT 1, v0x5e7832d3ca80_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d41920 .functor AND 1, L_0x5e7832d417e0, L_0x5e7832d41880, C4<1>, C4<1>;
L_0x5e7832d419e0 .functor NOT 1, v0x5e7832d3cbc0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d41b20 .functor AND 1, L_0x5e7832d41920, L_0x5e7832d419e0, C4<1>, C4<1>;
L_0x5e7832d41be0 .functor NOT 1, v0x5e7832d3c940_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d41ca0 .functor NOT 1, v0x5e7832d3c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d41d10 .functor AND 1, L_0x5e7832d41be0, L_0x5e7832d41ca0, C4<1>, C4<1>;
L_0x5e7832d41e80 .functor AND 1, L_0x5e7832d41d10, v0x5e7832d3ca80_0, C4<1>, C4<1>;
L_0x5e7832d41ef0 .functor NOT 1, v0x5e7832d3cbc0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d41fd0 .functor AND 1, L_0x5e7832d41e80, L_0x5e7832d41ef0, C4<1>, C4<1>;
L_0x5e7832d420e0 .functor OR 1, L_0x5e7832d41b20, L_0x5e7832d41fd0, C4<0>, C4<0>;
L_0x5e7832d41f60 .functor NOT 1, v0x5e7832d3c940_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d42270 .functor AND 1, L_0x5e7832d41f60, v0x5e7832d3c9e0_0, C4<1>, C4<1>;
L_0x5e7832d423c0 .functor NOT 1, v0x5e7832d3ca80_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d42430 .functor AND 1, L_0x5e7832d42270, L_0x5e7832d423c0, C4<1>, C4<1>;
L_0x5e7832d425e0 .functor NOT 1, v0x5e7832d3cbc0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d42650 .functor AND 1, L_0x5e7832d42430, L_0x5e7832d425e0, C4<1>, C4<1>;
L_0x5e7832d42810 .functor OR 1, L_0x5e7832d420e0, L_0x5e7832d42650, C4<0>, C4<0>;
L_0x5e7832d42920 .functor NOT 1, v0x5e7832d3c940_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d42a50 .functor AND 1, L_0x5e7832d42920, v0x5e7832d3c9e0_0, C4<1>, C4<1>;
L_0x5e7832d42c20 .functor AND 1, L_0x5e7832d42a50, v0x5e7832d3ca80_0, C4<1>, C4<1>;
L_0x5e7832d42ec0 .functor NOT 1, v0x5e7832d3cbc0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d42f30 .functor AND 1, L_0x5e7832d42c20, L_0x5e7832d42ec0, C4<1>, C4<1>;
L_0x5e7832d43120 .functor OR 1, L_0x5e7832d42810, L_0x5e7832d42f30, C4<0>, C4<0>;
L_0x5e7832d43230 .functor NOT 1, v0x5e7832d3c940_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d434a0 .functor AND 1, L_0x5e7832d43230, v0x5e7832d3c9e0_0, C4<1>, C4<1>;
L_0x5e7832d43560 .functor AND 1, L_0x5e7832d434a0, v0x5e7832d3ca80_0, C4<1>, C4<1>;
L_0x5e7832d43720 .functor AND 1, L_0x5e7832d43560, v0x5e7832d3cbc0_0, C4<1>, C4<1>;
L_0x5e7832d438f0 .functor OR 1, L_0x5e7832d43120, L_0x5e7832d43720, C4<0>, C4<0>;
L_0x5e7832d43b10 .functor NOT 1, v0x5e7832d3c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d43b80 .functor AND 1, v0x5e7832d3c940_0, L_0x5e7832d43b10, C4<1>, C4<1>;
L_0x5e7832d43d60 .functor NOT 1, v0x5e7832d3ca80_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d43dd0 .functor AND 1, L_0x5e7832d43b80, L_0x5e7832d43d60, C4<1>, C4<1>;
L_0x5e7832d44010 .functor NOT 1, v0x5e7832d3cbc0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d44080 .functor AND 1, L_0x5e7832d43dd0, L_0x5e7832d44010, C4<1>, C4<1>;
L_0x5e7832d442d0 .functor OR 1, L_0x5e7832d438f0, L_0x5e7832d44080, C4<0>, C4<0>;
L_0x5e7832d443e0 .functor NOT 1, v0x5e7832d3c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d445a0 .functor AND 1, v0x5e7832d3c940_0, L_0x5e7832d443e0, C4<1>, C4<1>;
L_0x5e7832d44660 .functor AND 1, L_0x5e7832d445a0, v0x5e7832d3ca80_0, C4<1>, C4<1>;
L_0x5e7832d44880 .functor AND 1, L_0x5e7832d44660, v0x5e7832d3cbc0_0, C4<1>, C4<1>;
L_0x5e7832d44940 .functor OR 1, L_0x5e7832d442d0, L_0x5e7832d44880, C4<0>, C4<0>;
L_0x5e7832d44bc0 .functor AND 1, v0x5e7832d3c940_0, v0x5e7832d3c9e0_0, C4<1>, C4<1>;
L_0x5e7832d44c30 .functor NOT 1, v0x5e7832d3ca80_0, C4<0>, C4<0>, C4<0>;
L_0x5e7832d44e20 .functor AND 1, L_0x5e7832d44bc0, L_0x5e7832d44c30, C4<1>, C4<1>;
L_0x5e7832d44f30 .functor AND 1, L_0x5e7832d44e20, v0x5e7832d3cbc0_0, C4<1>, C4<1>;
L_0x5e7832d45180 .functor OR 1, L_0x5e7832d44940, L_0x5e7832d44f30, C4<0>, C4<0>;
L_0x5e7832d45290 .functor AND 1, v0x5e7832d3c940_0, v0x5e7832d3c9e0_0, C4<1>, C4<1>;
L_0x5e7832d454a0 .functor AND 1, L_0x5e7832d45290, v0x5e7832d3ca80_0, C4<1>, C4<1>;
L_0x5e7832d45560 .functor AND 1, L_0x5e7832d454a0, v0x5e7832d3cbc0_0, C4<1>, C4<1>;
L_0x5e7832d457d0 .functor OR 1, L_0x5e7832d45180, L_0x5e7832d45560, C4<0>, C4<0>;
v0x5e7832d3d090_0 .net *"_ivl_0", 0 0, L_0x5e7832d0b6c0;  1 drivers
v0x5e7832d3d170_0 .net *"_ivl_10", 0 0, L_0x5e7832d419e0;  1 drivers
v0x5e7832d3d250_0 .net *"_ivl_100", 0 0, L_0x5e7832d454a0;  1 drivers
v0x5e7832d3d340_0 .net *"_ivl_102", 0 0, L_0x5e7832d45560;  1 drivers
v0x5e7832d3d420_0 .net *"_ivl_12", 0 0, L_0x5e7832d41b20;  1 drivers
v0x5e7832d3d550_0 .net *"_ivl_14", 0 0, L_0x5e7832d41be0;  1 drivers
v0x5e7832d3d630_0 .net *"_ivl_16", 0 0, L_0x5e7832d41ca0;  1 drivers
v0x5e7832d3d710_0 .net *"_ivl_18", 0 0, L_0x5e7832d41d10;  1 drivers
v0x5e7832d3d7f0_0 .net *"_ivl_2", 0 0, L_0x5e7832d41720;  1 drivers
v0x5e7832d3d8d0_0 .net *"_ivl_20", 0 0, L_0x5e7832d41e80;  1 drivers
v0x5e7832d3d9b0_0 .net *"_ivl_22", 0 0, L_0x5e7832d41ef0;  1 drivers
v0x5e7832d3da90_0 .net *"_ivl_24", 0 0, L_0x5e7832d41fd0;  1 drivers
v0x5e7832d3db70_0 .net *"_ivl_26", 0 0, L_0x5e7832d420e0;  1 drivers
v0x5e7832d3dc50_0 .net *"_ivl_28", 0 0, L_0x5e7832d41f60;  1 drivers
v0x5e7832d3dd30_0 .net *"_ivl_30", 0 0, L_0x5e7832d42270;  1 drivers
v0x5e7832d3de10_0 .net *"_ivl_32", 0 0, L_0x5e7832d423c0;  1 drivers
v0x5e7832d3def0_0 .net *"_ivl_34", 0 0, L_0x5e7832d42430;  1 drivers
v0x5e7832d3dfd0_0 .net *"_ivl_36", 0 0, L_0x5e7832d425e0;  1 drivers
v0x5e7832d3e0b0_0 .net *"_ivl_38", 0 0, L_0x5e7832d42650;  1 drivers
v0x5e7832d3e190_0 .net *"_ivl_4", 0 0, L_0x5e7832d417e0;  1 drivers
v0x5e7832d3e270_0 .net *"_ivl_40", 0 0, L_0x5e7832d42810;  1 drivers
v0x5e7832d3e350_0 .net *"_ivl_42", 0 0, L_0x5e7832d42920;  1 drivers
v0x5e7832d3e430_0 .net *"_ivl_44", 0 0, L_0x5e7832d42a50;  1 drivers
v0x5e7832d3e510_0 .net *"_ivl_46", 0 0, L_0x5e7832d42c20;  1 drivers
v0x5e7832d3e5f0_0 .net *"_ivl_48", 0 0, L_0x5e7832d42ec0;  1 drivers
v0x5e7832d3e6d0_0 .net *"_ivl_50", 0 0, L_0x5e7832d42f30;  1 drivers
v0x5e7832d3e7b0_0 .net *"_ivl_52", 0 0, L_0x5e7832d43120;  1 drivers
v0x5e7832d3e890_0 .net *"_ivl_54", 0 0, L_0x5e7832d43230;  1 drivers
v0x5e7832d3e970_0 .net *"_ivl_56", 0 0, L_0x5e7832d434a0;  1 drivers
v0x5e7832d3ea50_0 .net *"_ivl_58", 0 0, L_0x5e7832d43560;  1 drivers
v0x5e7832d3eb30_0 .net *"_ivl_6", 0 0, L_0x5e7832d41880;  1 drivers
v0x5e7832d3ec10_0 .net *"_ivl_60", 0 0, L_0x5e7832d43720;  1 drivers
v0x5e7832d3ecf0_0 .net *"_ivl_62", 0 0, L_0x5e7832d438f0;  1 drivers
v0x5e7832d3efe0_0 .net *"_ivl_64", 0 0, L_0x5e7832d43b10;  1 drivers
v0x5e7832d3f0c0_0 .net *"_ivl_66", 0 0, L_0x5e7832d43b80;  1 drivers
v0x5e7832d3f1a0_0 .net *"_ivl_68", 0 0, L_0x5e7832d43d60;  1 drivers
v0x5e7832d3f280_0 .net *"_ivl_70", 0 0, L_0x5e7832d43dd0;  1 drivers
v0x5e7832d3f360_0 .net *"_ivl_72", 0 0, L_0x5e7832d44010;  1 drivers
v0x5e7832d3f440_0 .net *"_ivl_74", 0 0, L_0x5e7832d44080;  1 drivers
v0x5e7832d3f520_0 .net *"_ivl_76", 0 0, L_0x5e7832d442d0;  1 drivers
v0x5e7832d3f600_0 .net *"_ivl_78", 0 0, L_0x5e7832d443e0;  1 drivers
v0x5e7832d3f6e0_0 .net *"_ivl_8", 0 0, L_0x5e7832d41920;  1 drivers
v0x5e7832d3f7c0_0 .net *"_ivl_80", 0 0, L_0x5e7832d445a0;  1 drivers
v0x5e7832d3f8a0_0 .net *"_ivl_82", 0 0, L_0x5e7832d44660;  1 drivers
v0x5e7832d3f980_0 .net *"_ivl_84", 0 0, L_0x5e7832d44880;  1 drivers
v0x5e7832d3fa60_0 .net *"_ivl_86", 0 0, L_0x5e7832d44940;  1 drivers
v0x5e7832d3fb40_0 .net *"_ivl_88", 0 0, L_0x5e7832d44bc0;  1 drivers
v0x5e7832d3fc20_0 .net *"_ivl_90", 0 0, L_0x5e7832d44c30;  1 drivers
v0x5e7832d3fd00_0 .net *"_ivl_92", 0 0, L_0x5e7832d44e20;  1 drivers
v0x5e7832d3fde0_0 .net *"_ivl_94", 0 0, L_0x5e7832d44f30;  1 drivers
v0x5e7832d3fec0_0 .net *"_ivl_96", 0 0, L_0x5e7832d45180;  1 drivers
v0x5e7832d3ffa0_0 .net *"_ivl_98", 0 0, L_0x5e7832d45290;  1 drivers
v0x5e7832d40080_0 .net "a", 0 0, v0x5e7832d3c940_0;  alias, 1 drivers
v0x5e7832d40120_0 .net "b", 0 0, v0x5e7832d3c9e0_0;  alias, 1 drivers
v0x5e7832d40210_0 .net "c", 0 0, v0x5e7832d3ca80_0;  alias, 1 drivers
v0x5e7832d40300_0 .net "d", 0 0, v0x5e7832d3cbc0_0;  alias, 1 drivers
v0x5e7832d403f0_0 .net "q", 0 0, L_0x5e7832d457d0;  alias, 1 drivers
S_0x5e7832d40550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5e7832d06360;
 .timescale -12 -12;
E_0x5e7832d05a20 .event anyedge, v0x5e7832d41200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5e7832d41200_0;
    %nor/r;
    %assign/vec4 v0x5e7832d41200_0, 0;
    %wait E_0x5e7832d05a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5e7832d3c130;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3c9e0_0, 0;
    %assign/vec4 v0x5e7832d3c940_0, 0;
    %wait E_0x5e7832ced820;
    %wait E_0x5e7832d05ed0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3c9e0_0, 0;
    %assign/vec4 v0x5e7832d3c940_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e7832d05c80;
    %load/vec4 v0x5e7832d3c940_0;
    %load/vec4 v0x5e7832d3c9e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e7832d3ca80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e7832d3cbc0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3c9e0_0, 0;
    %assign/vec4 v0x5e7832d3c940_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5e7832d3c740;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e7832d05c80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e7832d3c9e0_0, 0;
    %assign/vec4 v0x5e7832d3c940_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5e7832d06360;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e7832d40ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e7832d41200_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5e7832d06360;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5e7832d40ee0_0;
    %inv;
    %store/vec4 v0x5e7832d40ee0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5e7832d06360;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5e7832d3cb20_0, v0x5e7832d41360_0, v0x5e7832d40d00_0, v0x5e7832d40da0_0, v0x5e7832d40e40_0, v0x5e7832d40f80_0, v0x5e7832d410c0_0, v0x5e7832d41020_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5e7832d06360;
T_7 ;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5e7832d06360;
T_8 ;
    %wait E_0x5e7832d05c80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e7832d41160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e7832d41160_0, 4, 32;
    %load/vec4 v0x5e7832d412a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e7832d41160_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e7832d41160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e7832d41160_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5e7832d410c0_0;
    %load/vec4 v0x5e7832d410c0_0;
    %load/vec4 v0x5e7832d41020_0;
    %xor;
    %load/vec4 v0x5e7832d410c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e7832d41160_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5e7832d41160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e7832d41160_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth0/circuit4/iter0/response2/top_module.sv";
