

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a9062585c7d8c1292454d5112e137c93a1d88fca_modified_3] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        3 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c93c67a11a8a1502252e194e32f1efe0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_omOUDr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_gNtp4d"
Running: cat _ptx_gNtp4d | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_0ZNUu0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_0ZNUu0 --output-file  /dev/null 2> _ptx_gNtp4dinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_gNtp4d _ptx2_0ZNUu0 _ptx_gNtp4dinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=32066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 35 sec (155 sec)
gpgpu_simulation_rate = 32066 (inst/sec)
gpgpu_simulation_rate = 2641 (cycle/sec)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=56729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 56729 (inst/sec)
gpgpu_simulation_rate = 3830 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=43600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7fb391565990 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 30 sec (330 sec)
gpgpu_simulation_rate = 43600 (inst/sec)
gpgpu_simulation_rate = 3287 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=55235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 41 sec (341 sec)
gpgpu_simulation_rate = 55235 (inst/sec)
gpgpu_simulation_rate = 3843 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=28446

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7fb393720ca0 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 57 sec (837 sec)
gpgpu_simulation_rate = 28446 (inst/sec)
gpgpu_simulation_rate = 2738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=33363

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 7 sec (847 sec)
gpgpu_simulation_rate = 33363 (inst/sec)
gpgpu_simulation_rate = 2972 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 758081
gpu_sim_insn = 4995458
gpu_ipc =       6.5896
gpu_tot_sim_cycle = 3503033
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.4929
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 16677782
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1223
partiton_reqs_in_parallel_util = 16677782
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 758081
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       1.9391 GB/Sec
L2_BW_total  =       1.8195 GB/Sec
gpu_total_sim_rate=24273

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1237, 844, 844, 859, 844, 844, 988, 844, 844, 859, 1053, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154137	W0_Idle:92110559	W0_Scoreboard:10576436	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1223 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3503032 
mrq_lat_table:4967 	269 	278 	1271 	335 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50372 	11131 	36 	0 	1030 	391 	2833 	1224 	11 	24 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	34829 	439 	109 	3 	26274 	51 	0 	0 	0 	1030 	391 	2833 	1225 	10 	24 	26 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50038 	9535 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	78 	2 	12 	12 	8 	22 	18 	9 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    164840    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    188331    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.687500  2.818182  3.500000  3.400000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.666667  2.642857  2.846154  3.100000  3.181818  3.700000  2.857143  3.000000  3.400000  2.666667  4.272727  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.714286  3.181818  2.894737  2.947368  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.083333  2.500000  2.800000  2.692308  2.500000  3.571429  3.058824  4.600000  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.866667  3.000000  3.363636  3.000000  3.333333  3.200000  2.928571  2.875000  3.333333  4.090909  4.153846  4.166667  5.300000  7.000000  5.222222  4.888889 
dram[5]:  3.307692  2.625000  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.588235  3.769231  6.142857  3.450000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  2.583333  2.900000  2.533333  3.470588  2.842105  4.272727  3.250000  3.928571  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.250000  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.600000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.666667  3.000000  4.875000  2.916667  3.500000  3.000000  2.466667  4.181818  3.727273  3.400000  3.437500  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.363636  2.277778  3.500000  3.090909  3.875000  3.538461  4.000000  3.714286  4.000000  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.416667  3.230769  2.937500  2.523809  2.700000  3.111111  4.600000  4.333333  6.250000  5.000000  3.923077  6.833333 
average row locality = 7597/2150 = 3.533488
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5        10         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      20298     19906      1577      3158      2194      2838      1894      4209      6534      6898      9667     12796     22704     20964     16299     17181
dram[1]:      16222     17291      5817      1784      2810      2479      1748      1367      7277      9625     18706     13351     19732     22303     13985     14578
dram[2]:      11972     16647      7074      2083      6486      1509      2197      4063      6101      6661      9744     15420     21797     20916     20524     22765
dram[3]:      16598     14665      2037      1522      5710      2352      1639      1297      7566      9721     11993     11099     21939     22989     20505     15240
dram[4]:      14262     16424      8931      1904      1831      2573      1566      1235      6702      7392     13453     11062     17127     20661     17431     18557
dram[5]:      13973     15787      1661      1379      3939      1642      5851      1883      7823      5895      9894     11376     20313     14107     16769     16404
dram[6]:      13278     19016      5670      9260      4757      1708      6609      1498      6108      6229     11992     12347     19006     19219     17248     19601
dram[7]:      14868     14463      2167      3849      1304      4050      7047      3046      8537      8152     12025     19118     16139     20899     16686     25772
dram[8]:      20559     16923      1533      1834      1511      4897      2987      1550      7857      8754     11135     10273     20067     17620     20662     20016
dram[9]:      17774     20566      1558      1603      1842      1480      2457      1575      8250     15200     14657     11800     17398     16691     16213     21469
dram[10]:      16101     12341      2255     10769      2370      1331      2741      1054      7417      6939     14136     10869     16352     18564     16268     20055
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123     33762     84262     29764     73682     10608     27397     10680     73384    195098     13337     18334     18365
dram[1]:      23410     22568    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410     25867     89547     10607     32067     10648    195109     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497     25719      3445       526     10603     10616    151099     10691     19946     13301     18277     18308
dram[5]:      20817     32843      6771       360     78590       441     68354       518     34068     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     73658       512     25868     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365     10484       460     89441     32701       489     10633     10673     10670     10703    195129     24798    248288     18242
dram[9]:      18177     18204       359       359     17798       418     32618       501     10643    230458    195115     10705     13300     13316     18328    180433
dram[10]:      18175     18207     30859    258751     32574       430     75319       489     14952     10662     85985     10706     13310     15641     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581246 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.001398
n_activity=13671 dram_eff=0.3665
bk0: 136a 3583391i bk1: 112a 3583546i bk2: 116a 3583641i bk3: 116a 3583636i bk4: 132a 3583583i bk5: 144a 3583252i bk6: 156a 3583108i bk7: 108a 3583377i bk8: 172a 3583393i bk9: 172a 3583145i bk10: 200a 3583225i bk11: 188a 3583210i bk12: 168a 3583533i bk13: 156a 3583475i bk14: 168a 3583517i bk15: 152a 3583538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00251329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581369 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.001349
n_activity=13040 dram_eff=0.3709
bk0: 136a 3583450i bk1: 124a 3583440i bk2: 116a 3583553i bk3: 112a 3583636i bk4: 116a 3583591i bk5: 132a 3583539i bk6: 124a 3583336i bk7: 128a 3583315i bk8: 168a 3583377i bk9: 180a 3583198i bk10: 176a 3583482i bk11: 172a 3583375i bk12: 152a 3583666i bk13: 148a 3583567i bk14: 172a 3583475i bk15: 168a 3583389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00233305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581224 n_act=210 n_pre=194 n_req=698 n_rd=2428 n_write=91 bw_util=0.001406
n_activity=14234 dram_eff=0.3539
bk0: 156a 3583208i bk1: 124a 3583567i bk2: 132a 3583443i bk3: 144a 3583417i bk4: 124a 3583543i bk5: 128a 3583425i bk6: 128a 3583378i bk7: 124a 3583386i bk8: 188a 3583243i bk9: 192a 3583060i bk10: 200a 3583228i bk11: 176a 3583261i bk12: 148a 3583697i bk13: 164a 3583462i bk14: 140a 3583771i bk15: 160a 3583527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0022513
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581221 n_act=208 n_pre=192 n_req=714 n_rd=2416 n_write=110 bw_util=0.00141
n_activity=14077 dram_eff=0.3589
bk0: 152a 3583251i bk1: 128a 3583414i bk2: 128a 3583635i bk3: 120a 3583545i bk4: 148a 3583392i bk5: 132a 3583395i bk6: 128a 3583454i bk7: 140a 3583169i bk8: 172a 3583415i bk9: 176a 3583152i bk10: 164a 3583543i bk11: 180a 3583340i bk12: 164a 3583549i bk13: 160a 3583459i bk14: 148a 3583662i bk15: 176a 3583341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00217262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581368 n_act=183 n_pre=167 n_req=683 n_rd=2328 n_write=101 bw_util=0.001355
n_activity=12846 dram_eff=0.3782
bk0: 128a 3583424i bk1: 136a 3583427i bk2: 132a 3583617i bk3: 104a 3583649i bk4: 104a 3583704i bk5: 120a 3583589i bk6: 132a 3583341i bk7: 140a 3583164i bk8: 168a 3583331i bk9: 164a 3583319i bk10: 184a 3583346i bk11: 180a 3583269i bk12: 172a 3583492i bk13: 148a 3583538i bk14: 160a 3583554i bk15: 156a 3583450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581202 n_act=206 n_pre=190 n_req=719 n_rd=2440 n_write=109 bw_util=0.001422
n_activity=14211 dram_eff=0.3587
bk0: 140a 3583441i bk1: 136a 3583344i bk2: 140a 3583385i bk3: 128a 3583588i bk4: 124a 3583496i bk5: 104a 3583579i bk6: 96a 3583583i bk7: 108a 3583464i bk8: 164a 3583494i bk9: 188a 3583158i bk10: 212a 3583249i bk11: 180a 3583273i bk12: 156a 3583661i bk13: 216a 3583010i bk14: 172a 3583490i bk15: 176a 3583350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00245916
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581283 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001383
n_activity=13903 dram_eff=0.3565
bk0: 144a 3583411i bk1: 112a 3583584i bk2: 128a 3583544i bk3: 108a 3583649i bk4: 128a 3583571i bk5: 112a 3583538i bk6: 112a 3583553i bk7: 128a 3583306i bk8: 192a 3583293i bk9: 180a 3583119i bk10: 172a 3583475i bk11: 188a 3583141i bk12: 188a 3583382i bk13: 164a 3583388i bk14: 168a 3583528i bk15: 164a 3583314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00226135
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581375 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001349
n_activity=12855 dram_eff=0.3762
bk0: 136a 3583513i bk1: 136a 3583452i bk2: 92a 3583807i bk3: 104a 3583619i bk4: 144a 3583325i bk5: 108a 3583543i bk6: 132a 3583270i bk7: 136a 3583383i bk8: 148a 3583563i bk9: 148a 3583424i bk10: 204a 3583270i bk11: 192a 3583156i bk12: 172a 3583490i bk13: 144a 3583579i bk14: 172a 3583465i bk15: 156a 3583483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00220471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581418 n_act=180 n_pre=164 n_req=660 n_rd=2300 n_write=85 bw_util=0.001331
n_activity=12638 dram_eff=0.3774
bk0: 100a 3583707i bk1: 124a 3583576i bk2: 128a 3583562i bk3: 140a 3583623i bk4: 116a 3583582i bk5: 96a 3583621i bk6: 124a 3583365i bk7: 124a 3583268i bk8: 164a 3583511i bk9: 152a 3583424i bk10: 188a 3583366i bk11: 188a 3583165i bk12: 172a 3583468i bk13: 164a 3583391i bk14: 172a 3583461i bk15: 148a 3583507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220722
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581445 n_act=182 n_pre=166 n_req=653 n_rd=2268 n_write=86 bw_util=0.001314
n_activity=12677 dram_eff=0.3714
bk0: 104a 3583659i bk1: 96a 3583658i bk2: 132a 3583531i bk3: 128a 3583573i bk4: 136a 3583403i bk5: 120a 3583552i bk6: 112a 3583452i bk7: 108a 3583437i bk8: 164a 3583443i bk9: 148a 3583447i bk10: 184a 3583409i bk11: 176a 3583300i bk12: 160a 3583591i bk13: 164a 3583423i bk14: 168a 3583517i bk15: 168a 3583369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00193714
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3584147 n_nop=3581222 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001416
n_activity=13857 dram_eff=0.3662
bk0: 116a 3583685i bk1: 132a 3583418i bk2: 148a 3583469i bk3: 104a 3583698i bk4: 128a 3583570i bk5: 132a 3583389i bk6: 140a 3583200i bk7: 160a 3582983i bk8: 188a 3583232i bk9: 192a 3583099i bk10: 164a 3583520i bk11: 176a 3583232i bk12: 164a 3583576i bk13: 156a 3583449i bk14: 172a 3583441i bk15: 144a 3583537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00213914

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12285
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.14495
	minimum = 6
	maximum = 29
Network latency average = 7.13718
	minimum = 6
	maximum = 28
Slowest packet = 103721
Flit latency average = 6.74342
	minimum = 6
	maximum = 27
Slowest flit = 190627
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000409165
	minimum = 0.000252612 (at node 2)
	maximum = 0.000525011 (at node 38)
Accepted packet rate average = 0.000409165
	minimum = 0.000252612 (at node 2)
	maximum = 0.000525011 (at node 38)
Injected flit rate average = 0.000614368
	minimum = 0.000261186 (at node 2)
	maximum = 0.00100715 (at node 38)
Accepted flit rate average= 0.000614368
	minimum = 0.000492692 (at node 43)
	maximum = 0.000863365 (at node 20)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9117 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.4286 (7 samples)
Network latency average = 9.53913 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.5714 (7 samples)
Flit latency average = 9.30642 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200228 (7 samples)
	minimum = 0.016829 (7 samples)
	maximum = 0.0270125 (7 samples)
Accepted packet rate average = 0.0200228 (7 samples)
	minimum = 0.016829 (7 samples)
	maximum = 0.0270125 (7 samples)
Injected flit rate average = 0.0300939 (7 samples)
	minimum = 0.0169105 (7 samples)
	maximum = 0.0509087 (7 samples)
Accepted flit rate average = 0.0300939 (7 samples)
	minimum = 0.0225923 (7 samples)
	maximum = 0.0397596 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 50 sec (1370 sec)
gpgpu_simulation_rate = 24273 (inst/sec)
gpgpu_simulation_rate = 2556 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 19005
gpu_sim_insn = 4456084
gpu_ipc =     234.4690
gpu_tot_sim_cycle = 3744188
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.0716
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14503
partiton_reqs_in_parallel = 418110
partiton_reqs_in_parallel_total    = 42464883
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4532
partiton_reqs_in_parallel_util = 418110
partiton_reqs_in_parallel_util_total    = 42464883
gpu_sim_cycle_parition_util = 19005
gpu_tot_sim_cycle_parition_util    = 1930231
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =      58.5062 GB/Sec
L2_BW_total  =       1.9993 GB/Sec
gpu_total_sim_rate=27090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
985, 970, 969, 985, 969, 970, 1363, 985, 1000, 1000, 985, 985, 1129, 985, 985, 1000, 1137, 836, 836, 836, 851, 851, 851, 836, 836, 851, 851, 836, 851, 836, 836, 836, 774, 759, 774, 759, 744, 744, 993, 744, 744, 966, 744, 914, 744, 774, 744, 744, 1087, 704, 704, 704, 704, 719, 719, 704, 734, 719, 704, 704, 704, 719, 704, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 10021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3791
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1344
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:173436	W0_Idle:92958564	W0_Scoreboard:10634319	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1069 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3744187 
mrq_lat_table:4967 	269 	278 	1271 	335 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61784 	11352 	36 	0 	1082 	437 	2833 	1224 	11 	24 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	42300 	1156 	677 	699 	28224 	250 	32 	0 	0 	1082 	437 	2833 	1225 	10 	24 	26 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57063 	10620 	3875 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	530 	79 	2 	13 	16 	9 	22 	18 	9 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    164840    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    188331    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.687500  2.818182  3.500000  3.400000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.666667  2.642857  2.846154  3.100000  3.181818  3.700000  2.857143  3.000000  3.400000  2.666667  4.272727  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.714286  3.181818  2.894737  2.947368  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.083333  2.500000  2.800000  2.692308  2.500000  3.571429  3.058824  4.600000  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.866667  3.000000  3.363636  3.000000  3.333333  3.200000  2.928571  2.875000  3.333333  4.090909  4.153846  4.166667  5.300000  7.000000  5.222222  4.888889 
dram[5]:  3.307692  2.625000  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.588235  3.769231  6.142857  3.450000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  2.583333  2.900000  2.533333  3.470588  2.842105  4.272727  3.250000  3.928571  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.250000  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.600000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.666667  3.000000  4.875000  2.916667  3.500000  3.000000  2.466667  4.181818  3.727273  3.400000  3.437500  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.363636  2.277778  3.500000  3.090909  3.875000  3.538461  4.000000  3.714286  4.000000  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.416667  3.230769  2.937500  2.523809  2.700000  3.111111  4.600000  4.333333  6.250000  5.000000  3.923077  6.833333 
average row locality = 7597/2150 = 3.533488
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5        10         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      20527     20064      1630      3238      2473      3038      2165      4587      6759      7143     10067     13191     23147     21428     16540     17462
dram[1]:      16459     17340      5863      1869      3102      2838      2046      1667      7516      9895     19122     13796     20194     22603     14247     14827
dram[2]:      12303     17007      7131      2141      6749      1778      2514      4392      6345      6898     10201     15785     22138     21293     20844     23070
dram[3]:      16746     14856      2119      1555      5942      2578      2029      1594      7856      9968     12241     11449     22249     23365     20775     15451
dram[4]:      14481     16633      9003      1955      2178      2907      1853      1493      6952      7680     13713     11630     17438     21045     17668     18781
dram[5]:      14210     15949      1701      1441      4202      1964      6295      2282      8095      6109     10173     11626     20632     14392     17013     16624
dram[6]:      13701     19105      5754      9338      5052      2036      6994      1806      6313      6472     12463     12731     19197     19439     17533     19870
dram[7]:      15156     14545      2234      3898      1507      4367      7391      3365      8871      8453     12433     19441     16482     21319     16927     26062
dram[8]:      20955     17117      1570      1895      1784      5221      3364      1912      8229      9102     11539     10510     22945     17850     20878     20289
dram[9]:      18147     20623      1631      1694      2119      1797      2810      1955      8534     15487     14952     12384     17811     16928     16404     21640
dram[10]:      16421     12535      2337     10873      2638      1575      2984      1308      7655      7153     14523     11224     16660     18986     16466     20312
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123     33762     84262     29764     73682     10608     27397     10680     73384    195098     13337     18334     18365
dram[1]:      23410     22568    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410     25867     89547     10607     32067     10648    195109     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497     25719      3445       526     10603     10616    151099     10691     19946     13301     18277     18308
dram[5]:      20817     32843      6771       360     78590       441     68354       518     34068     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     73658       512     25868     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365     10484       460     89441     32701       489     10633     10673     10670     10703    195129     24798    248288     18242
dram[9]:      18177     18204       359       359     17798       418     32618       501     10643    230458    195115     10705     13300     13316     18328    180433
dram[10]:      18175     18207     30859    258751     32574       430     75319       489     14952     10662     85985     10706     13310     15641     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616534 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.001384
n_activity=13671 dram_eff=0.3665
bk0: 136a 3618679i bk1: 112a 3618834i bk2: 116a 3618929i bk3: 116a 3618924i bk4: 132a 3618871i bk5: 144a 3618540i bk6: 156a 3618396i bk7: 108a 3618665i bk8: 172a 3618681i bk9: 172a 3618433i bk10: 200a 3618513i bk11: 188a 3618498i bk12: 168a 3618821i bk13: 156a 3618763i bk14: 168a 3618805i bk15: 152a 3618826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00248879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616657 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.001336
n_activity=13040 dram_eff=0.3709
bk0: 136a 3618738i bk1: 124a 3618728i bk2: 116a 3618841i bk3: 112a 3618924i bk4: 116a 3618879i bk5: 132a 3618827i bk6: 124a 3618624i bk7: 128a 3618603i bk8: 168a 3618665i bk9: 180a 3618486i bk10: 176a 3618770i bk11: 172a 3618663i bk12: 152a 3618954i bk13: 148a 3618855i bk14: 172a 3618763i bk15: 168a 3618677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00231031
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616512 n_act=210 n_pre=194 n_req=698 n_rd=2428 n_write=91 bw_util=0.001392
n_activity=14234 dram_eff=0.3539
bk0: 156a 3618496i bk1: 124a 3618855i bk2: 132a 3618731i bk3: 144a 3618705i bk4: 124a 3618831i bk5: 128a 3618713i bk6: 128a 3618666i bk7: 124a 3618674i bk8: 188a 3618531i bk9: 192a 3618348i bk10: 200a 3618516i bk11: 176a 3618549i bk12: 148a 3618985i bk13: 164a 3618750i bk14: 140a 3619059i bk15: 160a 3618815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00222935
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616509 n_act=208 n_pre=192 n_req=714 n_rd=2416 n_write=110 bw_util=0.001396
n_activity=14077 dram_eff=0.3589
bk0: 152a 3618539i bk1: 128a 3618702i bk2: 128a 3618923i bk3: 120a 3618833i bk4: 148a 3618680i bk5: 132a 3618683i bk6: 128a 3618742i bk7: 140a 3618457i bk8: 172a 3618703i bk9: 176a 3618440i bk10: 164a 3618831i bk11: 180a 3618628i bk12: 164a 3618837i bk13: 160a 3618747i bk14: 148a 3618950i bk15: 176a 3618629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00215144
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616656 n_act=183 n_pre=167 n_req=683 n_rd=2328 n_write=101 bw_util=0.001342
n_activity=12846 dram_eff=0.3782
bk0: 128a 3618712i bk1: 136a 3618715i bk2: 132a 3618905i bk3: 104a 3618937i bk4: 104a 3618992i bk5: 120a 3618877i bk6: 132a 3618629i bk7: 140a 3618452i bk8: 168a 3618619i bk9: 164a 3618607i bk10: 184a 3618634i bk11: 180a 3618557i bk12: 172a 3618780i bk13: 148a 3618826i bk14: 160a 3618842i bk15: 156a 3618738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00231859
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616490 n_act=206 n_pre=190 n_req=719 n_rd=2440 n_write=109 bw_util=0.001409
n_activity=14211 dram_eff=0.3587
bk0: 140a 3618729i bk1: 136a 3618632i bk2: 140a 3618673i bk3: 128a 3618876i bk4: 124a 3618784i bk5: 104a 3618867i bk6: 96a 3618871i bk7: 108a 3618752i bk8: 164a 3618782i bk9: 188a 3618446i bk10: 212a 3618537i bk11: 180a 3618561i bk12: 156a 3618949i bk13: 216a 3618298i bk14: 172a 3618778i bk15: 176a 3618638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00243519
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616571 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001369
n_activity=13903 dram_eff=0.3565
bk0: 144a 3618699i bk1: 112a 3618872i bk2: 128a 3618832i bk3: 108a 3618937i bk4: 128a 3618859i bk5: 112a 3618826i bk6: 112a 3618841i bk7: 128a 3618594i bk8: 192a 3618581i bk9: 180a 3618407i bk10: 172a 3618763i bk11: 188a 3618429i bk12: 188a 3618670i bk13: 164a 3618676i bk14: 168a 3618816i bk15: 164a 3618602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0022393
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616663 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001336
n_activity=12855 dram_eff=0.3762
bk0: 136a 3618801i bk1: 136a 3618740i bk2: 92a 3619095i bk3: 104a 3618907i bk4: 144a 3618613i bk5: 108a 3618831i bk6: 132a 3618558i bk7: 136a 3618671i bk8: 148a 3618851i bk9: 148a 3618712i bk10: 204a 3618558i bk11: 192a 3618444i bk12: 172a 3618778i bk13: 144a 3618867i bk14: 172a 3618753i bk15: 156a 3618771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00218321
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616706 n_act=180 n_pre=164 n_req=660 n_rd=2300 n_write=85 bw_util=0.001318
n_activity=12638 dram_eff=0.3774
bk0: 100a 3618995i bk1: 124a 3618864i bk2: 128a 3618850i bk3: 140a 3618911i bk4: 116a 3618870i bk5: 96a 3618909i bk6: 124a 3618653i bk7: 124a 3618556i bk8: 164a 3618799i bk9: 152a 3618712i bk10: 188a 3618654i bk11: 188a 3618453i bk12: 172a 3618756i bk13: 164a 3618679i bk14: 172a 3618749i bk15: 148a 3618795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021857
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616733 n_act=182 n_pre=166 n_req=653 n_rd=2268 n_write=86 bw_util=0.001301
n_activity=12677 dram_eff=0.3714
bk0: 104a 3618947i bk1: 96a 3618946i bk2: 132a 3618819i bk3: 128a 3618861i bk4: 136a 3618691i bk5: 120a 3618840i bk6: 112a 3618740i bk7: 108a 3618725i bk8: 164a 3618731i bk9: 148a 3618735i bk10: 184a 3618697i bk11: 176a 3618588i bk12: 160a 3618879i bk13: 164a 3618711i bk14: 168a 3618805i bk15: 168a 3618657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00191826
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3619435 n_nop=3616510 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001402
n_activity=13857 dram_eff=0.3662
bk0: 116a 3618973i bk1: 132a 3618706i bk2: 148a 3618757i bk3: 104a 3618986i bk4: 128a 3618858i bk5: 132a 3618677i bk6: 140a 3618488i bk7: 160a 3618271i bk8: 188a 3618520i bk9: 192a 3618387i bk10: 164a 3618808i bk11: 176a 3618520i bk12: 164a 3618864i bk13: 156a 3618737i bk14: 172a 3618729i bk15: 144a 3618825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00211829

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12285
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8143
	minimum = 6
	maximum = 334
Network latency average = 12.7555
	minimum = 6
	maximum = 243
Slowest packet = 137081
Flit latency average = 12.9196
	minimum = 6
	maximum = 242
Slowest flit = 207533
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0123458
	minimum = 0.00978741 (at node 1)
	maximum = 0.0365712 (at node 44)
Accepted packet rate average = 0.0123458
	minimum = 0.00978741 (at node 1)
	maximum = 0.0365712 (at node 44)
Injected flit rate average = 0.0185187
	minimum = 0.0124184 (at node 1)
	maximum = 0.0463324 (at node 44)
Accepted flit rate average= 0.0185187
	minimum = 0.0153652 (at node 47)
	maximum = 0.0633814 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5245 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.875 (8 samples)
Network latency average = 9.94117 (8 samples)
	minimum = 6 (8 samples)
	maximum = 69.375 (8 samples)
Flit latency average = 9.75806 (8 samples)
	minimum = 6 (8 samples)
	maximum = 68.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0190632 (8 samples)
	minimum = 0.0159488 (8 samples)
	maximum = 0.0282074 (8 samples)
Accepted packet rate average = 0.0190632 (8 samples)
	minimum = 0.0159488 (8 samples)
	maximum = 0.0282074 (8 samples)
Injected flit rate average = 0.028647 (8 samples)
	minimum = 0.016349 (8 samples)
	maximum = 0.0503367 (8 samples)
Accepted flit rate average = 0.028647 (8 samples)
	minimum = 0.0216889 (8 samples)
	maximum = 0.0427124 (8 samples)
Injected packet size average = 1.50274 (8 samples)
Accepted packet size average = 1.50274 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 12 sec (1392 sec)
gpgpu_simulation_rate = 27090 (inst/sec)
gpgpu_simulation_rate = 2689 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 488135
gpu_sim_insn = 5111858
gpu_ipc =      10.4722
gpu_tot_sim_cycle = 4459545
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       9.6023
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14503
partiton_reqs_in_parallel = 10738970
partiton_reqs_in_parallel_total    = 42882993
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0241
partiton_reqs_in_parallel_util = 10738970
partiton_reqs_in_parallel_util_total    = 42882993
gpu_sim_cycle_parition_util = 488135
gpu_tot_sim_cycle_parition_util    = 1949236
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       9.4929 GB/Sec
L2_BW_total  =       2.7177 GB/Sec
gpu_total_sim_rate=24372

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1100, 1085, 1255, 1270, 1359, 1085, 1478, 1416, 1115, 1509, 1218, 1401, 1244, 1100, 1100, 1286, 1252, 1121, 951, 1148, 1163, 1163, 1215, 951, 1122, 966, 966, 1397, 1137, 1174, 951, 951, 1089, 851, 1063, 851, 836, 1006, 1085, 1007, 1188, 1058, 955, 1124, 1126, 1011, 981, 836, 1350, 993, 993, 796, 796, 811, 982, 796, 826, 811, 796, 796, 796, 811, 796, 967, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 10812
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4582
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1344
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198753	W0_Idle:109851891	W0_Scoreboard:20563920	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 867 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4459544 
mrq_lat_table:11870 	294 	336 	3867 	530 	387 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104942 	15881 	36 	0 	1470 	834 	2995 	1290 	114 	109 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	83343 	1190 	677 	699 	34833 	250 	32 	0 	0 	1470 	834 	2995 	1291 	113 	109 	26 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	93934 	11305 	3883 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	4346 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1302 	88 	10 	34 	49 	58 	62 	39 	15 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    164840    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    188331    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.266667  2.230769  2.152174  2.342857  2.538461  2.081633  1.923077  2.044445  2.255319  2.211539  2.480000  2.458333  2.675676  2.409091  2.787879  3.266667 
dram[1]:  2.146342  2.195122  2.315789  2.256410  2.093023  2.150000  2.475000  2.181818  2.180000  2.183673  2.568182  2.787879  3.233333  2.594594  2.916667  3.310345 
dram[2]:  1.888889  2.733333  2.146342  1.978723  2.219512  1.960784  2.142857  2.045455  2.260870  2.176471  2.404255  2.333333  3.062500  3.032258  2.962963  2.968750 
dram[3]:  2.060000  2.105263  2.051282  2.048780  1.942308  2.080000  2.214286  2.121951  2.634146  2.460000  2.558140  2.564103  2.777778  2.666667  2.454545  2.621622 
dram[4]:  2.232558  2.470588  2.085106  1.931818  2.323529  2.088889  2.088889  2.418605  2.425000  2.204545  2.428571  2.466667  3.423077  3.031250  2.710526  2.705882 
dram[5]:  2.190476  2.145833  2.000000  2.870968  2.081633  2.452381  2.080000  2.305556  2.320000  2.292683  2.681818  2.525000  2.794118  2.547619  2.853658  3.117647 
dram[6]:  2.555556  2.000000  2.195652  1.974359  2.384615  2.000000  2.139535  2.072727  2.446809  2.346154  2.441860  2.200000  2.897436  2.937500  2.809524  2.648649 
dram[7]:  2.200000  2.365854  2.222222  2.022222  1.983607  2.216216  2.205128  2.279070  2.617647  2.333333  2.555556  2.581395  2.600000  3.333333  2.743590  2.410256 
dram[8]:  2.000000  2.292683  2.119048  2.645161  1.891304  2.272727  2.019608  2.065217  2.564103  2.274510  2.571429  2.700000  2.823529  2.777778  2.833333  3.121212 
dram[9]:  2.514286  2.065217  1.918367  2.086957  2.000000  2.232558  2.236842  2.388889  2.187500  2.404762  2.463415  2.916667  2.875000  2.783784  2.789474  2.692308 
dram[10]:  2.838710  2.190476  2.194444  2.146342  2.302325  2.212766  2.312500  2.266667  2.208333  2.380000  2.452381  2.604651  3.000000  2.611111  3.000000  3.129032 
average row locality = 17380/7304 = 2.379518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        30        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        25        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        24        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        21        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        33        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        31        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4469
bank skew: 34/16 = 2.12
chip skew: 437/372 = 1.17
average mf latency per bank:
dram[0]:      10028      7672      3572      4005      2810      2693      2189      1876      5106      4027      5368      7662     12195      9012     10308      9176
dram[1]:       8034      7829      5106      3244      3023      3313      1434      2803      4542      5037      9458      8750     10453      9764      8830      9301
dram[2]:       7676      7677      4809      3709      5248      1322      1283      3112      3992      5024      7740      8608      9800     11417     13056     12837
dram[3]:      10796      8008      3418      3820      3108      2695      1160      1235      5144      5506      7343      8008     11998     10817      9161     10588
dram[4]:       7296      9540      5706      3497      2619      2533      4385      1379      4955      5273      8653      6374     11692     10279      9837      9919
dram[5]:       7847      7142      2730      2473      4651      1372      3221      1245      4726      4581      6639      6079      9744      9903      7961      8947
dram[6]:       8145     10059      3610      5588      3559      1906      2992      2634      3930      3453      6760      8284     10493     11524      9959     12392
dram[7]:       8436      7569      3384      4160      1165      3389      5066      1770      4639      4499      8293     10828      9950     10808     11348     14494
dram[8]:       8810      7387      4531      3303      2807      3522      1671      3280      4842      4117      6884      5760     13239     10389     12649     10197
dram[9]:       6568      7183      3592      2763      1187      1596      2057      1693      4905      9519      9292      6029     11543      8992     10103     12114
dram[10]:       6727      6370      5222      6970      1971      1399      2717      1159      5268      5265      6918      6590     10064     10276     11652     10293
maximum mf latency per bank:
dram[0]:     230680     18205     57128     52123     66571     84262     75080     73682     79491     41356     10680    112090    195098     13337     54171     23361
dram[1]:      23410     22568    128582     67810     81025     77806     18179     77659     39113     90833    248804    112076     69764     13318     64939     23436
dram[2]:      70400     18175    213550     64543     98251     20901     25867     89547     18299    101121    108924    195109     15658     79960     67543    230279
dram[3]:     257915     18198     67784     80115    193082     77907       491       556     85254    171042     99066    114117    157904    208804     67544     67815
dram[4]:      18159     92994    240381     38826     75622     75625    114431     33432     77228     87851    151099     75362     49163     68335     61924     18308
dram[5]:      49313     32843     31127      7879     78590     46535     72332       518     87852     38785    109487     10678     13300     85125     18268     23390
dram[6]:      70401    109224     77721    213540     75603     56870     73658     90444     30852     10618     74937    106322    143804    124249     67181     72996
dram[7]:      18158     48962     33682     67804     24123     73585    219375     32761     10616     49092    137045    248157     67393     69763     72477    257910
dram[8]:      85763     62027     82689     10484    101412     89441     32701     77666     49297     38820    114131     10703    195129     69171    248288     54258
dram[9]:      18177     70409     54238     15672     17798     51528     46711     25887     41364    230458    195115     10705     98140     51767     59346    180433
dram[10]:      18175     18207     82690    258751     32574     41397     75319      5524     75285    101122     85985    104015     51647     66695     64612     20850
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519288 n_act=692 n_pre=676 n_req=1621 n_rd=4736 n_write=437 bw_util=0.002286
n_activity=37786 dram_eff=0.2738
bk0: 296a 4523919i bk1: 252a 4524038i bk2: 288a 4523902i bk3: 244a 4524278i bk4: 280a 4524122i bk5: 288a 4523763i bk6: 288a 4523624i bk7: 268a 4523768i bk8: 320a 4523827i bk9: 332a 4523474i bk10: 360a 4523607i bk11: 352a 4523508i bk12: 292a 4524135i bk13: 312a 4523777i bk14: 276a 4524271i bk15: 288a 4524162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00322085
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc096e800, atomic=0 1 entries : 0x7fb389180090 :  mf: uid=1477335, sid00:w21, part=1, addr=0xc096e800, load , size=32, unknown  status = IN_PARTITION_DRAM (4459544), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519627 n_act=634 n_pre=618 n_req=1540 n_rd=4547 n_write=403 bw_util=0.002187
n_activity=35630 dram_eff=0.2779
bk0: 256a 4524173i bk1: 272a 4524075i bk2: 255a 4524223i bk3: 256a 4524211i bk4: 272a 4524062i bk5: 260a 4524114i bk6: 288a 4523918i bk7: 280a 4523766i bk8: 324a 4523679i bk9: 324a 4523613i bk10: 340a 4523832i bk11: 288a 4524066i bk12: 280a 4524331i bk13: 288a 4524035i bk14: 292a 4524131i bk15: 272a 4524253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00293736
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519455 n_act=665 n_pre=649 n_req=1544 n_rd=4688 n_write=372 bw_util=0.002236
n_activity=36871 dram_eff=0.2745
bk0: 304a 4523751i bk1: 248a 4524355i bk2: 268a 4524153i bk3: 292a 4523988i bk4: 268a 4524079i bk5: 300a 4523707i bk6: 300a 4523684i bk7: 272a 4523806i bk8: 324a 4523853i bk9: 336a 4523468i bk10: 344a 4523680i bk11: 308a 4523843i bk12: 292a 4524302i bk13: 284a 4524170i bk14: 256a 4524544i bk15: 292a 4524201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00282092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519315 n_act=685 n_pre=669 n_req=1590 n_rd=4760 n_write=400 bw_util=0.00228
n_activity=37882 dram_eff=0.2724
bk0: 304a 4523755i bk1: 244a 4524172i bk2: 256a 4524222i bk3: 264a 4524141i bk4: 300a 4523793i bk5: 308a 4523725i bk6: 276a 4523972i bk7: 252a 4523977i bk8: 316a 4523987i bk9: 372a 4523473i bk10: 328a 4523963i bk11: 316a 4523973i bk12: 300a 4524135i bk13: 320a 4523840i bk14: 308a 4523903i bk15: 296a 4524025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00281915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519555 n_act=643 n_pre=627 n_req=1539 n_rd=4620 n_write=384 bw_util=0.002211
n_activity=35778 dram_eff=0.2797
bk0: 288a 4524009i bk1: 256a 4524235i bk2: 300a 4523965i bk3: 272a 4524050i bk4: 236a 4524365i bk5: 292a 4523918i bk6: 272a 4523840i bk7: 288a 4523719i bk8: 292a 4524048i bk9: 300a 4523808i bk10: 368a 4523608i bk11: 340a 4523638i bk12: 260a 4524469i bk13: 280a 4524154i bk14: 304a 4524028i bk15: 272a 4524125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00288433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519259 n_act=673 n_pre=657 n_req=1628 n_rd=4816 n_write=424 bw_util=0.002316
n_activity=37762 dram_eff=0.2775
bk0: 268a 4523986i bk1: 296a 4523758i bk2: 292a 4523904i bk3: 264a 4524320i bk4: 304a 4523827i bk5: 276a 4523816i bk6: 300a 4523595i bk7: 256a 4523992i bk8: 352a 4523709i bk9: 292a 4523988i bk10: 360a 4523771i bk11: 316a 4523858i bk12: 280a 4524263i bk13: 316a 4523812i bk14: 336a 4523876i bk15: 308a 4524067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00310728
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519155 n_act=698 n_pre=682 n_req=1640 n_rd=4872 n_write=422 bw_util=0.002339
n_activity=38666 dram_eff=0.2738
bk0: 276a 4524170i bk1: 272a 4523918i bk2: 288a 4523883i bk3: 244a 4524223i bk4: 276a 4524138i bk5: 304a 4523645i bk6: 276a 4523863i bk7: 332a 4523387i bk8: 340a 4523768i bk9: 356a 4523418i bk10: 332a 4523873i bk11: 344a 4523481i bk12: 328a 4523959i bk13: 276a 4524155i bk14: 340a 4523895i bk15: 288a 4523927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00295018
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519486 n_act=652 n_pre=636 n_req=1557 n_rd=4664 n_write=391 bw_util=0.002234
n_activity=36277 dram_eff=0.2787
bk0: 232a 4524310i bk1: 284a 4523954i bk2: 244a 4524395i bk3: 268a 4523965i bk4: 352a 4523365i bk5: 252a 4524136i bk6: 264a 4523952i bk7: 284a 4523881i bk8: 276a 4524294i bk9: 316a 4523764i bk10: 356a 4523751i bk11: 340a 4523704i bk12: 300a 4524045i bk13: 288a 4524135i bk14: 312a 4524051i bk15: 296a 4524034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00286003
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519436 n_act=660 n_pre=644 n_req=1579 n_rd=4680 n_write=409 bw_util=0.002249
n_activity=36710 dram_eff=0.2773
bk0: 292a 4523849i bk1: 284a 4523899i bk2: 268a 4524132i bk3: 248a 4524424i bk4: 268a 4524019i bk5: 284a 4523804i bk6: 296a 4523526i bk7: 288a 4523707i bk8: 304a 4524086i bk9: 348a 4523563i bk10: 324a 4523910i bk11: 316a 4523866i bk12: 284a 4524255i bk13: 292a 4524026i bk14: 292a 4524178i bk15: 292a 4524066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00290621
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519517 n_act=658 n_pre=642 n_req=1562 n_rd=4600 n_write=412 bw_util=0.002215
n_activity=36317 dram_eff=0.276
bk0: 264a 4524267i bk1: 284a 4523853i bk2: 280a 4523881i bk3: 288a 4523914i bk4: 292a 4523647i bk5: 276a 4523931i bk6: 244a 4524070i bk7: 252a 4523979i bk8: 328a 4523792i bk9: 304a 4523869i bk10: 312a 4524027i bk11: 312a 4523934i bk12: 272a 4524357i bk13: 296a 4524042i bk14: 300a 4524135i bk15: 296a 4523987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00274734
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4525829 n_nop=4519480 n_act=645 n_pre=629 n_req=1580 n_rd=4660 n_write=415 bw_util=0.002243
n_activity=36152 dram_eff=0.2808
bk0: 248a 4524357i bk1: 276a 4523984i bk2: 252a 4524348i bk3: 268a 4524142i bk4: 280a 4524035i bk5: 288a 4523762i bk6: 328a 4523594i bk7: 288a 4523689i bk8: 328a 4523805i bk9: 356a 4523545i bk10: 312a 4523970i bk11: 336a 4523662i bk12: 280a 4524294i bk13: 272a 4524100i bk14: 268a 4524377i bk15: 280a 4524160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00277518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 559, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12317
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.95041
	minimum = 6
	maximum = 35
Network latency average = 6.94752
	minimum = 6
	maximum = 33
Slowest packet = 208377
Flit latency average = 6.4615
	minimum = 6
	maximum = 32
Slowest flit = 371413
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00200306
	minimum = 0.00113801 (at node 23)
	maximum = 0.00243581 (at node 40)
Accepted packet rate average = 0.00200306
	minimum = 0.00113801 (at node 23)
	maximum = 0.00243581 (at node 40)
Injected flit rate average = 0.00301831
	minimum = 0.00137257 (at node 23)
	maximum = 0.00439531 (at node 35)
Accepted flit rate average= 0.00301831
	minimum = 0.0020691 (at node 23)
	maximum = 0.00419967 (at node 14)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0163 (9 samples)
	minimum = 6 (9 samples)
	maximum = 86.4444 (9 samples)
Network latency average = 9.60854 (9 samples)
	minimum = 6 (9 samples)
	maximum = 65.3333 (9 samples)
Flit latency average = 9.39177 (9 samples)
	minimum = 6 (9 samples)
	maximum = 64.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0171676 (9 samples)
	minimum = 0.0143031 (9 samples)
	maximum = 0.0253438 (9 samples)
Accepted packet rate average = 0.0171676 (9 samples)
	minimum = 0.0143031 (9 samples)
	maximum = 0.0253438 (9 samples)
Injected flit rate average = 0.0257994 (9 samples)
	minimum = 0.0146849 (9 samples)
	maximum = 0.0452321 (9 samples)
Accepted flit rate average = 0.0257994 (9 samples)
	minimum = 0.019509 (9 samples)
	maximum = 0.0384332 (9 samples)
Injected packet size average = 1.50279 (9 samples)
Accepted packet size average = 1.50279 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 17 sec (1757 sec)
gpgpu_simulation_rate = 24372 (inst/sec)
gpgpu_simulation_rate = 2538 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 15840
gpu_sim_insn = 4498644
gpu_ipc =     284.0053
gpu_tot_sim_cycle = 4697535
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      10.0735
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14504
partiton_reqs_in_parallel = 348480
partiton_reqs_in_parallel_total    = 53621963
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4891
partiton_reqs_in_parallel_util = 348480
partiton_reqs_in_parallel_util_total    = 53621963
gpu_sim_cycle_parition_util = 15840
gpu_tot_sim_cycle_parition_util    = 2437371
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     141.8349 GB/Sec
L2_BW_total  =       3.0582 GB/Sec
gpu_total_sim_rate=26480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1250, 1265, 1390, 1435, 1479, 1220, 1628, 1536, 1250, 1659, 1368, 1536, 1379, 1250, 1220, 1406, 1351, 1250, 1065, 1247, 1292, 1277, 1344, 1080, 1266, 1080, 1095, 1511, 1266, 1303, 1050, 1080, 1239, 1001, 1228, 971, 971, 1156, 1250, 1157, 1368, 1223, 1105, 1289, 1276, 1146, 1131, 986, 1464, 1107, 1122, 925, 895, 925, 1096, 910, 940, 940, 940, 910, 925, 910, 895, 1066, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 135705
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126506
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4313
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:371207	W0_Idle:110342255	W0_Scoreboard:20617130	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 770 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4697534 
mrq_lat_table:11870 	294 	336 	3867 	530 	387 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125836 	17903 	342 	259 	1620 	906 	2995 	1290 	114 	109 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	90958 	2162 	1863 	4140 	42208 	2453 	221 	319 	194 	1607 	906 	2995 	1291 	113 	109 	26 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101173 	12220 	3900 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	19878 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1319 	92 	10 	34 	51 	59 	62 	39 	15 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    164840    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    188331    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.266667  2.230769  2.152174  2.342857  2.538461  2.081633  1.923077  2.044445  2.255319  2.211539  2.480000  2.458333  2.675676  2.409091  2.787879  3.266667 
dram[1]:  2.146342  2.195122  2.315789  2.256410  2.093023  2.150000  2.475000  2.181818  2.180000  2.183673  2.568182  2.787879  3.233333  2.594594  2.916667  3.310345 
dram[2]:  1.888889  2.733333  2.146342  1.978723  2.219512  1.960784  2.142857  2.045455  2.260870  2.176471  2.404255  2.333333  3.062500  3.032258  2.962963  2.968750 
dram[3]:  2.060000  2.105263  2.051282  2.048780  1.942308  2.080000  2.214286  2.121951  2.634146  2.460000  2.558140  2.564103  2.777778  2.666667  2.454545  2.621622 
dram[4]:  2.232558  2.470588  2.085106  1.931818  2.323529  2.088889  2.088889  2.418605  2.425000  2.204545  2.428571  2.466667  3.423077  3.031250  2.710526  2.705882 
dram[5]:  2.190476  2.145833  2.000000  2.870968  2.081633  2.452381  2.080000  2.305556  2.320000  2.292683  2.681818  2.525000  2.794118  2.547619  2.853658  3.117647 
dram[6]:  2.555556  2.000000  2.195652  1.974359  2.384615  2.000000  2.139535  2.072727  2.446809  2.346154  2.441860  2.200000  2.897436  2.937500  2.809524  2.648649 
dram[7]:  2.200000  2.365854  2.222222  2.022222  1.983607  2.216216  2.205128  2.279070  2.617647  2.333333  2.555556  2.581395  2.600000  3.333333  2.743590  2.410256 
dram[8]:  2.000000  2.292683  2.119048  2.645161  1.891304  2.272727  2.019608  2.065217  2.564103  2.274510  2.571429  2.700000  2.823529  2.777778  2.833333  3.121212 
dram[9]:  2.514286  2.065217  1.918367  2.086957  2.000000  2.232558  2.236842  2.388889  2.187500  2.404762  2.463415  2.916667  2.875000  2.783784  2.789474  2.692308 
dram[10]:  2.838710  2.190476  2.194444  2.146342  2.302325  2.212766  2.312500  2.266667  2.208333  2.380000  2.452381  2.604651  3.000000  2.611111  3.000000  3.129032 
average row locality = 17380/7304 = 2.379518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        30        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        25        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        24        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        21        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        33        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        31        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4469
bank skew: 34/16 = 2.12
chip skew: 437/372 = 1.17
average mf latency per bank:
dram[0]:      10207      7906      3692      4183      3008      2892      2407      2101      5328      4230      5759      7988     12797      9468     10660      9499
dram[1]:       8271      8089      5266      3399      3233      3527      1654      3017      4769      5286      9799      9201     10911     10390      9136      9572
dram[2]:       7865      7892      4947      3861      5453      1534      1493      3361      4234      5250      8154      9002     10285     11831     13389     13126
dram[3]:      10969      8221      3578      3987      3284      2863      1410      1468      5385      5719      7623      8423     12491     11306      9409     10913
dram[4]:       7472      9699      5828      3647      2855      2741      4592      1594      5214      5540      8995      6669     12065     10640     10126     10237
dram[5]:       8052      7340      2868      2691      4848      1549      3429      1502      4938      4835      6933      6459     10159     10304      8115      9182
dram[6]:       8448     10305      3741      5770      3752      2080      3229      2844      4159      3643      7071      8574     10840     11898     10198     12658
dram[7]:       8700      7802      3561      4284      1327      3609      5314      1983      4935      4739      8647     11177     10350     11105     11673     14899
dram[8]:       9072      7566      4703      3492      3032      3717      1898      3510      5136      4355      7266      6156     22477     10830     13010     10472
dram[9]:       6715      7403      3783      2907      1392      1809      2346      1970      5156      9769      9726      6506     11834      9335     10436     12360
dram[10]:       6925      6583      5417      7173      2172      1595      2913      1386      5509      5491      7443      6982     10458     10875     12017     10688
maximum mf latency per bank:
dram[0]:     230680     18205     57128     52123     66571     84262     75080     73682     79491     41356     10680    112090    195098     13337     54171     23361
dram[1]:      23410     22568    128582     67810     81025     77806     18179     77659     39113     90833    248804    112076     69764     13318     64939     23436
dram[2]:      70400     18175    213550     64543     98251     20901     25867     89547     18299    101121    108924    195109     15658     79960     67543    230279
dram[3]:     257915     18198     67784     80115    193082     77907       491       556     85254    171042     99066    114117    157904    208804     67544     67815
dram[4]:      18159     92994    240381     38826     75622     75625    114431     33432     77228     87851    151099     75362     49163     68335     61924     18308
dram[5]:      49313     32843     31127      7879     78590     46535     72332       518     87852     38785    109487     10678     13300     85125     18268     23390
dram[6]:      70401    109224     77721    213540     75603     56870     73658     90444     30852     10618     74937    106322    143804    124249     67181     72996
dram[7]:      18158     48962     33682     67804     24123     73585    219375     32761     10616     49092    137045    248157     67393     69763     72477    257910
dram[8]:      85763     62027     82689     10484    101412     89441     32701     77666     49297     38820    114131     10703    195129     69171    248288     54258
dram[9]:      18177     70409     54238     15672     17798     51528     46711     25887     41364    230458    195115     10705     98140     51767     59346    180433
dram[10]:      18175     18207     82690    258751     32574     41397     75319      5524     75285    101122     85985    104015     51647     66695     64612     20850
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548699 n_act=692 n_pre=676 n_req=1621 n_rd=4736 n_write=437 bw_util=0.002271
n_activity=37786 dram_eff=0.2738
bk0: 296a 4553330i bk1: 252a 4553449i bk2: 288a 4553313i bk3: 244a 4553689i bk4: 280a 4553533i bk5: 288a 4553174i bk6: 288a 4553035i bk7: 268a 4553179i bk8: 320a 4553238i bk9: 332a 4552885i bk10: 360a 4553018i bk11: 352a 4552919i bk12: 292a 4553546i bk13: 312a 4553188i bk14: 276a 4553682i bk15: 288a 4553573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00320005
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4549037 n_act=634 n_pre=618 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002174
n_activity=35643 dram_eff=0.2778
bk0: 256a 4553584i bk1: 272a 4553486i bk2: 256a 4553632i bk3: 256a 4553622i bk4: 272a 4553473i bk5: 260a 4553525i bk6: 288a 4553329i bk7: 280a 4553177i bk8: 324a 4553090i bk9: 324a 4553024i bk10: 340a 4553243i bk11: 288a 4553477i bk12: 280a 4553742i bk13: 288a 4553446i bk14: 292a 4553542i bk15: 272a 4553664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0029184
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548866 n_act=665 n_pre=649 n_req=1544 n_rd=4688 n_write=372 bw_util=0.002222
n_activity=36871 dram_eff=0.2745
bk0: 304a 4553162i bk1: 248a 4553766i bk2: 268a 4553564i bk3: 292a 4553399i bk4: 268a 4553490i bk5: 300a 4553118i bk6: 300a 4553095i bk7: 272a 4553217i bk8: 324a 4553264i bk9: 336a 4552879i bk10: 344a 4553091i bk11: 308a 4553254i bk12: 292a 4553713i bk13: 284a 4553581i bk14: 256a 4553955i bk15: 292a 4553612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00280271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548726 n_act=685 n_pre=669 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002266
n_activity=37882 dram_eff=0.2724
bk0: 304a 4553166i bk1: 244a 4553583i bk2: 256a 4553633i bk3: 264a 4553552i bk4: 300a 4553204i bk5: 308a 4553136i bk6: 276a 4553383i bk7: 252a 4553388i bk8: 316a 4553398i bk9: 372a 4552884i bk10: 328a 4553374i bk11: 316a 4553384i bk12: 300a 4553546i bk13: 320a 4553251i bk14: 308a 4553314i bk15: 296a 4553436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00280095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548966 n_act=643 n_pre=627 n_req=1539 n_rd=4620 n_write=384 bw_util=0.002197
n_activity=35778 dram_eff=0.2797
bk0: 288a 4553420i bk1: 256a 4553646i bk2: 300a 4553376i bk3: 272a 4553461i bk4: 236a 4553776i bk5: 292a 4553329i bk6: 272a 4553251i bk7: 288a 4553130i bk8: 292a 4553459i bk9: 300a 4553219i bk10: 368a 4553019i bk11: 340a 4553049i bk12: 260a 4553880i bk13: 280a 4553565i bk14: 304a 4553439i bk15: 272a 4553536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00286571
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548670 n_act=673 n_pre=657 n_req=1628 n_rd=4816 n_write=424 bw_util=0.002301
n_activity=37762 dram_eff=0.2775
bk0: 268a 4553397i bk1: 296a 4553169i bk2: 292a 4553315i bk3: 264a 4553731i bk4: 304a 4553238i bk5: 276a 4553227i bk6: 300a 4553006i bk7: 256a 4553403i bk8: 352a 4553120i bk9: 292a 4553399i bk10: 360a 4553182i bk11: 316a 4553269i bk12: 280a 4553674i bk13: 316a 4553223i bk14: 336a 4553287i bk15: 308a 4553478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00308721
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548566 n_act=698 n_pre=682 n_req=1640 n_rd=4872 n_write=422 bw_util=0.002324
n_activity=38666 dram_eff=0.2738
bk0: 276a 4553581i bk1: 272a 4553329i bk2: 288a 4553294i bk3: 244a 4553634i bk4: 276a 4553549i bk5: 304a 4553056i bk6: 276a 4553274i bk7: 332a 4552798i bk8: 340a 4553179i bk9: 356a 4552829i bk10: 332a 4553284i bk11: 344a 4552892i bk12: 328a 4553370i bk13: 276a 4553566i bk14: 340a 4553306i bk15: 288a 4553338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00293113
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548897 n_act=652 n_pre=636 n_req=1557 n_rd=4664 n_write=391 bw_util=0.002219
n_activity=36277 dram_eff=0.2787
bk0: 232a 4553721i bk1: 284a 4553365i bk2: 244a 4553806i bk3: 268a 4553376i bk4: 352a 4552776i bk5: 252a 4553547i bk6: 264a 4553363i bk7: 284a 4553292i bk8: 276a 4553705i bk9: 316a 4553175i bk10: 356a 4553162i bk11: 340a 4553115i bk12: 300a 4553456i bk13: 288a 4553546i bk14: 312a 4553462i bk15: 296a 4553445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00284156
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548847 n_act=660 n_pre=644 n_req=1579 n_rd=4680 n_write=409 bw_util=0.002234
n_activity=36710 dram_eff=0.2773
bk0: 292a 4553260i bk1: 284a 4553310i bk2: 268a 4553543i bk3: 248a 4553835i bk4: 268a 4553430i bk5: 284a 4553215i bk6: 296a 4552937i bk7: 288a 4553118i bk8: 304a 4553497i bk9: 348a 4552974i bk10: 324a 4553321i bk11: 316a 4553277i bk12: 284a 4553666i bk13: 292a 4553437i bk14: 292a 4553589i bk15: 292a 4553477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00288744
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548928 n_act=658 n_pre=642 n_req=1562 n_rd=4600 n_write=412 bw_util=0.002201
n_activity=36317 dram_eff=0.276
bk0: 264a 4553678i bk1: 284a 4553264i bk2: 280a 4553292i bk3: 288a 4553325i bk4: 292a 4553058i bk5: 276a 4553342i bk6: 244a 4553481i bk7: 252a 4553390i bk8: 328a 4553203i bk9: 304a 4553280i bk10: 312a 4553438i bk11: 312a 4553345i bk12: 272a 4553768i bk13: 296a 4553453i bk14: 300a 4553546i bk15: 296a 4553398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0027296
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4555240 n_nop=4548891 n_act=645 n_pre=629 n_req=1580 n_rd=4660 n_write=415 bw_util=0.002228
n_activity=36152 dram_eff=0.2808
bk0: 248a 4553768i bk1: 276a 4553395i bk2: 252a 4553759i bk3: 268a 4553553i bk4: 280a 4553446i bk5: 288a 4553173i bk6: 328a 4553005i bk7: 288a 4553100i bk8: 328a 4553216i bk9: 356a 4552956i bk10: 312a 4553381i bk11: 336a 4553073i bk12: 280a 4553705i bk13: 272a 4553511i bk14: 268a 4553788i bk15: 280a 4553571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00275726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 559, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12317
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.3545
	minimum = 6
	maximum = 588
Network latency average = 31.8695
	minimum = 6
	maximum = 338
Slowest packet = 258542
Flit latency average = 38.1689
	minimum = 6
	maximum = 337
Slowest flit = 389109
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0299299
	minimum = 0.0231075 (at node 18)
	maximum = 0.151177 (at node 44)
Accepted packet rate average = 0.0299299
	minimum = 0.0231075 (at node 18)
	maximum = 0.151177 (at node 44)
Injected flit rate average = 0.0448949
	minimum = 0.0381337 (at node 18)
	maximum = 0.162889 (at node 44)
Accepted flit rate average= 0.0448949
	minimum = 0.0311888 (at node 18)
	maximum = 0.290643 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6501 (10 samples)
	minimum = 6 (10 samples)
	maximum = 136.6 (10 samples)
Network latency average = 11.8346 (10 samples)
	minimum = 6 (10 samples)
	maximum = 92.6 (10 samples)
Flit latency average = 12.2695 (10 samples)
	minimum = 6 (10 samples)
	maximum = 91.7 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0184438 (10 samples)
	minimum = 0.0151836 (10 samples)
	maximum = 0.0379272 (10 samples)
Accepted packet rate average = 0.0184438 (10 samples)
	minimum = 0.0151836 (10 samples)
	maximum = 0.0379272 (10 samples)
Injected flit rate average = 0.0277089 (10 samples)
	minimum = 0.0170298 (10 samples)
	maximum = 0.0569978 (10 samples)
Accepted flit rate average = 0.0277089 (10 samples)
	minimum = 0.020677 (10 samples)
	maximum = 0.0636542 (10 samples)
Injected packet size average = 1.50234 (10 samples)
Accepted packet size average = 1.50234 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 47 sec (1787 sec)
gpgpu_simulation_rate = 26480 (inst/sec)
gpgpu_simulation_rate = 2628 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 926930
gpu_sim_insn = 5750033
gpu_ipc =       6.2033
gpu_tot_sim_cycle = 5851687
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       9.0693
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 233
gpu_stall_icnt2sh    = 23036
partiton_reqs_in_parallel = 20392426
partiton_reqs_in_parallel_total    = 53970443
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.7079
partiton_reqs_in_parallel_util = 20392426
partiton_reqs_in_parallel_util_total    = 53970443
gpu_sim_cycle_parition_util = 926930
gpu_tot_sim_cycle_parition_util    = 2453211
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      22.3638 GB/Sec
L2_BW_total  =       5.9976 GB/Sec
gpu_total_sim_rate=20935

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1847, 1811, 2381, 1917, 2003, 1889, 2073, 2094, 1759, 2204, 1628, 2123, 1836, 1771, 1872, 1521, 1968, 1981, 1481, 2010, 2194, 1722, 2039, 1420, 2273, 1600, 1893, 2257, 1894, 1678, 1667, 1892, 1780, 1462, 1442, 1185, 1289, 1225, 1464, 1553, 1868, 1292, 1293, 1712, 1975, 1657, 1460, 1367, 2013, 1421, 1529, 1705, 1344, 1513, 1660, 1748, 1255, 1268, 1457, 1421, 1187, 1553, 1366, 1303, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 166359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 157097
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4376
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:403224	W0_Idle:129020032	W0_Scoreboard:52861499	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 237 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 734 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5851649 
mrq_lat_table:25491 	536 	717 	7209 	1841 	736 	190 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	333167 	27293 	346 	259 	1784 	1119 	3252 	1535 	439 	538 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	281823 	15918 	4363 	4168 	51723 	2512 	222 	319 	194 	1771 	1119 	3252 	1536 	438 	538 	372 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235226 	31845 	8367 	411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	80389 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2815 	99 	18 	45 	96 	129 	166 	119 	39 	16 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.098901  1.925926  2.000000  2.186813  2.269663  1.962617  1.878505  2.111111  2.029412  2.117647  2.153061  2.071429  2.164948  2.047619  2.287356  2.469880 
dram[1]:  1.815789  1.896552  2.076923  2.000000  2.261364  2.171717  2.238095  2.019231  2.000000  2.017544  2.106796  2.284210  2.304878  2.058824  2.356322  2.348315 
dram[2]:  1.760331  2.360465  1.927083  1.928571  2.147368  1.870690  2.151515  2.166667  2.068627  1.991597  2.029126  2.008929  2.397590  2.384615  2.406977  2.290698 
dram[3]:  1.883333  1.969072  2.202020  1.895238  2.076190  2.042553  2.195876  1.970000  2.138889  2.191919  2.008772  2.196079  2.269663  2.275862  2.273809  2.363636 
dram[4]:  1.939394  2.137500  1.979381  1.960000  2.211111  1.883929  2.107843  2.119565  2.052083  2.092783  2.050505  2.177083  2.516854  2.197802  2.216495  2.096154 
dram[5]:  1.893204  2.062500  1.941748  2.325843  2.056075  2.000000  1.979381  2.127660  1.973684  2.098039  2.298969  2.127451  2.173469  2.174757  2.551282  2.357895 
dram[6]:  2.115385  1.830645  2.039216  1.954128  2.159091  1.978947  2.045455  2.108911  2.043103  1.949153  2.166667  2.045455  2.280899  2.333333  2.317647  2.351648 
dram[7]:  1.826923  2.062500  1.948980  1.943925  1.981651  2.141414  2.138298  2.212766  2.084112  2.054545  2.048544  2.169811  2.123711  2.295918  2.296703  2.298851 
dram[8]:  1.849057  2.233333  2.009091  2.375000  2.170000  2.091837  2.068627  2.078431  2.174757  1.991071  1.948276  2.386364  2.188119  2.255319  2.282609  2.382716 
dram[9]:  2.170455  1.913462  2.020833  2.096385  1.870690  2.009091  2.357895  2.134021  2.050505  2.099010  2.284210  2.123711  2.282828  2.196079  2.191919  2.340206 
dram[10]:  2.157303  1.978947  2.200000  2.141304  2.050505  2.076923  2.154639  2.075472  1.899160  2.077670  2.153061  2.221053  2.282353  2.288889  2.296703  2.247191 
average row locality = 36729/17387 = 2.112440
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       152       147       149       150       153       148       155       153       154       156       168       156       158       145       154 
dram[1]:       155       166       142       148       149       161       139       155       159       164       159       159       138       154       155       150 
dram[2]:       162       154       141       159       152       165       159       158       151       172       156       167       145       159       157       151 
dram[3]:       172       141       166       149       167       142       161       141       166       163       170       161       149       145       140       157 
dram[4]:       147       129       147       151       144       159       158       145       143       148       150       153       162       148       161       165 
dram[5]:       148       152       149       158       164       152       143       153       167       157       163       154       155       167       150       169 
dram[6]:       170       170       158       160       138       138       170       163       168       166       170       164       151       158       148       159 
dram[7]:       142       148       142       156       161       158       152       156       164       167       158       168       152       166       156       148 
dram[8]:       150       154       167       144       166       154       156       159       167       163       162       151       161       155       155       142 
dram[9]:       147       150       147       131       162       165       163       153       146       154       161       153       163       163       162       164 
dram[10]:       146       143       140       150       149       139       157       163       164       159       153       156       145       153       155       148 
total reads: 27257
bank skew: 172/129 = 1.33
chip skew: 2551/2410 = 1.06
number of total write accesses:
dram[0]:        49        56        53        50        52        57        53        54        54        62        55        64        54        57        54        51 
dram[1]:        52        54        47        50        50        54        49        55        63        66        58        58        51        56        50        59 
dram[2]:        51        49        44        57        52        52        54        50        60        65        53        58        54        58        50        46 
dram[3]:        54        50        52        50        51        50        52        56        65        54        59        63        53        53        51        51 
dram[4]:        45        42        45        45        55        52        57        50        54        55        53        56        62        52        54        53 
dram[5]:        47        46        51        49        56        56        49        47        58        57        60        63        58        57        49        55 
dram[6]:        50        57        50        53        52        50        55        50        69        64        64        61        52        52        49        55 
dram[7]:        48        50        49        52        55        54        49        52        59        59        53        62        54        59        53        52 
dram[8]:        46        47        54        46        51        51        55        53        57        60        64        59        60        57        55        51 
dram[9]:        44        49        47        43        55        56        61        54        57        58        56        53        63        61        55        63 
dram[10]:        46        45        47        47        54        50        52        57        62        55        58        55        49        53        54        52 
total reads: 9472
bank skew: 69/42 = 1.64
chip skew: 883/830 = 1.06
average mf latency per bank:
dram[0]:       9242      8669      5217      5236      4853      3701      4409      5603      6481      5031      6905      7061     10888      9838      7879      9527
dram[1]:      10562      7622      7091      7025      2565      6038      3339      4572      7414      5876      8938      7905     12175      8713     10671      7835
dram[2]:       9870      7592      7733      6664      5686      3826      4086      5878      5174      6422      6941      9361      9168     11448     10568     10633
dram[3]:      11528      9219      7156      4670      5086      3779      4239      3951      6910      7395      9291      7877     10404     10278      9569     11836
dram[4]:      10587      8839      8188      7134      4201      4798      4907      7674      6318      5631      7453      7470     11596      9765      7825     12208
dram[5]:       8467     10339      5368      6824      6221      3642      5221      3040      8733      8730      6708      5922      9188     10066      6894      6827
dram[6]:      11631     10405      5641      5194      5308      4370      4516      4731      5828      4713      4723      5596     11763     10263      9600      9654
dram[7]:       9872     10767      6681      8250      4105      6205      4358      6847      7787      4736      6866      8019      8697      8772      8014     11023
dram[8]:       9652      9132      5409      5121      5196      6246      5490      5969      8073      5654      7026      5564     14767     10845     10547      8940
dram[9]:      10329     11449      4264      5406      4501      3881      4466      5364      6974      9007      7561      6790      8097      9208      9933     10956
dram[10]:      10446      7084      6466      6440      5205      5577      5536      6762      6492      5927      5247      7677      9933      9443      9561      8506
maximum mf latency per bank:
dram[0]:     230680    150646    189700    148291    137462    132653    200381    187619    155160    166269    205609    153510    195098    145472    150525    168850
dram[1]:     208186    202971    148300    148292     81025    153505    124850    182432    153915    185018    248804    205590    135970    119777    200105    153132
dram[2]:     202701    150890    213550    203003    148309    139110    156113    208219    150885    147980    153211    195109    119881    153282    150526    230279
dram[3]:     257915    150890    203003    111663    193082    127142    208220    187530    150068    185018    205592    155878    157904    208804    142765    200084
dram[4]:     208219    197487    240381    148290    132657    145693    208220    208205    132376    137441    186867    158400    136990    136447    119341    189467
dram[5]:     153485    153493    200392    200380    176617    101159    182408    182395    181776    185037    161018    153501    155824    171472    168869     90655
dram[6]:     200379    208226    121962    213540    140470    132663    132318    187511    185019    152480     80507    106322    153240    136901    194882    129627
dram[7]:     202970    153504    203007    153184    176613    205594    219375    200391    185013    134931    137676    248157    122487    137155     72477    257910
dram[8]:     158424    145943    145280    153171    153489    205597    208218    187623    174051    185017    200393    153469    195129    137876    248288    168849
dram[9]:     202692    208224     85632    127178    132506    176586    200388    200388    185011    230458    195115    161071    122110    153246    150558    205617
dram[10]:     158471    200385    145341    258751    138951    205598    184292    208196    181755    156102     85985    205589    153232    153236    150545    200105
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262344 n_act=1579 n_pre=1563 n_req=3315 n_rd=9760 n_write=1166 bw_util=0.003482
n_activity=71164 dram_eff=0.3071
bk0: 568a 6272207i bk1: 608a 6271111i bk2: 588a 6271874i bk3: 596a 6271733i bk4: 600a 6271891i bk5: 612a 6271113i bk6: 592a 6271368i bk7: 620a 6271346i bk8: 612a 6271394i bk9: 616a 6271348i bk10: 624a 6271790i bk11: 672a 6270768i bk12: 624a 6271718i bk13: 632a 6271303i bk14: 580a 6272260i bk15: 616a 6272254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00437941
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262261 n_act=1578 n_pre=1562 n_req=3325 n_rd=9812 n_write=1199 bw_util=0.003509
n_activity=70283 dram_eff=0.3133
bk0: 620a 6270843i bk1: 664a 6270941i bk2: 568a 6271903i bk3: 592a 6271445i bk4: 596a 6272108i bk5: 644a 6271277i bk6: 556a 6272349i bk7: 620a 6270960i bk8: 636a 6271047i bk9: 656a 6270682i bk10: 636a 6270964i bk11: 636a 6271228i bk12: 552a 6272058i bk13: 616a 6271099i bk14: 620a 6271940i bk15: 600a 6271238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00457602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262076 n_act=1603 n_pre=1587 n_req=3361 n_rd=10032 n_write=1114 bw_util=0.003552
n_activity=73150 dram_eff=0.3047
bk0: 648a 6271327i bk1: 616a 6271752i bk2: 564a 6272262i bk3: 636a 6271420i bk4: 608a 6272057i bk5: 660a 6271204i bk6: 636a 6271791i bk7: 632a 6271668i bk8: 604a 6271644i bk9: 688a 6270595i bk10: 624a 6271530i bk11: 668a 6271109i bk12: 580a 6272392i bk13: 636a 6271472i bk14: 628a 6272202i bk15: 604a 6272075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00422168
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262161 n_act=1588 n_pre=1572 n_req=3354 n_rd=9960 n_write=1131 bw_util=0.003534
n_activity=72959 dram_eff=0.304
bk0: 688a 6271116i bk1: 564a 6271846i bk2: 664a 6271670i bk3: 596a 6271427i bk4: 668a 6271563i bk5: 568a 6271832i bk6: 644a 6271620i bk7: 564a 6271591i bk8: 664a 6271018i bk9: 652a 6271329i bk10: 680a 6271159i bk11: 644a 6271347i bk12: 596a 6271848i bk13: 580a 6272217i bk14: 560a 6272464i bk15: 628a 6271779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00430596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262660 n_act=1541 n_pre=1525 n_req=3240 n_rd=9640 n_write=1046 bw_util=0.003405
n_activity=69648 dram_eff=0.3069
bk0: 588a 6272035i bk1: 516a 6272735i bk2: 588a 6272147i bk3: 604a 6271814i bk4: 576a 6271824i bk5: 636a 6271384i bk6: 632a 6271292i bk7: 580a 6271926i bk8: 572a 6271889i bk9: 592a 6271674i bk10: 600a 6271888i bk11: 612a 6271759i bk12: 648a 6271691i bk13: 592a 6271846i bk14: 644a 6271731i bk15: 660a 6271329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00410155
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262132 n_act=1582 n_pre=1566 n_req=3359 n_rd=10004 n_write=1128 bw_util=0.003547
n_activity=71407 dram_eff=0.3118
bk0: 592a 6271778i bk1: 608a 6271467i bk2: 596a 6271670i bk3: 632a 6271692i bk4: 656a 6271013i bk5: 608a 6271336i bk6: 572a 6271848i bk7: 612a 6271419i bk8: 668a 6271251i bk9: 628a 6271585i bk10: 652a 6271804i bk11: 616a 6271142i bk12: 620a 6271744i bk13: 668a 6271354i bk14: 600a 6272346i bk15: 676a 6271422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00473137
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6261761 n_act=1640 n_pre=1624 n_req=3434 n_rd=10204 n_write=1183 bw_util=0.003629
n_activity=74709 dram_eff=0.3048
bk0: 680a 6271474i bk1: 680a 6270449i bk2: 632a 6271412i bk3: 640a 6271302i bk4: 552a 6272358i bk5: 552a 6271919i bk6: 680a 6271029i bk7: 652a 6271149i bk8: 672a 6270525i bk9: 664a 6270317i bk10: 680a 6270825i bk11: 656a 6270980i bk12: 604a 6272308i bk13: 632a 6271920i bk14: 592a 6272291i bk15: 636a 6271679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0048182
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262110 n_act=1600 n_pre=1584 n_req=3354 n_rd=9976 n_write=1142 bw_util=0.003543
n_activity=71747 dram_eff=0.3099
bk0: 568a 6271608i bk1: 592a 6271864i bk2: 568a 6272092i bk3: 624a 6271460i bk4: 644a 6271400i bk5: 632a 6271221i bk6: 608a 6271729i bk7: 624a 6271531i bk8: 656a 6270865i bk9: 668a 6270663i bk10: 632a 6271217i bk11: 672a 6270399i bk12: 608a 6271681i bk13: 664a 6270978i bk14: 624a 6271829i bk15: 592a 6271955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00482712
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262124 n_act=1575 n_pre=1559 n_req=3372 n_rd=10024 n_write=1130 bw_util=0.003554
n_activity=72472 dram_eff=0.3078
bk0: 600a 6271533i bk1: 616a 6271918i bk2: 668a 6270683i bk3: 576a 6272171i bk4: 664a 6271228i bk5: 616a 6271551i bk6: 624a 6271238i bk7: 636a 6271304i bk8: 668a 6271454i bk9: 652a 6271033i bk10: 648a 6270855i bk11: 604a 6271164i bk12: 644a 6271240i bk13: 620a 6271581i bk14: 620a 6271301i bk15: 568a 6271641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00450401
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262182 n_act=1578 n_pre=1562 n_req=3359 n_rd=9936 n_write=1154 bw_util=0.003534
n_activity=71622 dram_eff=0.3097
bk0: 588a 6272146i bk1: 600a 6271459i bk2: 588a 6271752i bk3: 524a 6272110i bk4: 648a 6270897i bk5: 660a 6270812i bk6: 652a 6271030i bk7: 612a 6271137i bk8: 584a 6271408i bk9: 616a 6271079i bk10: 644a 6271653i bk11: 612a 6271498i bk12: 652a 6271343i bk13: 652a 6270945i bk14: 648a 6271686i bk15: 656a 6270849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00465059
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6276412 n_nop=6262648 n_act=1524 n_pre=1508 n_req=3256 n_rd=9680 n_write=1052 bw_util=0.00342
n_activity=69508 dram_eff=0.3088
bk0: 584a 6271893i bk1: 572a 6271963i bk2: 560a 6272340i bk3: 600a 6271828i bk4: 596a 6271829i bk5: 556a 6272097i bk6: 628a 6271872i bk7: 652a 6271312i bk8: 656a 6271026i bk9: 636a 6271442i bk10: 612a 6271857i bk11: 624a 6271677i bk12: 580a 6272435i bk13: 612a 6272143i bk14: 620a 6271971i bk15: 592a 6271809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00401089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1197, Miss_rate = 0.073, Pending_hits = 621, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1243, Miss_rate = 0.075, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1196, Miss_rate = 0.073, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1257, Miss_rate = 0.076, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1223, Miss_rate = 0.075, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1285, Miss_rate = 0.076, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1291, Miss_rate = 0.076, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1199, Miss_rate = 0.073, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1212, Miss_rate = 0.074, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1198, Miss_rate = 0.073, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1239, Miss_rate = 0.074, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1262, Miss_rate = 0.074, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1273, Miss_rate = 0.075, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1278, Miss_rate = 0.075, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1227, Miss_rate = 0.074, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1267, Miss_rate = 0.076, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1284, Miss_rate = 0.058, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1222, Miss_rate = 0.075, Pending_hits = 580, Reservation_fails = 1
L2_cache_bank[18]: Access = 16627, Miss = 1251, Miss_rate = 0.075, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1233, Miss_rate = 0.076, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1209, Miss_rate = 0.074, Pending_hits = 571, Reservation_fails = 1
L2_cache_bank[21]: Access = 16625, Miss = 1211, Miss_rate = 0.073, Pending_hits = 586, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27257
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12964
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.17256
	minimum = 6
	maximum = 94
Network latency average = 8.7806
	minimum = 6
	maximum = 70
Slowest packet = 314773
Flit latency average = 8.28393
	minimum = 6
	maximum = 69
Slowest flit = 840708
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00471889
	minimum = 0.00376836 (at node 20)
	maximum = 0.00562934 (at node 34)
Accepted packet rate average = 0.00471889
	minimum = 0.00376836 (at node 20)
	maximum = 0.00562934 (at node 34)
Injected flit rate average = 0.00732906
	minimum = 0.00480134 (at node 20)
	maximum = 0.0104765 (at node 34)
Accepted flit rate average= 0.00732906
	minimum = 0.00664344 (at node 28)
	maximum = 0.00900662 (at node 12)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0613 (11 samples)
	minimum = 6 (11 samples)
	maximum = 132.727 (11 samples)
Network latency average = 11.557 (11 samples)
	minimum = 6 (11 samples)
	maximum = 90.5455 (11 samples)
Flit latency average = 11.9072 (11 samples)
	minimum = 6 (11 samples)
	maximum = 89.6364 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0171961 (11 samples)
	minimum = 0.0141458 (11 samples)
	maximum = 0.034991 (11 samples)
Accepted packet rate average = 0.0171961 (11 samples)
	minimum = 0.0141458 (11 samples)
	maximum = 0.034991 (11 samples)
Injected flit rate average = 0.0258562 (11 samples)
	minimum = 0.0159181 (11 samples)
	maximum = 0.0527686 (11 samples)
Accepted flit rate average = 0.0258562 (11 samples)
	minimum = 0.0194012 (11 samples)
	maximum = 0.0586862 (11 samples)
Injected packet size average = 1.50361 (11 samples)
Accepted packet size average = 1.50361 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 15 sec (2535 sec)
gpgpu_simulation_rate = 20935 (inst/sec)
gpgpu_simulation_rate = 2308 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 31798
gpu_sim_insn = 4715414
gpu_ipc =     148.2928
gpu_tot_sim_cycle = 6105635
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       9.4644
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 306
gpu_stall_icnt2sh    = 23217
partiton_reqs_in_parallel = 699483
partiton_reqs_in_parallel_total    = 74362869
partiton_level_parallism =      21.9977
partiton_level_parallism_total  =      12.2939
partiton_reqs_in_parallel_util = 699483
partiton_reqs_in_parallel_util_total    = 74362869
gpu_sim_cycle_parition_util = 31798
gpu_tot_sim_cycle_parition_util    = 3380141
partiton_level_parallism_util =      21.9977
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     118.4547 GB/Sec
L2_BW_total  =       6.3650 GB/Sec
gpu_total_sim_rate=22285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1991, 1955, 2525, 2061, 2147, 2033, 2217, 2238, 1888, 2348, 1772, 2267, 1980, 1915, 2016, 1665, 2148, 2146, 1646, 2190, 2374, 1902, 2219, 1585, 2453, 1780, 2058, 2437, 2074, 1858, 1847, 2072, 1924, 1606, 1586, 1329, 1433, 1369, 1608, 1697, 2012, 1436, 1437, 1856, 2104, 1801, 1604, 1496, 2157, 1550, 1673, 1849, 1488, 1642, 1804, 1892, 1399, 1412, 1601, 1550, 1331, 1682, 1510, 1447, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 447790
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 434891
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8013
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:820415	W0_Idle:130145612	W0_Scoreboard:52915425	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 237 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 696 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6105634 
mrq_lat_table:26154 	554 	804 	7525 	2059 	867 	252 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	365972 	32241 	497 	857 	2503 	1637 	3252 	1535 	439 	538 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	290052 	17829 	5619 	9936 	67292 	7408 	382 	502 	757 	2483 	1611 	3252 	1536 	438 	538 	372 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242274 	32915 	8420 	411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	111957 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2840 	108 	20 	45 	99 	133 	166 	119 	39 	16 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        19        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        28        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        23        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        22        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        48        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        20        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.098901  1.935780  1.990099  2.186813  2.255556  1.953704  1.878505  2.111111  2.166667  2.281554  2.272727  2.330357  2.244898  2.101852  2.284091  2.476191 
dram[1]:  1.815789  1.896552  2.065217  2.000000  2.261364  2.171717  2.223529  2.019231  2.279279  2.271930  2.259615  2.541667  2.313253  2.134615  2.363636  2.388889 
dram[2]:  1.760331  2.344828  1.927083  1.920354  2.147368  1.863248  2.151515  2.166667  2.281554  2.198347  2.230769  2.256637  2.523809  2.494624  2.402299  2.290698 
dram[3]:  1.883333  1.959184  2.202020  1.904762  2.076190  2.042553  2.195876  1.970000  2.396396  2.320000  2.264957  2.407767  2.370786  2.355556  2.282353  2.363636 
dram[4]:  1.939394  2.137500  1.979381  1.960000  2.211111  1.883929  2.107843  2.107527  2.234694  2.244898  2.188119  2.397959  2.655555  2.293478  2.214286  2.150943 
dram[5]:  1.893204  2.062500  1.941748  2.311111  2.056075  1.990476  1.969388  2.127660  2.181035  2.209524  2.494845  2.417476  2.313131  2.259615  2.544304  2.364583 
dram[6]:  2.142857  1.856000  2.039216  1.954128  2.159091  1.978947  2.045455  2.108911  2.203390  2.134454  2.431193  2.294643  2.288889  2.417583  2.313953  2.380435 
dram[7]:  1.826923  2.062500  1.948980  1.943925  1.981651  2.130000  2.138298  2.200000  2.220183  2.225225  2.163461  2.500000  2.234694  2.469388  2.304348  2.306818 
dram[8]:  1.849057  2.263736  2.000000  2.358025  2.158416  2.091837  2.068627  2.078431  2.359223  2.112069  2.211864  2.590909  3.038461  2.389474  2.311828  2.382716 
dram[9]:  2.170455  1.933962  2.010309  2.096385  1.870690  2.009091  2.357895  2.134021  2.280000  2.259615  2.448980  2.220000  2.372549  2.291262  2.190000  2.336735 
dram[10]:  2.144444  1.978947  2.200000  2.141304  2.040000  2.076923  2.154639  2.065421  2.075000  2.269231  2.326733  2.427083  2.337209  2.362637  2.304348  2.255556 
average row locality = 38226/17527 = 2.180978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       153       147       149       150       153       148       155       157       159       161       177       159       162       146       155 
dram[1]:       155       166       142       148       149       161       139       155       168       172       166       167       139       158       156       152 
dram[2]:       162       154       141       159       152       165       159       158       158       181       163       176       149       164       158       151 
dram[3]:       172       141       166       149       167       142       161       141       176       167       181       170       152       149       141       157 
dram[4]:       147       129       147       151       144       159       158       145       149       153       155       161       166       152       162       168 
dram[5]:       148       152       149       158       164       152       143       153       175       162       170       165       161       171       151       170 
dram[6]:       171       171       158       160       138       138       170       163       175       173       180       174       152       162       149       161 
dram[7]:       142       148       142       156       161       158       152       156       169       173       163       178       156       172       157       149 
dram[8]:       150       155       167       144       166       154       156       159       173       169       173       157       168       159       157       142 
dram[9]:       147       151       147       131       162       165       163       153       153       160       167       158       168       167       163       165 
dram[10]:       146       143       140       150       149       139       157       163       171       165       160       163       148       156       156       149 
total reads: 27689
bank skew: 181/129 = 1.40
chip skew: 2595/2446 = 1.06
number of total write accesses:
dram[0]:        49        58        54        50        53        58        53        54        64        76        64        84        61        65        55        53 
dram[1]:        52        54        48        50        50        54        50        55        85        87        69        77        53        64        52        63 
dram[2]:        51        50        44        58        52        53        54        50        77        85        69        79        63        68        51        46 
dram[3]:        54        51        52        51        51        50        52        56        90        65        84        78        59        63        53        51 
dram[4]:        45        42        45        45        55        52        57        51        70        67        66        74        73        59        55        60 
dram[5]:        47        46        51        50        56        57        50        47        78        70        72        84        68        64        50        57 
dram[6]:        54        61        50        53        52        50        55        50        85        81        85        83        54        58        50        58 
dram[7]:        48        50        49        52        55        55        49        53        73        74        62        87        63        70        55        54 
dram[8]:        46        51        55        47        52        51        55        53        70        76        88        71       148        68        58        51 
dram[9]:        44        54        48        43        55        56        61        54        75        75        73        64        74        69        56        64 
dram[10]:        47        45        47        47        55        50        52        58        78        71        75        70        53        59        56        54 
total reads: 10537
bank skew: 148/42 = 3.52
chip skew: 1040/916 = 1.14
average mf latency per bank:
dram[0]:       9664      8964      5435      5469      5120      3964      4577      5765      6505      5000      6946      6675     10703      9616      8100      9654
dram[1]:      11000      8065      7330      7286      2875      6306      3503      4737      6878      5583      8655      7450     12253      8463     10777      7857
dram[2]:      10317      7977      7953      6803      5981      4087      4251      6050      5017      6030      6683      8665      8856     10945     10716     10892
dram[3]:      11930      9660      7326      4842      5370      4086      4400      4128      6344      7287      8344      7416     10219      9845      9667     12045
dram[4]:      11050      9403      8410      7343      4494      5076      5070      7806      6060      5552      7206      6954     11080      9485      7969     11876
dram[5]:       8940     10789      5591      7004      6604      3987      5374      3215      8072      8359      6465      5468      8761      9799      7075      6949
dram[6]:      11751     10551      5883      5442      5754      4811      4668      4891      5664      4641      4469      5204     11842     10025      9757      9655
dram[7]:      10352     11236      6956      8488      4500      6566      4543      6977      7612      4746      6838      7289      8501      8448      8143     11123
dram[8]:      10134      9317      5639      5377      5584      6662      5683      6153      7874      5567      6443      5515     16335     10438     10577      9210
dram[9]:      10725     11488      4478      5678      4887      4248      4630      5543      6676      8571      7313      6780      7823      9027     10094     11088
dram[10]:      10689      7407      6748      6706      5468      5878      5703      6881      6316      5810      5188      7419      9932      9365      9682      8658
maximum mf latency per bank:
dram[0]:     230680    150646    189700    148291    137462    132653    200381    187619    155160    166269    205609    153510    195098    145472    150525    168850
dram[1]:     208186    202971    148300    148292     81025    153505    124850    182432    153915    185018    248804    205590    135970    119777    200105    153132
dram[2]:     202701    150890    213550    203003    148309    139110    156113    208219    150885    147980    153211    195109    119881    153282    150526    230279
dram[3]:     257915    150890    203003    111663    193082    127142    208220    187530    150068    185018    205592    155878    157904    208804    142765    200084
dram[4]:     208219    197487    240381    148290    132657    145693    208220    208205    132376    137441    186867    158400    136990    136447    119341    189467
dram[5]:     153485    153493    200392    200380    176617    101159    182408    182395    181776    185037    161018    153501    155824    171472    168869     90655
dram[6]:     200379    208226    121962    213540    140470    132663    132318    187511    185019    152480     80507    106322    153240    136901    194882    129627
dram[7]:     202970    153504    203007    153184    176613    205594    219375    200391    185013    134931    137676    248157    122487    137155     72477    257910
dram[8]:     158424    145943    145280    153171    153489    205597    208218    187623    174051    185017    200393    153469    195129    137876    248288    168849
dram[9]:     202692    208224     85632    127178    132506    176586    200388    200388    185011    230458    195115    161071    122110    153246    150558    205617
dram[10]:     158471    200385    145341    258751    138951    205598    184292    208196    181755    156102     85985    205589    153232    153236    150545    200105
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6321140 n_act=1591 n_pre=1575 n_req=3424 n_rd=9892 n_write=1257 bw_util=0.00352
n_activity=72539 dram_eff=0.3074
bk0: 568a 6331246i bk1: 612a 6330103i bk2: 588a 6330865i bk3: 596a 6330773i bk4: 600a 6330898i bk5: 612a 6330121i bk6: 592a 6330407i bk7: 620a 6330386i bk8: 628a 6330268i bk9: 636a 6330150i bk10: 644a 6330676i bk11: 708a 6329559i bk12: 636a 6330665i bk13: 648a 6330177i bk14: 584a 6331263i bk15: 620a 6331245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00450323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6321026 n_act=1587 n_pre=1571 n_req=3456 n_rd=9972 n_write=1299 bw_util=0.003558
n_activity=71699 dram_eff=0.3144
bk0: 620a 6329882i bk1: 664a 6329984i bk2: 568a 6330892i bk3: 592a 6330485i bk4: 596a 6331149i bk5: 644a 6330320i bk6: 556a 6331353i bk7: 620a 6330004i bk8: 672a 6329729i bk9: 688a 6329389i bk10: 664a 6329792i bk11: 668a 6330024i bk12: 556a 6331056i bk13: 632a 6329965i bk14: 624a 6330899i bk15: 608a 6330176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00488426
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6320815 n_act=1615 n_pre=1599 n_req=3500 n_rd=10200 n_write=1226 bw_util=0.003607
n_activity=74616 dram_eff=0.3063
bk0: 648a 6330369i bk1: 616a 6330768i bk2: 564a 6331305i bk3: 636a 6330418i bk4: 608a 6331098i bk5: 660a 6330213i bk6: 636a 6330834i bk7: 632a 6330714i bk8: 632a 6330392i bk9: 724a 6329213i bk10: 652a 6330287i bk11: 704a 6329778i bk12: 596a 6331262i bk13: 656a 6330290i bk14: 632a 6331206i bk15: 604a 6331117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00491109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6320896 n_act=1601 n_pre=1585 n_req=3492 n_rd=10128 n_write=1245 bw_util=0.00359
n_activity=74688 dram_eff=0.3045
bk0: 688a 6330156i bk1: 564a 6330835i bk2: 664a 6330711i bk3: 596a 6330462i bk4: 668a 6330607i bk5: 568a 6330877i bk6: 644a 6330667i bk7: 564a 6330639i bk8: 704a 6329600i bk9: 668a 6330191i bk10: 724a 6329795i bk11: 680a 6330111i bk12: 608a 6330759i bk13: 596a 6331067i bk14: 564a 6331452i bk15: 628a 6330815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00505268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6321429 n_act=1554 n_pre=1538 n_req=3362 n_rd=9784 n_write=1150 bw_util=0.003452
n_activity=71195 dram_eff=0.3072
bk0: 588a 6331075i bk1: 516a 6331775i bk2: 588a 6331189i bk3: 604a 6330857i bk4: 576a 6330868i bk5: 636a 6330428i bk6: 632a 6330337i bk7: 580a 6330948i bk8: 596a 6330619i bk9: 612a 6330499i bk10: 620a 6330702i bk11: 644a 6330493i bk12: 664a 6330586i bk13: 608a 6330777i bk14: 648a 6330733i bk15: 672a 6330199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00445524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6320873 n_act=1595 n_pre=1579 n_req=3491 n_rd=10176 n_write=1232 bw_util=0.003601
n_activity=72894 dram_eff=0.313
bk0: 592a 6330822i bk1: 608a 6330511i bk2: 596a 6330715i bk3: 632a 6330693i bk4: 656a 6330057i bk5: 608a 6330353i bk6: 572a 6330864i bk7: 612a 6330464i bk8: 700a 6329925i bk9: 648a 6330354i bk10: 680a 6330577i bk11: 660a 6329793i bk12: 644a 6330579i bk13: 684a 6330241i bk14: 604a 6331337i bk15: 680a 6330415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00521273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6320499 n_act=1652 n_pre=1636 n_req=3574 n_rd=10380 n_write=1288 bw_util=0.003683
n_activity=76337 dram_eff=0.3057
bk0: 684a 6330433i bk1: 684a 6329409i bk2: 632a 6330451i bk3: 640a 6330344i bk4: 552a 6331402i bk5: 552a 6330964i bk6: 680a 6330075i bk7: 652a 6330196i bk8: 700a 6329263i bk9: 692a 6329074i bk10: 720a 6329554i bk11: 696a 6329654i bk12: 608a 6331311i bk13: 648a 6330840i bk14: 596a 6331292i bk15: 644a 6330663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00524082
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6320885 n_act=1609 n_pre=1593 n_req=3481 n_rd=10128 n_write=1240 bw_util=0.003589
n_activity=73229 dram_eff=0.3105
bk0: 568a 6330649i bk1: 592a 6330906i bk2: 568a 6331136i bk3: 624a 6330505i bk4: 644a 6330447i bk5: 632a 6330210i bk6: 608a 6330774i bk7: 624a 6330546i bk8: 676a 6329681i bk9: 692a 6329472i bk10: 652a 6330102i bk11: 712a 6329110i bk12: 624a 6330585i bk13: 688a 6329834i bk14: 628a 6330823i bk15: 596a 6330936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00502584
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6320770 n_act=1590 n_pre=1574 n_req=3589 n_rd=10196 n_write=1325 bw_util=0.003637
n_activity=74410 dram_eff=0.3097
bk0: 600a 6330572i bk1: 620a 6330905i bk2: 668a 6329693i bk3: 576a 6331180i bk4: 664a 6330238i bk5: 616a 6330596i bk6: 624a 6330283i bk7: 636a 6330349i bk8: 692a 6330259i bk9: 676a 6329737i bk10: 692a 6329583i bk11: 628a 6330027i bk12: 672a 6329824i bk13: 636a 6330448i bk14: 628a 6330269i bk15: 568a 6330677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.00530412
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6320935 n_act=1597 n_pre=1581 n_req=3485 n_rd=10080 n_write=1262 bw_util=0.00358
n_activity=73252 dram_eff=0.3097
bk0: 588a 6331187i bk1: 604a 6330419i bk2: 588a 6330751i bk3: 524a 6331151i bk4: 648a 6329938i bk5: 660a 6329854i bk6: 652a 6330072i bk7: 612a 6330180i bk8: 612a 6330143i bk9: 640a 6329776i bk10: 668a 6330420i bk11: 632a 6330293i bk12: 672a 6330179i bk13: 668a 6329873i bk14: 652a 6330690i bk15: 660a 6329854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00524098
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6335455 n_nop=6321432 n_act=1537 n_pre=1521 n_req=3372 n_rd=9820 n_write=1145 bw_util=0.003461
n_activity=70811 dram_eff=0.3097
bk0: 584a 6330879i bk1: 572a 6331005i bk2: 560a 6331384i bk3: 600a 6330872i bk4: 596a 6330846i bk5: 556a 6331142i bk6: 628a 6330919i bk7: 652a 6330329i bk8: 684a 6329775i bk9: 660a 6330206i bk10: 640a 6330560i bk11: 652a 6330458i bk12: 592a 6331372i bk13: 624a 6331085i bk14: 624a 6330935i bk15: 596a 6330777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00456731

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1210, Miss_rate = 0.068, Pending_hits = 635, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1263, Miss_rate = 0.070, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1214, Miss_rate = 0.068, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1279, Miss_rate = 0.071, Pending_hits = 619, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1242, Miss_rate = 0.070, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1308, Miss_rate = 0.071, Pending_hits = 609, Reservation_fails = 3
L2_cache_bank[6]: Access = 18466, Miss = 1316, Miss_rate = 0.071, Pending_hits = 628, Reservation_fails = 3
L2_cache_bank[7]: Access = 17880, Miss = 1216, Miss_rate = 0.068, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1228, Miss_rate = 0.069, Pending_hits = 628, Reservation_fails = 1
L2_cache_bank[9]: Access = 17963, Miss = 1218, Miss_rate = 0.068, Pending_hits = 621, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1261, Miss_rate = 0.069, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1283, Miss_rate = 0.070, Pending_hits = 634, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1293, Miss_rate = 0.071, Pending_hits = 634, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1302, Miss_rate = 0.071, Pending_hits = 622, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1242, Miss_rate = 0.069, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1290, Miss_rate = 0.071, Pending_hits = 612, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1310, Miss_rate = 0.042, Pending_hits = 697, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1239, Miss_rate = 0.070, Pending_hits = 604, Reservation_fails = 2
L2_cache_bank[18]: Access = 18062, Miss = 1270, Miss_rate = 0.070, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1250, Miss_rate = 0.071, Pending_hits = 592, Reservation_fails = 4
L2_cache_bank[20]: Access = 17795, Miss = 1227, Miss_rate = 0.069, Pending_hits = 591, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1228, Miss_rate = 0.068, Pending_hits = 608, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27689
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 13544
L2_total_cache_reservation_fails = 22
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.5676
	minimum = 6
	maximum = 704
Network latency average = 38.3188
	minimum = 6
	maximum = 451
Slowest packet = 743414
Flit latency average = 47.6294
	minimum = 6
	maximum = 450
Slowest flit = 1141413
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0249954
	minimum = 0.0206309 (at node 6)
	maximum = 0.146696 (at node 44)
Accepted packet rate average = 0.0249954
	minimum = 0.0206309 (at node 6)
	maximum = 0.146696 (at node 44)
Injected flit rate average = 0.0374932
	minimum = 0.0283517 (at node 46)
	maximum = 0.15253 (at node 44)
Accepted flit rate average= 0.0374932
	minimum = 0.024908 (at node 6)
	maximum = 0.287559 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6868 (12 samples)
	minimum = 6 (12 samples)
	maximum = 180.333 (12 samples)
Network latency average = 13.7871 (12 samples)
	minimum = 6 (12 samples)
	maximum = 120.583 (12 samples)
Flit latency average = 14.884 (12 samples)
	minimum = 6 (12 samples)
	maximum = 119.667 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0178461 (12 samples)
	minimum = 0.0146862 (12 samples)
	maximum = 0.0442998 (12 samples)
Accepted packet rate average = 0.0178461 (12 samples)
	minimum = 0.0146862 (12 samples)
	maximum = 0.0442998 (12 samples)
Injected flit rate average = 0.0268259 (12 samples)
	minimum = 0.0169542 (12 samples)
	maximum = 0.0610821 (12 samples)
Accepted flit rate average = 0.0268259 (12 samples)
	minimum = 0.0198601 (12 samples)
	maximum = 0.0777589 (12 samples)
Injected packet size average = 1.50319 (12 samples)
Accepted packet size average = 1.50319 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 13 sec (2593 sec)
gpgpu_simulation_rate = 22285 (inst/sec)
gpgpu_simulation_rate = 2354 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 1095085
gpu_sim_insn = 8878634
gpu_ipc =       8.1077
gpu_tot_sim_cycle = 7427942
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       8.9749
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 316607
gpu_stall_icnt2sh    = 1212790
partiton_reqs_in_parallel = 23775569
partiton_reqs_in_parallel_total    = 75062352
partiton_level_parallism =      21.7112
partiton_level_parallism_total  =      13.3062
partiton_reqs_in_parallel_util = 23775569
partiton_reqs_in_parallel_util_total    = 75062352
gpu_sim_cycle_parition_util = 1095035
gpu_tot_sim_cycle_parition_util    = 3411939
partiton_level_parallism_util =      21.7122
partiton_level_parallism_util_total  =      21.9300
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      74.6995 GB/Sec
L2_BW_total  =      16.2447 GB/Sec
gpu_total_sim_rate=17626

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3165, 3023, 3772, 3514, 3344, 3390, 3395, 3366, 3118, 3225, 3012, 3366, 2898, 2912, 3388, 2932, 3427, 3088, 2801, 3110, 3511, 2983, 3274, 2655, 3639, 3026, 3323, 3632, 3195, 3065, 3241, 3413, 2948, 2933, 2945, 2524, 2686, 2683, 2865, 2972, 3252, 2644, 2598, 3104, 3592, 3031, 2930, 2695, 2972, 2390, 2522, 2434, 2174, 2389, 2508, 2596, 2164, 2055, 2049, 2296, 1960, 2525, 2237, 2131, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1973595
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1957090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2563373	W0_Idle:145185658	W0_Scoreboard:95609967	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1270 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 934 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 7427904 
mrq_lat_table:53683 	1234 	1612 	13361 	5323 	3187 	3989 	6429 	7981 	3897 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1106971 	127295 	15041 	5208 	2875 	2081 	4078 	2347 	1619 	2430 	2937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	634701 	74995 	248140 	103006 	121319 	65928 	4690 	1032 	945 	2839 	2081 	4043 	2342 	1618 	2430 	2937 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	488462 	159886 	206073 	18684 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	385663 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4557 	159 	35 	57 	142 	189 	309 	249 	52 	19 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        19        16        30        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        32        30        18        27        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        24        28        23        30        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        23        16        31        24        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        17        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        18        16        20        32        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        22        24        31        21        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        21        16        36        16        18        16        16 
dram[8]:        16        16        16        16        15        15        17        16        20        16        27        19        48        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        25        20        20        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        23        22        16        22        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.223077  2.179389  2.333333  2.282158  2.142277  2.235075  2.040441  2.156626  2.228216  2.296703  2.320000  2.195122  2.265683  2.279461  2.252830  2.325758 
dram[1]:  2.048110  2.064407  2.046154  2.081481  2.196850  2.207317  2.275229  2.191057  2.328358  2.195489  2.245833  2.402490  2.308333  2.329114  2.324219  2.264493 
dram[2]:  2.093646  2.412556  2.036000  2.175097  2.308943  2.156134  2.152000  2.102273  2.230769  2.296748  2.165992  2.105960  2.388889  2.488372  2.301587  2.255556 
dram[3]:  2.141818  2.117409  2.204633  2.116935  2.181482  2.303797  2.234127  2.166023  2.344130  2.119835  2.139785  2.288618  2.377863  2.256410  2.189394  2.240000 
dram[4]:  2.242857  2.116279  2.128000  2.033088  2.315353  2.244094  2.244726  2.210744  2.135338  2.152344  2.147601  2.161172  2.594142  2.430279  2.237037  2.230769 
dram[5]:  2.065972  2.228346  2.103586  2.292683  2.200000  2.212000  2.194444  2.369748  2.142336  2.291846  2.215447  2.244275  2.328244  2.300000  2.334661  2.370909 
dram[6]:  2.113475  2.142373  2.257028  2.267490  2.218107  2.148594  2.259690  2.276923  2.211321  2.153558  2.260377  2.257692  2.287356  2.329545  2.309160  2.323194 
dram[7]:  2.125000  2.121771  2.290457  2.116000  2.178439  2.314741  2.151751  2.295359  2.141129  2.197026  2.160156  2.326923  2.361446  2.553191  2.298182  2.309237 
dram[8]:  2.137931  2.326613  2.196000  2.241525  2.161538  2.223629  2.303965  2.317269  2.240964  2.291139  2.213768  2.286957  2.646616  2.445783  2.311024  2.301527 
dram[9]:  2.360996  2.190647  2.084746  2.195349  1.971530  2.170370  2.200758  2.203125  2.325991  2.121212  2.364754  2.260504  2.298039  2.438524  2.181818  2.340741 
dram[10]:  2.236220  2.256705  2.236842  2.382222  2.141176  2.128906  2.244726  2.099291  2.204633  2.224638  2.305785  2.319820  2.358650  2.465217  2.161290  2.159575 
average row locality = 100762/45076 = 2.235380
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       419       413       408       418       397       441       418       410       395       437       392       393       440       469       427       442 
dram[1]:       437       446       405       420       413       403       385       406       433       405       392       413       399       408       437       441 
dram[2]:       445       402       392       427       423       433       411       419       396       413       396       446       422       456       425       439 
dram[3]:       438       396       434       400       442       410       416       414       414       380       425       410       442       434       422       444 
dram[4]:       448       404       404       425       411       427       393       396       402       395       416       419       433       428       443       440 
dram[5]:       434       417       409       422       438       411       411       419       422       389       395       413       434       441       425       462 
dram[6]:       449       466       426       416       396       397       436       447       418       415       431       427       433       445       434       439 
dram[7]:       390       419       423       402       435       440       411       414       399       427       401       424       432       428       453       413 
dram[8]:       418       431       422       415       417       396       395       435       411       395       424       383       446       433       431       429 
dram[9]:       425       437       386       367       418       436       428       423       377       401       415       393       427       426       449       439 
dram[10]:       422       430       390       421       414       401       410       438       401       438       405       373       403       415       426       439 
total reads: 73794
bank skew: 469/367 = 1.28
chip skew: 6875/6626 = 1.04
number of total write accesses:
dram[0]:       159       158       138       132       130       158       137       127       142       190       130       147       174       208       170       172 
dram[1]:       159       163       127       142       145       140       111       133       191       179       147       166       155       144       158       184 
dram[2]:       181       136       117       132       145       147       127       136       155       152       139       190       180       186       155       170 
dram[3]:       151       127       137       125       147       136       147       147       165       133       172       153       181       182       156       172 
dram[4]:       180       142       128       128       147       143       139       139       166       156       166       171       187       182       161       169 
dram[5]:       161       149       119       142       156       142       142       145       165       145       150       175       176       180       161       190 
dram[6]:       147       166       136       135       143       138       147       145       168       160       168       160       164       170       171       172 
dram[7]:       137       156       129       127       151       141       142       130       132       164       152       181       156       172       179       162 
dram[8]:       140       146       127       114       145       131       128       142       147       148       187       143       258       176       156       174 
dram[9]:       144       172       106       105       136       150       153       141       151       159       162       145       159       169       175       193 
dram[10]:       146       159       120       115       132       144       122       154       170       176       153       142       156       152       177       170 
total reads: 26968
bank skew: 258/105 = 2.46
chip skew: 2504/2388 = 1.05
average mf latency per bank:
dram[0]:      14200     11943     12175     10943     13310     13247     12492     12934     11937     11087     13727     12197      9926      8106      9843     10414
dram[1]:      12523     11581     11568     12084     12111     13809     13764     13817     10116      9801     13525     12536     11627      9818     11799     10618
dram[2]:      12726     11534     15088     13502     13358     12802     10999     16252     11801     12089     11980     10603      8281     10194     11478     10577
dram[3]:      10743     11399     12682     11465     14705     16231     13262     14351     11527     12069     12205     11958      8885      8415     11881     11180
dram[4]:      12791     14377     13321     12462     14584      9156     13798     13884     10886      9641     10767     12063     10101      8711      9662     10563
dram[5]:      13964     15942     12039     12039     12895     11246     11987     13316     11340     11563     10680      9722      8778     10068      9928      8963
dram[6]:      15431     13583     11816     12077     13103     13242     12762     12926      8520      9723      9847     12370     10845     10585     11189     11619
dram[7]:      16619     12328     14439     11605     11452     13273     13552     14299     12657      9744     11636     11620      9155      9570     10753     11558
dram[8]:      14871     15497     11428     13136     10955     13529     11709     11663     10734      9665     13290     10374     11869     10156     11356      9778
dram[9]:      12829     14405     13471     11141     11729     11499     11268     12574     11533     11092     12632     10938      8437      8752     11654     11707
dram[10]:      12946     11577     13502     14029     14437     11887     13709     11575     10605     10276     13142     10998      9259     10266     10700     10498
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    216719    216806    218853    218726    218446    218448    207221    207189
dram[1]:     220984    213931    216006    204279    220223    219328    226017    226021    216806    207507    248804    218853    218449    218467    210817    199405
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    217510    217533    218521    215954    164723    211110    207222    230279
dram[3]:     257915    213281    214942    196714    222099    220307    225956    216679    217511    217528    217754    217755    210174    218448    207246    207028
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    207640    207641    218676    218677    218450    210177    201990    210779
dram[5]:     213969    218273    215974    215975    218603    217484    225664    225665    207481    207482    212650    218677    203595    210177    207028    210781
dram[6]:     218269    212819    215975    216018    223028    220746    225981    225986    207636    216798    214245    218382    218465    218465    207202    207202
dram[7]:     217743    218411    210200    214911    219026    213655    226032    226035    216799    207513    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    217517    217523    218530    218725    195129    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    207673    230458    217784    212645    218444    218445    210806    206984
dram[10]:     202963    220479    214901    258751    218603    222057    218307    225963    216716    216802    218725    218852    218445    210723    210782    206964
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328343 n_act=4115 n_pre=4099 n_req=9191 n_rd=26876 n_write=5433 bw_util=0.007721
n_activity=166843 dram_eff=0.3873
bk0: 1676a 8339795i bk1: 1652a 8341466i bk2: 1632a 8341921i bk3: 1672a 8342173i bk4: 1588a 8344065i bk5: 1764a 8341069i bk6: 1672a 8344962i bk7: 1640a 8344112i bk8: 1580a 8342482i bk9: 1748a 8340602i bk10: 1568a 8344712i bk11: 1572a 8344228i bk12: 1760a 8341598i bk13: 1876a 8337322i bk14: 1708a 8340704i bk15: 1768a 8338954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328721 n_act=4104 n_pre=4088 n_req=9087 n_rd=26572 n_write=5381 bw_util=0.007636
n_activity=164411 dram_eff=0.3887
bk0: 1748a 8338622i bk1: 1784a 8339021i bk2: 1620a 8342544i bk3: 1680a 8341282i bk4: 1652a 8343311i bk5: 1612a 8340301i bk6: 1540a 8346370i bk7: 1624a 8342489i bk8: 1732a 8340159i bk9: 1620a 8339601i bk10: 1568a 8342198i bk11: 1652a 8340741i bk12: 1596a 8342153i bk13: 1632a 8342149i bk14: 1748a 8340424i bk15: 1764a 8339955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328292 n_act=4132 n_pre=4116 n_req=9193 n_rd=26980 n_write=5346 bw_util=0.007725
n_activity=168210 dram_eff=0.3844
bk0: 1780a 8340052i bk1: 1608a 8341618i bk2: 1568a 8343855i bk3: 1708a 8342526i bk4: 1692a 8342769i bk5: 1732a 8341085i bk6: 1644a 8340944i bk7: 1676a 8342867i bk8: 1584a 8343996i bk9: 1652a 8342114i bk10: 1584a 8346417i bk11: 1784a 8340919i bk12: 1688a 8340674i bk13: 1824a 8339428i bk14: 1700a 8340788i bk15: 1756a 8339393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151037
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328429 n_act=4135 n_pre=4119 n_req=9152 n_rd=26884 n_write=5299 bw_util=0.007691
n_activity=168562 dram_eff=0.3819
bk0: 1752a 8339911i bk1: 1584a 8342165i bk2: 1736a 8342091i bk3: 1600a 8343189i bk4: 1768a 8340901i bk5: 1640a 8342400i bk6: 1664a 8341369i bk7: 1656a 8341922i bk8: 1656a 8340727i bk9: 1520a 8343813i bk10: 1700a 8342184i bk11: 1640a 8343748i bk12: 1768a 8339037i bk13: 1736a 8341040i bk14: 1688a 8340137i bk15: 1776a 8338958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144809
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328403 n_act=4133 n_pre=4117 n_req=9188 n_rd=26736 n_write=5477 bw_util=0.007698
n_activity=167013 dram_eff=0.3858
bk0: 1792a 8338571i bk1: 1616a 8341409i bk2: 1616a 8343317i bk3: 1700a 8342013i bk4: 1644a 8339560i bk5: 1708a 8338934i bk6: 1572a 8342362i bk7: 1584a 8342302i bk8: 1608a 8341455i bk9: 1580a 8342777i bk10: 1664a 8341267i bk11: 1676a 8340799i bk12: 1732a 8340530i bk13: 1712a 8339930i bk14: 1772a 8338757i bk15: 1760a 8339616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328205 n_act=4122 n_pre=4106 n_req=9240 n_rd=26968 n_write=5465 bw_util=0.007751
n_activity=166228 dram_eff=0.3902
bk0: 1736a 8340507i bk1: 1668a 8340853i bk2: 1636a 8343920i bk3: 1688a 8341061i bk4: 1752a 8341437i bk5: 1644a 8344180i bk6: 1644a 8342729i bk7: 1676a 8341808i bk8: 1688a 8343181i bk9: 1556a 8343902i bk10: 1580a 8342775i bk11: 1652a 8342298i bk12: 1736a 8340640i bk13: 1764a 8339758i bk14: 1700a 8340761i bk15: 1848a 8337944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148289
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8327564 n_act=4186 n_pre=4170 n_req=9365 n_rd=27500 n_write=5446 bw_util=0.007873
n_activity=170043 dram_eff=0.3875
bk0: 1796a 8341270i bk1: 1864a 8338108i bk2: 1704a 8340455i bk3: 1664a 8341222i bk4: 1584a 8344555i bk5: 1588a 8339704i bk6: 1744a 8341520i bk7: 1788a 8340683i bk8: 1672a 8339861i bk9: 1660a 8341209i bk10: 1724a 8339407i bk11: 1708a 8341148i bk12: 1732a 8339587i bk13: 1780a 8340709i bk14: 1736a 8338950i bk15: 1756a 8338596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162245
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328620 n_act=4065 n_pre=4049 n_req=9122 n_rd=26844 n_write=5288 bw_util=0.007679
n_activity=164928 dram_eff=0.3896
bk0: 1560a 8343379i bk1: 1676a 8340762i bk2: 1692a 8342389i bk3: 1608a 8342520i bk4: 1740a 8342225i bk5: 1760a 8340652i bk6: 1644a 8340128i bk7: 1656a 8343586i bk8: 1596a 8342330i bk9: 1708a 8339496i bk10: 1604a 8341513i bk11: 1696a 8339023i bk12: 1728a 8342500i bk13: 1712a 8340550i bk14: 1812a 8339078i bk15: 1652a 8340104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152924
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328921 n_act=3991 n_pre=3975 n_req=9143 n_rd=26724 n_write=5255 bw_util=0.007642
n_activity=165227 dram_eff=0.3871
bk0: 1672a 8342635i bk1: 1724a 8342250i bk2: 1688a 8342302i bk3: 1660a 8343386i bk4: 1668a 8343016i bk5: 1584a 8343287i bk6: 1580a 8345398i bk7: 1740a 8341545i bk8: 1644a 8340854i bk9: 1580a 8340632i bk10: 1696a 8339530i bk11: 1532a 8340892i bk12: 1784a 8341089i bk13: 1732a 8342068i bk14: 1724a 8340468i bk15: 1716a 8340039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153733
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8328895 n_act=4069 n_pre=4053 n_req=9067 n_rd=26588 n_write=5261 bw_util=0.007611
n_activity=165468 dram_eff=0.385
bk0: 1700a 8341131i bk1: 1748a 8341093i bk2: 1544a 8344624i bk3: 1468a 8344591i bk4: 1672a 8343912i bk5: 1744a 8341189i bk6: 1712a 8342649i bk7: 1692a 8341896i bk8: 1508a 8343730i bk9: 1604a 8342878i bk10: 1660a 8341753i bk11: 1572a 8343320i bk12: 1708a 8343464i bk13: 1704a 8341037i bk14: 1796a 8340127i bk15: 1756a 8338288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14928
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8368866 n_nop=8329120 n_act=4025 n_pre=4009 n_req=9014 n_rd=26504 n_write=5208 bw_util=0.007579
n_activity=163795 dram_eff=0.3872
bk0: 1688a 8339622i bk1: 1720a 8340619i bk2: 1560a 8343784i bk3: 1684a 8340714i bk4: 1656a 8340579i bk5: 1604a 8341742i bk6: 1640a 8342767i bk7: 1752a 8343466i bk8: 1604a 8341178i bk9: 1752a 8340714i bk10: 1620a 8342498i bk11: 1492a 8343580i bk12: 1612a 8341669i bk13: 1660a 8341815i bk14: 1704a 8339338i bk15: 1756a 8338690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3296, Miss_rate = 0.058, Pending_hits = 783, Reservation_fails = 2
L2_cache_bank[1]: Access = 57563, Miss = 3423, Miss_rate = 0.059, Pending_hits = 774, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3301, Miss_rate = 0.058, Pending_hits = 750, Reservation_fails = 0
L2_cache_bank[3]: Access = 57114, Miss = 3342, Miss_rate = 0.059, Pending_hits = 755, Reservation_fails = 3
L2_cache_bank[4]: Access = 56785, Miss = 3310, Miss_rate = 0.058, Pending_hits = 732, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3435, Miss_rate = 0.060, Pending_hits = 766, Reservation_fails = 3
L2_cache_bank[6]: Access = 57935, Miss = 3433, Miss_rate = 0.059, Pending_hits = 760, Reservation_fails = 4
L2_cache_bank[7]: Access = 57130, Miss = 3288, Miss_rate = 0.058, Pending_hits = 753, Reservation_fails = 1
L2_cache_bank[8]: Access = 57418, Miss = 3350, Miss_rate = 0.058, Pending_hits = 779, Reservation_fails = 3
L2_cache_bank[9]: Access = 57604, Miss = 3334, Miss_rate = 0.058, Pending_hits = 766, Reservation_fails = 7
L2_cache_bank[10]: Access = 57578, Miss = 3368, Miss_rate = 0.058, Pending_hits = 735, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3374, Miss_rate = 0.058, Pending_hits = 784, Reservation_fails = 2
L2_cache_bank[12]: Access = 57590, Miss = 3423, Miss_rate = 0.059, Pending_hits = 774, Reservation_fails = 4
L2_cache_bank[13]: Access = 58054, Miss = 3452, Miss_rate = 0.059, Pending_hits = 765, Reservation_fails = 3
L2_cache_bank[14]: Access = 57323, Miss = 3344, Miss_rate = 0.058, Pending_hits = 740, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3367, Miss_rate = 0.059, Pending_hits = 751, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3364, Miss_rate = 0.048, Pending_hits = 830, Reservation_fails = 2
L2_cache_bank[17]: Access = 56879, Miss = 3317, Miss_rate = 0.058, Pending_hits = 744, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3325, Miss_rate = 0.058, Pending_hits = 748, Reservation_fails = 0
L2_cache_bank[19]: Access = 56598, Miss = 3322, Miss_rate = 0.059, Pending_hits = 737, Reservation_fails = 4
L2_cache_bank[20]: Access = 56661, Miss = 3271, Miss_rate = 0.058, Pending_hits = 735, Reservation_fails = 2
L2_cache_bank[21]: Access = 57158, Miss = 3355, Miss_rate = 0.059, Pending_hits = 751, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 73794
L2_total_cache_miss_rate = 0.0580
L2_total_cache_pending_hits = 16712
L2_total_cache_reservation_fails = 46
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 995
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.3418
	minimum = 6
	maximum = 1308
Network latency average = 23.8958
	minimum = 6
	maximum = 974
Slowest packet = 840821
Flit latency average = 20.8417
	minimum = 6
	maximum = 974
Slowest flit = 3158989
Fragmentation average = 0.0329545
	minimum = 0
	maximum = 523
Injected packet rate average = 0.0157621
	minimum = 0.0129707 (at node 20)
	maximum = 0.0181105 (at node 41)
Accepted packet rate average = 0.0157621
	minimum = 0.0129707 (at node 20)
	maximum = 0.0181105 (at node 41)
Injected flit rate average = 0.0265666
	minimum = 0.0170631 (at node 20)
	maximum = 0.037583 (at node 37)
Accepted flit rate average= 0.0265666
	minimum = 0.0233261 (at node 46)
	maximum = 0.0316588 (at node 8)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1987 (13 samples)
	minimum = 6 (13 samples)
	maximum = 267.077 (13 samples)
Network latency average = 14.5647 (13 samples)
	minimum = 6 (13 samples)
	maximum = 186.231 (13 samples)
Flit latency average = 15.3423 (13 samples)
	minimum = 6 (13 samples)
	maximum = 185.385 (13 samples)
Fragmentation average = 0.00253496 (13 samples)
	minimum = 0 (13 samples)
	maximum = 40.2308 (13 samples)
Injected packet rate average = 0.0176858 (13 samples)
	minimum = 0.0145543 (13 samples)
	maximum = 0.0422852 (13 samples)
Accepted packet rate average = 0.0176858 (13 samples)
	minimum = 0.0145543 (13 samples)
	maximum = 0.0422852 (13 samples)
Injected flit rate average = 0.026806 (13 samples)
	minimum = 0.0169626 (13 samples)
	maximum = 0.0592744 (13 samples)
Accepted flit rate average = 0.026806 (13 samples)
	minimum = 0.0201267 (13 samples)
	maximum = 0.0742128 (13 samples)
Injected packet size average = 1.51568 (13 samples)
Accepted packet size average = 1.51568 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 2 sec (3782 sec)
gpgpu_simulation_rate = 17626 (inst/sec)
gpgpu_simulation_rate = 1964 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 26020
gpu_sim_insn = 5472444
gpu_ipc =     210.3168
gpu_tot_sim_cycle = 7676112
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       9.3976
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 316743
gpu_stall_icnt2sh    = 1212974
partiton_reqs_in_parallel = 572304
partiton_reqs_in_parallel_total    = 98837921
partiton_level_parallism =      21.9948
partiton_level_parallism_total  =      12.9506
partiton_reqs_in_parallel_util = 572304
partiton_reqs_in_parallel_util_total    = 98837921
gpu_sim_cycle_parition_util = 26020
gpu_tot_sim_cycle_parition_util    = 4506974
partiton_level_parallism_util =      21.9948
partiton_level_parallism_util_total  =      21.9304
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     148.8240 GB/Sec
L2_BW_total  =      16.2240 GB/Sec
gpu_total_sim_rate=18785

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3345, 3203, 3952, 3694, 3524, 3570, 3575, 3546, 3298, 3405, 3192, 3546, 3078, 3092, 3568, 3112, 3607, 3268, 2981, 3290, 3691, 3163, 3454, 2835, 3819, 3206, 3503, 3812, 3375, 3245, 3421, 3593, 3128, 3113, 3125, 2704, 2866, 2863, 3045, 3152, 3432, 2824, 2778, 3284, 3772, 3211, 3110, 2875, 3116, 2534, 2666, 2578, 2318, 2533, 2652, 2740, 2308, 2199, 2193, 2440, 2104, 2669, 2381, 2275, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2273104
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2251373
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 16845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3008371	W0_Idle:145933967	W0_Scoreboard:95669160	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1270 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 916 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 7676111 
mrq_lat_table:56491 	1294 	1808 	14501 	6050 	3869 	4218 	6440 	7981 	3897 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1139415 	133597 	15339 	5897 	3629 	2449 	4078 	2347 	1619 	2430 	2937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	642449 	76898 	249636 	108884 	137863 	70907 	4994 	1396 	1552 	3525 	2427 	4043 	2342 	1618 	2430 	2937 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	495547 	160961 	206084 	18684 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	418347 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4578 	166 	42 	58 	142 	191 	309 	249 	52 	19 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        39        40        49        30        40        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        32        30        18        27        16        25        56        16 
dram[2]:        16        16        17        16        16        16        16        16        24        28        42        30        16        16        16        16 
dram[3]:        16        16        16        17        17        16        16        16        34        34        31        27        16        16        16        48 
dram[4]:        16        34        23        16        16        16        16        16        20        36        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        33        16        43        40        47        16        54        20 
dram[6]:        16        16        16        16        16        16        17        16        37        36        47        25        16        16        19        16 
dram[7]:        16        16        16        16        16        15        16        16        37        21        16        36        42        18        54        16 
dram[8]:        16        16        16        16        15        15        17        16        35        30        27        19        93        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        37        38        20        50        16        16        16        16 
dram[10]:        16        33        16        16        17        16        16        16        38        39        21        29        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.425287  2.387833  2.378723  2.330579  2.142277  2.235075  2.036630  2.156626  2.374485  2.429091  2.513158  2.376518  2.419708  2.442953  2.473684  2.547170 
dram[1]:  2.239726  2.243243  2.091954  2.140741  2.192157  2.207317  2.275229  2.191057  2.453532  2.319703  2.431535  2.561476  2.514523  2.504167  2.536680  2.476534 
dram[2]:  2.273333  2.651786  2.090909  2.236434  2.308943  2.147601  2.152000  2.102273  2.356000  2.441296  2.332000  2.254125  2.581028  2.671815  2.505929  2.464945 
dram[3]:  2.322464  2.336032  2.261539  2.167331  2.177122  2.303797  2.234127  2.157088  2.465863  2.245902  2.289286  2.440000  2.574145  2.441606  2.396226  2.428058 
dram[4]:  2.427046  2.287356  2.211155  2.083636  2.315353  2.239216  2.244726  2.210744  2.240741  2.279070  2.312500  2.324817  2.795833  2.622047  2.424354  2.412409 
dram[5]:  2.231834  2.419608  2.150794  2.344130  2.195572  2.212000  2.194444  2.369748  2.250000  2.415254  2.385542  2.392453  2.490566  2.483395  2.533597  2.521429 
dram[6]:  2.263158  2.304054  2.310757  2.315574  2.217213  2.144000  2.259690  2.272031  2.337079  2.275093  2.423221  2.396226  2.469466  2.505660  2.490566  2.526515 
dram[7]:  2.325301  2.312500  2.329218  2.163347  2.178439  2.314741  2.142857  2.289916  2.276000  2.325926  2.330739  2.505747  2.527778  2.750000  2.482014  2.524000 
dram[8]:  2.324427  2.526104  2.231076  2.288703  2.161538  2.213389  2.298246  2.312000  2.366534  2.401674  2.379061  2.493506  3.137037  2.632000  2.533333  2.520913 
dram[9]:  2.570248  2.359431  2.113924  2.238532  1.971530  2.170370  2.200758  2.203125  2.471616  2.251880  2.538775  2.454167  2.472656  2.628572  2.348432  2.535055 
dram[10]:  2.421260  2.439394  2.283843  2.416667  2.141176  2.120155  2.244726  2.091549  2.337165  2.356115  2.477551  2.502222  2.550420  2.658009  2.350000  2.360424 
average row locality = 106615/45323 = 2.352338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       435       429       413       423       397       441       418       410       405       447       408       409       456       485       443       458 
dram[1]:       453       462       411       426       413       403       385       406       443       415       408       429       415       424       453       457 
dram[2]:       461       418       398       433       423       433       411       419       406       423       412       462       438       472       441       455 
dram[3]:       453       412       440       406       442       410       416       414       424       390       441       426       458       450       438       460 
dram[4]:       464       419       411       431       411       427       393       396       412       405       432       435       449       444       459       456 
dram[5]:       449       433       414       427       438       411       411       419       432       399       411       429       450       457       441       478 
dram[6]:       465       482       432       421       396       397       436       447       428       425       447       443       449       461       450       455 
dram[7]:       406       435       428       407       435       440       411       414       409       437       417       440       448       444       469       429 
dram[8]:       433       446       426       421       417       396       395       435       421       405       440       399       463       449       447       445 
dram[9]:       441       453       389       372       418       436       428       423       388       412       431       409       443       442       465       455 
dram[10]:       436       446       395       426       414       401       410       438       412       449       421       389       419       431       442       455 
total reads: 75538
bank skew: 485/372 = 1.30
chip skew: 7034/6784 = 1.04
number of total write accesses:
dram[0]:       198       199       146       141       130       158       138       127       172       221       165       178       207       243       215       217 
dram[1]:       201       202       135       152       146       140       111       133       217       209       178       196       191       177       204       229 
dram[2]:       221       176       131       144       145       149       127       136       183       180       171       221       215       220       193       213 
dram[3]:       188       165       148       138       148       136       147       149       190       158       200       184       219       219       197       215 
dram[4]:       218       178       144       142       147       144       139       139       193       183       197       202       222       222       198       205 
dram[5]:       196       184       128       152       157       142       142       145       189       171       183       205       210       216       200       228 
dram[6]:       180       200       148       144       145       139       147       146       196       187       200       192       198       203       210       212 
dram[7]:       173       194       138       136       151       141       144       131       160       191       182       214       189       205       221       202 
dram[8]:       176       183       134       126       145       133       129       143       173       169       219       177       384       209       199       218 
dram[9]:       181       210       112       116       136       150       153       141       178       187       191       180       190       202       209       232 
dram[10]:       179       198       128       125       132       146       122       156       198       206       186       174       188       183       216       213 
total reads: 31077
bank skew: 384/111 = 3.46
chip skew: 2917/2750 = 1.06
average mf latency per bank:
dram[0]:      13088     10979     11947     10723     13377     13305     12533     12997     11303     10568     12659     11369      9323      7655      9076      9604
dram[1]:      11531     10739     11320     11797     12150     13870     13836     13884      9732      9346     12562     11724     10772      9152     10817      9792
dram[2]:      11781     10558     14568     13126     13417     12814     11068     16316     11220     11499     11118      9978      7766      9579     10649      9774
dram[3]:       9975     10450     12370     11123     14738     16292     13325     14363     11024     11467     11472     11146      8336      7909     10944     10322
dram[4]:      11873     13255     12828     12082     14645      9199     13866     13951     10371      9183     10071     11281      9504      8148      8988      9844
dram[5]:      12965     14712     11776     11772     12930     11305     12052     13379     10867     10990      9913      9119      8264      9436      9196      8380
dram[6]:      14345     12671     11504     11837     13120     13282     12824     12963      8159      9290      9225     11547     10175      9963     10385     10773
dram[7]:      15224     11362     14145     11369     11513     13331     13570     14338     11983      9321     10893     10881      8618      9014      9986     10674
dram[8]:      13737     14322     11269     12769     11026     13550     11769     11712     10263      9313     12468      9635     12213      9521     10480      9034
dram[9]:      11840     13332     13291     10840     11795     11560     11332     12641     10973     10559     11858     10137      7935      8207     10913     10882
dram[10]:      12058     10684     13226     13702     14503     11908     13777     11596     10119      9803     12225     10212      8662      9605      9945      9704
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    216719    216806    218853    218726    218446    218448    207221    207189
dram[1]:     220984    213931    216006    204279    220223    219328    226017    226021    216806    207507    248804    218853    218449    218467    210817    199405
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    217510    217533    218521    215954    164723    211110    207222    230279
dram[3]:     257915    213281    214942    196714    222099    220307    225956    216679    217511    217528    217754    217755    210174    218448    207246    207028
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    207640    207641    218676    218677    218450    210177    201990    210779
dram[5]:     213969    218273    215974    215975    218603    217484    225664    225665    207481    207482    212650    218677    203595    210177    207028    210781
dram[6]:     218269    212819    215975    216018    223028    220746    225981    225986    207636    216798    214245    218382    218465    218465    207202    207202
dram[7]:     217743    218411    210200    214911    219026    213655    226032    226035    216799    207513    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    217517    217523    218530    218725    195129    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    207673    230458    217784    212645    218444    218445    210806    206984
dram[10]:     202963    220479    214901    258751    218603    222057    218307    225963    216716    216802    218725    218852    218445    210723    210782    206964
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8375583 n_act=4134 n_pre=4118 n_req=9732 n_rd=27508 n_write=5837 bw_util=0.007923
n_activity=171913 dram_eff=0.3879
bk0: 1740a 8387443i bk1: 1716a 8389078i bk2: 1652a 8390047i bk3: 1692a 8390289i bk4: 1588a 8392377i bk5: 1764a 8389387i bk6: 1672a 8393222i bk7: 1640a 8392430i bk8: 1620a 8390326i bk9: 1788a 8388393i bk10: 1632a 8392335i bk11: 1636a 8392012i bk12: 1824a 8389304i bk13: 1940a 8385078i bk14: 1772a 8388401i bk15: 1832a 8386617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8375957 n_act=4124 n_pre=4108 n_req=9624 n_rd=27212 n_write=5779 bw_util=0.007839
n_activity=169469 dram_eff=0.3893
bk0: 1812a 8386193i bk1: 1848a 8386587i bk2: 1644a 8390624i bk3: 1704a 8389397i bk4: 1652a 8391596i bk5: 1612a 8388610i bk6: 1540a 8394684i bk7: 1624a 8390807i bk8: 1772a 8388038i bk9: 1660a 8387381i bk10: 1632a 8389881i bk11: 1716a 8388356i bk12: 1660a 8389797i bk13: 1696a 8389874i bk14: 1812a 8388018i bk15: 1828a 8387631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149439
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8375519 n_act=4152 n_pre=4136 n_req=9730 n_rd=27620 n_write=5753 bw_util=0.00793
n_activity=173141 dram_eff=0.3855
bk0: 1844a 8387670i bk1: 1672a 8389205i bk2: 1592a 8391883i bk3: 1732a 8390599i bk4: 1692a 8391084i bk5: 1732a 8389310i bk6: 1644a 8389257i bk7: 1676a 8391181i bk8: 1624a 8391775i bk9: 1692a 8389973i bk10: 1648a 8394041i bk11: 1848a 8388519i bk12: 1752a 8388343i bk13: 1888a 8387105i bk14: 1764a 8388522i bk15: 1820a 8387072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8375655 n_act=4158 n_pre=4142 n_req=9681 n_rd=27520 n_write=5705 bw_util=0.007895
n_activity=173496 dram_eff=0.383
bk0: 1812a 8387618i bk1: 1648a 8389795i bk2: 1760a 8390214i bk3: 1624a 8391249i bk4: 1768a 8389179i bk5: 1640a 8390717i bk6: 1664a 8389691i bk7: 1656a 8390182i bk8: 1696a 8388556i bk9: 1560a 8391659i bk10: 1764a 8389931i bk11: 1704a 8391323i bk12: 1832a 8386707i bk13: 1800a 8388723i bk14: 1752a 8387851i bk15: 1840a 8386537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145858
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8375623 n_act=4156 n_pre=4140 n_req=9717 n_rd=27376 n_write=5885 bw_util=0.007903
n_activity=172252 dram_eff=0.3862
bk0: 1856a 8386251i bk1: 1676a 8389042i bk2: 1644a 8391353i bk3: 1724a 8390031i bk4: 1644a 8387870i bk5: 1708a 8387218i bk6: 1572a 8390676i bk7: 1584a 8390616i bk8: 1648a 8389264i bk9: 1620a 8390551i bk10: 1728a 8388930i bk11: 1740a 8388458i bk12: 1796a 8388279i bk13: 1776a 8387607i bk14: 1836a 8386473i bk15: 1824a 8387371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8375448 n_act=4149 n_pre=4133 n_req=9747 n_rd=27596 n_write=5854 bw_util=0.007948
n_activity=171438 dram_eff=0.3902
bk0: 1796a 8388207i bk1: 1732a 8388549i bk2: 1656a 8392058i bk3: 1708a 8389169i bk4: 1752a 8389715i bk5: 1644a 8392492i bk6: 1644a 8391043i bk7: 1676a 8390127i bk8: 1728a 8391049i bk9: 1596a 8391733i bk10: 1644a 8390420i bk11: 1716a 8389888i bk12: 1800a 8388314i bk13: 1828a 8387500i bk14: 1764a 8388433i bk15: 1912a 8385541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149147
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8374792 n_act=4213 n_pre=4197 n_req=9881 n_rd=28136 n_write=5842 bw_util=0.008073
n_activity=175299 dram_eff=0.3877
bk0: 1860a 8388937i bk1: 1928a 8385818i bk2: 1728a 8388537i bk3: 1684a 8389370i bk4: 1584a 8392825i bk5: 1588a 8387988i bk6: 1744a 8389836i bk7: 1788a 8388949i bk8: 1712a 8387703i bk9: 1700a 8389025i bk10: 1788a 8387080i bk11: 1772a 8388719i bk12: 1796a 8387294i bk13: 1844a 8388465i bk14: 1800a 8386607i bk15: 1820a 8386335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162718
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8375872 n_act=4086 n_pre=4070 n_req=9641 n_rd=27476 n_write=5676 bw_util=0.007877
n_activity=169943 dram_eff=0.3902
bk0: 1624a 8391049i bk1: 1740a 8388386i bk2: 1712a 8390470i bk3: 1628a 8390602i bk4: 1740a 8390534i bk5: 1760a 8388965i bk6: 1644a 8388378i bk7: 1656a 8391865i bk8: 1636a 8390185i bk9: 1748a 8387397i bk10: 1668a 8389236i bk11: 1760a 8386724i bk12: 1792a 8390199i bk13: 1776a 8388290i bk14: 1876a 8386758i bk15: 1716a 8387812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153661
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8376076 n_act=4014 n_pre=3998 n_req=9755 n_rd=27352 n_write=5740 bw_util=0.007863
n_activity=171000 dram_eff=0.387
bk0: 1732a 8390392i bk1: 1784a 8390022i bk2: 1704a 8390527i bk3: 1684a 8391440i bk4: 1668a 8391330i bk5: 1584a 8391534i bk6: 1580a 8393671i bk7: 1740a 8389825i bk8: 1684a 8388623i bk9: 1620a 8388581i bk10: 1760a 8387348i bk11: 1596a 8388638i bk12: 1852a 8388626i bk13: 1796a 8389888i bk14: 1788a 8388272i bk15: 1780a 8387731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15414
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8376164 n_act=4088 n_pre=4072 n_req=9573 n_rd=27220 n_write=5636 bw_util=0.007807
n_activity=170411 dram_eff=0.3856
bk0: 1764a 8388819i bk1: 1812a 8388689i bk2: 1556a 8392804i bk3: 1488a 8392669i bk4: 1672a 8392220i bk5: 1744a 8389500i bk6: 1712a 8390963i bk7: 1692a 8390211i bk8: 1552a 8391545i bk9: 1648a 8390665i bk10: 1724a 8389432i bk11: 1636a 8390880i bk12: 1772a 8391190i bk13: 1768a 8388761i bk14: 1860a 8387902i bk15: 1820a 8386020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149683
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8417180 n_nop=8376345 n_act=4050 n_pre=4034 n_req=9534 n_rd=27136 n_write=5615 bw_util=0.007782
n_activity=169137 dram_eff=0.3873
bk0: 1744a 8387395i bk1: 1784a 8388182i bk2: 1580a 8391907i bk3: 1704a 8388798i bk4: 1656a 8388892i bk5: 1604a 8389989i bk6: 1640a 8391076i bk7: 1752a 8391715i bk8: 1648a 8389007i bk9: 1796a 8388556i bk10: 1684a 8390199i bk11: 1556a 8391281i bk12: 1676a 8389460i bk13: 1724a 8389579i bk14: 1768a 8387129i bk15: 1820a 8386394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153958

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3375, Miss_rate = 0.058, Pending_hits = 889, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3502, Miss_rate = 0.059, Pending_hits = 886, Reservation_fails = 1
L2_cache_bank[2]: Access = 58449, Miss = 3381, Miss_rate = 0.058, Pending_hits = 857, Reservation_fails = 4
L2_cache_bank[3]: Access = 58602, Miss = 3422, Miss_rate = 0.058, Pending_hits = 858, Reservation_fails = 5
L2_cache_bank[4]: Access = 58273, Miss = 3390, Miss_rate = 0.058, Pending_hits = 833, Reservation_fails = 9
L2_cache_bank[5]: Access = 59175, Miss = 3515, Miss_rate = 0.059, Pending_hits = 872, Reservation_fails = 6
L2_cache_bank[6]: Access = 59423, Miss = 3512, Miss_rate = 0.059, Pending_hits = 859, Reservation_fails = 5
L2_cache_bank[7]: Access = 58618, Miss = 3368, Miss_rate = 0.057, Pending_hits = 853, Reservation_fails = 7
L2_cache_bank[8]: Access = 58906, Miss = 3431, Miss_rate = 0.058, Pending_hits = 876, Reservation_fails = 3
L2_cache_bank[9]: Access = 59092, Miss = 3413, Miss_rate = 0.058, Pending_hits = 865, Reservation_fails = 8
L2_cache_bank[10]: Access = 59066, Miss = 3446, Miss_rate = 0.058, Pending_hits = 825, Reservation_fails = 6
L2_cache_bank[11]: Access = 59215, Miss = 3453, Miss_rate = 0.058, Pending_hits = 874, Reservation_fails = 4
L2_cache_bank[12]: Access = 59078, Miss = 3503, Miss_rate = 0.059, Pending_hits = 866, Reservation_fails = 9
L2_cache_bank[13]: Access = 59542, Miss = 3531, Miss_rate = 0.059, Pending_hits = 858, Reservation_fails = 5
L2_cache_bank[14]: Access = 58810, Miss = 3423, Miss_rate = 0.058, Pending_hits = 835, Reservation_fails = 1
L2_cache_bank[15]: Access = 58698, Miss = 3446, Miss_rate = 0.059, Pending_hits = 850, Reservation_fails = 2
L2_cache_bank[16]: Access = 79893, Miss = 3442, Miss_rate = 0.043, Pending_hits = 1020, Reservation_fails = 2
L2_cache_bank[17]: Access = 58355, Miss = 3396, Miss_rate = 0.058, Pending_hits = 842, Reservation_fails = 7
L2_cache_bank[18]: Access = 58348, Miss = 3403, Miss_rate = 0.058, Pending_hits = 831, Reservation_fails = 1
L2_cache_bank[19]: Access = 58074, Miss = 3402, Miss_rate = 0.059, Pending_hits = 835, Reservation_fails = 5
L2_cache_bank[20]: Access = 58145, Miss = 3349, Miss_rate = 0.058, Pending_hits = 825, Reservation_fails = 3
L2_cache_bank[21]: Access = 58642, Miss = 3435, Miss_rate = 0.059, Pending_hits = 850, Reservation_fails = 2
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 75538
L2_total_cache_miss_rate = 0.0575
L2_total_cache_pending_hits = 18959
L2_total_cache_reservation_fails = 98
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3242
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.848
	minimum = 6
	maximum = 830
Network latency average = 39.4053
	minimum = 6
	maximum = 576
Slowest packet = 2548813
Flit latency average = 48.9384
	minimum = 6
	maximum = 575
Slowest flit = 4169585
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.031404
	minimum = 0.0261347 (at node 4)
	maximum = 0.185499 (at node 44)
Accepted packet rate average = 0.031404
	minimum = 0.0261347 (at node 4)
	maximum = 0.185499 (at node 44)
Injected flit rate average = 0.047106
	minimum = 0.0354356 (at node 45)
	maximum = 0.192628 (at node 44)
Accepted flit rate average= 0.047106
	minimum = 0.0313617 (at node 4)
	maximum = 0.363869 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.8879 (14 samples)
	minimum = 6 (14 samples)
	maximum = 307.286 (14 samples)
Network latency average = 16.3391 (14 samples)
	minimum = 6 (14 samples)
	maximum = 214.071 (14 samples)
Flit latency average = 17.742 (14 samples)
	minimum = 6 (14 samples)
	maximum = 213.214 (14 samples)
Fragmentation average = 0.00235389 (14 samples)
	minimum = 0 (14 samples)
	maximum = 37.3571 (14 samples)
Injected packet rate average = 0.0186656 (14 samples)
	minimum = 0.0153814 (14 samples)
	maximum = 0.0525148 (14 samples)
Accepted packet rate average = 0.0186656 (14 samples)
	minimum = 0.0153814 (14 samples)
	maximum = 0.0525148 (14 samples)
Injected flit rate average = 0.028256 (14 samples)
	minimum = 0.0182821 (14 samples)
	maximum = 0.0687997 (14 samples)
Accepted flit rate average = 0.028256 (14 samples)
	minimum = 0.0209292 (14 samples)
	maximum = 0.0949025 (14 samples)
Injected packet size average = 1.5138 (14 samples)
Accepted packet size average = 1.5138 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 0 sec (3840 sec)
gpgpu_simulation_rate = 18785 (inst/sec)
gpgpu_simulation_rate = 1998 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 1136848
gpu_sim_insn = 17757560
gpu_ipc =      15.6200
gpu_tot_sim_cycle = 9040182
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       9.9439
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1553599
gpu_stall_icnt2sh    = 5605410
partiton_reqs_in_parallel = 23773800
partiton_reqs_in_parallel_total    = 99410225
partiton_level_parallism =      20.9120
partiton_level_parallism_total  =      13.6263
partiton_reqs_in_parallel_util = 23773800
partiton_reqs_in_parallel_util_total    = 99410225
gpu_sim_cycle_parition_util = 1136456
gpu_tot_sim_cycle_parition_util    = 4532994
partiton_level_parallism_util =      20.9192
partiton_level_parallism_util_total  =      21.7277
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     164.2842 GB/Sec
L2_BW_total  =      34.4355 GB/Sec
gpu_total_sim_rate=15854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4737, 4696, 5238, 5263, 4974, 4986, 4931, 4885, 4785, 4715, 4665, 4962, 4536, 4425, 4956, 4511, 5055, 4762, 4520, 4786, 5175, 4575, 4751, 4368, 5229, 4654, 4907, 5227, 4746, 4595, 4829, 5065, 4558, 4601, 4560, 3979, 4267, 4214, 4440, 4575, 4798, 4242, 4393, 4723, 5199, 4630, 4389, 4393, 3960, 3365, 3553, 3443, 3147, 3508, 3534, 3665, 3155, 3116, 3015, 3281, 3033, 3465, 3128, 3223, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 7454354
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7396363
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53105
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8850612	W0_Idle:158635793	W0_Scoreboard:138773006	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1383 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1108 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 9040144 
mrq_lat_table:121800 	2849 	3823 	27232 	14574 	8354 	9547 	13760 	16643 	8252 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2694092 	490971 	33673 	15851 	6354 	4465 	8103 	8373 	5366 	7204 	9725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1150682 	234154 	876177 	404894 	268281 	269259 	22482 	5098 	4964 	5278 	4488 	8156 	8187 	5316 	7230 	9695 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	794861 	545020 	784614 	111148 	10302 	602 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	708838 	314926 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6153 	322 	175 	90 	180 	242 	460 	379 	58 	19 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        57        16        16        16        16        16        16        39        40        49        47        40        51        61        61 
dram[1]:        58        55        16        17        16        16        17        16        36        30        47        52        52        25        56        61 
dram[2]:        56        56        17        18        16        16        16        16        24        38        48        53        51        50        54        59 
dram[3]:        52        55        17        17        17        16        16        16        34        34        68        74        54        53        57        48 
dram[4]:        54        34        23        18        16        16        16        16        20        36        50        62        51        50        53        52 
dram[5]:        50        51        16        16        16        16        16        16        33        26        76        59        47        52        54        29 
dram[6]:        46        50        17        16        16        16        17        16        37        36        47        36        50        49        35        56 
dram[7]:        52        54        16        16        16        16        16        16        37        37        46        49        42        49        54        56 
dram[8]:        51        52        16        16        15        16        17        16        35        30        48        50        93        49        59        60 
dram[9]:        53        47        16        16        15        15        16        16        37        38        45        50        47        49        50        55 
dram[10]:        48        33        16        16        17        16        16        16        38        39        31        30        48        47        55        59 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.171381  2.183144  2.126838  2.129799  2.112245  2.214651  2.140320  2.084602  2.244936  2.267504  2.205455  2.141414  2.091703  2.174556  2.168470  2.178947 
dram[1]:  2.115920  2.136508  2.000000  2.045531  2.181818  2.173380  2.174632  2.112985  2.303730  2.185249  2.222816  2.286690  2.173267  2.160714  2.224962  2.171806 
dram[2]:  2.126718  2.269624  2.071556  2.046233  2.228571  2.106667  2.127240  2.240143  2.223247  2.237168  2.191453  2.126911  2.201299  2.271451  2.183962  2.212963 
dram[3]:  2.119808  2.126050  2.016420  2.049573  2.153846  2.200355  2.163410  2.155477  2.255319  2.241122  2.198374  2.236395  2.233600  2.125189  2.126348  2.220657 
dram[4]:  2.146605  2.071661  2.061644  2.003339  2.167870  2.175652  2.154783  2.124343  2.226148  2.256030  2.099526  2.172468  2.266990  2.208401  2.192675  2.174114 
dram[5]:  2.140962  2.168301  2.017065  2.112100  2.148398  2.111876  2.236655  2.183746  2.288136  2.339251  2.276158  2.230274  2.183144  2.186414  2.167449  2.187126 
dram[6]:  2.175040  2.094044  2.056027  2.090753  2.140351  2.132404  2.230496  2.265845  2.328330  2.199282  2.137318  2.181672  2.194444  2.171032  2.125186  2.184049 
dram[7]:  2.124361  2.129241  2.127434  2.046099  2.123128  2.278276  2.129145  2.191257  2.184919  2.331439  2.139535  2.215589  2.235484  2.223301  2.163910  2.196141 
dram[8]:  2.116162  2.259005  2.041885  2.049488  2.149485  2.222222  2.176895  2.185965  2.210339  2.238447  2.138095  2.162393  2.462963  2.174652  2.169545  2.196899 
dram[9]:  2.217314  2.222962  2.063985  2.057426  2.045826  2.168942  2.155932  2.131261  2.266038  2.216458  2.155000  2.206261  2.186196  2.240064  2.183515  2.241758 
dram[10]:  2.314545  2.178930  2.120219  2.166667  2.137083  2.092906  2.101549  2.110577  2.256075  2.300738  2.193662  2.192793  2.200000  2.213355  2.163297  2.146342 
average row locality = 226987/104499 = 2.172145
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       933       944       876       896       915       950       905       913       874       892       860       886      1016      1026       987      1017 
dram[1]:       965       973       875       907       912       915       886       921       917       896       869       907       937       957      1010      1017 
dram[2]:       978       944       883       901       925       937       901       935       864       904       883       927       957      1025       987       999 
dram[3]:       962       922       924       895       922       919       905       903       898       860       913       892       986       989       983       992 
dram[4]:       984       922       906       923       899       925       910       899       884       864       904       920       981       965       992      1002 
dram[5]:       938       943       904       901       925       917       923       925       875       848       881       919       965       982       990      1021 
dram[6]:       972       975       921       921       897       911       941       955       883       877       916       921       961       998       996       998 
dram[7]:       904       944       919       886       953       943       902       905       877       883       887       900       980       973      1011       970 
dram[8]:       926       954       901       926       926       912       898       934       902       876       906       864       998       987       990       997 
dram[9]:       925       955       872       825       918       941       931       918       857       886       903       856       971       990       994       997 
dram[10]:       926       941       886       894       912       914       913       956       862       897       879       847       959       970       975       989 
total reads: 163542
bank skew: 1026/825 = 1.24
chip skew: 15043/14720 = 1.02
number of total write accesses:
dram[0]:       372       403       281       269       327       350       300       319       345       371       353       386       421       444       416       432 
dram[1]:       404       373       265       306       312       326       297       332       380       378       378       433       380       374       434       462 
dram[2]:       415       386       275       294       323       327       286       315       341       360       399       464       399       431       402       435 
dram[3]:       365       343       304       304       310       322       313       317       374       339       439       423       410       420       397       427 
dram[4]:       407       350       298       277       302       326       329       314       376       352       425       453       420       402       385       409 
dram[5]:       353       384       278       286       349       310       334       311       340       338       446       466       382       402       395       440 
dram[6]:       370       361       290       300       323       313       317       332       358       348       407       436       382       411       430       426 
dram[7]:       343       374       283       268       323       326       318       298       340       348       401       436       406       401       428       396 
dram[8]:       331       363       269       275       325       348       308       312       338       335       441       401       598       420       392       420 
dram[9]:       330       381       257       214       332       330       341       316       344       353       390       342       391       419       410       431 
dram[10]:       347       362       278       250       304       325       308       361       345       350       367       370       383       389       416       419 
total reads: 63445
bank skew: 598/214 = 2.79
chip skew: 5876/5574 = 1.05
average mf latency per bank:
dram[0]:      15775     14433     17259     15735     19232     18892     16530     17013     15809     14555     18209     17063     11707     11463     11834     11915
dram[1]:      14101     14636     16463     16052     19345     18194     16803     16429     14305     13754     23884     20420     12987     12284     12191     11656
dram[2]:      15088     13552     18537     17710     20603     18570     17142     18956     14911     14801     20258     18802     11736     11952     12235     11588
dram[3]:      14691     15015     17221     15989     20000     21971     18473     18288     14739     14497     22472     22764     12269     11972     12675     12025
dram[4]:      15110     16363     17099     16840     20523     16691     17291     17807     14442     13564     19399     21488     12273     12252     11095     11424
dram[5]:      15855     16044     16623     16999     18146     19889     16436     18876     15398     14589     22488     19367     11787     12742     11418     10852
dram[6]:      15792     15809     17229     17018     23390     24316     17888     17061     13674     13777     15873     17965     13472     12925     11380     12042
dram[7]:      17377     15214     19710     17581     21995     24284     18272     17459     15862     14039     18422     17120     11795     12308     11512     12334
dram[8]:      16456     16300     17220     17578     23631     23697     16980     16192     14230     13847     17427     16198     13945     12681     12603     11457
dram[9]:      15321     15399     18090     18052     22986     22867     16276     18370     15736     14501     18627     17341     11528     11703     12318     12708
dram[10]:      15861     14619     17813     18687     27312     24537     17495     15210     13902     14581     19028     17081     12536     11842     11735     11698
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    217995    218001    218853    218726    218446    218448    207221    207189
dram[1]:     220984    213931    216006    213263    220223    219328    226017    226021    218039    218039    248804    218853    218449    218467    210817    202735
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    218087    218128    218521    215954    215697    211110    207222    230279
dram[3]:     257915    213281    214942    212896    222099    220307    225956    216679    218072    218077    217754    217755    210174    218448    207246    207028
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    218071    217567    218676    218677    218450    210822    202731    210779
dram[5]:     213969    218273    215974    215975    218603    217484    225664    225665    217568    217602    212650    218677    210824    215587    207028    210781
dram[6]:     218269    212819    215975    216018    223028    220746    225981    225986    217604    218011    214245    218382    218465    218465    207202    207202
dram[7]:     217743    218411    212930    214911    219026    213655    226032    226035    218013    218013    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    218015    218017    218530    218725    210196    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    217579    230458    217784    212645    218444    218445    210806    206984
dram[10]:     204936    220479    214901    258751    218603    222057    218307    225963    217581    216802    218725    218852    218445    215697    210782    206964
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10436099 n_act=9558 n_pre=9542 n_req=20679 n_rd=59560 n_write=13380 bw_util=0.01386
n_activity=360960 dram_eff=0.4041
bk0: 3732a 10466950i bk1: 3776a 10463067i bk2: 3504a 10471726i bk3: 3584a 10471153i bk4: 3660a 10467740i bk5: 3800a 10464060i bk6: 3620a 10472556i bk7: 3652a 10468918i bk8: 3496a 10468493i bk9: 3568a 10471023i bk10: 3440a 10473305i bk11: 3544a 10471715i bk12: 4064a 10464608i bk13: 4104a 10460083i bk14: 3948a 10463937i bk15: 4068a 10459827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10436080 n_act=9554 n_pre=9538 n_req=20698 n_rd=59456 n_write=13511 bw_util=0.01386
n_activity=356778 dram_eff=0.409
bk0: 3860a 10462312i bk1: 3892a 10464254i bk2: 3500a 10471687i bk3: 3628a 10465919i bk4: 3648a 10469344i bk5: 3660a 10462867i bk6: 3544a 10473053i bk7: 3684a 10466269i bk8: 3668a 10469179i bk9: 3584a 10466549i bk10: 3476a 10469864i bk11: 3628a 10465930i bk12: 3748a 10467096i bk13: 3828a 10465373i bk14: 4040a 10464152i bk15: 4068a 10460161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10435747 n_act=9547 n_pre=9531 n_req=20802 n_rd=59800 n_write=13514 bw_util=0.01393
n_activity=361679 dram_eff=0.4054
bk0: 3912a 10463736i bk1: 3776a 10464063i bk2: 3532a 10472099i bk3: 3604a 10469498i bk4: 3700a 10467606i bk5: 3748a 10465760i bk6: 3604a 10467275i bk7: 3740a 10467491i bk8: 3456a 10471116i bk9: 3616a 10466828i bk10: 3532a 10472886i bk11: 3708a 10467599i bk12: 3828a 10463786i bk13: 4100a 10460055i bk14: 3948a 10463358i bk15: 3996a 10460805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260517
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10436227 n_act=9558 n_pre=9542 n_req=20672 n_rd=59460 n_write=13352 bw_util=0.01383
n_activity=360627 dram_eff=0.4038
bk0: 3848a 10467346i bk1: 3688a 10466821i bk2: 3696a 10468044i bk3: 3580a 10468075i bk4: 3688a 10465111i bk5: 3676a 10466127i bk6: 3620a 10467128i bk7: 3612a 10466502i bk8: 3592a 10466463i bk9: 3440a 10469949i bk10: 3652a 10468954i bk11: 3568a 10472153i bk12: 3944a 10462804i bk13: 3956a 10464400i bk14: 3932a 10461612i bk15: 3968a 10460020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10435988 n_act=9604 n_pre=9588 n_req=20705 n_rd=59520 n_write=13439 bw_util=0.01386
n_activity=359952 dram_eff=0.4054
bk0: 3936a 10463587i bk1: 3688a 10465691i bk2: 3624a 10471370i bk3: 3692a 10470839i bk4: 3596a 10466783i bk5: 3700a 10464474i bk6: 3640a 10468233i bk7: 3596a 10467786i bk8: 3536a 10468167i bk9: 3456a 10468430i bk10: 3616a 10467982i bk11: 3680a 10466892i bk12: 3924a 10463092i bk13: 3860a 10463054i bk14: 3968a 10465478i bk15: 4008a 10462091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252601
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10436380 n_act=9464 n_pre=9448 n_req=20671 n_rd=59428 n_write=13419 bw_util=0.01384
n_activity=358141 dram_eff=0.4068
bk0: 3752a 10466155i bk1: 3772a 10464541i bk2: 3616a 10470152i bk3: 3604a 10467979i bk4: 3700a 10465814i bk5: 3668a 10469108i bk6: 3692a 10468125i bk7: 3700a 10468643i bk8: 3500a 10469793i bk9: 3392a 10473916i bk10: 3524a 10469544i bk11: 3676a 10467395i bk12: 3860a 10467492i bk13: 3928a 10465633i bk14: 3960a 10463360i bk15: 4084a 10462239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259234
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10435299 n_act=9619 n_pre=9603 n_req=20847 n_rd=60172 n_write=13446 bw_util=0.01398
n_activity=363245 dram_eff=0.4053
bk0: 3888a 10464186i bk1: 3900a 10463296i bk2: 3684a 10468465i bk3: 3684a 10466766i bk4: 3588a 10468832i bk5: 3644a 10462602i bk6: 3764a 10469060i bk7: 3820a 10464833i bk8: 3532a 10468140i bk9: 3508a 10469478i bk10: 3664a 10465277i bk11: 3684a 10467457i bk12: 3844a 10468213i bk13: 3992a 10463047i bk14: 3984a 10462391i bk15: 3992a 10460549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274812
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10436773 n_act=9430 n_pre=9414 n_req=20526 n_rd=59348 n_write=13174 bw_util=0.01378
n_activity=357645 dram_eff=0.4056
bk0: 3616a 10470179i bk1: 3776a 10464805i bk2: 3676a 10470831i bk3: 3544a 10470107i bk4: 3812a 10466762i bk5: 3772a 10465202i bk6: 3608a 10467738i bk7: 3620a 10472773i bk8: 3508a 10469764i bk9: 3532a 10467770i bk10: 3548a 10469692i bk11: 3600a 10468801i bk12: 3920a 10466417i bk13: 3892a 10465727i bk14: 4044a 10460608i bk15: 3880a 10464968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257498
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10436218 n_act=9503 n_pre=9487 n_req=20773 n_rd=59588 n_write=13343 bw_util=0.01385
n_activity=360670 dram_eff=0.4044
bk0: 3704a 10469795i bk1: 3816a 10468948i bk2: 3604a 10470366i bk3: 3704a 10469354i bk4: 3704a 10466873i bk5: 3648a 10468928i bk6: 3592a 10472396i bk7: 3736a 10467626i bk8: 3608a 10466174i bk9: 3504a 10467315i bk10: 3624a 10465614i bk11: 3456a 10467253i bk12: 3992a 10465454i bk13: 3948a 10465375i bk14: 3960a 10466708i bk15: 3988a 10463767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260159
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10437492 n_act=9349 n_pre=9333 n_req=20320 n_rd=58956 n_write=13009 bw_util=0.01367
n_activity=357477 dram_eff=0.4026
bk0: 3700a 10470453i bk1: 3820a 10467728i bk2: 3488a 10474150i bk3: 3300a 10475848i bk4: 3672a 10469742i bk5: 3764a 10464954i bk6: 3724a 10467653i bk7: 3672a 10469793i bk8: 3428a 10471922i bk9: 3544a 10468676i bk10: 3612a 10471551i bk11: 3424a 10472377i bk12: 3884a 10467168i bk13: 3960a 10465887i bk14: 3976a 10464698i bk15: 3988a 10462009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249406
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10528139 n_nop=10437699 n_act=9314 n_pre=9298 n_req=20294 n_rd=58880 n_write=12948 bw_util=0.01364
n_activity=353073 dram_eff=0.4069
bk0: 3704a 10467279i bk1: 3764a 10468472i bk2: 3544a 10469107i bk3: 3576a 10469169i bk4: 3648a 10463881i bk5: 3656a 10466132i bk6: 3652a 10468339i bk7: 3824a 10465056i bk8: 3448a 10470836i bk9: 3588a 10466353i bk10: 3516a 10470868i bk11: 3388a 10471425i bk12: 3836a 10465559i bk13: 3880a 10465810i bk14: 3900a 10462676i bk15: 3956a 10459896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26604

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7366, Miss_rate = 0.050, Pending_hits = 1355, Reservation_fails = 4
L2_cache_bank[1]: Access = 148856, Miss = 7524, Miss_rate = 0.051, Pending_hits = 1375, Reservation_fails = 3
L2_cache_bank[2]: Access = 147823, Miss = 7371, Miss_rate = 0.050, Pending_hits = 1337, Reservation_fails = 6
L2_cache_bank[3]: Access = 148284, Miss = 7493, Miss_rate = 0.051, Pending_hits = 1362, Reservation_fails = 11
L2_cache_bank[4]: Access = 147672, Miss = 7378, Miss_rate = 0.050, Pending_hits = 1330, Reservation_fails = 11
L2_cache_bank[5]: Access = 148430, Miss = 7572, Miss_rate = 0.051, Pending_hits = 1367, Reservation_fails = 12
L2_cache_bank[6]: Access = 149351, Miss = 7493, Miss_rate = 0.050, Pending_hits = 1362, Reservation_fails = 12
L2_cache_bank[7]: Access = 148038, Miss = 7372, Miss_rate = 0.050, Pending_hits = 1364, Reservation_fails = 10
L2_cache_bank[8]: Access = 148602, Miss = 7460, Miss_rate = 0.050, Pending_hits = 1390, Reservation_fails = 6
L2_cache_bank[9]: Access = 148850, Miss = 7420, Miss_rate = 0.050, Pending_hits = 1371, Reservation_fails = 11
L2_cache_bank[10]: Access = 148576, Miss = 7401, Miss_rate = 0.050, Pending_hits = 1331, Reservation_fails = 9
L2_cache_bank[11]: Access = 148852, Miss = 7456, Miss_rate = 0.050, Pending_hits = 1402, Reservation_fails = 4
L2_cache_bank[12]: Access = 148563, Miss = 7487, Miss_rate = 0.050, Pending_hits = 1375, Reservation_fails = 10
L2_cache_bank[13]: Access = 149723, Miss = 7556, Miss_rate = 0.050, Pending_hits = 1391, Reservation_fails = 10
L2_cache_bank[14]: Access = 148753, Miss = 7433, Miss_rate = 0.050, Pending_hits = 1356, Reservation_fails = 1
L2_cache_bank[15]: Access = 148540, Miss = 7404, Miss_rate = 0.050, Pending_hits = 1362, Reservation_fails = 3
L2_cache_bank[16]: Access = 169949, Miss = 7447, Miss_rate = 0.044, Pending_hits = 1537, Reservation_fails = 5
L2_cache_bank[17]: Access = 148545, Miss = 7450, Miss_rate = 0.050, Pending_hits = 1367, Reservation_fails = 13
L2_cache_bank[18]: Access = 147151, Miss = 7371, Miss_rate = 0.050, Pending_hits = 1304, Reservation_fails = 8
L2_cache_bank[19]: Access = 147135, Miss = 7368, Miss_rate = 0.050, Pending_hits = 1305, Reservation_fails = 8
L2_cache_bank[20]: Access = 147085, Miss = 7312, Miss_rate = 0.050, Pending_hits = 1353, Reservation_fails = 5
L2_cache_bank[21]: Access = 148069, Miss = 7408, Miss_rate = 0.050, Pending_hits = 1353, Reservation_fails = 3
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 163542
L2_total_cache_miss_rate = 0.0498
L2_total_cache_pending_hits = 30049
L2_total_cache_reservation_fails = 165
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 132511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1001875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4731
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 165
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.1288
	minimum = 6
	maximum = 1222
Network latency average = 31.1404
	minimum = 6
	maximum = 972
Slowest packet = 2640531
Flit latency average = 26.4197
	minimum = 6
	maximum = 972
Slowest flit = 4322472
Fragmentation average = 0.052793
	minimum = 0
	maximum = 572
Injected packet rate average = 0.034665
	minimum = 0.0276598 (at node 6)
	maximum = 0.0396667 (at node 45)
Accepted packet rate average = 0.034665
	minimum = 0.0276598 (at node 6)
	maximum = 0.0396667 (at node 45)
Injected flit rate average = 0.0618461
	minimum = 0.0361702 (at node 6)
	maximum = 0.0900288 (at node 45)
Accepted flit rate average= 0.0618461
	minimum = 0.0509594 (at node 46)
	maximum = 0.0738824 (at node 22)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.7707 (15 samples)
	minimum = 6 (15 samples)
	maximum = 368.267 (15 samples)
Network latency average = 17.3258 (15 samples)
	minimum = 6 (15 samples)
	maximum = 264.6 (15 samples)
Flit latency average = 18.3205 (15 samples)
	minimum = 6 (15 samples)
	maximum = 263.8 (15 samples)
Fragmentation average = 0.0057165 (15 samples)
	minimum = 0 (15 samples)
	maximum = 73 (15 samples)
Injected packet rate average = 0.0197322 (15 samples)
	minimum = 0.0162 (15 samples)
	maximum = 0.0516583 (15 samples)
Accepted packet rate average = 0.0197322 (15 samples)
	minimum = 0.0162 (15 samples)
	maximum = 0.0516583 (15 samples)
Injected flit rate average = 0.0304953 (15 samples)
	minimum = 0.0194747 (15 samples)
	maximum = 0.070215 (15 samples)
Accepted flit rate average = 0.0304953 (15 samples)
	minimum = 0.0229312 (15 samples)
	maximum = 0.0935011 (15 samples)
Injected packet size average = 1.54546 (15 samples)
Accepted packet size average = 1.54546 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 30 sec (5670 sec)
gpgpu_simulation_rate = 15854 (inst/sec)
gpgpu_simulation_rate = 1594 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 25848
gpu_sim_insn = 5617924
gpu_ipc =     217.3446
gpu_tot_sim_cycle = 9288180
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      10.2832
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1553732
gpu_stall_icnt2sh    = 5605587
partiton_reqs_in_parallel = 568523
partiton_reqs_in_parallel_total    = 123184025
partiton_level_parallism =      21.9949
partiton_level_parallism_total  =      13.3237
partiton_reqs_in_parallel_util = 568523
partiton_reqs_in_parallel_util_total    = 123184025
gpu_sim_cycle_parition_util = 25848
gpu_tot_sim_cycle_parition_util    = 5669450
partiton_level_parallism_util =      21.9949
partiton_level_parallism_util_total  =      21.7289
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     149.8143 GB/Sec
L2_BW_total  =      33.9330 GB/Sec
gpu_total_sim_rate=16665

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4917, 4876, 5418, 5443, 5154, 5166, 5111, 5065, 4965, 4895, 4845, 5142, 4716, 4605, 5136, 4691, 5235, 4942, 4700, 4966, 5355, 4755, 4931, 4548, 5409, 4834, 5087, 5407, 4926, 4775, 5009, 5245, 4738, 4781, 4740, 4159, 4447, 4394, 4620, 4755, 4978, 4422, 4573, 4903, 5379, 4810, 4569, 4573, 4104, 3509, 3697, 3587, 3291, 3652, 3678, 3809, 3299, 3260, 3159, 3425, 3177, 3609, 3272, 3367, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 7754927
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7692856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 57185
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9293466	W0_Idle:159365826	W0_Scoreboard:138855811	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1383 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1098 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 9288179 
mrq_lat_table:124735 	2904 	4063 	28307 	15296 	8952 	9938 	13800 	16643 	8252 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2726396 	497547 	34012 	16460 	7106 	4740 	8103 	8373 	5366 	7204 	9725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1158836 	236042 	877352 	410402 	285323 	274195 	22796 	5392 	5579 	5932 	4763 	8156 	8187 	5316 	7230 	9695 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	801974 	546056 	784636 	111148 	10302 	602 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	708838 	347610 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6175 	335 	177 	91 	180 	244 	460 	379 	58 	19 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        57        16        16        16        16        16        16        39        40        49        47        51        51        61        61 
dram[1]:        58        55        16        17        16        16        17        16        36        31        47        52        52        25        56        61 
dram[2]:        56        56        17        18        16        16        16        16        24        38        48        53        51        50        54        59 
dram[3]:        52        55        17        17        17        16        16        16        34        34        68        74        54        53        57        48 
dram[4]:        54        34        23        18        16        16        16        16        20        36        50        62        51        50        53        52 
dram[5]:        50        51        21        16        16        16        16        16        33        26        76        59        47        52        54        44 
dram[6]:        46        50        17        16        16        16        17        16        37        36        47        36        50        49        35        56 
dram[7]:        52        54        16        16        16        16        16        16        37        37        46        50        42        49        54        56 
dram[8]:        51        52        16        16        15        16        17        16        35        30        48        50        93        49        59        60 
dram[9]:        53        47        16        16        15        15        16        16        37        38        45        50        47        49        50        55 
dram[10]:        48        33        16        16        17        16        16        16        38        39        31        30        48        47        55        59 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.234324  2.258065  2.163303  2.162409  2.126904  2.209106  2.140320  2.082770  2.299632  2.317204  2.276673  2.213445  2.162319  2.252585  2.248457  2.256757 
dram[1]:  2.188272  2.203791  2.033217  2.082492  2.189381  2.183566  2.174632  2.114671  2.352212  2.232479  2.294326  2.362862  2.252874  2.233494  2.294478  2.233918 
dram[2]:  2.197568  2.350937  2.103571  2.083761  2.241563  2.114428  2.125224  2.240143  2.279926  2.283951  2.269624  2.192366  2.282010  2.347352  2.263736  2.281776 
dram[3]:  2.190779  2.200669  2.052459  2.083618  2.164049  2.214159  2.161062  2.153439  2.300353  2.284916  2.271104  2.307301  2.310016  2.196697  2.209231  2.304688 
dram[4]:  2.224962  2.144013  2.102564  2.040000  2.181329  2.186851  2.154783  2.122378  2.273369  2.304991  2.173228  2.248025  2.347334  2.282504  2.255118  2.248466 
dram[5]:  2.226821  2.246330  2.047619  2.152753  2.149329  2.123711  2.234458  2.181658  2.337711  2.393701  2.357877  2.302251  2.262136  2.250391  2.239063  2.251863 
dram[6]:  2.248387  2.166927  2.086441  2.126496  2.135889  2.148789  2.230496  2.265845  2.376405  2.248658  2.214516  2.260032  2.266667  2.247692  2.184911  2.247720 
dram[7]:  2.202381  2.203226  2.160211  2.081416  2.132890  2.287500  2.127178  2.192378  2.236559  2.391304  2.215589  2.292562  2.314607  2.301766  2.236527  2.272873 
dram[8]:  2.191597  2.332764  2.071181  2.085179  2.146508  2.228070  2.174775  2.183888  2.252220  2.285978  2.212361  2.234694  2.652905  2.252308  2.248826  2.267692 
dram[9]:  2.293497  2.302325  2.104015  2.094862  2.043974  2.169779  2.152027  2.131261  2.317669  2.266071  2.232945  2.284926  2.270833  2.316456  2.270186  2.327586 
dram[10]:  2.396022  2.255426  2.158182  2.198488  2.136126  2.094118  2.097770  2.110577  2.307263  2.351103  2.274165  2.271583  2.270664  2.293355  2.242236  2.213313 
average row locality = 233043/104850 = 2.222632
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       949       960       884       903       918       952       905       913       884       902       876       902      1032      1042      1003      1033 
dram[1]:       981       989       882       915       914       917       886       921       927       906       885       923       953       973      1026      1033 
dram[2]:       994       960       890       909       928       939       901       935       874       914       899       943       973      1041      1003      1015 
dram[3]:       978       938       932       903       924       921       905       903       908       870       929       908      1002      1005       999      1008 
dram[4]:      1000       938       914       931       902       928       910       899       894       874       920       936       997       981      1008      1018 
dram[5]:       954       959       912       909       926       919       923       925       885       858       897       935       981       998      1006      1037 
dram[6]:       988       991       928       929       898       914       941       955       893       887       932       937       977      1014      1012      1014 
dram[7]:       920       960       927       894       955       945       902       905       887       893       903       916       996       989      1027       986 
dram[8]:       942       970       908       933       927       914       898       934       912       886       922       880      1015      1003      1006      1013 
dram[9]:       941       971       879       832       919       942       931       918       868       897       919       872       987      1006      1010      1013 
dram[10]:       942       957       894       901       913       915       913       956       873       908       895       863       975       986       991      1005 
total reads: 165384
bank skew: 1042/832 = 1.25
chip skew: 15210/14887 = 1.02
number of total write accesses:
dram[0]:       405       440       295       282       339       358       300       320       367       391       383       415       460       483       454       470 
dram[1]:       437       406       281       322       323       332       297       333       402       400       409       464       419       414       470       495 
dram[2]:       452       420       288       310       334       336       287       315       364       381       431       493       435       466       439       475 
dram[3]:       400       378       320       318       316       330       316       318       394       357       470       451       451       458       437       467 
dram[4]:       444       387       316       293       313       336       329       315       395       373       460       487       456       441       424       448 
dram[5]:       391       418       292       303       355       317       335       312       361       358       480       497       417       440       427       474 
dram[6]:       406       398       303       315       328       328       317       332       376       370       441       471       417       447       465       465 
dram[7]:       375       406       300       282       329       336       319       303       361       372       433       471       446       445       467       430 
dram[8]:       362       397       285       291       333       356       309       313       356       353       474       434       720       461       431       461 
dram[9]:       364       415       274       228       336       336       343       316       365       372       423       371       430       458       452       472 
dram[10]:       383       394       293       262       311       331       310       361       366       371       399       400       426       429       453       458 
total reads: 67659
bank skew: 720/228 = 3.16
chip skew: 6336/5947 = 1.07
average mf latency per bank:
dram[0]:      15241     13923     16963     15498     19037     18781     16560     17027     15455     14263     17591     16524     11366     11138     11450     11538
dram[1]:      13651     14161     16165     15767     19176     18111     16832     16444     14003     13460     23061     19768     12574     11890     11809     11323
dram[2]:      14574     13097     18249     17387     20408     18444     17158     18984     14563     14492     19568     18251     11389     11626     11836     11199
dram[3]:      14187     14475     16919     15730     19904     21828     18457     18302     14441     14211     21757     22067     11880     11620     12229     11613
dram[4]:      14598     15746     16771     16541     20321     16555     17320     17821     14157     13268     18727     20776     11930     11874     10716     11041
dram[5]:      15261     15505     16353     16679     18086     19784     16450     18890     15058     14272     21717     18773     11459     12361     11084     10537
dram[6]:      15242     15244     16981     16732     23314     24004     17917     17089     13420     13474     15339     17357     13077     12551     11037     11645
dram[7]:      16774     14719     19337     17280     21897     24090     18288     17416     15519     13709     17813     16539     11429     11886     11141     11950
dram[8]:      15910     15746     16925     17284     23499     23546     17001     16210     13972     13587     16866     15645     14009     12286     12176     11064
dram[9]:      14777     14882     17744     17728     22928     22776     16280     18400     15380     14207     17995     16761     11179     11359     11880     12262
dram[10]:      15274     14133     17498     18409     27168     24433     17496     15236     13593     14262     18371     16508     12110     11469     11353     11305
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    217995    218001    218853    218726    218446    218448    207221    207189
dram[1]:     220984    213931    216006    213263    220223    219328    226017    226021    218039    218039    248804    218853    218449    218467    210817    202735
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    218087    218128    218521    215954    215697    211110    207222    230279
dram[3]:     257915    213281    214942    212896    222099    220307    225956    216679    218072    218077    217754    217755    210174    218448    207246    207028
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    218071    217567    218676    218677    218450    210822    202731    210779
dram[5]:     213969    218273    215974    215975    218603    217484    225664    225665    217568    217602    212650    218677    210824    215587    207028    210781
dram[6]:     218269    212819    215975    216018    223028    220746    225981    225986    217604    218011    214245    218382    218465    218465    207202    207202
dram[7]:     217743    218411    212930    214911    219026    213655    226032    226035    218013    218013    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    218015    218017    218530    218725    210196    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    217579    230458    217784    212645    218444    218445    210806    206984
dram[10]:     204936    220479    214901    258751    218603    222057    218307    225963    217581    216802    218725    218852    218445    215697    210782    206964
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10482931 n_act=9590 n_pre=9574 n_req=21220 n_rd=60232 n_write=13807 bw_util=0.014
n_activity=366484 dram_eff=0.4041
bk0: 3796a 10514275i bk1: 3840a 10510473i bk2: 3536a 10519444i bk3: 3612a 10518873i bk4: 3672a 10515522i bk5: 3808a 10511802i bk6: 3620a 10520541i bk7: 3652a 10516865i bk8: 3536a 10516084i bk9: 3608a 10518611i bk10: 3504a 10520601i bk11: 3608a 10519064i bk12: 4128a 10511845i bk13: 4168a 10507404i bk14: 4012a 10511322i bk15: 4132a 10507144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259774
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10482906 n_act=9588 n_pre=9572 n_req=21235 n_rd=60124 n_write=13944 bw_util=0.01401
n_activity=362215 dram_eff=0.409
bk0: 3924a 10509587i bk1: 3956a 10511503i bk2: 3528a 10519371i bk3: 3660a 10513649i bk4: 3656a 10517060i bk5: 3668a 10510732i bk6: 3544a 10521046i bk7: 3684a 10514258i bk8: 3708a 10516734i bk9: 3624a 10514064i bk10: 3540a 10517130i bk11: 3692a 10513203i bk12: 3812a 10514269i bk13: 3892a 10512499i bk14: 4104a 10511431i bk15: 4132a 10507431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259147
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10482599 n_act=9573 n_pre=9557 n_req=21344 n_rd=60472 n_write=13933 bw_util=0.01407
n_activity=367122 dram_eff=0.4053
bk0: 3976a 10510965i bk1: 3840a 10511442i bk2: 3560a 10519827i bk3: 3636a 10517173i bk4: 3712a 10515403i bk5: 3756a 10513565i bk6: 3604a 10515209i bk7: 3740a 10515481i bk8: 3496a 10518702i bk9: 3656a 10514405i bk10: 3596a 10520152i bk11: 3772a 10514886i bk12: 3892a 10511091i bk13: 4164a 10507440i bk14: 4012a 10510737i bk15: 4060a 10508029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10483063 n_act=9586 n_pre=9570 n_req=21214 n_rd=60132 n_write=13783 bw_util=0.01398
n_activity=365981 dram_eff=0.4039
bk0: 3912a 10514641i bk1: 3752a 10514164i bk2: 3728a 10515694i bk3: 3612a 10515762i bk4: 3696a 10512999i bk5: 3684a 10513998i bk6: 3620a 10515005i bk7: 3612a 10514448i bk8: 3632a 10514013i bk9: 3480a 10517521i bk10: 3716a 10516241i bk11: 3632a 10519473i bk12: 4008a 10509978i bk13: 4020a 10511671i bk14: 3996a 10508947i bk15: 4032a 10507371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256004
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10482772 n_act=9639 n_pre=9623 n_req=21267 n_rd=60200 n_write=13900 bw_util=0.01401
n_activity=365852 dram_eff=0.4051
bk0: 4000a 10510964i bk1: 3752a 10512932i bk2: 3656a 10519107i bk3: 3724a 10518559i bk4: 3608a 10514538i bk5: 3712a 10512228i bk6: 3640a 10516224i bk7: 3596a 10515746i bk8: 3576a 10515778i bk9: 3496a 10515989i bk10: 3680a 10515216i bk11: 3744a 10514193i bk12: 3988a 10510442i bk13: 3924a 10510348i bk14: 4032a 10512753i bk15: 4072a 10509413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10483242 n_act=9491 n_pre=9475 n_req=21201 n_rd=60096 n_write=13830 bw_util=0.01398
n_activity=363489 dram_eff=0.4068
bk0: 3816a 10513509i bk1: 3836a 10511963i bk2: 3648a 10517872i bk3: 3636a 10515670i bk4: 3704a 10513636i bk5: 3676a 10516993i bk6: 3692a 10516078i bk7: 3700a 10516578i bk8: 3540a 10517347i bk9: 3432a 10521462i bk10: 3588a 10516784i bk11: 3740a 10514672i bk12: 3924a 10514839i bk13: 3992a 10512817i bk14: 4024a 10510823i bk15: 4148a 10509588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10482119 n_act=9655 n_pre=9639 n_req=21389 n_rd=60840 n_write=13881 bw_util=0.01413
n_activity=369086 dram_eff=0.4049
bk0: 3952a 10511535i bk1: 3964a 10510683i bk2: 3712a 10516222i bk3: 3716a 10514502i bk4: 3592a 10516621i bk5: 3656a 10510342i bk6: 3764a 10517048i bk7: 3820a 10512825i bk8: 3572a 10515779i bk9: 3548a 10517069i bk10: 3728a 10512623i bk11: 3748a 10514732i bk12: 3908a 10515510i bk13: 4056a 10510393i bk14: 4048a 10509686i bk15: 4056a 10507724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275035
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10483584 n_act=9460 n_pre=9444 n_req=21080 n_rd=60020 n_write=13626 bw_util=0.01393
n_activity=363185 dram_eff=0.4056
bk0: 3680a 10517600i bk1: 3840a 10512229i bk2: 3708a 10518478i bk3: 3576a 10517840i bk4: 3820a 10514665i bk5: 3780a 10513046i bk6: 3608a 10515672i bk7: 3620a 10520670i bk8: 3548a 10517336i bk9: 3572a 10515331i bk10: 3612a 10517016i bk11: 3664a 10516052i bk12: 3984a 10513709i bk13: 3956a 10512909i bk14: 4108a 10507887i bk15: 3944a 10512348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25798
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10482941 n_act=9544 n_pre=9528 n_req=21399 n_rd=60252 n_write=13869 bw_util=0.01402
n_activity=366817 dram_eff=0.4041
bk0: 3768a 10517289i bk1: 3880a 10516250i bk2: 3632a 10518092i bk3: 3732a 10517104i bk4: 3708a 10514647i bk5: 3656a 10516753i bk6: 3592a 10520359i bk7: 3736a 10515581i bk8: 3648a 10513626i bk9: 3544a 10514778i bk10: 3688a 10513086i bk11: 3520a 10514620i bk12: 4060a 10512558i bk13: 4012a 10512635i bk14: 4024a 10514147i bk15: 4052a 10511116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10484360 n_act=9374 n_pre=9358 n_req=20860 n_rd=59620 n_write=13422 bw_util=0.01381
n_activity=363029 dram_eff=0.4024
bk0: 3764a 10517813i bk1: 3884a 10515168i bk2: 3516a 10521872i bk3: 3328a 10523609i bk4: 3676a 10517616i bk5: 3768a 10512820i bk6: 3724a 10515535i bk7: 3672a 10517784i bk8: 3472a 10519452i bk9: 3588a 10516265i bk10: 3676a 10518977i bk11: 3488a 10519786i bk12: 3948a 10514566i bk13: 4024a 10513281i bk14: 4040a 10512018i bk15: 4052a 10509345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249369
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10576134 n_nop=10484516 n_act=9351 n_pre=9335 n_req=20834 n_rd=59548 n_write=13384 bw_util=0.01379
n_activity=358758 dram_eff=0.4066
bk0: 3768a 10514533i bk1: 3828a 10515840i bk2: 3576a 10516785i bk3: 3604a 10516945i bk4: 3652a 10511689i bk5: 3660a 10513982i bk6: 3652a 10516239i bk7: 3824a 10513046i bk8: 3492a 10518398i bk9: 3632a 10513813i bk10: 3580a 10518223i bk11: 3452a 10518797i bk12: 3900a 10512654i bk13: 3944a 10513036i bk14: 3964a 10510103i bk15: 4020a 10507200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265796

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7451, Miss_rate = 0.050, Pending_hits = 1448, Reservation_fails = 6
L2_cache_bank[1]: Access = 150344, Miss = 7607, Miss_rate = 0.051, Pending_hits = 1469, Reservation_fails = 5
L2_cache_bank[2]: Access = 149311, Miss = 7454, Miss_rate = 0.050, Pending_hits = 1431, Reservation_fails = 13
L2_cache_bank[3]: Access = 149772, Miss = 7577, Miss_rate = 0.051, Pending_hits = 1450, Reservation_fails = 16
L2_cache_bank[4]: Access = 149160, Miss = 7462, Miss_rate = 0.050, Pending_hits = 1429, Reservation_fails = 13
L2_cache_bank[5]: Access = 149918, Miss = 7656, Miss_rate = 0.051, Pending_hits = 1459, Reservation_fails = 19
L2_cache_bank[6]: Access = 150839, Miss = 7577, Miss_rate = 0.050, Pending_hits = 1459, Reservation_fails = 16
L2_cache_bank[7]: Access = 149526, Miss = 7456, Miss_rate = 0.050, Pending_hits = 1454, Reservation_fails = 14
L2_cache_bank[8]: Access = 150090, Miss = 7545, Miss_rate = 0.050, Pending_hits = 1490, Reservation_fails = 10
L2_cache_bank[9]: Access = 150338, Miss = 7505, Miss_rate = 0.050, Pending_hits = 1470, Reservation_fails = 16
L2_cache_bank[10]: Access = 150064, Miss = 7484, Miss_rate = 0.050, Pending_hits = 1422, Reservation_fails = 13
L2_cache_bank[11]: Access = 150340, Miss = 7540, Miss_rate = 0.050, Pending_hits = 1491, Reservation_fails = 8
L2_cache_bank[12]: Access = 150051, Miss = 7569, Miss_rate = 0.050, Pending_hits = 1461, Reservation_fails = 16
L2_cache_bank[13]: Access = 151211, Miss = 7641, Miss_rate = 0.051, Pending_hits = 1493, Reservation_fails = 18
L2_cache_bank[14]: Access = 150240, Miss = 7517, Miss_rate = 0.050, Pending_hits = 1452, Reservation_fails = 4
L2_cache_bank[15]: Access = 150024, Miss = 7488, Miss_rate = 0.050, Pending_hits = 1462, Reservation_fails = 6
L2_cache_bank[16]: Access = 179602, Miss = 7530, Miss_rate = 0.042, Pending_hits = 1710, Reservation_fails = 7
L2_cache_bank[17]: Access = 150021, Miss = 7533, Miss_rate = 0.050, Pending_hits = 1466, Reservation_fails = 15
L2_cache_bank[18]: Access = 148630, Miss = 7454, Miss_rate = 0.050, Pending_hits = 1405, Reservation_fails = 12
L2_cache_bank[19]: Access = 148611, Miss = 7451, Miss_rate = 0.050, Pending_hits = 1399, Reservation_fails = 8
L2_cache_bank[20]: Access = 148569, Miss = 7396, Miss_rate = 0.050, Pending_hits = 1449, Reservation_fails = 9
L2_cache_bank[21]: Access = 149553, Miss = 7491, Miss_rate = 0.050, Pending_hits = 1442, Reservation_fails = 6
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 165384
L2_total_cache_miss_rate = 0.0497
L2_total_cache_pending_hits = 32211
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2097009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 132511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1030555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6893
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.0011
	minimum = 6
	maximum = 827
Network latency average = 39.5108
	minimum = 6
	maximum = 576
Slowest packet = 6571558
Flit latency average = 49.0664
	minimum = 6
	maximum = 575
Slowest flit = 11322808
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.031613
	minimum = 0.0278562 (at node 2)
	maximum = 0.186733 (at node 44)
Accepted packet rate average = 0.031613
	minimum = 0.0278562 (at node 2)
	maximum = 0.186733 (at node 44)
Injected flit rate average = 0.0474194
	minimum = 0.0356715 (at node 45)
	maximum = 0.19391 (at node 44)
Accepted flit rate average= 0.0474194
	minimum = 0.0334275 (at node 2)
	maximum = 0.36629 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6601 (16 samples)
	minimum = 6 (16 samples)
	maximum = 396.938 (16 samples)
Network latency average = 18.7124 (16 samples)
	minimum = 6 (16 samples)
	maximum = 284.062 (16 samples)
Flit latency average = 20.2422 (16 samples)
	minimum = 6 (16 samples)
	maximum = 283.25 (16 samples)
Fragmentation average = 0.00535922 (16 samples)
	minimum = 0 (16 samples)
	maximum = 68.4375 (16 samples)
Injected packet rate average = 0.0204748 (16 samples)
	minimum = 0.0169285 (16 samples)
	maximum = 0.0601005 (16 samples)
Accepted packet rate average = 0.0204748 (16 samples)
	minimum = 0.0169285 (16 samples)
	maximum = 0.0601005 (16 samples)
Injected flit rate average = 0.0315531 (16 samples)
	minimum = 0.020487 (16 samples)
	maximum = 0.0779459 (16 samples)
Accepted flit rate average = 0.0315531 (16 samples)
	minimum = 0.0235872 (16 samples)
	maximum = 0.11055 (16 samples)
Injected packet size average = 1.54107 (16 samples)
Accepted packet size average = 1.54107 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 31 sec (5731 sec)
gpgpu_simulation_rate = 16665 (inst/sec)
gpgpu_simulation_rate = 1620 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 1153928
gpu_sim_insn = 15785486
gpu_ipc =      13.6798
gpu_tot_sim_cycle = 10669330
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.4316
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 2551062
gpu_stall_icnt2sh    = 8601001
partiton_reqs_in_parallel = 24389086
partiton_reqs_in_parallel_total    = 123752548
partiton_level_parallism =      21.1357
partiton_level_parallism_total  =      13.8848
partiton_reqs_in_parallel_util = 24389086
partiton_reqs_in_parallel_util_total    = 123752548
gpu_sim_cycle_parition_util = 1150402
gpu_tot_sim_cycle_parition_util    = 5695298
partiton_level_parallism_util =      21.2005
partiton_level_parallism_util_total  =      21.6401
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =      98.4633 GB/Sec
L2_BW_total  =      40.1895 GB/Sec
gpu_total_sim_rate=15477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5945, 6065, 6595, 6516, 6276, 6268, 6260, 6124, 6020, 5959, 5986, 6231, 5961, 5650, 6306, 5825, 6053, 5869, 5611, 5814, 6170, 5623, 5917, 5374, 6285, 5613, 5947, 6248, 5793, 5598, 5792, 6112, 5938, 5842, 5917, 5280, 5541, 5480, 5685, 5938, 6020, 5438, 5646, 6011, 6417, 5946, 5614, 5708, 4842, 4322, 4563, 4383, 4118, 4414, 4468, 4713, 4089, 4160, 4059, 4251, 3968, 4496, 4084, 4230, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 10514288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10424285
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 85117
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11669956	W0_Idle:174040152	W0_Scoreboard:184846138	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1855 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1243 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 10668353 
mrq_lat_table:180909 	4433 	6041 	39671 	22778 	12733 	14525 	21095 	25865 	12156 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3543088 	824150 	53692 	26482 	8910 	6539 	14632 	11716 	7579 	11720 	15245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1618200 	256139 	1161045 	580944 	368244 	390790 	57109 	9177 	7910 	7281 	6445 	14783 	11360 	7529 	11773 	15188 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1037631 	851537 	1249637 	208216 	29961 	2971 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	708838 	421093 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7785 	486 	267 	115 	223 	293 	556 	560 	116 	19 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        57        22        20        16        16        16        16        39        40        49        47        51        55        61        61 
dram[1]:        58        55        22        24        16        16        17        16        36        31        47        52        52        42        56        61 
dram[2]:        56        56        20        24        16        16        16        16        33        38        48        53        52        51        54        59 
dram[3]:        52        55        24        22        17        16        16        16        34        34        68        74        54        53        57        56 
dram[4]:        54        34        26        24        16        16        16        16        29        36        50        62        52        50        53        52 
dram[5]:        54        51        21        25        16        16        16        16        33        30        76        59        51        52        54        44 
dram[6]:        46        50        20        23        16        16        17        16        37        36        50        51        50        52        37        56 
dram[7]:        52        54        22        22        16        16        16        16        37        37        48        50        42        49        54        56 
dram[8]:        51        52        21        23        15        16        17        16        35        30        49        50        93        49        59        60 
dram[9]:        53        50        24        21        15        15        16        16        37        38        49        50        55        49        58        57 
dram[10]:        48        48        23        19        17        16        16        16        38        39        48        46        48        47        55        59 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.186253  2.187361  2.128329  2.150188  2.126268  2.156069  2.135514  2.125741  2.200000  2.162316  2.167251  2.124724  2.081030  2.159681  2.182851  2.170170 
dram[1]:  2.151357  2.102911  2.042403  2.053899  2.138095  2.155633  2.136752  2.078918  2.207459  2.106383  2.178322  2.236988  2.158747  2.114907  2.203061  2.157171 
dram[2]:  2.167382  2.264302  2.038961  2.063146  2.170362  2.101925  2.121428  2.170732  2.207346  2.164733  2.210112  2.150210  2.144974  2.172107  2.180513  2.221074 
dram[3]:  2.149287  2.132139  1.997780  2.003319  2.098639  2.185799  2.149343  2.157074  2.189535  2.164466  2.185185  2.225000  2.187759  2.090099  2.166667  2.220725 
dram[4]:  2.169730  2.100877  2.046030  2.014656  2.155844  2.075536  2.103448  2.092486  2.198157  2.235512  2.106540  2.152452  2.184049  2.156802  2.176348  2.167004 
dram[5]:  2.184181  2.170492  2.027555  2.094385  2.066667  2.101382  2.153494  2.109977  2.235792  2.259352  2.196448  2.213275  2.158664  2.133065  2.146342  2.182731 
dram[6]:  2.195202  2.142082  2.044419  2.071754  2.105263  2.100000  2.163194  2.211202  2.199768  2.143860  2.141631  2.177106  2.160919  2.144456  2.110145  2.178862 
dram[7]:  2.137124  2.127430  2.080233  2.070671  2.117581  2.199297  2.092075  2.194376  2.129181  2.200704  2.135076  2.213348  2.200850  2.170706  2.170511  2.201663 
dram[8]:  2.107658  2.222857  2.023041  2.040632  2.103604  2.175418  2.184431  2.152778  2.148961  2.151869  2.136268  2.133038  2.381657  2.183525  2.198758  2.180894 
dram[9]:  2.187788  2.216704  2.056235  2.085788  2.023429  2.159353  2.134921  2.095622  2.210084  2.146925  2.133113  2.196009  2.125386  2.192909  2.187564  2.177114 
dram[10]:  2.255543  2.167964  2.065882  2.140394  2.090703  2.076477  2.062710  2.100223  2.162954  2.229665  2.187858  2.154453  2.187834  2.159541  2.128840  2.135271 
average row locality = 340549/158543 = 2.147991
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1420      1412      1335      1335      1382      1386      1367      1349      1300      1343      1309      1346      1532      1519      1486      1517 
dram[1]:      1460      1461      1329      1352      1354      1371      1324      1369      1350      1333      1315      1374      1422      1462      1508      1528 
dram[2]:      1448      1422      1326      1353      1384      1385      1350      1395      1321      1345      1355      1388      1444      1539      1491      1504 
dram[3]:      1433      1396      1361      1353      1379      1369      1351      1342      1336      1307      1373      1345      1481      1485      1487      1491 
dram[4]:      1451      1399      1345      1373      1361      1371      1355      1348      1341      1304      1366      1371      1493      1461      1500      1507 
dram[5]:      1415      1425      1352      1340      1370      1367      1383      1390      1322      1295      1335      1368      1464      1491      1495      1523 
dram[6]:      1461      1444      1368      1374      1338      1358      1391      1406      1343      1324      1377      1382      1470      1497      1515      1502 
dram[7]:      1395      1427      1368      1343      1410      1398      1342      1357      1327      1338      1350      1372      1471      1464      1514      1487 
dram[8]:      1403      1423      1351      1381      1385      1348      1356      1389      1350      1324      1377      1324      1511      1477      1505      1503 
dram[9]:      1403      1423      1308      1274      1389      1388      1394      1361      1312      1341      1355      1328      1466      1483      1504      1514 
dram[10]:      1410      1415      1337      1350      1374      1347      1374      1402      1320      1337      1343      1325      1454      1474      1497      1496 
total reads: 245888
bank skew: 1539/1274 = 1.21
chip skew: 22550/22243 = 1.01
number of total write accesses:
dram[0]:       552       561       423       383       504       479       461       443       504       562       544       579       651       645       627       651 
dram[1]:       601       562       405       439       442       485       426       475       544       548       554       646       577       581       651       668 
dram[2]:       572       557       401       444       476       471       432       474       542       521       612       659       583       657       635       646 
dram[3]:       525       508       439       458       472       478       448       457       547       496       633       613       628       626       606       652 
dram[4]:       556       517       433       414       465       470       475       462       567       509       631       648       643       616       598       634 
dram[5]:       518       561       414       413       490       457       497       471       527       517       644       666       604       625       617       651 
dram[6]:       552       531       427       445       462       469       478       489       551       509       619       634       598       611       669       642 
dram[7]:       522       543       421       415       481       478       453       438       519       537       610       651       600       596       650       631 
dram[8]:       496       522       405       427       483       475       468       471       511       518       661       600       904       617       619       643 
dram[9]:       496       541       374       355       511       482       489       458       529       544       584       543       602       620       642       674 
dram[10]:       523       534       419       388       470       445       468       484       525       527       567       586       596       597       651       635 
total reads: 94661
bank skew: 904/355 = 2.55
chip skew: 8820/8415 = 1.05
average mf latency per bank:
dram[0]:      15479     15062     17910     16721     18142     18971     17742     18605     17797     15968     18885     18033     12691     13114     13476     13705
dram[1]:      14548     15034     16954     16549     19015     17823     18264     17907     16939     16445     22377     19676     14362     13597     13820     13427
dram[2]:      15253     14501     18173     17180     19809     18442     17851     19002     16156     16626     19361     19195     13409     13151     13709     13525
dram[3]:      15231     15656     17510     16304     18897     20477     18937     18650     16210     16236     21383     21597     13877     13523     13827     13311
dram[4]:      15053     16346     17313     16825     19250     16452     18122     18578     15965     15851     19505     20958     13582     13726     12830     12883
dram[5]:      15753     15884     17244     17979     17267     18342     16820     18430     15798     15271     21566     20012     12900     13397     13108     12525
dram[6]:      15550     15386     17721     16812     20933     21178     18158     17464     14829     14723     17366     18277     14453     13554     12737     13456
dram[7]:      16502     15664     19391     18017     19768     21246     19034     17667     16170     14952     18914     17862     13228     13542     13164     13727
dram[8]:      16268     15970     17522     17861     20807     21417     17782     17409     15835     14825     18162     18010     14791     13724     13532     13110
dram[9]:      15467     15765     18534     18349     20298     20416     17419     18860     16422     15154     18791     17944     12532     12990     14128     14138
dram[10]:      15541     15057     17793     18192     23279     22682     17941     16725     14805     15816     19374     17486     13578     13133     13705     13594
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    217995    218001    218853    218726    218446    218448    216296    216302
dram[1]:     220984    214987    216006    213263    220223    219328    226017    226021    218039    218039    248804    218853    218449    218467    216297    216303
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    218087    218128    218521    215954    215697    211110    210720    230279
dram[3]:     257915    215016    214942    212896    222099    220307    225956    216679    218072    218077    217754    217755    210174    218448    210661    210672
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    218071    217567    218676    218677    218450    210822    214152    210779
dram[5]:     214743    218273    215974    215975    218603    217484    225664    225665    217568    217602    212976    218677    210824    215587    210536    210781
dram[6]:     218269    214748    215975    216018    223028    220746    225981    225986    217604    218011    214245    218382    218465    218465    210538    210540
dram[7]:     217743    218411    212930    214911    219026    213655    226032    226035    218013    218013    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    218015    218017    218530    218725    210196    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    217579    230458    217784    212932    218444    218445    210806    210593
dram[10]:     214802    220479    214901    258751    218603    222057    218307    225963    217581    216802    218725    218852    218445    215697    216294    210645
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12580081 n_act=14361 n_pre=14345 n_req=30907 n_rd=89352 n_write=20669 bw_util=0.0173
n_activity=535512 dram_eff=0.4109
bk0: 5680a 12627665i bk1: 5648a 12624400i bk2: 5340a 12634013i bk3: 5340a 12633540i bk4: 5528a 12626324i bk5: 5544a 12624600i bk6: 5468a 12630644i bk7: 5396a 12628378i bk8: 5200a 12627797i bk9: 5372a 12626313i bk10: 5236a 12631898i bk11: 5384a 12629298i bk12: 6128a 12618822i bk13: 6076a 12617028i bk14: 5944a 12619240i bk15: 6068a 12616003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332876
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12579874 n_act=14450 n_pre=14434 n_req=30916 n_rd=89248 n_write=20802 bw_util=0.01731
n_activity=531894 dram_eff=0.4138
bk0: 5840a 12620237i bk1: 5844a 12622249i bk2: 5316a 12633815i bk3: 5408a 12625815i bk4: 5416a 12631883i bk5: 5484a 12619516i bk6: 5296a 12636378i bk7: 5476a 12627938i bk8: 5400a 12628381i bk9: 5332a 12626633i bk10: 5260a 12628459i bk11: 5496a 12621111i bk12: 5688a 12626263i bk13: 5848a 12622361i bk14: 6032a 12621741i bk15: 6112a 12617887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12579350 n_act=14412 n_pre=14396 n_req=31132 n_rd=89800 n_write=20850 bw_util=0.0174
n_activity=536411 dram_eff=0.4126
bk0: 5792a 12626460i bk1: 5688a 12620632i bk2: 5304a 12636665i bk3: 5412a 12631381i bk4: 5536a 12629549i bk5: 5540a 12626190i bk6: 5400a 12625554i bk7: 5580a 12627984i bk8: 5284a 12626478i bk9: 5380a 12626408i bk10: 5420a 12629262i bk11: 5552a 12624741i bk12: 5776a 12622253i bk13: 6156a 12615932i bk14: 5964a 12617672i bk15: 6016a 12618602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328484
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12580255 n_act=14403 n_pre=14387 n_req=30875 n_rd=89156 n_write=20607 bw_util=0.01726
n_activity=534229 dram_eff=0.4109
bk0: 5732a 12628342i bk1: 5584a 12628617i bk2: 5444a 12628918i bk3: 5412a 12628634i bk4: 5516a 12627603i bk5: 5476a 12625270i bk6: 5404a 12626376i bk7: 5368a 12627219i bk8: 5344a 12624559i bk9: 5228a 12630636i bk10: 5492a 12627012i bk11: 5380a 12628959i bk12: 5924a 12618488i bk13: 5940a 12621399i bk14: 5948a 12619740i bk15: 5964a 12615405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329143
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12579621 n_act=14520 n_pre=14504 n_req=30984 n_rd=89384 n_write=20779 bw_util=0.01732
n_activity=535201 dram_eff=0.4117
bk0: 5804a 12626380i bk1: 5596a 12624178i bk2: 5380a 12633050i bk3: 5492a 12633823i bk4: 5444a 12624677i bk5: 5484a 12624144i bk6: 5420a 12628826i bk7: 5392a 12628339i bk8: 5364a 12626860i bk9: 5216a 12628502i bk10: 5464a 12625869i bk11: 5484a 12625804i bk12: 5972a 12618857i bk13: 5844a 12621458i bk14: 6000a 12622928i bk15: 6028a 12617316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12579773 n_act=14410 n_pre=14394 n_req=31007 n_rd=89340 n_write=20891 bw_util=0.01733
n_activity=534006 dram_eff=0.4128
bk0: 5660a 12626960i bk1: 5700a 12623856i bk2: 5408a 12631101i bk3: 5360a 12629300i bk4: 5480a 12625434i bk5: 5468a 12628157i bk6: 5532a 12626055i bk7: 5560a 12627506i bk8: 5288a 12628867i bk9: 5180a 12631802i bk10: 5340a 12628398i bk11: 5472a 12624871i bk12: 5856a 12621642i bk13: 5964a 12621525i bk14: 5980a 12619116i bk15: 6092a 12618794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333276
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12578495 n_act=14574 n_pre=14558 n_req=31236 n_rd=90200 n_write=20981 bw_util=0.01748
n_activity=538901 dram_eff=0.4126
bk0: 5844a 12623992i bk1: 5776a 12623136i bk2: 5472a 12630286i bk3: 5496a 12625553i bk4: 5352a 12625368i bk5: 5432a 12622152i bk6: 5564a 12629697i bk7: 5624a 12623257i bk8: 5372a 12627260i bk9: 5296a 12629635i bk10: 5508a 12623201i bk11: 5528a 12625216i bk12: 5880a 12624262i bk13: 5988a 12619137i bk14: 6060a 12618443i bk15: 6008a 12616627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342104
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12580113 n_act=14354 n_pre=14338 n_req=30908 n_rd=89452 n_write=20551 bw_util=0.0173
n_activity=535875 dram_eff=0.4106
bk0: 5580a 12631362i bk1: 5708a 12625004i bk2: 5472a 12632765i bk3: 5372a 12630098i bk4: 5640a 12626185i bk5: 5592a 12623821i bk6: 5368a 12631138i bk7: 5428a 12635634i bk8: 5308a 12629183i bk9: 5352a 12625872i bk10: 5400a 12628018i bk11: 5488a 12626609i bk12: 5884a 12624527i bk13: 5856a 12622931i bk14: 6056a 12619623i bk15: 5948a 12621301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323124
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12579461 n_act=14456 n_pre=14440 n_req=31227 n_rd=89628 n_write=20823 bw_util=0.01737
n_activity=536937 dram_eff=0.4114
bk0: 5612a 12630093i bk1: 5692a 12630976i bk2: 5404a 12633236i bk3: 5524a 12630849i bk4: 5540a 12626518i bk5: 5392a 12630370i bk6: 5424a 12632071i bk7: 5556a 12626472i bk8: 5400a 12626614i bk9: 5296a 12626984i bk10: 5508a 12624071i bk11: 5296a 12626406i bk12: 6044a 12621322i bk13: 5908a 12622486i bk14: 6020a 12623270i bk15: 6012a 12619841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321127
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12580788 n_act=14298 n_pre=14282 n_req=30687 n_rd=88972 n_write=20468 bw_util=0.01721
n_activity=535523 dram_eff=0.4087
bk0: 5612a 12630037i bk1: 5692a 12627873i bk2: 5232a 12637794i bk3: 5096a 12635863i bk4: 5556a 12626530i bk5: 5552a 12623297i bk6: 5576a 12629835i bk7: 5444a 12628831i bk8: 5248a 12630591i bk9: 5364a 12625360i bk10: 5420a 12630937i bk11: 5312a 12629304i bk12: 5864a 12622604i bk13: 5932a 12624068i bk14: 6016a 12620492i bk15: 6056a 12617808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322096
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12718808 n_nop=12580819 n_act=14306 n_pre=14290 n_req=30670 n_rd=89020 n_write=20373 bw_util=0.0172
n_activity=532627 dram_eff=0.4108
bk0: 5640a 12625512i bk1: 5660a 12629658i bk2: 5348a 12632736i bk3: 5400a 12631076i bk4: 5496a 12621970i bk5: 5388a 12629155i bk6: 5496a 12627248i bk7: 5608a 12625521i bk8: 5280a 12631264i bk9: 5348a 12624294i bk10: 5372a 12630594i bk11: 5300a 12628977i bk12: 5816a 12623372i bk13: 5896a 12624363i bk14: 5988a 12620694i bk15: 5984a 12614175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 11131, Miss_rate = 0.055, Pending_hits = 1713, Reservation_fails = 6
L2_cache_bank[1]: Access = 204825, Miss = 11207, Miss_rate = 0.055, Pending_hits = 1699, Reservation_fails = 5
L2_cache_bank[2]: Access = 203921, Miss = 11062, Miss_rate = 0.054, Pending_hits = 1663, Reservation_fails = 13
L2_cache_bank[3]: Access = 204543, Miss = 11250, Miss_rate = 0.055, Pending_hits = 1705, Reservation_fails = 18
L2_cache_bank[4]: Access = 203926, Miss = 11119, Miss_rate = 0.055, Pending_hits = 1687, Reservation_fails = 13
L2_cache_bank[5]: Access = 205028, Miss = 11331, Miss_rate = 0.055, Pending_hits = 1727, Reservation_fails = 20
L2_cache_bank[6]: Access = 205141, Miss = 11201, Miss_rate = 0.055, Pending_hits = 1695, Reservation_fails = 16
L2_cache_bank[7]: Access = 204015, Miss = 11088, Miss_rate = 0.054, Pending_hits = 1690, Reservation_fails = 15
L2_cache_bank[8]: Access = 204756, Miss = 11212, Miss_rate = 0.055, Pending_hits = 1739, Reservation_fails = 10
L2_cache_bank[9]: Access = 204618, Miss = 11134, Miss_rate = 0.054, Pending_hits = 1702, Reservation_fails = 17
L2_cache_bank[10]: Access = 204736, Miss = 11136, Miss_rate = 0.054, Pending_hits = 1659, Reservation_fails = 14
L2_cache_bank[11]: Access = 204819, Miss = 11199, Miss_rate = 0.055, Pending_hits = 1725, Reservation_fails = 8
L2_cache_bank[12]: Access = 204923, Miss = 11263, Miss_rate = 0.055, Pending_hits = 1723, Reservation_fails = 17
L2_cache_bank[13]: Access = 205297, Miss = 11287, Miss_rate = 0.055, Pending_hits = 1713, Reservation_fails = 20
L2_cache_bank[14]: Access = 204654, Miss = 11177, Miss_rate = 0.055, Pending_hits = 1701, Reservation_fails = 4
L2_cache_bank[15]: Access = 205078, Miss = 11186, Miss_rate = 0.055, Pending_hits = 1710, Reservation_fails = 9
L2_cache_bank[16]: Access = 233916, Miss = 11238, Miss_rate = 0.048, Pending_hits = 1959, Reservation_fails = 8
L2_cache_bank[17]: Access = 204248, Miss = 11169, Miss_rate = 0.055, Pending_hits = 1708, Reservation_fails = 15
L2_cache_bank[18]: Access = 203028, Miss = 11131, Miss_rate = 0.055, Pending_hits = 1665, Reservation_fails = 12
L2_cache_bank[19]: Access = 202820, Miss = 11112, Miss_rate = 0.055, Pending_hits = 1654, Reservation_fails = 9
L2_cache_bank[20]: Access = 202456, Miss = 11109, Miss_rate = 0.055, Pending_hits = 1697, Reservation_fails = 12
L2_cache_bank[21]: Access = 203679, Miss = 11146, Miss_rate = 0.055, Pending_hits = 1669, Reservation_fails = 6
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 245888
L2_total_cache_miss_rate = 0.0544
L2_total_cache_pending_hits = 37603
L2_total_cache_reservation_fails = 267
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3146882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 202563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1093507
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 267
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.0836
	minimum = 6
	maximum = 1164
Network latency average = 33.2264
	minimum = 6
	maximum = 963
Slowest packet = 6663066
Flit latency average = 28.1178
	minimum = 6
	maximum = 963
Slowest flit = 11462517
Fragmentation average = 0.0142431
	minimum = 0
	maximum = 549
Injected packet rate average = 0.0207764
	minimum = 0.0170743 (at node 6)
	maximum = 0.0238793 (at node 33)
Accepted packet rate average = 0.0207764
	minimum = 0.0170743 (at node 6)
	maximum = 0.0238793 (at node 33)
Injected flit rate average = 0.0362762
	minimum = 0.0181359 (at node 6)
	maximum = 0.0581003 (at node 33)
Accepted flit rate average= 0.0362762
	minimum = 0.0247026 (at node 48)
	maximum = 0.0474202 (at node 20)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2144 (17 samples)
	minimum = 6 (17 samples)
	maximum = 442.059 (17 samples)
Network latency average = 19.5661 (17 samples)
	minimum = 6 (17 samples)
	maximum = 324 (17 samples)
Flit latency average = 20.7054 (17 samples)
	minimum = 6 (17 samples)
	maximum = 323.235 (17 samples)
Fragmentation average = 0.0058818 (17 samples)
	minimum = 0 (17 samples)
	maximum = 96.7059 (17 samples)
Injected packet rate average = 0.0204925 (17 samples)
	minimum = 0.0169371 (17 samples)
	maximum = 0.0579698 (17 samples)
Accepted packet rate average = 0.0204925 (17 samples)
	minimum = 0.0169371 (17 samples)
	maximum = 0.0579698 (17 samples)
Injected flit rate average = 0.0318309 (17 samples)
	minimum = 0.0203487 (17 samples)
	maximum = 0.0767786 (17 samples)
Accepted flit rate average = 0.0318309 (17 samples)
	minimum = 0.0236528 (17 samples)
	maximum = 0.106837 (17 samples)
Injected packet size average = 1.55329 (17 samples)
Accepted packet size average = 1.55329 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 51 sec (7191 sec)
gpgpu_simulation_rate = 15477 (inst/sec)
gpgpu_simulation_rate = 1483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 22823
gpu_sim_insn = 4532584
gpu_ipc =     198.5972
gpu_tot_sim_cycle = 10914303
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      10.6127
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 2551197
gpu_stall_icnt2sh    = 8601246
partiton_reqs_in_parallel = 501971
partiton_reqs_in_parallel_total    = 148141634
partiton_level_parallism =      21.9941
partiton_level_parallism_total  =      13.6192
partiton_reqs_in_parallel_util = 501971
partiton_reqs_in_parallel_util_total    = 148141634
gpu_sim_cycle_parition_util = 22823
gpu_tot_sim_cycle_parition_util    = 6845700
partiton_level_parallism_util =      21.9941
partiton_level_parallism_util_total  =      21.6413
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     122.4430 GB/Sec
L2_BW_total  =      39.5435 GB/Sec
gpu_total_sim_rate=16005

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6095, 6185, 6745, 6666, 6426, 6418, 6425, 6289, 6170, 6124, 6151, 6396, 6111, 5815, 6471, 5960, 6203, 6019, 5776, 5994, 6320, 5788, 6067, 5509, 6450, 5748, 6097, 6383, 5943, 5763, 5942, 6277, 6082, 5956, 6031, 5409, 5655, 5609, 5784, 6037, 6134, 5537, 5760, 6140, 6546, 6060, 5728, 5837, 4956, 4436, 4677, 4482, 4247, 4528, 4582, 4842, 4188, 4289, 4173, 4350, 4097, 4625, 4213, 4374, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 10695611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10604225
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 86500
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11937432	W0_Idle:174812570	W0_Scoreboard:184904019	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1855 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1236 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 10914302 
mrq_lat_table:183443 	4490 	6213 	40331 	23386 	13208 	14885 	21155 	25865 	12156 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3566997 	828873 	53853 	26683 	9230 	6708 	14632 	11716 	7579 	11720 	15245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1626697 	257458 	1161954 	585310 	378567 	393892 	57278 	9329 	8097 	7587 	6598 	14783 	11360 	7529 	11773 	15188 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1044661 	852627 	1249688 	208216 	29961 	2971 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	708838 	442405 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7807 	488 	269 	115 	228 	293 	556 	560 	116 	19 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        57        22        20        16        16        16        16        39        40        49        47        51        55        61        61 
dram[1]:        58        55        22        24        16        16        17        16        36        31        47        52        52        42        56        61 
dram[2]:        56        56        20        24        16        16        16        16        33        38        48        53        52        51        54        59 
dram[3]:        52        55        24        22        17        16        16        16        34        34        68        74        54        53        57        56 
dram[4]:        54        34        26        24        16        16        16        16        29        36        50        62        52        50        53        52 
dram[5]:        54        51        21        25        16        16        16        16        33        30        76        59        51        52        54        44 
dram[6]:        46        50        20        23        16        16        17        16        37        36        50        51        50        52        37        56 
dram[7]:        52        54        22        22        16        16        16        16        37        37        48        50        42        49        54        56 
dram[8]:        51        52        21        23        15        16        17        16        35        30        49        50        93        49        59        60 
dram[9]:        53        50        24        21        15        15        16        16        37        38        49        50        55        49        58        57 
dram[10]:        48        48        23        19        17        16        16        16        38        39        48        46        48        47        55        59 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.222100  2.221854  2.148730  2.173750  2.126268  2.154556  2.134189  2.124408  2.226277  2.187995  2.211449  2.156216  2.121905  2.195825  2.216272  2.207792 
dram[1]:  2.192909  2.133265  2.062280  2.074456  2.136742  2.155092  2.137637  2.075281  2.232288  2.118625  2.224419  2.268427  2.193965  2.149793  2.247454  2.195098 
dram[2]:  2.209003  2.306286  2.051826  2.080275  2.171329  2.100679  2.118765  2.168019  2.235224  2.194220  2.248879  2.190776  2.180380  2.203156  2.218814  2.256674 
dram[3]:  2.190789  2.164811  2.013304  2.019890  2.097395  2.182999  2.150179  2.156698  2.214120  2.189738  2.228261  2.257627  2.227743  2.120079  2.205155  2.256966 
dram[4]:  2.207343  2.141292  2.060850  2.032621  2.153121  2.075450  2.100917  2.089965  2.226437  2.260442  2.149474  2.184713  2.220183  2.190674  2.212371  2.203835 
dram[5]:  2.226607  2.210011  2.042382  2.108592  2.066593  2.098850  2.150857  2.110860  2.257211  2.290323  2.236988  2.248649  2.197917  2.165663  2.182556  2.225000 
dram[6]:  2.236383  2.176915  2.056818  2.084187  2.102684  2.098737  2.164162  2.213287  2.227483  2.166473  2.179296  2.212219  2.193750  2.183570  2.143407  2.217172 
dram[7]:  2.180401  2.163617  2.095128  2.084706  2.116331  2.195093  2.091967  2.192683  2.157652  2.225204  2.177174  2.250818  2.242842  2.211579  2.207415  2.236025 
dram[8]:  2.139073  2.264840  2.036824  2.054054  2.101124  2.173810  2.184211  2.147465  2.176471  2.176744  2.173459  2.169061  2.500000  2.220374  2.242518  2.219067 
dram[9]:  2.232451  2.253093  2.073260  2.101023  2.023404  2.156682  2.133635  2.095402  2.232697  2.174208  2.173626  2.239486  2.161026  2.239334  2.222335  2.217478 
dram[10]:  2.291861  2.208889  2.083431  2.154982  2.089468  2.076477  2.062640  2.098999  2.188811  2.251781  2.228050  2.198198  2.223404  2.192746  2.168806  2.166169 
average row locality = 345475/158993 = 2.172894
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1435      1428      1342      1342      1382      1388      1368      1349      1311      1356      1324      1362      1548      1536      1500      1533 
dram[1]:      1476      1477      1336      1359      1355      1374      1327      1370      1360      1345      1336      1391      1439      1480      1528      1544 
dram[2]:      1463      1438      1331      1359      1387      1386      1351      1396      1333      1358      1372      1405      1460      1554      1509      1524 
dram[3]:      1449      1412      1367      1359      1380      1370      1353      1345      1347      1320      1391      1362      1501      1504      1507      1510 
dram[4]:      1467      1415      1351      1379      1361      1373      1356      1349      1352      1315      1385      1388      1509      1479      1518      1523 
dram[5]:      1431      1441      1358      1346      1372      1368      1384      1394      1333      1307      1351      1387      1483      1508      1513      1541 
dram[6]:      1476      1460      1373      1380      1339      1358      1394      1410      1355      1335      1396      1402      1487      1517      1532      1520 
dram[7]:      1411      1443      1374      1349      1411      1399      1343      1357      1338      1350      1368      1389      1490      1480      1530      1505 
dram[8]:      1419      1439      1357      1387      1386      1350      1356      1390      1360      1338      1393      1342      1528      1493      1521      1520 
dram[9]:      1419      1439      1314      1280      1391      1389      1394      1362      1324      1355      1371      1347      1482      1503      1523      1531 
dram[10]:      1426      1431      1343      1356      1375      1347      1376      1403      1333      1349      1360      1341      1470      1493      1516      1514 
total reads: 247848
bank skew: 1554/1280 = 1.21
chip skew: 22734/22424 = 1.01
number of total write accesses:
dram[0]:       576       585       435       397       504       480       461       444       519       576       569       598       680       673       652       677 
dram[1]:       627       588       419       452       442       488       428       477       562       566       577       671       597       601       679       695 
dram[2]:       598       580       411       455       476       471       433       475       558       540       634       685       607       680       661       674 
dram[3]:       549       532       449       469       472       479       451       458       566       515       659       636       651       650       632       677 
dram[4]:       577       540       444       428       467       470       476       463       585       525       657       670       669       635       628       661 
dram[5]:       544       590       425       421       490       458       498       472       545       539       669       693       627       649       639       684 
dram[6]:       577       558       437       452       463       470       478       489       574       526       646       662       619       636       695       675 
dram[7]:       547       567       432       423       481       480       454       441       537       557       635       675       625       621       673       655 
dram[8]:       519       545       413       437       484       476       470       474       527       534       687       621      1012       643       652       668 
dram[9]:       521       564       384       363       511       483       490       461       547       567       607       570       625       649       666       702 
dram[10]:       545       557       430       396       470       445       468       484       545       547       594       611       620       623       681       663 
total reads: 97627
bank skew: 1012/363 = 2.79
chip skew: 9162/8679 = 1.06
average mf latency per bank:
dram[0]:      15188     14772     17736     16539     18156     18954     17747     18608     17574     15770     18509     17730     12462     12874     13253     13472
dram[1]:      14268     14738     16770     16385     19019     17778     18227     17892     16719     16210     21886     19302     14121     13370     13547     13194
dram[2]:      14958     14229     18034     17036     19790     18446     17845     18996     15945     16377     19008     18822     13171     12949     13456     13253
dram[3]:      14936     15343     17372     16172     18900     20467     18899     18624     15985     15984     20948     21184     13622     13272     13554     13066
dram[4]:      14790     16028     17168     16659     19243     16448     18118     18571     15755     15647     19100     20583     13343     13506     12569     12656
dram[5]:      15428     15542     17097     17851     17263     18335     16816     18394     15585     15022     21155     19592     12659     13163     12883     12264
dram[6]:      15256     15067     17590     16707     20924     21182     18144     17441     14594     14530     16996     17875     14207     13291     12514     13169
dram[7]:      16167     15364     19226     17893     19771     21224     19027     17653     15950     14736     18533     17530     12975     13304     12950     13481
dram[8]:      15952     15667     17397     17718     20799     21397     17779     17387     15647     14619     17817     17675     14558     13478     13260     12886
dram[9]:      15151     15469     18375     18210     20289     20407     17425     18833     16191     14900     18441     17535     12322     12719     13875     13877
dram[10]:      15251     14772     17638     18061     23280     22696     17935     16731     14573     15584     18960     17142     13346     12875     13432     13334
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    217995    218001    218853    218726    218446    218448    216296    216302
dram[1]:     220984    214987    216006    213263    220223    219328    226017    226021    218039    218039    248804    218853    218449    218467    216297    216303
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    218087    218128    218521    215954    215697    211110    210720    230279
dram[3]:     257915    215016    214942    212896    222099    220307    225956    216679    218072    218077    217754    217755    210174    218448    210661    210672
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    218071    217567    218676    218677    218450    210822    214152    210779
dram[5]:     214743    218273    215974    215975    218603    217484    225664    225665    217568    217602    212976    218677    210824    215587    210536    210781
dram[6]:     218269    214748    215975    216018    223028    220746    225981    225986    217604    218011    214245    218382    218465    218465    210538    210540
dram[7]:     217743    218411    212930    214911    219026    213655    226032    226035    218013    218013    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    218015    218017    218530    218725    210196    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    217579    230458    217784    212932    218444    218445    210806    210593
dram[10]:     214802    220479    214901    258751    218603    222057    218307    225963    217581    216802    218725    218852    218445    215697    216294    210645
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12621452 n_act=14392 n_pre=14376 n_req=31330 n_rd=90016 n_write=20950 bw_util=0.01739
n_activity=540371 dram_eff=0.4107
bk0: 5740a 12669470i bk1: 5712a 12666166i bk2: 5368a 12676119i bk3: 5368a 12675671i bk4: 5528a 12668697i bk5: 5552a 12666897i bk6: 5472a 12672991i bk7: 5396a 12670712i bk8: 5244a 12669777i bk9: 5424a 12668299i bk10: 5296a 12673757i bk11: 5448a 12671122i bk12: 6192a 12660564i bk13: 6144a 12658755i bk14: 6000a 12661069i bk15: 6132a 12657765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12621099 n_act=14497 n_pre=14481 n_req=31366 n_rd=89988 n_write=21121 bw_util=0.01741
n_activity=537242 dram_eff=0.4136
bk0: 5904a 12662057i bk1: 5908a 12663957i bk2: 5344a 12675902i bk3: 5436a 12667952i bk4: 5420a 12674229i bk5: 5496a 12661750i bk6: 5308a 12678662i bk7: 5480a 12670198i bk8: 5440a 12670309i bk9: 5380a 12668408i bk10: 5344a 12670236i bk11: 5564a 12662828i bk12: 5756a 12668159i bk13: 5920a 12664172i bk14: 6112a 12663393i bk15: 6176a 12659644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12620671 n_act=14447 n_pre=14431 n_req=31564 n_rd=90504 n_write=21133 bw_util=0.0175
n_activity=541427 dram_eff=0.4124
bk0: 5852a 12668310i bk1: 5752a 12662419i bk2: 5324a 12678804i bk3: 5436a 12673517i bk4: 5548a 12671869i bk5: 5544a 12668533i bk6: 5404a 12667828i bk7: 5584a 12670288i bk8: 5332a 12668444i bk9: 5432a 12668350i bk10: 5488a 12671117i bk11: 5620a 12666550i bk12: 5840a 12664011i bk13: 6216a 12657763i bk14: 6036a 12659412i bk15: 6096a 12660198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12621477 n_act=14450 n_pre=14434 n_req=31322 n_rd=89908 n_write=20917 bw_util=0.01737
n_activity=539723 dram_eff=0.4107
bk0: 5796a 12670203i bk1: 5648a 12670406i bk2: 5468a 12671065i bk3: 5436a 12670811i bk4: 5520a 12669944i bk5: 5480a 12667560i bk6: 5412a 12668668i bk7: 5380a 12669526i bk8: 5388a 12666422i bk9: 5280a 12672530i bk10: 5564a 12668787i bk11: 5448a 12670631i bk12: 6004a 12660328i bk13: 6016a 12663115i bk14: 6028a 12661449i bk15: 6040a 12657077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328931
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12620934 n_act=14558 n_pre=14542 n_req=31415 n_rd=90080 n_write=21072 bw_util=0.01742
n_activity=540379 dram_eff=0.4114
bk0: 5868a 12668296i bk1: 5660a 12665986i bk2: 5404a 12675152i bk3: 5516a 12675943i bk4: 5444a 12666972i bk5: 5492a 12666479i bk6: 5424a 12671122i bk7: 5396a 12670653i bk8: 5408a 12668813i bk9: 5260a 12670446i bk10: 5540a 12667669i bk11: 5552a 12667579i bk12: 6036a 12660709i bk13: 5916a 12663396i bk14: 6072a 12664524i bk15: 6092a 12659054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12621017 n_act=14455 n_pre=14439 n_req=31460 n_rd=90068 n_write=21207 bw_util=0.01744
n_activity=539420 dram_eff=0.4126
bk0: 5724a 12668701i bk1: 5764a 12665537i bk2: 5432a 12673242i bk3: 5384a 12671460i bk4: 5488a 12667769i bk5: 5472a 12670473i bk6: 5536a 12668362i bk7: 5576a 12669800i bk8: 5332a 12670701i bk9: 5228a 12673626i bk10: 5404a 12670255i bk11: 5548a 12666541i bk12: 5932a 12663420i bk13: 6032a 12663329i bk14: 6052a 12660820i bk15: 6164a 12660495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333298
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12619704 n_act=14625 n_pre=14609 n_req=31691 n_rd=90936 n_write=21312 bw_util=0.01759
n_activity=544481 dram_eff=0.4123
bk0: 5904a 12665857i bk1: 5840a 12664859i bk2: 5492a 12672443i bk3: 5520a 12667739i bk4: 5356a 12667677i bk5: 5432a 12664479i bk6: 5576a 12672029i bk7: 5640a 12665572i bk8: 5420a 12669108i bk9: 5340a 12671485i bk10: 5584a 12664968i bk11: 5608a 12666865i bk12: 5948a 12666001i bk13: 6068a 12660783i bk14: 6128a 12660149i bk15: 6080a 12658167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342209
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12621433 n_act=14388 n_pre=14372 n_req=31340 n_rd=90148 n_write=20845 bw_util=0.0174
n_activity=540796 dram_eff=0.4105
bk0: 5644a 12673150i bk1: 5772a 12666754i bk2: 5496a 12674924i bk3: 5396a 12672269i bk4: 5644a 12668531i bk5: 5596a 12666088i bk6: 5372a 12673479i bk7: 5428a 12677927i bk8: 5352a 12671112i bk9: 5400a 12667710i bk10: 5472a 12669865i bk11: 5556a 12668384i bk12: 5960a 12666252i bk13: 5920a 12664790i bk14: 6120a 12661430i bk15: 6020a 12663019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12620686 n_act=14495 n_pre=14479 n_req=31741 n_rd=90316 n_write=21210 bw_util=0.01748
n_activity=542532 dram_eff=0.4111
bk0: 5676a 12671847i bk1: 5756a 12672881i bk2: 5428a 12675463i bk3: 5548a 12673025i bk4: 5544a 12668837i bk5: 5400a 12672658i bk6: 5424a 12674420i bk7: 5560a 12668717i bk8: 5440a 12668429i bk9: 5352a 12668711i bk10: 5572a 12666012i bk11: 5368a 12668274i bk12: 6112a 12662983i bk13: 5972a 12664333i bk14: 6084a 12665051i bk15: 6080a 12661617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12622055 n_act=14336 n_pre=14320 n_req=31134 n_rd=89696 n_write=20779 bw_util=0.01731
n_activity=540582 dram_eff=0.4087
bk0: 5676a 12671821i bk1: 5756a 12669597i bk2: 5256a 12679997i bk3: 5120a 12678060i bk4: 5564a 12668872i bk5: 5556a 12665607i bk6: 5576a 12672187i bk7: 5448a 12671136i bk8: 5296a 12672433i bk9: 5420a 12667068i bk10: 5484a 12672803i bk11: 5388a 12670925i bk12: 5928a 12664405i bk13: 6012a 12665746i bk14: 6092a 12662140i bk15: 6124a 12659468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322202
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12761186 n_nop=12622089 n_act=14351 n_pre=14335 n_req=31112 n_rd=89732 n_write=20679 bw_util=0.0173
n_activity=538074 dram_eff=0.4104
bk0: 5704a 12667224i bk1: 5724a 12671476i bk2: 5372a 12674896i bk3: 5424a 12673278i bk4: 5500a 12664314i bk5: 5388a 12671534i bk6: 5504a 12669594i bk7: 5612a 12667877i bk8: 5332a 12673093i bk9: 5396a 12666137i bk10: 5440a 12672431i bk11: 5364a 12670863i bk12: 5880a 12665132i bk13: 5972a 12666044i bk14: 6064a 12662372i bk15: 6056a 12655784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11210, Miss_rate = 0.055, Pending_hits = 1769, Reservation_fails = 6
L2_cache_bank[1]: Access = 205937, Miss = 11294, Miss_rate = 0.055, Pending_hits = 1751, Reservation_fails = 6
L2_cache_bank[2]: Access = 205029, Miss = 11157, Miss_rate = 0.054, Pending_hits = 1728, Reservation_fails = 13
L2_cache_bank[3]: Access = 205636, Miss = 11340, Miss_rate = 0.055, Pending_hits = 1758, Reservation_fails = 21
L2_cache_bank[4]: Access = 205010, Miss = 11206, Miss_rate = 0.055, Pending_hits = 1744, Reservation_fails = 16
L2_cache_bank[5]: Access = 206107, Miss = 11420, Miss_rate = 0.055, Pending_hits = 1789, Reservation_fails = 20
L2_cache_bank[6]: Access = 206240, Miss = 11295, Miss_rate = 0.055, Pending_hits = 1762, Reservation_fails = 16
L2_cache_bank[7]: Access = 205089, Miss = 11182, Miss_rate = 0.055, Pending_hits = 1744, Reservation_fails = 17
L2_cache_bank[8]: Access = 205876, Miss = 11299, Miss_rate = 0.055, Pending_hits = 1796, Reservation_fails = 12
L2_cache_bank[9]: Access = 205691, Miss = 11221, Miss_rate = 0.055, Pending_hits = 1750, Reservation_fails = 17
L2_cache_bank[10]: Access = 205863, Miss = 11225, Miss_rate = 0.055, Pending_hits = 1716, Reservation_fails = 15
L2_cache_bank[11]: Access = 205901, Miss = 11292, Miss_rate = 0.055, Pending_hits = 1800, Reservation_fails = 16
L2_cache_bank[12]: Access = 206031, Miss = 11352, Miss_rate = 0.055, Pending_hits = 1787, Reservation_fails = 21
L2_cache_bank[13]: Access = 206398, Miss = 11382, Miss_rate = 0.055, Pending_hits = 1777, Reservation_fails = 21
L2_cache_bank[14]: Access = 205748, Miss = 11265, Miss_rate = 0.055, Pending_hits = 1760, Reservation_fails = 5
L2_cache_bank[15]: Access = 206195, Miss = 11272, Miss_rate = 0.055, Pending_hits = 1761, Reservation_fails = 10
L2_cache_bank[16]: Access = 240327, Miss = 11320, Miss_rate = 0.047, Pending_hits = 2089, Reservation_fails = 9
L2_cache_bank[17]: Access = 205364, Miss = 11259, Miss_rate = 0.055, Pending_hits = 1764, Reservation_fails = 16
L2_cache_bank[18]: Access = 204106, Miss = 11218, Miss_rate = 0.055, Pending_hits = 1722, Reservation_fails = 17
L2_cache_bank[19]: Access = 203935, Miss = 11206, Miss_rate = 0.055, Pending_hits = 1719, Reservation_fails = 11
L2_cache_bank[20]: Access = 203542, Miss = 11199, Miss_rate = 0.055, Pending_hits = 1760, Reservation_fails = 14
L2_cache_bank[21]: Access = 204790, Miss = 11234, Miss_rate = 0.055, Pending_hits = 1717, Reservation_fails = 7
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 247848
L2_total_cache_miss_rate = 0.0544
L2_total_cache_pending_hits = 38963
L2_total_cache_reservation_fails = 306
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3154544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 202777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1112008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9847
	minimum = 6
	maximum = 826
Network latency average = 35.1685
	minimum = 6
	maximum = 576
Slowest packet = 9050648
Flit latency average = 42.9671
	minimum = 6
	maximum = 575
Slowest flit = 15631675
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0258373
	minimum = 0.0212952 (at node 14)
	maximum = 0.140457 (at node 44)
Accepted packet rate average = 0.0258373
	minimum = 0.0212952 (at node 14)
	maximum = 0.140457 (at node 44)
Injected flit rate average = 0.038756
	minimum = 0.031658 (at node 37)
	maximum = 0.148585 (at node 44)
Accepted flit rate average= 0.038756
	minimum = 0.0276049 (at node 14)
	maximum = 0.272785 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.035 (18 samples)
	minimum = 6 (18 samples)
	maximum = 463.389 (18 samples)
Network latency average = 20.4329 (18 samples)
	minimum = 6 (18 samples)
	maximum = 338 (18 samples)
Flit latency average = 21.9422 (18 samples)
	minimum = 6 (18 samples)
	maximum = 337.222 (18 samples)
Fragmentation average = 0.00555503 (18 samples)
	minimum = 0 (18 samples)
	maximum = 91.3333 (18 samples)
Injected packet rate average = 0.0207895 (18 samples)
	minimum = 0.0171792 (18 samples)
	maximum = 0.0625524 (18 samples)
Accepted packet rate average = 0.0207895 (18 samples)
	minimum = 0.0171792 (18 samples)
	maximum = 0.0625524 (18 samples)
Injected flit rate average = 0.0322156 (18 samples)
	minimum = 0.020977 (18 samples)
	maximum = 0.0807678 (18 samples)
Accepted flit rate average = 0.0322156 (18 samples)
	minimum = 0.0238724 (18 samples)
	maximum = 0.116056 (18 samples)
Injected packet size average = 1.54961 (18 samples)
Accepted packet size average = 1.54961 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 37 sec (7237 sec)
gpgpu_simulation_rate = 16005 (inst/sec)
gpgpu_simulation_rate = 1508 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 1011909
gpu_sim_insn = 5569050
gpu_ipc =       5.5035
gpu_tot_sim_cycle = 12153434
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       9.9889
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 2551198
gpu_stall_icnt2sh    = 8601955
partiton_reqs_in_parallel = 22261997
partiton_reqs_in_parallel_total    = 148643605
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.0623
partiton_reqs_in_parallel_util = 22261997
partiton_reqs_in_parallel_util_total    = 148643605
gpu_sim_cycle_parition_util = 1011909
gpu_tot_sim_cycle_parition_util    = 6868523
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6873
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       8.9864 GB/Sec
L2_BW_total  =      36.2600 GB/Sec
gpu_total_sim_rate=15080

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6472, 6347, 7032, 6988, 6743, 6718, 6947, 6566, 6502, 6501, 6558, 6758, 6488, 6092, 6848, 6322, 6573, 6503, 6376, 6379, 6605, 6098, 6552, 6069, 6980, 6223, 6652, 6728, 6343, 6018, 6442, 6802, 6397, 6556, 6676, 6069, 5940, 6199, 6124, 6407, 6619, 5980, 6130, 6464, 6991, 6385, 6258, 6247, 5278, 4643, 4979, 4744, 4654, 4888, 4999, 5189, 4665, 4749, 4580, 4826, 4474, 5002, 4535, 4521, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 10718803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10627417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 86500
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11964424	W0_Idle:192102275	W0_Scoreboard:223681822	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1855 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1266 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 12034836 
mrq_lat_table:194088 	4864 	6717 	41312 	25073 	14471 	16061 	22052 	26086 	12161 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3648016 	839893 	54399 	26683 	9564 	7081 	14829 	12067 	8222 	12376 	16044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1709132 	258108 	1161954 	585310 	388067 	393892 	57278 	9329 	8097 	7921 	6971 	14980 	11711 	8172 	12429 	15987 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1126124 	861040 	1250396 	208216 	29961 	2971 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	708838 	447759 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9193 	501 	271 	117 	240 	311 	593 	636 	245 	107 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        57        22        21        16        16        16        16        39        40        49        47        51        55        61        61 
dram[1]:        58        55        22        24        16        16        17        16        36        31        47        52        52        42        56        61 
dram[2]:        56        56        20        24        16        16        16        16        33        38        48        53        52        51        54        59 
dram[3]:        52        55        24        22        17        16        16        16        34        34        68        74        54        53        57        56 
dram[4]:        54        39        26        24        16        16        16        16        29        36        50        62        52        50        53        52 
dram[5]:        54        51        21        25        16        16        16        16        33        30        76        59        51        52        54        44 
dram[6]:        46        50        20        23        16        16        17        16        37        36        50        51        50        52        37        56 
dram[7]:        52        54        22        22        16        16        16        16        37        37        48        50        42        49        54        56 
dram[8]:        51        52        21        23        15        16        17        16        35        30        49        50        93        49        59        60 
dram[9]:        53        50        24        21        15        15        16        16        37        38        49        50        55        49        58        57 
dram[10]:        48        48        23        19        17        16        16        16        38        39        48        46        48        47        55        59 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.211679  2.219769  2.137143  2.159812  2.087958  2.118971  2.117453  2.101657  2.185311  2.145745  2.154013  2.123203  2.109107  2.160748  2.193359  2.183019 
dram[1]:  2.184965  2.126357  2.036105  2.066667  2.086339  2.122162  2.122426  2.055848  2.187432  2.088727  2.181230  2.241164  2.179592  2.135693  2.215385  2.161290 
dram[2]:  2.193516  2.294372  2.047884  2.067172  2.120043  2.073718  2.111359  2.142082  2.194690  2.140389  2.210359  2.151961  2.164194  2.180205  2.177419  2.217054 
dram[3]:  2.170958  2.143309  2.005241  2.011506  2.071505  2.147091  2.119867  2.119021  2.173448  2.159371  2.207392  2.234157  2.210010  2.099624  2.181377  2.242394 
dram[4]:  2.187182  2.112603  2.053261  2.036247  2.132304  2.046365  2.089936  2.062092  2.179872  2.228999  2.115914  2.148259  2.195777  2.164397  2.174542  2.169363 
dram[5]:  2.210245  2.178350  2.016146  2.100228  2.046777  2.067021  2.130761  2.091489  2.227478  2.260258  2.204969  2.233060  2.165209  2.147727  2.145972  2.200943 
dram[6]:  2.209016  2.157042  2.041314  2.078495  2.073593  2.078749  2.126882  2.206557  2.172853  2.141928  2.136229  2.178715  2.157073  2.157443  2.116153  2.177251 
dram[7]:  2.166667  2.144456  2.064693  2.094235  2.085174  2.166848  2.066813  2.170068  2.141469  2.178687  2.151795  2.213265  2.221998  2.184369  2.178030  2.214634 
dram[8]:  2.120959  2.228877  2.031974  2.041489  2.079281  2.155056  2.163494  2.112299  2.148707  2.140370  2.158000  2.160209  2.473635  2.185366  2.210784  2.187084 
dram[9]:  2.212513  2.231016  2.062069  2.094317  1.990099  2.135135  2.111111  2.084599  2.196885  2.135307  2.139487  2.195865  2.144109  2.219941  2.196753  2.189671 
dram[10]:  2.264544  2.194589  2.077692  2.128920  2.072805  2.061404  2.046924  2.068206  2.158009  2.208426  2.194888  2.161017  2.200599  2.173228  2.135859  2.146919 
average row locality = 363228/169140 = 2.147499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1534      1517      1421      1431      1471      1482      1451      1441      1391      1423      1401      1445      1643      1621      1585      1623 
dram[1]:      1574      1560      1430      1429      1448      1454      1412      1457      1437      1421      1422      1471      1527      1559      1609      1638 
dram[2]:      1559      1533      1419      1438      1472      1457      1446      1482      1406      1425      1441      1490      1567      1640      1613      1599 
dram[3]:      1548      1493      1455      1444      1454      1456      1440      1426      1439      1394      1471      1431      1586      1572      1602      1598 
dram[4]:      1566      1494      1432      1468      1444      1459      1457      1418      1429      1396      1471      1464      1600      1570      1607      1607 
dram[5]:      1516      1511      1432      1414      1463      1462      1471      1479      1414      1374      1441      1466      1580      1599      1603      1633 
dram[6]:      1566      1565      1473      1472      1432      1442      1479      1510      1447      1425      1486      1488      1572      1607      1619      1607 
dram[7]:      1497      1530      1435      1448      1487      1490      1414      1454      1425      1437      1449      1468      1567      1545      1611      1596 
dram[8]:      1507      1529      1423      1470      1467      1429      1452      1474      1447      1412      1460      1423      1605      1583      1590      1619 
dram[9]:      1519      1516      1399      1361      1479      1475      1488      1449      1409      1435      1455      1426      1563      1602      1618      1620 
dram[10]:      1504      1536      1431      1431      1452      1425      1477      1472      1426      1425      1447      1410      1565      1571      1611      1594 
total reads: 262788
bank skew: 1643/1361 = 1.21
chip skew: 24190/23777 = 1.02
number of total write accesses:
dram[0]:       587       594       449       407       523       495       478       461       543       594       585       623       696       691       661       691 
dram[1]:       635       594       431       462       461       509       443       494       582       580       600       685       609       613       695       707 
dram[2]:       606       587       420       470       506       484       450       493       578       557       650       705       621       695       682       689 
dram[3]:       560       541       458       479       487       500       470       479       591       530       679       649       666       662       647       687 
dram[4]:       584       551       457       442       490       483       495       475       607       541       683       695       688       655       648       673 
dram[5]:       555       602       441       430       506       481       517       487       564       554       689       709       648       669       661       700 
dram[6]:       590       564       454       461       484       485       499       509       602       552       678       682       639       654       713       690 
dram[7]:       557       578       448       441       496       497       473       460       558       587       649       701       635       635       689       674 
dram[8]:       527       555       420       449       500       489       480       501       547       555       698       640      1022       657       665       684 
dram[9]:       532       570       395       371       531       500       507       473       566       585       631       592       639       669       682       712 
dram[10]:       559       573       441       402       484       455       486       499       568       567       614       630       640       637       700       671 
total reads: 100440
bank skew: 1022/371 = 2.75
chip skew: 9389/8926 = 1.05
average mf latency per bank:
dram[0]:      14903     14807     17993     16595     17871     18596     17443     18064     17551     15668     18183     17615     12301     12804     13685     13587
dram[1]:      14371     14986     17244     16744     18936     17346     17888     17386     16573     16114     21206     19152     14048     13175     13658     13449
dram[2]:      15072     14492     18228     17212     19206     18351     17615     18587     16002     16258     18648     18764     13096     12981     13680     13254
dram[3]:      14993     15385     17705     16596     18701     19992     18266     18385     15608     15803     20515     20782     13530     13188     13800     13097
dram[4]:      14781     16357     17286     16713     18945     16493     17784     18320     15175     15386     18756     20584     13117     13958     12414     12779
dram[5]:      15384     15702     17762     17936     16971     17678     16486     18124     15266     14911     20801     19053     12622     13058     13275     12359
dram[6]:      15471     15202     17876     16732     20257     20899     17954     16992     14575     14267     16761     17820     14143     13230     12841     13294
dram[7]:      16193     15634     19313     17427     19348     20753     18983     17422     15597     14384     18409     17090     13046     13413     12896     13782
dram[8]:      16134     16016     17327     17917     20441     20928     17386     16987     15245     14835     17680     17313     14424     13785     13402     13319
dram[9]:      15165     15452     18218     18135     20195     19826     17178     18547     16111     14656     18250     17354     12129     12760     13708     14207
dram[10]:      15037     15043     17493     18098     22473     22069     17778     16776     14756     15536     18454     17046     13007     12727     13514     13319
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    217995    218001    218853    218726    218446    218448    216296    216302
dram[1]:     220984    214987    216006    213263    220223    219328    226017    226021    218039    218039    248804    218853    218449    218467    216297    216303
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    218087    218128    218521    215954    215697    211110    210720    230279
dram[3]:     257915    215016    214942    212896    222099    220307    225956    216679    218072    218077    217754    217755    210174    218448    210661    210672
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    218071    217567    218676    218677    218450    210822    214152    210779
dram[5]:     214743    218273    215974    215975    218603    217484    225664    225665    217568    217602    212976    218677    210824    215587    210536    210781
dram[6]:     218269    214748    215975    216018    223028    220746    225981    225986    217604    218011    214245    218382    218465    218465    210538    210540
dram[7]:     217743    218411    212930    214911    219026    213655    226032    226035    218013    218013    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    218015    218017    218530    218725    210196    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    217579    230458    217784    212932    218444    218445    210806    210593
dram[10]:     214802    220479    214901    258751    218603    222057    218307    225963    217581    216802    218725    218852    218445    215697    216294    210645
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14492039 n_act=15325 n_pre=15309 n_req=32958 n_rd=95520 n_write=21958 bw_util=0.01605
n_activity=568830 dram_eff=0.4131
bk0: 6136a 14544049i bk1: 6068a 14541229i bk2: 5684a 14550280i bk3: 5724a 14550684i bk4: 5884a 14541019i bk5: 5928a 14540667i bk6: 5804a 14546737i bk7: 5764a 14543932i bk8: 5564a 14544006i bk9: 5692a 14542527i bk10: 5604a 14548760i bk11: 5780a 14544937i bk12: 6572a 14534888i bk13: 6484a 14532732i bk14: 6340a 14535745i bk15: 6492a 14532502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14491914 n_act=15408 n_pre=15392 n_req=32948 n_rd=95392 n_write=22045 bw_util=0.01604
n_activity=564984 dram_eff=0.4157
bk0: 6296a 14536924i bk1: 6240a 14539077i bk2: 5720a 14549488i bk3: 5716a 14542765i bk4: 5792a 14547966i bk5: 5816a 14534559i bk6: 5648a 14552914i bk7: 5828a 14544403i bk8: 5748a 14544423i bk9: 5684a 14543148i bk10: 5688a 14543494i bk11: 5884a 14537454i bk12: 6108a 14542526i bk13: 6236a 14538776i bk14: 6436a 14537129i bk15: 6552a 14534250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14491299 n_act=15385 n_pre=15369 n_req=33180 n_rd=95948 n_write=22150 bw_util=0.01613
n_activity=569922 dram_eff=0.4144
bk0: 6236a 14542586i bk1: 6132a 14537491i bk2: 5676a 14553284i bk3: 5752a 14548501i bk4: 5888a 14544828i bk5: 5828a 14543654i bk6: 5784a 14542306i bk7: 5928a 14544470i bk8: 5624a 14542294i bk9: 5700a 14542734i bk10: 5764a 14545768i bk11: 5960a 14539803i bk12: 6268a 14538000i bk13: 6560a 14532748i bk14: 6452a 14533047i bk15: 6396a 14535322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289933
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14492372 n_act=15341 n_pre=15325 n_req=32894 n_rd=95236 n_write=21877 bw_util=0.016
n_activity=567109 dram_eff=0.413
bk0: 6192a 14544217i bk1: 5972a 14545042i bk2: 5820a 14546349i bk3: 5776a 14545398i bk4: 5816a 14545271i bk5: 5824a 14541070i bk6: 5760a 14542972i bk7: 5704a 14542562i bk8: 5756a 14539116i bk9: 5576a 14546212i bk10: 5884a 14542657i bk11: 5724a 14544800i bk12: 6344a 14534954i bk13: 6288a 14537842i bk14: 6408a 14535756i bk15: 6392a 14531302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29176
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14491477 n_act=15501 n_pre=15485 n_req=33049 n_rd=95528 n_write=22160 bw_util=0.01608
n_activity=569436 dram_eff=0.4133
bk0: 6264a 14543080i bk1: 5976a 14540907i bk2: 5728a 14549570i bk3: 5872a 14549768i bk4: 5776a 14540147i bk5: 5836a 14540100i bk6: 5828a 14544759i bk7: 5672a 14545165i bk8: 5716a 14543179i bk9: 5584a 14544912i bk10: 5884a 14540300i bk11: 5856a 14540982i bk12: 6400a 14534147i bk13: 6280a 14537468i bk14: 6428a 14538119i bk15: 6428a 14533285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285313
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14491708 n_act=15370 n_pre=15354 n_req=33071 n_rd=95432 n_write=22287 bw_util=0.01608
n_activity=566345 dram_eff=0.4157
bk0: 6064a 14542042i bk1: 6044a 14540186i bk2: 5728a 14545943i bk3: 5656a 14545546i bk4: 5852a 14541688i bk5: 5848a 14542789i bk6: 5884a 14541272i bk7: 5916a 14543645i bk8: 5656a 14543530i bk9: 5496a 14546887i bk10: 5764a 14543259i bk11: 5864a 14539906i bk12: 6320a 14535079i bk13: 6396a 14536326i bk14: 6412a 14533397i bk15: 6532a 14533802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14489623 n_act=15638 n_pre=15622 n_req=33446 n_rd=96760 n_write=22508 bw_util=0.01629
n_activity=574944 dram_eff=0.4149
bk0: 6264a 14540115i bk1: 6260a 14539355i bk2: 5892a 14545817i bk3: 5888a 14541930i bk4: 5728a 14540772i bk5: 5768a 14538058i bk6: 5916a 14544939i bk7: 6040a 14538604i bk8: 5788a 14542230i bk9: 5700a 14544436i bk10: 5944a 14536863i bk11: 5952a 14540971i bk12: 6288a 14538297i bk13: 6428a 14533715i bk14: 6476a 14534680i bk15: 6428a 14531639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304282
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14492234 n_act=15288 n_pre=15272 n_req=32931 n_rd=95412 n_write=21945 bw_util=0.01603
n_activity=568816 dram_eff=0.4126
bk0: 5988a 14548250i bk1: 6120a 14541567i bk2: 5740a 14549471i bk3: 5792a 14546278i bk4: 5948a 14543295i bk5: 5960a 14539986i bk6: 5656a 14546835i bk7: 5816a 14551168i bk8: 5700a 14544495i bk9: 5748a 14540474i bk10: 5796a 14544923i bk11: 5872a 14541887i bk12: 6268a 14541567i bk13: 6180a 14538761i bk14: 6444a 14536704i bk15: 6384a 14536331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286025
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14491755 n_act=15367 n_pre=15351 n_req=33279 n_rd=95560 n_write=22118 bw_util=0.01608
n_activity=569500 dram_eff=0.4133
bk0: 6028a 14546863i bk1: 6116a 14547877i bk2: 5692a 14551162i bk3: 5880a 14547333i bk4: 5868a 14543148i bk5: 5716a 14547345i bk6: 5808a 14549098i bk7: 5896a 14542296i bk8: 5788a 14542812i bk9: 5648a 14542151i bk10: 5840a 14541505i bk11: 5692a 14542890i bk12: 6420a 14538147i bk13: 6332a 14538642i bk14: 6360a 14540573i bk15: 6476a 14535836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283316
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14492628 n_act=15262 n_pre=15246 n_req=32769 n_rd=95256 n_write=21759 bw_util=0.01599
n_activity=569128 dram_eff=0.4112
bk0: 6076a 14546796i bk1: 6064a 14544621i bk2: 5596a 14554593i bk3: 5444a 14552423i bk4: 5916a 14541905i bk5: 5900a 14538971i bk6: 5952a 14546279i bk7: 5796a 14544750i bk8: 5636a 14545762i bk9: 5740a 14540878i bk10: 5820a 14546082i bk11: 5704a 14543728i bk12: 6252a 14539037i bk13: 6408a 14538900i bk14: 6472a 14536298i bk15: 6480a 14533627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285907
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14640151 n_nop=14492883 n_act=15256 n_pre=15240 n_req=32703 n_rd=95108 n_write=21664 bw_util=0.01595
n_activity=565664 dram_eff=0.4129
bk0: 6016a 14541273i bk1: 6144a 14545073i bk2: 5724a 14549054i bk3: 5724a 14548484i bk4: 5808a 14538825i bk5: 5700a 14545860i bk6: 5908a 14543265i bk7: 5888a 14541977i bk8: 5704a 14546376i bk9: 5700a 14540255i bk10: 5788a 14545471i bk11: 5640a 14544842i bk12: 6260a 14538718i bk13: 6284a 14539952i bk14: 6444a 14535395i bk15: 6376a 14530735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11897, Miss_rate = 0.057, Pending_hits = 1781, Reservation_fails = 6
L2_cache_bank[1]: Access = 210322, Miss = 11983, Miss_rate = 0.057, Pending_hits = 1768, Reservation_fails = 6
L2_cache_bank[2]: Access = 209466, Miss = 11859, Miss_rate = 0.057, Pending_hits = 1738, Reservation_fails = 13
L2_cache_bank[3]: Access = 209934, Miss = 11989, Miss_rate = 0.057, Pending_hits = 1766, Reservation_fails = 21
L2_cache_bank[4]: Access = 209540, Miss = 11923, Miss_rate = 0.057, Pending_hits = 1752, Reservation_fails = 16
L2_cache_bank[5]: Access = 210392, Miss = 12064, Miss_rate = 0.057, Pending_hits = 1796, Reservation_fails = 20
L2_cache_bank[6]: Access = 210689, Miss = 11995, Miss_rate = 0.057, Pending_hits = 1769, Reservation_fails = 16
L2_cache_bank[7]: Access = 209302, Miss = 11814, Miss_rate = 0.056, Pending_hits = 1752, Reservation_fails = 17
L2_cache_bank[8]: Access = 210327, Miss = 12006, Miss_rate = 0.057, Pending_hits = 1800, Reservation_fails = 12
L2_cache_bank[9]: Access = 209957, Miss = 11876, Miss_rate = 0.057, Pending_hits = 1759, Reservation_fails = 17
L2_cache_bank[10]: Access = 210261, Miss = 11920, Miss_rate = 0.057, Pending_hits = 1720, Reservation_fails = 15
L2_cache_bank[11]: Access = 210055, Miss = 11938, Miss_rate = 0.057, Pending_hits = 1801, Reservation_fails = 16
L2_cache_bank[12]: Access = 210465, Miss = 12074, Miss_rate = 0.057, Pending_hits = 1805, Reservation_fails = 21
L2_cache_bank[13]: Access = 210869, Miss = 12116, Miss_rate = 0.057, Pending_hits = 1782, Reservation_fails = 21
L2_cache_bank[14]: Access = 209940, Miss = 11885, Miss_rate = 0.057, Pending_hits = 1764, Reservation_fails = 5
L2_cache_bank[15]: Access = 210618, Miss = 11968, Miss_rate = 0.057, Pending_hits = 1770, Reservation_fails = 10
L2_cache_bank[16]: Access = 244634, Miss = 11951, Miss_rate = 0.049, Pending_hits = 2090, Reservation_fails = 9
L2_cache_bank[17]: Access = 209736, Miss = 11939, Miss_rate = 0.057, Pending_hits = 1771, Reservation_fails = 16
L2_cache_bank[18]: Access = 208560, Miss = 11930, Miss_rate = 0.057, Pending_hits = 1743, Reservation_fails = 17
L2_cache_bank[19]: Access = 208272, Miss = 11884, Miss_rate = 0.057, Pending_hits = 1719, Reservation_fails = 11
L2_cache_bank[20]: Access = 208064, Miss = 11913, Miss_rate = 0.057, Pending_hits = 1769, Reservation_fails = 14
L2_cache_bank[21]: Access = 209003, Miss = 11864, Miss_rate = 0.057, Pending_hits = 1721, Reservation_fails = 7
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 262788
L2_total_cache_miss_rate = 0.0565
L2_total_cache_pending_hits = 39136
L2_total_cache_reservation_fails = 306
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3230017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.86327
	minimum = 6
	maximum = 60
Network latency average = 7.77849
	minimum = 6
	maximum = 50
Slowest packet = 9121604
Flit latency average = 7.48312
	minimum = 6
	maximum = 49
Slowest flit = 15872786
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00189618
	minimum = 0.00151447 (at node 1)
	maximum = 0.00223835 (at node 32)
Accepted packet rate average = 0.00189618
	minimum = 0.00151447 (at node 1)
	maximum = 0.00223835 (at node 32)
Injected flit rate average = 0.00294313
	minimum = 0.00160094 (at node 1)
	maximum = 0.0045849 (at node 32)
Accepted flit rate average= 0.00294313
	minimum = 0.00217016 (at node 39)
	maximum = 0.00390253 (at node 15)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7101 (19 samples)
	minimum = 6 (19 samples)
	maximum = 442.158 (19 samples)
Network latency average = 19.7669 (19 samples)
	minimum = 6 (19 samples)
	maximum = 322.842 (19 samples)
Flit latency average = 21.1812 (19 samples)
	minimum = 6 (19 samples)
	maximum = 322.053 (19 samples)
Fragmentation average = 0.00526266 (19 samples)
	minimum = 0 (19 samples)
	maximum = 86.5263 (19 samples)
Injected packet rate average = 0.0197951 (19 samples)
	minimum = 0.0163548 (19 samples)
	maximum = 0.059378 (19 samples)
Accepted packet rate average = 0.0197951 (19 samples)
	minimum = 0.0163548 (19 samples)
	maximum = 0.059378 (19 samples)
Injected flit rate average = 0.030675 (19 samples)
	minimum = 0.0199572 (19 samples)
	maximum = 0.0767582 (19 samples)
Accepted flit rate average = 0.030675 (19 samples)
	minimum = 0.0227302 (19 samples)
	maximum = 0.110153 (19 samples)
Injected packet size average = 1.54963 (19 samples)
Accepted packet size average = 1.54963 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 10 sec (8050 sec)
gpgpu_simulation_rate = 15080 (inst/sec)
gpgpu_simulation_rate = 1509 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 30760
gpu_sim_insn = 4446854
gpu_ipc =     144.5661
gpu_tot_sim_cycle = 12406344
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.1437
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 2551198
gpu_stall_icnt2sh    = 8601990
partiton_reqs_in_parallel = 676720
partiton_reqs_in_parallel_total    = 170905602
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.8302
partiton_reqs_in_parallel_util = 676720
partiton_reqs_in_parallel_util_total    = 170905602
gpu_sim_cycle_parition_util = 30760
gpu_tot_sim_cycle_parition_util    = 7880432
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6886
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =      25.2398 GB/Sec
L2_BW_total  =      35.5834 GB/Sec
gpu_total_sim_rate=15571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6577, 6452, 7137, 7093, 6848, 6823, 7052, 6671, 6607, 6606, 6663, 6863, 6593, 6197, 6953, 6427, 6678, 6608, 6481, 6484, 6710, 6203, 6657, 6174, 7085, 6328, 6757, 6833, 6448, 6123, 6547, 6907, 6481, 6640, 6760, 6153, 6024, 6283, 6208, 6491, 6703, 6064, 6214, 6548, 7075, 6469, 6342, 6331, 5362, 4727, 5063, 4828, 4738, 4972, 5083, 5273, 4749, 4833, 4664, 4910, 4558, 5086, 4619, 4605, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 10718803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10627417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 86500
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11983625	W0_Idle:193015700	W0_Scoreboard:224342134	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1855 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1266 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 12406343 
mrq_lat_table:194752 	4925 	6731 	41344 	25096 	14474 	16061 	22052 	26086 	12161 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3654614 	840158 	54399 	26683 	10076 	7641 	15085 	12067 	8222 	12376 	16044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1715747 	258283 	1161954 	585310 	388140 	393892 	57278 	9329 	8097 	8433 	7531 	15236 	11711 	8172 	12429 	15987 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1132928 	862332 	1250471 	208216 	29961 	2971 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	708838 	447779 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9199 	501 	273 	119 	244 	315 	596 	636 	245 	107 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        57        22        21        16        16        16        16        39        40        49        47        51        55        61        61 
dram[1]:        58        55        22        24        16        16        17        16        36        31        47        52        52        42        56        61 
dram[2]:        56        56        20        24        16        16        16        16        33        38        48        53        52        51        54        59 
dram[3]:        52        55        24        22        17        16        16        16        34        34        68        74        54        53        57        56 
dram[4]:        54        39        26        24        16        16        16        16        29        36        50        62        52        50        53        52 
dram[5]:        54        51        21        25        16        16        16        16        33        30        76        59        51        52        54        44 
dram[6]:        46        50        20        23        16        16        17        16        37        36        50        51        50        52        37        56 
dram[7]:        52        54        22        22        16        16        16        16        37        37        48        50        42        49        54        56 
dram[8]:        51        52        21        23        15        16        17        16        35        30        49        50        93        49        59        60 
dram[9]:        53        50        24        21        15        15        16        16        37        38        49        50        55        49        58        57 
dram[10]:        48        48        23        19        17        16        16        16        38        39        48        46        48        47        55        59 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.211679  2.219769  2.137143  2.159812  2.092050  2.124330  2.118421  2.104856  2.185811  2.143160  2.152432  2.123722  2.112511  2.167134  2.195122  2.188501 
dram[1]:  2.184965  2.126357  2.036105  2.066667  2.089520  2.122030  2.124571  2.058947  2.187905  2.089677  2.182403  2.235781  2.186544  2.136542  2.218060  2.165746 
dram[2]:  2.193516  2.294372  2.047884  2.067172  2.130761  2.074707  2.116796  2.145179  2.194046  2.139635  2.212249  2.152792  2.173570  2.182836  2.181991  2.222652 
dram[3]:  2.170958  2.143309  2.005241  2.011506  2.071429  2.148026  2.126526  2.122358  2.172524  2.159014  2.210256  2.233655  2.212745  2.101313  2.187016  2.245098 
dram[4]:  2.187182  2.112603  2.053261  2.036247  2.135463  2.050580  2.096360  2.065360  2.182692  2.230505  2.113392  2.149950  2.199234  2.169096  2.179191  2.171103 
dram[5]:  2.210245  2.178350  2.016146  2.100228  2.054054  2.073326  2.136120  2.094580  2.227834  2.258782  2.204124  2.231795  2.172481  2.152975  2.151515  2.204524 
dram[6]:  2.209016  2.157042  2.041314  2.078495  2.077838  2.080819  2.131042  2.209607  2.175476  2.142241  2.142998  2.179179  2.161479  2.162059  2.120580  2.176749 
dram[7]:  2.166667  2.144456  2.064693  2.094235  2.088328  2.169935  2.071194  2.179138  2.138561  2.181525  2.150615  2.217125  2.224798  2.191383  2.181646  2.224172 
dram[8]:  2.120959  2.228877  2.031974  2.041489  2.083509  2.156004  2.167973  2.120856  2.150376  2.138829  2.156843  2.158664  2.473734  2.189268  2.214496  2.196581 
dram[9]:  2.212513  2.231016  2.062069  2.094317  1.992087  2.137149  2.114165  2.084507  2.197339  2.133684  2.143443  2.195652  2.147860  2.227539  2.201528  2.189493 
dram[10]:  2.264544  2.194589  2.077692  2.128920  2.079229  2.060175  2.051042  2.069182  2.158576  2.209945  2.194062  2.161734  2.196234  2.173058  2.139427  2.147727 
average row locality = 364025/169351 = 2.149530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1534      1517      1421      1431      1477      1487      1454      1446      1397      1426      1405      1452      1649      1627      1588      1628 
dram[1]:      1574      1560      1430      1429      1453      1456      1416      1462      1443      1424      1431      1475      1533      1561      1613      1643 
dram[2]:      1559      1533      1419      1438      1482      1460      1453      1487      1410      1432      1445      1493      1577      1644      1620      1604 
dram[3]:      1548      1493      1455      1444      1456      1459      1446      1429      1447      1397      1476      1434      1590      1575      1608      1601 
dram[4]:      1566      1494      1432      1468      1449      1463      1463      1421      1435      1402      1477      1469      1607      1575      1613      1610 
dram[5]:      1516      1511      1432      1414      1470      1470      1476      1484      1420      1375      1447      1467      1588      1607      1608      1638 
dram[6]:      1566      1565      1473      1472      1438      1446      1485      1515      1455      1434      1495      1493      1580      1612      1625      1612 
dram[7]:      1497      1530      1435      1448      1490      1495      1418      1462      1431      1443      1450      1474      1570      1550      1615      1604 
dram[8]:      1507      1529      1423      1470      1471      1432      1456      1482      1454      1416      1461      1427      1610      1587      1594      1627 
dram[9]:      1519      1516      1399      1361      1483      1479      1493      1451      1415      1440      1461      1428      1568      1609      1623      1622 
dram[10]:      1504      1536      1431      1431      1458      1427      1483      1475      1432      1432      1453      1414      1571      1573      1616      1597 
total reads: 263447
bank skew: 1649/1361 = 1.21
chip skew: 24266/23833 = 1.02
number of total write accesses:
dram[0]:       587       594       449       407       523       495       478       461       544       595       586       625       698       694       662       694 
dram[1]:       635       594       431       462       461       509       443       494       583       580       603       687       612       614       696       709 
dram[2]:       606       587       420       470       506       484       450       493       580       560       650       705       627       696       682       692 
dram[3]:       560       541       458       479       487       500       470       479       593       531       679       650       667       665       649       689 
dram[4]:       584       551       457       442       490       483       495       475       608       543       685       696       689       657       649       674 
dram[5]:       555       602       441       430       506       481       517       487       565       554       691       709       654       673       664       701 
dram[6]:       590       564       454       461       484       485       499       509       603       554       678       684       642       656       714       691 
dram[7]:       557       578       448       441       496       497       473       460       560       588       649       701       637       637       691       678 
dram[8]:       527       555       420       449       500       489       480       501       548       556       698       641      1027       657       667       686 
dram[9]:       532       570       395       371       531       500       507       473       567       587       631       592       640       672       682       712 
dram[10]:       559       573       441       402       484       456       486       499       569       568       616       631       645       637       701       671 
total reads: 100578
bank skew: 1027/371 = 2.77
chip skew: 9401/8938 = 1.05
average mf latency per bank:
dram[0]:      14903     14807     17993     16595     17859     18590     17522     18125     17515     15662     18163     17564     12272     12768     13665     13544
dram[1]:      14371     14986     17244     16744     18930     17370     17961     17446     16536     16110     21107     19122     13999     13166     13633     13413
dram[2]:      15072     14492     18228     17212     19167     18380     17664     18650     15990     16212     18637     18761     13011     12962     13643     13212
dram[3]:      14993     15385     17705     16596     18745     20024     18295     18442     15567     15807     20481     20756     13509     13162     13756     13073
dram[4]:      14781     16357     17286     16713     18960     16522     17814     18377     15168     15370     18701     20541     13080     13923     12380     12761
dram[5]:      15384     15703     17762     17936     16974     17669     16506     18141     15258     14950     20737     19057     12552     12999     13232     12332
dram[6]:      15471     15202     17876     16732     20259     20920     17963     17011     14556     14235     16706     17777     14082     13198     12807     13264
dram[7]:      16193     15634     19313     17427     19365     20748     19002     17409     15586     14385     18414     17056     13030     13384     12866     13715
dram[8]:      16134     16016     17327     17917     20435     20933     17409     16976     15221     14834     17686     17285     14381     13774     13370     13266
dram[9]:      15165     15452     18218     18135     20196     19827     17217     18613     16081     14630     18222     17361     12110     12718     13682     14198
dram[10]:      15037     15043     17493     18098     22446     22077     17808     16833     14731     15500     18407     17029     12956     12729     13483     13305
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    217995    218001    218853    218726    218446    218448    216296    216302
dram[1]:     220984    214987    216006    213263    220223    219328    226017    226021    218039    218039    248804    218853    218449    218467    216297    216303
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    218087    218128    218521    215954    215697    211110    210720    230279
dram[3]:     257915    215016    214942    212896    222099    220307    225956    216679    218072    218077    217754    217755    210174    218448    210661    210672
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    218071    217567    218676    218677    218450    210822    214152    210779
dram[5]:     214743    218273    215974    215975    218603    217484    225664    225665    217568    217602    212976    218677    210824    215587    210536    210781
dram[6]:     218269    214748    215975    216018    223028    220746    225981    225986    217604    218011    214245    218382    218465    218465    210538    210540
dram[7]:     217743    218411    212930    214911    219026    213655    226032    226035    218013    218013    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    218015    218017    218530    218725    210196    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    217579    230458    217784    212932    218444    218445    210806    210593
dram[10]:     214802    220479    214901    258751    218603    222057    218307    225963    217581    216802    218725    218852    218445    215697    216294    210645
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14548820 n_act=15346 n_pre=15330 n_req=33031 n_rd=95756 n_write=22014 bw_util=0.01603
n_activity=570232 dram_eff=0.4131
bk0: 6136a 14601161i bk1: 6068a 14598342i bk2: 5684a 14607394i bk3: 5724a 14607798i bk4: 5908a 14598063i bk5: 5948a 14597716i bk6: 5816a 14603780i bk7: 5784a 14600978i bk8: 5588a 14601007i bk9: 5704a 14599529i bk10: 5620a 14605765i bk11: 5808a 14601872i bk12: 6596a 14591844i bk13: 6508a 14589665i bk14: 6352a 14592796i bk15: 6512a 14589508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14548713 n_act=15430 n_pre=15414 n_req=33016 n_rd=95612 n_write=22097 bw_util=0.01602
n_activity=566334 dram_eff=0.4157
bk0: 6296a 14594037i bk1: 6240a 14596192i bk2: 5720a 14606603i bk3: 5716a 14599881i bk4: 5812a 14605025i bk5: 5824a 14591637i bk6: 5664a 14609978i bk7: 5848a 14601456i bk8: 5772a 14601408i bk9: 5696a 14600216i bk10: 5724a 14600403i bk11: 5900a 14594375i bk12: 6132a 14599496i bk13: 6244a 14595832i bk14: 6452a 14594177i bk15: 6572a 14591238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288147
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14548040 n_act=15404 n_pre=15388 n_req=33264 n_rd=96224 n_write=22210 bw_util=0.01612
n_activity=571510 dram_eff=0.4145
bk0: 6236a 14599698i bk1: 6132a 14594603i bk2: 5676a 14610396i bk3: 5752a 14605614i bk4: 5928a 14601869i bk5: 5840a 14600691i bk6: 5812a 14599350i bk7: 5948a 14601520i bk8: 5640a 14599304i bk9: 5728a 14599625i bk10: 5780a 14602825i bk11: 5972a 14596867i bk12: 6308a 14594797i bk13: 6576a 14589740i bk14: 6480a 14590084i bk15: 6416a 14592303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14549209 n_act=15358 n_pre=15342 n_req=32955 n_rd=95432 n_write=21925 bw_util=0.01597
n_activity=568417 dram_eff=0.4129
bk0: 6192a 14601326i bk1: 5972a 14602154i bk2: 5820a 14603464i bk3: 5776a 14602515i bk4: 5824a 14602351i bk5: 5836a 14598142i bk6: 5784a 14600049i bk7: 5716a 14599657i bk8: 5788a 14596052i bk9: 5588a 14603242i bk10: 5904a 14599706i bk11: 5736a 14601839i bk12: 6360a 14591992i bk13: 6300a 14594839i bk14: 6432a 14592775i bk15: 6404a 14588327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29063
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14548264 n_act=15519 n_pre=15503 n_req=33122 n_rd=95776 n_write=22204 bw_util=0.01605
n_activity=570736 dram_eff=0.4134
bk0: 6264a 14600192i bk1: 5976a 14598019i bk2: 5728a 14606682i bk3: 5872a 14606880i bk4: 5796a 14597201i bk5: 5852a 14597181i bk6: 5852a 14601834i bk7: 5684a 14602256i bk8: 5740a 14600203i bk9: 5608a 14601865i bk10: 5908a 14597242i bk11: 5876a 14598002i bk12: 6428a 14591136i bk13: 6300a 14594443i bk14: 6452a 14595161i bk15: 6440a 14590341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14548457 n_act=15389 n_pre=15373 n_req=33153 n_rd=95692 n_write=22355 bw_util=0.01606
n_activity=567800 dram_eff=0.4158
bk0: 6064a 14599154i bk1: 6044a 14597300i bk2: 5728a 14603058i bk3: 5656a 14602663i bk4: 5880a 14598704i bk5: 5880a 14599766i bk6: 5904a 14598350i bk7: 5936a 14600673i bk8: 5680a 14600529i bk9: 5500a 14603969i bk10: 5788a 14600181i bk11: 5868a 14596986i bk12: 6352a 14592001i bk13: 6428a 14593198i bk14: 6432a 14590379i bk15: 6552a 14590843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297176
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14546338 n_act=15662 n_pre=15646 n_req=33534 n_rd=97064 n_write=22556 bw_util=0.01628
n_activity=576596 dram_eff=0.4149
bk0: 6264a 14597224i bk1: 6260a 14596467i bk2: 5892a 14602933i bk3: 5888a 14599048i bk4: 5752a 14597823i bk5: 5784a 14595108i bk6: 5940a 14601986i bk7: 6060a 14595627i bk8: 5820a 14599177i bk9: 5736a 14601305i bk10: 5980a 14593882i bk11: 5972a 14597945i bk12: 6320a 14595244i bk13: 6448a 14590735i bk14: 6500a 14591716i bk15: 6448a 14588629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30311
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14549035 n_act=15301 n_pre=15285 n_req=33003 n_rd=95648 n_write=21997 bw_util=0.01601
n_activity=570047 dram_eff=0.4128
bk0: 5988a 14605363i bk1: 6120a 14598680i bk2: 5740a 14606584i bk3: 5792a 14603392i bk4: 5960a 14600389i bk5: 5980a 14597026i bk6: 5672a 14603924i bk7: 5848a 14608220i bk8: 5724a 14601402i bk9: 5772a 14597489i bk10: 5800a 14602001i bk11: 5896a 14598927i bk12: 6280a 14598584i bk13: 6200a 14595763i bk14: 6460a 14593723i bk15: 6416a 14593291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284933
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14548572 n_act=15383 n_pre=15367 n_req=33347 n_rd=95784 n_write=22160 bw_util=0.01605
n_activity=570882 dram_eff=0.4132
bk0: 6028a 14603974i bk1: 6116a 14604991i bk2: 5692a 14608279i bk3: 5880a 14604452i bk4: 5884a 14600239i bk5: 5728a 14604411i bk6: 5824a 14606189i bk7: 5928a 14599348i bk8: 5816a 14599804i bk9: 5664a 14599158i bk10: 5844a 14598587i bk11: 5708a 14599890i bk12: 6440a 14595071i bk13: 6348a 14595719i bk14: 6376a 14597577i bk15: 6508a 14592810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282223
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14549471 n_act=15278 n_pre=15262 n_req=32829 n_rd=95468 n_write=21787 bw_util=0.01596
n_activity=570264 dram_eff=0.4112
bk0: 6076a 14603909i bk1: 6064a 14601735i bk2: 5596a 14611707i bk3: 5444a 14609538i bk4: 5932a 14598966i bk5: 5916a 14596022i bk6: 5972a 14603338i bk7: 5804a 14601830i bk8: 5660a 14602752i bk9: 5760a 14597844i bk10: 5844a 14603123i bk11: 5712a 14600803i bk12: 6272a 14596087i bk13: 6436a 14595844i bk14: 6492a 14593375i bk15: 6488a 14590702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284808
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14697266 n_nop=14549674 n_act=15282 n_pre=15266 n_req=32771 n_rd=95332 n_write=21712 bw_util=0.01593
n_activity=567169 dram_eff=0.4127
bk0: 6016a 14598384i bk1: 6144a 14602188i bk2: 5724a 14606172i bk3: 5724a 14605603i bk4: 5832a 14595906i bk5: 5708a 14602879i bk6: 5932a 14600318i bk7: 5900a 14599037i bk8: 5728a 14603374i bk9: 5728a 14597228i bk10: 5812a 14602431i bk11: 5656a 14601873i bk12: 6284a 14595488i bk13: 6292a 14597013i bk14: 6464a 14592429i bk15: 6388a 14587794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11925, Miss_rate = 0.057, Pending_hits = 1834, Reservation_fails = 6
L2_cache_bank[1]: Access = 210694, Miss = 12014, Miss_rate = 0.057, Pending_hits = 1828, Reservation_fails = 6
L2_cache_bank[2]: Access = 209838, Miss = 11893, Miss_rate = 0.057, Pending_hits = 1815, Reservation_fails = 13
L2_cache_bank[3]: Access = 210306, Miss = 12010, Miss_rate = 0.057, Pending_hits = 1809, Reservation_fails = 21
L2_cache_bank[4]: Access = 209912, Miss = 11965, Miss_rate = 0.057, Pending_hits = 1841, Reservation_fails = 16
L2_cache_bank[5]: Access = 210764, Miss = 12091, Miss_rate = 0.057, Pending_hits = 1860, Reservation_fails = 20
L2_cache_bank[6]: Access = 211062, Miss = 12026, Miss_rate = 0.057, Pending_hits = 1839, Reservation_fails = 16
L2_cache_bank[7]: Access = 209674, Miss = 11832, Miss_rate = 0.056, Pending_hits = 1789, Reservation_fails = 17
L2_cache_bank[8]: Access = 210700, Miss = 12042, Miss_rate = 0.057, Pending_hits = 1879, Reservation_fails = 12
L2_cache_bank[9]: Access = 210329, Miss = 11902, Miss_rate = 0.057, Pending_hits = 1806, Reservation_fails = 17
L2_cache_bank[10]: Access = 210637, Miss = 11957, Miss_rate = 0.057, Pending_hits = 1800, Reservation_fails = 15
L2_cache_bank[11]: Access = 210428, Miss = 11966, Miss_rate = 0.057, Pending_hits = 1871, Reservation_fails = 16
L2_cache_bank[12]: Access = 210840, Miss = 12117, Miss_rate = 0.057, Pending_hits = 1893, Reservation_fails = 21
L2_cache_bank[13]: Access = 211242, Miss = 12149, Miss_rate = 0.058, Pending_hits = 1849, Reservation_fails = 21
L2_cache_bank[14]: Access = 210315, Miss = 11906, Miss_rate = 0.057, Pending_hits = 1806, Reservation_fails = 5
L2_cache_bank[15]: Access = 210991, Miss = 12006, Miss_rate = 0.057, Pending_hits = 1841, Reservation_fails = 10
L2_cache_bank[16]: Access = 245010, Miss = 11976, Miss_rate = 0.049, Pending_hits = 2141, Reservation_fails = 9
L2_cache_bank[17]: Access = 210104, Miss = 11970, Miss_rate = 0.057, Pending_hits = 1841, Reservation_fails = 16
L2_cache_bank[18]: Access = 208928, Miss = 11961, Miss_rate = 0.057, Pending_hits = 1807, Reservation_fails = 17
L2_cache_bank[19]: Access = 208640, Miss = 11906, Miss_rate = 0.057, Pending_hits = 1761, Reservation_fails = 11
L2_cache_bank[20]: Access = 208436, Miss = 11948, Miss_rate = 0.057, Pending_hits = 1846, Reservation_fails = 14
L2_cache_bank[21]: Access = 209375, Miss = 11885, Miss_rate = 0.057, Pending_hits = 1765, Reservation_fails = 7
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 263447
L2_total_cache_miss_rate = 0.0566
L2_total_cache_pending_hits = 40521
L2_total_cache_reservation_fails = 306
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3236146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52619
	minimum = 6
	maximum = 46
Network latency average = 8.34495
	minimum = 6
	maximum = 35
Slowest packet = 9300007
Flit latency average = 8.19977
	minimum = 6
	maximum = 34
Slowest flit = 16031451
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00532592
	minimum = 0.00442147 (at node 17)
	maximum = 0.00611203 (at node 38)
Accepted packet rate average = 0.00532592
	minimum = 0.00442147 (at node 17)
	maximum = 0.00611203 (at node 38)
Injected flit rate average = 0.00798888
	minimum = 0.00442147 (at node 17)
	maximum = 0.012159 (at node 38)
Accepted flit rate average= 0.00798888
	minimum = 0.00598199 (at node 45)
	maximum = 0.00994831 (at node 10)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.5509 (20 samples)
	minimum = 6 (20 samples)
	maximum = 422.35 (20 samples)
Network latency average = 19.1958 (20 samples)
	minimum = 6 (20 samples)
	maximum = 308.45 (20 samples)
Flit latency average = 20.5321 (20 samples)
	minimum = 6 (20 samples)
	maximum = 307.65 (20 samples)
Fragmentation average = 0.00499953 (20 samples)
	minimum = 0 (20 samples)
	maximum = 82.2 (20 samples)
Injected packet rate average = 0.0190716 (20 samples)
	minimum = 0.0157581 (20 samples)
	maximum = 0.0567147 (20 samples)
Accepted packet rate average = 0.0190716 (20 samples)
	minimum = 0.0157581 (20 samples)
	maximum = 0.0567147 (20 samples)
Injected flit rate average = 0.0295407 (20 samples)
	minimum = 0.0191804 (20 samples)
	maximum = 0.0735282 (20 samples)
Accepted flit rate average = 0.0295407 (20 samples)
	minimum = 0.0218928 (20 samples)
	maximum = 0.105143 (20 samples)
Injected packet size average = 1.54893 (20 samples)
Accepted packet size average = 1.54893 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 42 sec (8082 sec)
gpgpu_simulation_rate = 15571 (inst/sec)
gpgpu_simulation_rate = 1535 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 14886
gpu_sim_insn = 4970317
gpu_ipc =     333.8921
gpu_tot_sim_cycle = 12648452
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.3425
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 2551198
gpu_stall_icnt2sh    = 8601999
partiton_reqs_in_parallel = 327492
partiton_reqs_in_parallel_total    = 171582322
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.5914
partiton_reqs_in_parallel_util = 327492
partiton_reqs_in_parallel_util_total    = 171582322
gpu_sim_cycle_parition_util = 14886
gpu_tot_sim_cycle_parition_util    = 7911192
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6891
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      52.2885 GB/Sec
L2_BW_total  =      34.9638 GB/Sec
gpu_total_sim_rate=16146

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6692, 6567, 7252, 7208, 6963, 6938, 7167, 6786, 6722, 6721, 6778, 6978, 6708, 6312, 7068, 6542, 6793, 6723, 6596, 6599, 6825, 6318, 6772, 6289, 7200, 6443, 6872, 6948, 6563, 6238, 6662, 7022, 6596, 6755, 6875, 6268, 6139, 6398, 6323, 6606, 6818, 6179, 6329, 6663, 7190, 6584, 6457, 6446, 5454, 4819, 5155, 4920, 4830, 5064, 5175, 5365, 4841, 4925, 4756, 5002, 4650, 5178, 4711, 4697, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 10718803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10627417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 86500
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12006761	W0_Idle:193414332	W0_Scoreboard:224523755	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1855 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1264 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 12646807 
mrq_lat_table:194924 	4931 	6734 	41351 	25099 	14474 	16061 	22052 	26086 	12161 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3662277 	840322 	54399 	26683 	10332 	7770 	15085 	12067 	8222 	12376 	16044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1722599 	258284 	1161954 	585310 	389114 	393892 	57278 	9329 	8097 	8689 	7660 	15236 	11711 	8172 	12429 	15987 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1140708 	862755 	1250475 	208216 	29961 	2971 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	708838 	447784 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9212 	501 	273 	120 	245 	316 	596 	636 	245 	107 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        57        22        21        16        16        16        16        39        40        49        47        51        55        61        61 
dram[1]:        58        55        22        24        16        16        17        16        36        31        47        52        52        42        56        61 
dram[2]:        56        56        20        24        16        16        16        16        33        38        48        53        52        51        54        59 
dram[3]:        52        55        24        22        17        16        16        16        34        34        68        74        54        53        57        56 
dram[4]:        54        39        26        24        16        16        16        16        29        36        50        62        52        50        53        52 
dram[5]:        54        51        21        25        16        16        16        16        33        30        76        59        51        52        54        44 
dram[6]:        46        50        20        23        16        16        17        16        37        36        50        51        50        52        37        56 
dram[7]:        52        54        22        22        16        16        16        16        37        37        48        50        42        49        54        56 
dram[8]:        51        52        21        23        15        16        17        16        35        30        49        50        93        49        59        60 
dram[9]:        53        50        24        21        15        15        16        16        37        38        49        50        55        49        58        57 
dram[10]:        48        48        23        19        17        16        16        16        38        39        48        46        48        47        55        59 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.211679  2.219769  2.137143  2.159812  2.092050  2.124330  2.118421  2.104856  2.187851  2.143008  2.154428  2.125638  2.113411  2.166045  2.195122  2.188501 
dram[1]:  2.184965  2.126357  2.036105  2.066667  2.089520  2.122030  2.124571  2.058947  2.190938  2.090625  2.188639  2.236570  2.186544  2.136542  2.218060  2.165746 
dram[2]:  2.192308  2.294372  2.047884  2.067172  2.130761  2.074707  2.115556  2.145179  2.197137  2.145005  2.212025  2.152642  2.172414  2.181733  2.181991  2.222652 
dram[3]:  2.170958  2.143309  2.005241  2.011506  2.071429  2.148026  2.125277  2.122358  2.176596  2.160134  2.212090  2.234727  2.212745  2.102251  2.185866  2.245098 
dram[4]:  2.187182  2.112603  2.053261  2.036247  2.135463  2.050580  2.096360  2.065360  2.183565  2.235092  2.116211  2.152778  2.198086  2.169096  2.179191  2.171103 
dram[5]:  2.210245  2.178350  2.016146  2.100228  2.054054  2.072187  2.136120  2.094580  2.229821  2.258782  2.209278  2.230533  2.171346  2.151887  2.151515  2.204524 
dram[6]:  2.209016  2.157042  2.041314  2.078495  2.077838  2.080819  2.131042  2.209607  2.179514  2.146394  2.146798  2.184184  2.161322  2.162059  2.120580  2.174528 
dram[7]:  2.166667  2.144456  2.064693  2.094235  2.088328  2.169935  2.071194  2.179138  2.140558  2.185622  2.149437  2.219959  2.224798  2.191383  2.181646  2.224172 
dram[8]:  2.120959  2.228877  2.031974  2.041489  2.083509  2.156004  2.167973  2.120856  2.152360  2.139762  2.155689  2.160584  2.473734  2.189268  2.214496  2.196581 
dram[9]:  2.212513  2.231016  2.062069  2.094317  1.992087  2.137149  2.114165  2.084507  2.199336  2.137895  2.146366  2.195440  2.147860  2.227539  2.201528  2.189493 
dram[10]:  2.263158  2.194589  2.077692  2.128920  2.079229  2.060175  2.051042  2.069182  2.161638  2.211687  2.195975  2.161563  2.198020  2.173058  2.139427  2.147727 
average row locality = 364216/169404 = 2.149985
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1534      1517      1421      1431      1477      1487      1454      1446      1401      1428      1409      1456      1650      1628      1588      1628 
dram[1]:      1574      1560      1430      1429      1453      1456      1416      1462      1448      1427      1439      1478      1533      1561      1613      1643 
dram[2]:      1559      1533      1419      1438      1482      1460      1454      1487      1415      1437      1447      1495      1578      1645      1620      1604 
dram[3]:      1548      1493      1455      1444      1456      1459      1447      1429      1453      1398      1480      1435      1590      1576      1609      1601 
dram[4]:      1566      1494      1432      1468      1449      1463      1463      1421      1438      1406      1482      1474      1608      1575      1613      1610 
dram[5]:      1516      1511      1432      1414      1470      1471      1476      1484      1424      1375      1452      1468      1589      1608      1608      1638 
dram[6]:      1566      1565      1473      1472      1438      1446      1485      1515      1461      1440      1501      1498      1582      1612      1625      1614 
dram[7]:      1497      1530      1435      1448      1490      1495      1418      1462      1435      1449      1451      1479      1570      1550      1615      1604 
dram[8]:      1507      1529      1423      1470      1471      1432      1456      1482      1458      1419      1462      1431      1610      1587      1594      1627 
dram[9]:      1519      1516      1399      1361      1483      1479      1493      1451      1419      1444      1466      1430      1568      1609      1623      1622 
dram[10]:      1505      1536      1431      1431      1458      1427      1483      1475      1437      1438      1457      1416      1575      1573      1616      1597 
total reads: 263637
bank skew: 1650/1361 = 1.21
chip skew: 24293/23855 = 1.02
number of total write accesses:
dram[0]:       587       594       449       407       523       495       478       461       544       595       586       625       698       694       662       694 
dram[1]:       635       594       431       462       461       509       443       494       583       580       603       687       612       614       696       709 
dram[2]:       607       587       420       470       506       484       450       493       580       560       650       705       627       696       682       692 
dram[3]:       560       541       458       479       487       500       470       479       593       531       679       650       667       665       649       689 
dram[4]:       584       551       457       442       490       483       495       475       608       543       685       696       689       657       649       674 
dram[5]:       555       602       441       430       506       481       517       487       565       554       691       709       654       673       664       701 
dram[6]:       590       564       454       461       484       485       499       509       603       554       678       684       642       656       714       691 
dram[7]:       557       578       448       441       496       497       473       460       560       588       649       701       637       637       691       678 
dram[8]:       527       555       420       449       500       489       480       501       548       556       698       641      1027       657       667       686 
dram[9]:       532       570       395       371       531       500       507       473       567       587       631       592       640       672       682       712 
dram[10]:       559       573       441       402       484       456       486       499       569       568       616       631       645       637       701       671 
total reads: 100579
bank skew: 1027/371 = 2.77
chip skew: 9401/8938 = 1.05
average mf latency per bank:
dram[0]:      14907     14811     17998     16600     17859     18591     17522     18125     17483     15650     18163     17564     12271     12766     13669     13548
dram[1]:      14376     14991     17249     16749     18930     17371     17961     17446     16499     16089     21060     19128     14003     13170     13637     13417
dram[2]:      15070     14496     18233     17217     19168     18381     17655     18650     15954     16175     18643     18767     13009     12961     13647     13216
dram[3]:      14997     15389     17710     16601     18746     20024     18286     18442     15526     15802     20467     20770     13513     13160     13754     13076
dram[4]:      14786     16362     17291     16717     18960     16523     17814     18377     15149     15342     18686     20522     13079     13928     12384     12765
dram[5]:      15388     15707     17766     17941     16975     17661     16506     18141     15231     14953     20718     19076     12551     12997     13237     12336
dram[6]:      15475     15206     17881     16736     20260     20920     17963     17011     14517     14196     16693     17769     14074     13202     12811     13259
dram[7]:      16198     15639     19318     17431     19365     20748     19002     17409     15559     14346     18439     17050     13035     13389     12870     13719
dram[8]:      16138     16020     17332     17922     20436     20933     17409     16976     15194     14815     17720     17296     14385     13778     13374     13270
dram[9]:      15170     15456     18223     18140     20196     19827     17217     18613     16052     14605     18218     17384     12114     12722     13686     14202
dram[10]:      15034     15048     17498     18103     22446     22078     17808     16833     14698     15458     18411     17052     12937     12733     13487     13310
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    217995    218001    218853    218726    218446    218448    216296    216302
dram[1]:     220984    214987    216006    213263    220223    219328    226017    226021    218039    218039    248804    218853    218449    218467    216297    216303
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    218087    218128    218521    215954    215697    211110    210720    230279
dram[3]:     257915    215016    214942    212896    222099    220307    225956    216679    218072    218077    217754    217755    210174    218448    210661    210672
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    218071    217567    218676    218677    218450    210822    214152    210779
dram[5]:     214743    218273    215974    215975    218603    217484    225664    225665    217568    217602    212976    218677    210824    215587    210536    210781
dram[6]:     218269    214748    215975    216018    223028    220746    225981    225986    217604    218011    214245    218382    218465    218465    210538    210540
dram[7]:     217743    218411    212930    214911    219026    213655    226032    226035    218013    218013    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    218015    218017    218530    218725    210196    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    217579    230458    217784    212932    218444    218445    210806    210593
dram[10]:     214802    220479    214901    258751    218603    222057    218307    225963    217581    216802    218725    218852    218445    215697    216294    210645
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14576386 n_act=15351 n_pre=15335 n_req=33047 n_rd=95820 n_write=22014 bw_util=0.016
n_activity=570598 dram_eff=0.413
bk0: 6136a 14628799i bk1: 6068a 14625981i bk2: 5684a 14635033i bk3: 5724a 14635439i bk4: 5908a 14625704i bk5: 5948a 14625357i bk6: 5816a 14631421i bk7: 5784a 14628620i bk8: 5604a 14628589i bk9: 5712a 14627133i bk10: 5636a 14633351i bk11: 5824a 14629451i bk12: 6600a 14619475i bk13: 6512a 14617272i bk14: 6352a 14620434i bk15: 6512a 14617146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14576269 n_act=15434 n_pre=15418 n_req=33035 n_rd=95688 n_write=22097 bw_util=0.016
n_activity=566719 dram_eff=0.4157
bk0: 6296a 14621677i bk1: 6240a 14623832i bk2: 5720a 14634243i bk3: 5716a 14627522i bk4: 5812a 14632666i bk5: 5824a 14619278i bk6: 5664a 14637619i bk7: 5848a 14629098i bk8: 5792a 14628988i bk9: 5708a 14627810i bk10: 5756a 14627961i bk11: 5912a 14621952i bk12: 6132a 14627133i bk13: 6244a 14623470i bk14: 6452a 14621815i bk15: 6572a 14618878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14575594 n_act=15411 n_pre=15395 n_req=33282 n_rd=96292 n_write=22214 bw_util=0.0161
n_activity=571966 dram_eff=0.4144
bk0: 6236a 14627290i bk1: 6132a 14622242i bk2: 5676a 14638035i bk3: 5752a 14633254i bk4: 5928a 14629509i bk5: 5840a 14628333i bk6: 5816a 14626960i bk7: 5948a 14629160i bk8: 5660a 14626883i bk9: 5748a 14627220i bk10: 5788a 14630427i bk11: 5980a 14624469i bk12: 6312a 14622404i bk13: 6580a 14617347i bk14: 6480a 14617722i bk15: 6416a 14619942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14576781 n_act=15362 n_pre=15346 n_req=32970 n_rd=95492 n_write=21925 bw_util=0.01595
n_activity=568792 dram_eff=0.4129
bk0: 6192a 14628966i bk1: 5972a 14629794i bk2: 5820a 14631104i bk3: 5776a 14630155i bk4: 5824a 14629992i bk5: 5836a 14625783i bk6: 5788a 14627659i bk7: 5716a 14627297i bk8: 5812a 14623624i bk9: 5592a 14630875i bk10: 5920a 14627294i bk11: 5740a 14629471i bk12: 6360a 14619631i bk13: 6304a 14622471i bk14: 6436a 14620382i bk15: 6404a 14615966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14575824 n_act=15523 n_pre=15507 n_req=33140 n_rd=95848 n_write=22204 bw_util=0.01603
n_activity=571071 dram_eff=0.4134
bk0: 6264a 14627831i bk1: 5976a 14625658i bk2: 5728a 14634322i bk3: 5872a 14634520i bk4: 5796a 14624842i bk5: 5852a 14624822i bk6: 5852a 14629476i bk7: 5684a 14629898i bk8: 5752a 14627799i bk9: 5624a 14629478i bk10: 5928a 14624823i bk11: 5896a 14625574i bk12: 6432a 14618741i bk13: 6300a 14622081i bk14: 6452a 14622799i bk15: 6440a 14617979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283679
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14576035 n_act=15394 n_pre=15378 n_req=33166 n_rd=95744 n_write=22355 bw_util=0.01604
n_activity=568173 dram_eff=0.4157
bk0: 6064a 14626795i bk1: 6044a 14624941i bk2: 5728a 14630699i bk3: 5656a 14630304i bk4: 5880a 14626345i bk5: 5884a 14627375i bk6: 5904a 14625989i bk7: 5936a 14628312i bk8: 5696a 14628116i bk9: 5500a 14631609i bk10: 5808a 14627785i bk11: 5872a 14624594i bk12: 6356a 14619609i bk13: 6432a 14620805i bk14: 6432a 14618017i bk15: 6552a 14618482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296619
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14573858 n_act=15668 n_pre=15652 n_req=33561 n_rd=97172 n_write=22556 bw_util=0.01626
n_activity=577143 dram_eff=0.4149
bk0: 6264a 14624860i bk1: 6260a 14624104i bk2: 5892a 14630571i bk3: 5888a 14626688i bk4: 5752a 14625463i bk5: 5784a 14622749i bk6: 5940a 14629628i bk7: 6060a 14623269i bk8: 5844a 14626749i bk9: 5760a 14628870i bk10: 6004a 14621456i bk11: 5992a 14625536i bk12: 6328a 14622845i bk13: 6448a 14618374i bk14: 6500a 14619355i bk15: 6456a 14616205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302545
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14576603 n_act=15305 n_pre=15289 n_req=33019 n_rd=95712 n_write=21997 bw_util=0.01599
n_activity=570379 dram_eff=0.4127
bk0: 5988a 14633001i bk1: 6120a 14626319i bk2: 5740a 14634223i bk3: 5792a 14631032i bk4: 5960a 14628030i bk5: 5980a 14624669i bk6: 5672a 14631567i bk7: 5848a 14635863i bk8: 5740a 14628991i bk9: 5796a 14625053i bk10: 5804a 14629609i bk11: 5916a 14626506i bk12: 6280a 14626221i bk13: 6200a 14623400i bk14: 6460a 14621361i bk15: 6416a 14620929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284401
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14576156 n_act=15387 n_pre=15371 n_req=33359 n_rd=95832 n_write=22160 bw_util=0.01603
n_activity=571199 dram_eff=0.4131
bk0: 6028a 14631614i bk1: 6116a 14632631i bk2: 5692a 14635919i bk3: 5880a 14632092i bk4: 5884a 14627879i bk5: 5728a 14632052i bk6: 5824a 14633830i bk7: 5928a 14626991i bk8: 5832a 14627393i bk9: 5676a 14626753i bk10: 5848a 14626194i bk11: 5724a 14627476i bk12: 6440a 14622709i bk13: 6348a 14623357i bk14: 6376a 14625215i bk15: 6508a 14620450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14577045 n_act=15281 n_pre=15265 n_req=32844 n_rd=95528 n_write=21787 bw_util=0.01593
n_activity=570567 dram_eff=0.4112
bk0: 6076a 14631549i bk1: 6064a 14629375i bk2: 5596a 14639347i bk3: 5444a 14637178i bk4: 5932a 14626606i bk5: 5916a 14623662i bk6: 5972a 14630979i bk7: 5804a 14629472i bk8: 5676a 14630341i bk9: 5776a 14625456i bk10: 5864a 14630703i bk11: 5720a 14628403i bk12: 6272a 14623725i bk13: 6436a 14623483i bk14: 6492a 14621014i bk15: 6488a 14618342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284273
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14724906 n_nop=14577212 n_act=15289 n_pre=15273 n_req=32793 n_rd=95420 n_write=21712 bw_util=0.01591
n_activity=567721 dram_eff=0.4126
bk0: 6020a 14625990i bk1: 6144a 14629827i bk2: 5724a 14633811i bk3: 5724a 14633243i bk4: 5832a 14623547i bk5: 5708a 14630521i bk6: 5932a 14627960i bk7: 5900a 14626680i bk8: 5748a 14630956i bk9: 5752a 14624777i bk10: 5828a 14630017i bk11: 5664a 14629474i bk12: 6300a 14623073i bk13: 6292a 14624650i bk14: 6464a 14620067i bk15: 6388a 14615432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11934, Miss_rate = 0.057, Pending_hits = 1849, Reservation_fails = 6
L2_cache_bank[1]: Access = 211067, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1841, Reservation_fails = 6
L2_cache_bank[2]: Access = 210211, Miss = 11906, Miss_rate = 0.057, Pending_hits = 1841, Reservation_fails = 13
L2_cache_bank[3]: Access = 210680, Miss = 12016, Miss_rate = 0.057, Pending_hits = 1820, Reservation_fails = 21
L2_cache_bank[4]: Access = 210288, Miss = 11974, Miss_rate = 0.057, Pending_hits = 1854, Reservation_fails = 16
L2_cache_bank[5]: Access = 211136, Miss = 12099, Miss_rate = 0.057, Pending_hits = 1874, Reservation_fails = 20
L2_cache_bank[6]: Access = 211440, Miss = 12038, Miss_rate = 0.057, Pending_hits = 1858, Reservation_fails = 16
L2_cache_bank[7]: Access = 210047, Miss = 11835, Miss_rate = 0.056, Pending_hits = 1792, Reservation_fails = 17
L2_cache_bank[8]: Access = 211072, Miss = 12051, Miss_rate = 0.057, Pending_hits = 1897, Reservation_fails = 12
L2_cache_bank[9]: Access = 210701, Miss = 11911, Miss_rate = 0.057, Pending_hits = 1821, Reservation_fails = 17
L2_cache_bank[10]: Access = 211012, Miss = 11967, Miss_rate = 0.057, Pending_hits = 1820, Reservation_fails = 15
L2_cache_bank[11]: Access = 210803, Miss = 11969, Miss_rate = 0.057, Pending_hits = 1875, Reservation_fails = 16
L2_cache_bank[12]: Access = 211213, Miss = 12131, Miss_rate = 0.057, Pending_hits = 1918, Reservation_fails = 21
L2_cache_bank[13]: Access = 211616, Miss = 12162, Miss_rate = 0.057, Pending_hits = 1874, Reservation_fails = 21
L2_cache_bank[14]: Access = 210687, Miss = 11911, Miss_rate = 0.057, Pending_hits = 1816, Reservation_fails = 5
L2_cache_bank[15]: Access = 211362, Miss = 12017, Miss_rate = 0.057, Pending_hits = 1858, Reservation_fails = 10
L2_cache_bank[16]: Access = 245379, Miss = 11981, Miss_rate = 0.049, Pending_hits = 2148, Reservation_fails = 9
L2_cache_bank[17]: Access = 210474, Miss = 11977, Miss_rate = 0.057, Pending_hits = 1855, Reservation_fails = 16
L2_cache_bank[18]: Access = 209302, Miss = 11970, Miss_rate = 0.057, Pending_hits = 1824, Reservation_fails = 17
L2_cache_bank[19]: Access = 209012, Miss = 11912, Miss_rate = 0.057, Pending_hits = 1773, Reservation_fails = 11
L2_cache_bank[20]: Access = 208811, Miss = 11962, Miss_rate = 0.057, Pending_hits = 1870, Reservation_fails = 14
L2_cache_bank[21]: Access = 209749, Miss = 11893, Miss_rate = 0.057, Pending_hits = 1780, Reservation_fails = 7
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 263637
L2_total_cache_miss_rate = 0.0565
L2_total_cache_pending_hits = 40858
L2_total_cache_reservation_fails = 306
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3243826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.40721
	minimum = 6
	maximum = 34
Network latency average = 7.3736
	minimum = 6
	maximum = 34
Slowest packet = 9328660
Flit latency average = 7.05139
	minimum = 6
	maximum = 33
Slowest flit = 16056929
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0110339
	minimum = 0.00937185 (at node 25)
	maximum = 0.0126973 (at node 34)
Accepted packet rate average = 0.0110339
	minimum = 0.00937185 (at node 25)
	maximum = 0.0126973 (at node 34)
Injected flit rate average = 0.0165509
	minimum = 0.00940544 (at node 25)
	maximum = 0.0253611 (at node 34)
Accepted flit rate average= 0.0165509
	minimum = 0.012395 (at node 44)
	maximum = 0.0209943 (at node 24)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4489 (21 samples)
	minimum = 6 (21 samples)
	maximum = 403.857 (21 samples)
Network latency average = 18.6329 (21 samples)
	minimum = 6 (21 samples)
	maximum = 295.381 (21 samples)
Flit latency average = 19.8902 (21 samples)
	minimum = 6 (21 samples)
	maximum = 294.571 (21 samples)
Fragmentation average = 0.00476146 (21 samples)
	minimum = 0 (21 samples)
	maximum = 78.2857 (21 samples)
Injected packet rate average = 0.0186889 (21 samples)
	minimum = 0.015454 (21 samples)
	maximum = 0.0546186 (21 samples)
Accepted packet rate average = 0.0186889 (21 samples)
	minimum = 0.015454 (21 samples)
	maximum = 0.0546186 (21 samples)
Injected flit rate average = 0.0289221 (21 samples)
	minimum = 0.0187149 (21 samples)
	maximum = 0.0712345 (21 samples)
Accepted flit rate average = 0.0289221 (21 samples)
	minimum = 0.0214405 (21 samples)
	maximum = 0.101136 (21 samples)
Injected packet size average = 1.54756 (21 samples)
Accepted packet size average = 1.54756 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 2 sec (8102 sec)
gpgpu_simulation_rate = 16146 (inst/sec)
gpgpu_simulation_rate = 1561 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3195
gpu_sim_insn = 4446804
gpu_ipc =    1391.8009
gpu_tot_sim_cycle = 12873797
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.5069
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 2551198
gpu_stall_icnt2sh    = 8602027
partiton_reqs_in_parallel = 70290
partiton_reqs_in_parallel_total    = 171909814
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.3589
partiton_reqs_in_parallel_util = 70290
partiton_reqs_in_parallel_util_total    = 171909814
gpu_sim_cycle_parition_util = 3195
gpu_tot_sim_cycle_parition_util    = 7926078
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6893
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     242.4038 GB/Sec
L2_BW_total  =      34.4119 GB/Sec
gpu_total_sim_rate=16670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6797, 6672, 7357, 7313, 7068, 7043, 7272, 6891, 6827, 6826, 6883, 7083, 6813, 6417, 7173, 6647, 6898, 6828, 6701, 6704, 6930, 6423, 6877, 6394, 7305, 6548, 6977, 7053, 6668, 6343, 6767, 7127, 6680, 6839, 6959, 6352, 6223, 6482, 6407, 6690, 6902, 6263, 6413, 6747, 7274, 6668, 6541, 6530, 5538, 4903, 5239, 5004, 4914, 5148, 5259, 5449, 4925, 5009, 4840, 5086, 4734, 5262, 4795, 4781, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 10718803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10627417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 86500
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12022986	W0_Idle:193417153	W0_Scoreboard:224552796	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1855 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1262 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 12646807 
mrq_lat_table:194924 	4931 	6734 	41351 	25099 	14474 	16061 	22052 	26086 	12161 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3670448 	840322 	54399 	26683 	10332 	7770 	15085 	12067 	8222 	12376 	16044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1729919 	258444 	1161954 	585310 	389805 	393892 	57278 	9329 	8097 	8689 	7660 	15236 	11711 	8172 	12429 	15987 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1147701 	863845 	1250563 	208216 	29961 	2971 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13300 	708838 	447784 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9219 	501 	273 	120 	245 	316 	596 	636 	245 	107 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        57        22        21        16        16        16        16        39        40        49        47        51        55        61        61 
dram[1]:        58        55        22        24        16        16        17        16        36        31        47        52        52        42        56        61 
dram[2]:        56        56        20        24        16        16        16        16        33        38        48        53        52        51        54        59 
dram[3]:        52        55        24        22        17        16        16        16        34        34        68        74        54        53        57        56 
dram[4]:        54        39        26        24        16        16        16        16        29        36        50        62        52        50        53        52 
dram[5]:        54        51        21        25        16        16        16        16        33        30        76        59        51        52        54        44 
dram[6]:        46        50        20        23        16        16        17        16        37        36        50        51        50        52        37        56 
dram[7]:        52        54        22        22        16        16        16        16        37        37        48        50        42        49        54        56 
dram[8]:        51        52        21        23        15        16        17        16        35        30        49        50        93        49        59        60 
dram[9]:        53        50        24        21        15        15        16        16        37        38        49        50        55        49        58        57 
dram[10]:        48        48        23        19        17        16        16        16        38        39        48        46        48        47        55        59 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    693423    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    746234 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    695476    570162    656012    746302    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    502814    239577    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    653839    652741    737170    502980    221932    654444    581669    679891    460277    662141    585295    692572    653938    190424    252585    659168 
dram[5]:    608440    642029    622383    693928    573963    657807    658113    663058    732132    666627    691716    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    620770    588149    582608    678068    585217    500549    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    502397    584477    653631    692628    704811    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    605473    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.211679  2.219769  2.137143  2.159812  2.092050  2.124330  2.118421  2.104856  2.187851  2.143008  2.154428  2.125638  2.113411  2.166045  2.195122  2.188501 
dram[1]:  2.184965  2.126357  2.036105  2.066667  2.089520  2.122030  2.124571  2.058947  2.190938  2.090625  2.188639  2.236570  2.186544  2.136542  2.218060  2.165746 
dram[2]:  2.192308  2.294372  2.047884  2.067172  2.130761  2.074707  2.115556  2.145179  2.197137  2.145005  2.212025  2.152642  2.172414  2.181733  2.181991  2.222652 
dram[3]:  2.170958  2.143309  2.005241  2.011506  2.071429  2.148026  2.125277  2.122358  2.176596  2.160134  2.212090  2.234727  2.212745  2.102251  2.185866  2.245098 
dram[4]:  2.187182  2.112603  2.053261  2.036247  2.135463  2.050580  2.096360  2.065360  2.183565  2.235092  2.116211  2.152778  2.198086  2.169096  2.179191  2.171103 
dram[5]:  2.210245  2.178350  2.016146  2.100228  2.054054  2.072187  2.136120  2.094580  2.229821  2.258782  2.209278  2.230533  2.171346  2.151887  2.151515  2.204524 
dram[6]:  2.209016  2.157042  2.041314  2.078495  2.077838  2.080819  2.131042  2.209607  2.179514  2.146394  2.146798  2.184184  2.161322  2.162059  2.120580  2.174528 
dram[7]:  2.166667  2.144456  2.064693  2.094235  2.088328  2.169935  2.071194  2.179138  2.140558  2.185622  2.149437  2.219959  2.224798  2.191383  2.181646  2.224172 
dram[8]:  2.120959  2.228877  2.031974  2.041489  2.083509  2.156004  2.167973  2.120856  2.152360  2.139762  2.155689  2.160584  2.473734  2.189268  2.214496  2.196581 
dram[9]:  2.212513  2.231016  2.062069  2.094317  1.992087  2.137149  2.114165  2.084507  2.199336  2.137895  2.146366  2.195440  2.147860  2.227539  2.201528  2.189493 
dram[10]:  2.263158  2.194589  2.077692  2.128920  2.079229  2.060175  2.051042  2.069182  2.161638  2.211687  2.195975  2.161563  2.198020  2.173058  2.139427  2.147727 
average row locality = 364216/169404 = 2.149985
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1534      1517      1421      1431      1477      1487      1454      1446      1401      1428      1409      1456      1650      1628      1588      1628 
dram[1]:      1574      1560      1430      1429      1453      1456      1416      1462      1448      1427      1439      1478      1533      1561      1613      1643 
dram[2]:      1559      1533      1419      1438      1482      1460      1454      1487      1415      1437      1447      1495      1578      1645      1620      1604 
dram[3]:      1548      1493      1455      1444      1456      1459      1447      1429      1453      1398      1480      1435      1590      1576      1609      1601 
dram[4]:      1566      1494      1432      1468      1449      1463      1463      1421      1438      1406      1482      1474      1608      1575      1613      1610 
dram[5]:      1516      1511      1432      1414      1470      1471      1476      1484      1424      1375      1452      1468      1589      1608      1608      1638 
dram[6]:      1566      1565      1473      1472      1438      1446      1485      1515      1461      1440      1501      1498      1582      1612      1625      1614 
dram[7]:      1497      1530      1435      1448      1490      1495      1418      1462      1435      1449      1451      1479      1570      1550      1615      1604 
dram[8]:      1507      1529      1423      1470      1471      1432      1456      1482      1458      1419      1462      1431      1610      1587      1594      1627 
dram[9]:      1519      1516      1399      1361      1483      1479      1493      1451      1419      1444      1466      1430      1568      1609      1623      1622 
dram[10]:      1505      1536      1431      1431      1458      1427      1483      1475      1437      1438      1457      1416      1575      1573      1616      1597 
total reads: 263637
bank skew: 1650/1361 = 1.21
chip skew: 24293/23855 = 1.02
number of total write accesses:
dram[0]:       587       594       449       407       523       495       478       461       544       595       586       625       698       694       662       694 
dram[1]:       635       594       431       462       461       509       443       494       583       580       603       687       612       614       696       709 
dram[2]:       607       587       420       470       506       484       450       493       580       560       650       705       627       696       682       692 
dram[3]:       560       541       458       479       487       500       470       479       593       531       679       650       667       665       649       689 
dram[4]:       584       551       457       442       490       483       495       475       608       543       685       696       689       657       649       674 
dram[5]:       555       602       441       430       506       481       517       487       565       554       691       709       654       673       664       701 
dram[6]:       590       564       454       461       484       485       499       509       603       554       678       684       642       656       714       691 
dram[7]:       557       578       448       441       496       497       473       460       560       588       649       701       637       637       691       678 
dram[8]:       527       555       420       449       500       489       480       501       548       556       698       641      1027       657       667       686 
dram[9]:       532       570       395       371       531       500       507       473       567       587       631       592       640       672       682       712 
dram[10]:       559       573       441       402       484       456       486       499       569       568       616       631       645       637       701       671 
total reads: 100579
bank skew: 1027/371 = 2.77
chip skew: 9401/8938 = 1.05
average mf latency per bank:
dram[0]:      14907     14811     17998     16600     17863     18594     17527     18129     17488     15655     18167     17568     12275     12770     13672     13552
dram[1]:      14376     14991     17249     16749     18935     17375     17966     17451     16503     16094     21064     19132     14007     13174     13640     13420
dram[2]:      15070     14496     18233     17217     19172     18385     17660     18655     15958     16179     18647     18771     13013     12964     13651     13219
dram[3]:      14997     15389     17710     16601     18750     20028     18291     18447     15530     15806     20471     20774     13517     13164     13757     13080
dram[4]:      14786     16362     17291     16717     18964     16527     17819     18382     15154     15347     18690     20526     13083     13931     12388     12769
dram[5]:      15388     15707     17766     17941     16979     17665     16511     18146     15236     14957     20722     19080     12555     13001     13240     12339
dram[6]:      15475     15206     17881     16736     20264     20924     17967     17016     14522     14201     16697     17773     14078     13206     12815     13263
dram[7]:      16198     15639     19318     17431     19369     20752     19007     17413     15564     14351     18443     17054     13038     13392     12874     13722
dram[8]:      16138     16020     17332     17922     20440     20937     17413     16981     15199     14820     17724     17300     14388     13782     13378     13273
dram[9]:      15170     15456     18223     18140     20200     19831     17222     18618     16057     14610     18222     17388     12118     12726     13690     14206
dram[10]:      15034     15048     17498     18103     22451     22082     17813     16838     14703     15463     18416     17056     12941     12737     13490     13313
maximum mf latency per bank:
dram[0]:     230680    221704    215982    215995    223707    219810    218308    219151    217995    218001    218853    218726    218446    218448    216296    216302
dram[1]:     220984    214987    216006    213263    220223    219328    226017    226021    218039    218039    248804    218853    218449    218467    216297    216303
dram[2]:     215343    220632    216006    216015    218610    219187    218533    225662    218087    218128    218521    215954    215697    211110    210720    230279
dram[3]:     257915    215016    214942    212896    222099    220307    225956    216679    218072    218077    217754    217755    210174    218448    210661    210672
dram[4]:     216434    216486    240381    214843    218606    215248    225663    225664    218071    217567    218676    218677    218450    210822    214152    210779
dram[5]:     214743    218273    215974    215975    218603    217484    225664    225665    217568    217602    212976    218677    210824    215587    210536    210781
dram[6]:     218269    214748    215975    216018    223028    220746    225981    225986    217604    218011    214245    218382    218465    218465    210538    210540
dram[7]:     217743    218411    212930    214911    219026    213655    226032    226035    218013    218013    217783    248157    218451    218443    210782    257910
dram[8]:     219921    216334    214893    216008    215817    222139    225961    225962    218015    218017    218530    218725    210196    218444    248288    210811
dram[9]:     215916    218949    216003    214761    208718    217817    225962    213543    217579    230458    217784    212932    218444    218445    210806    210593
dram[10]:     214802    220479    214901    258751    218603    222057    218307    225963    217581    216802    218725    218852    218445    215697    216294    210645
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14582317 n_act=15351 n_pre=15335 n_req=33047 n_rd=95820 n_write=22014 bw_util=0.016
n_activity=570598 dram_eff=0.413
bk0: 6136a 14634730i bk1: 6068a 14631912i bk2: 5684a 14640964i bk3: 5724a 14641370i bk4: 5908a 14631635i bk5: 5948a 14631288i bk6: 5816a 14637352i bk7: 5784a 14634551i bk8: 5604a 14634520i bk9: 5712a 14633064i bk10: 5636a 14639282i bk11: 5824a 14635382i bk12: 6600a 14625406i bk13: 6512a 14623203i bk14: 6352a 14626365i bk15: 6512a 14623077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14582200 n_act=15434 n_pre=15418 n_req=33035 n_rd=95688 n_write=22097 bw_util=0.01599
n_activity=566719 dram_eff=0.4157
bk0: 6296a 14627608i bk1: 6240a 14629763i bk2: 5720a 14640174i bk3: 5716a 14633453i bk4: 5812a 14638597i bk5: 5824a 14625209i bk6: 5664a 14643550i bk7: 5848a 14635029i bk8: 5792a 14634919i bk9: 5708a 14633741i bk10: 5756a 14633892i bk11: 5912a 14627883i bk12: 6132a 14633064i bk13: 6244a 14629401i bk14: 6452a 14627746i bk15: 6572a 14624809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287492
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14581525 n_act=15411 n_pre=15395 n_req=33282 n_rd=96292 n_write=22214 bw_util=0.01609
n_activity=571966 dram_eff=0.4144
bk0: 6236a 14633221i bk1: 6132a 14628173i bk2: 5676a 14643966i bk3: 5752a 14639185i bk4: 5928a 14635440i bk5: 5840a 14634264i bk6: 5816a 14632891i bk7: 5948a 14635091i bk8: 5660a 14632814i bk9: 5748a 14633151i bk10: 5788a 14636358i bk11: 5980a 14630400i bk12: 6312a 14628335i bk13: 6580a 14623278i bk14: 6480a 14623653i bk15: 6416a 14625873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288164
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14582712 n_act=15362 n_pre=15346 n_req=32970 n_rd=95492 n_write=21925 bw_util=0.01594
n_activity=568792 dram_eff=0.4129
bk0: 6192a 14634897i bk1: 5972a 14635725i bk2: 5820a 14637035i bk3: 5776a 14636086i bk4: 5824a 14635923i bk5: 5836a 14631714i bk6: 5788a 14633590i bk7: 5716a 14633228i bk8: 5812a 14629555i bk9: 5592a 14636806i bk10: 5920a 14633225i bk11: 5740a 14635402i bk12: 6360a 14625562i bk13: 6304a 14628402i bk14: 6436a 14626313i bk15: 6404a 14621897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14581755 n_act=15523 n_pre=15507 n_req=33140 n_rd=95848 n_write=22204 bw_util=0.01603
n_activity=571071 dram_eff=0.4134
bk0: 6264a 14633762i bk1: 5976a 14631589i bk2: 5728a 14640253i bk3: 5872a 14640451i bk4: 5796a 14630773i bk5: 5852a 14630753i bk6: 5852a 14635407i bk7: 5684a 14635829i bk8: 5752a 14633730i bk9: 5624a 14635409i bk10: 5928a 14630754i bk11: 5896a 14631505i bk12: 6432a 14624672i bk13: 6300a 14628012i bk14: 6452a 14628730i bk15: 6440a 14623910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283565
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14581966 n_act=15394 n_pre=15378 n_req=33166 n_rd=95744 n_write=22355 bw_util=0.01603
n_activity=568173 dram_eff=0.4157
bk0: 6064a 14632726i bk1: 6044a 14630872i bk2: 5728a 14636630i bk3: 5656a 14636235i bk4: 5880a 14632276i bk5: 5884a 14633306i bk6: 5904a 14631920i bk7: 5936a 14634243i bk8: 5696a 14634047i bk9: 5500a 14637540i bk10: 5808a 14633716i bk11: 5872a 14630525i bk12: 6356a 14625540i bk13: 6432a 14626736i bk14: 6432a 14623948i bk15: 6552a 14624413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2965
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14579789 n_act=15668 n_pre=15652 n_req=33561 n_rd=97172 n_write=22556 bw_util=0.01626
n_activity=577143 dram_eff=0.4149
bk0: 6264a 14630791i bk1: 6260a 14630035i bk2: 5892a 14636502i bk3: 5888a 14632619i bk4: 5752a 14631394i bk5: 5784a 14628680i bk6: 5940a 14635559i bk7: 6060a 14629200i bk8: 5844a 14632680i bk9: 5760a 14634801i bk10: 6004a 14627387i bk11: 5992a 14631467i bk12: 6328a 14628776i bk13: 6448a 14624305i bk14: 6500a 14625286i bk15: 6456a 14622136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302423
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14582534 n_act=15305 n_pre=15289 n_req=33019 n_rd=95712 n_write=21997 bw_util=0.01598
n_activity=570379 dram_eff=0.4127
bk0: 5988a 14638932i bk1: 6120a 14632250i bk2: 5740a 14640154i bk3: 5792a 14636963i bk4: 5960a 14633961i bk5: 5980a 14630600i bk6: 5672a 14637498i bk7: 5848a 14641794i bk8: 5740a 14634922i bk9: 5796a 14630984i bk10: 5804a 14635540i bk11: 5916a 14632437i bk12: 6280a 14632152i bk13: 6200a 14629331i bk14: 6460a 14627292i bk15: 6416a 14626860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284286
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14582087 n_act=15387 n_pre=15371 n_req=33359 n_rd=95832 n_write=22160 bw_util=0.01602
n_activity=571199 dram_eff=0.4131
bk0: 6028a 14637545i bk1: 6116a 14638562i bk2: 5692a 14641850i bk3: 5880a 14638023i bk4: 5884a 14633810i bk5: 5728a 14637983i bk6: 5824a 14639761i bk7: 5928a 14632922i bk8: 5832a 14633324i bk9: 5676a 14632684i bk10: 5848a 14632125i bk11: 5724a 14633407i bk12: 6440a 14628640i bk13: 6348a 14629288i bk14: 6376a 14631146i bk15: 6508a 14626381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281582
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14582976 n_act=15281 n_pre=15265 n_req=32844 n_rd=95528 n_write=21787 bw_util=0.01593
n_activity=570567 dram_eff=0.4112
bk0: 6076a 14637480i bk1: 6064a 14635306i bk2: 5596a 14645278i bk3: 5444a 14643109i bk4: 5932a 14632537i bk5: 5916a 14629593i bk6: 5972a 14636910i bk7: 5804a 14635403i bk8: 5676a 14636272i bk9: 5776a 14631387i bk10: 5864a 14636634i bk11: 5720a 14634334i bk12: 6272a 14629656i bk13: 6436a 14629414i bk14: 6492a 14626945i bk15: 6488a 14624273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284159
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14730837 n_nop=14583143 n_act=15289 n_pre=15273 n_req=32793 n_rd=95420 n_write=21712 bw_util=0.0159
n_activity=567721 dram_eff=0.4126
bk0: 6020a 14631921i bk1: 6144a 14635758i bk2: 5724a 14639742i bk3: 5724a 14639174i bk4: 5832a 14629478i bk5: 5708a 14636452i bk6: 5932a 14633891i bk7: 5900a 14632611i bk8: 5748a 14636887i bk9: 5752a 14630708i bk10: 5828a 14635948i bk11: 5664a 14635405i bk12: 6300a 14629004i bk13: 6292a 14630581i bk14: 6464a 14625998i bk15: 6388a 14621363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11934, Miss_rate = 0.057, Pending_hits = 1849, Reservation_fails = 6
L2_cache_bank[1]: Access = 211439, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1841, Reservation_fails = 6
L2_cache_bank[2]: Access = 210583, Miss = 11906, Miss_rate = 0.057, Pending_hits = 1841, Reservation_fails = 13
L2_cache_bank[3]: Access = 211052, Miss = 12016, Miss_rate = 0.057, Pending_hits = 1820, Reservation_fails = 21
L2_cache_bank[4]: Access = 210660, Miss = 11974, Miss_rate = 0.057, Pending_hits = 1854, Reservation_fails = 16
L2_cache_bank[5]: Access = 211508, Miss = 12099, Miss_rate = 0.057, Pending_hits = 1874, Reservation_fails = 20
L2_cache_bank[6]: Access = 211812, Miss = 12038, Miss_rate = 0.057, Pending_hits = 1858, Reservation_fails = 16
L2_cache_bank[7]: Access = 210419, Miss = 11835, Miss_rate = 0.056, Pending_hits = 1792, Reservation_fails = 17
L2_cache_bank[8]: Access = 211444, Miss = 12051, Miss_rate = 0.057, Pending_hits = 1897, Reservation_fails = 12
L2_cache_bank[9]: Access = 211073, Miss = 11911, Miss_rate = 0.056, Pending_hits = 1821, Reservation_fails = 17
L2_cache_bank[10]: Access = 211384, Miss = 11967, Miss_rate = 0.057, Pending_hits = 1820, Reservation_fails = 15
L2_cache_bank[11]: Access = 211175, Miss = 11969, Miss_rate = 0.057, Pending_hits = 1875, Reservation_fails = 16
L2_cache_bank[12]: Access = 211585, Miss = 12131, Miss_rate = 0.057, Pending_hits = 1918, Reservation_fails = 21
L2_cache_bank[13]: Access = 211988, Miss = 12162, Miss_rate = 0.057, Pending_hits = 1874, Reservation_fails = 21
L2_cache_bank[14]: Access = 211059, Miss = 11911, Miss_rate = 0.056, Pending_hits = 1816, Reservation_fails = 5
L2_cache_bank[15]: Access = 211734, Miss = 12017, Miss_rate = 0.057, Pending_hits = 1858, Reservation_fails = 10
L2_cache_bank[16]: Access = 245750, Miss = 11981, Miss_rate = 0.049, Pending_hits = 2148, Reservation_fails = 9
L2_cache_bank[17]: Access = 210842, Miss = 11977, Miss_rate = 0.057, Pending_hits = 1855, Reservation_fails = 16
L2_cache_bank[18]: Access = 209670, Miss = 11970, Miss_rate = 0.057, Pending_hits = 1824, Reservation_fails = 17
L2_cache_bank[19]: Access = 209380, Miss = 11912, Miss_rate = 0.057, Pending_hits = 1773, Reservation_fails = 11
L2_cache_bank[20]: Access = 209183, Miss = 11962, Miss_rate = 0.057, Pending_hits = 1870, Reservation_fails = 14
L2_cache_bank[21]: Access = 210121, Miss = 11893, Miss_rate = 0.057, Pending_hits = 1780, Reservation_fails = 7
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 263637
L2_total_cache_miss_rate = 0.0564
L2_total_cache_pending_hits = 40858
L2_total_cache_reservation_fails = 306
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3251997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41941
	minimum = 6
	maximum = 56
Network latency average = 8.31581
	minimum = 6
	maximum = 45
Slowest packet = 9336439
Flit latency average = 8.17093
	minimum = 6
	maximum = 44
Slowest flit = 16071713
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0511647
	minimum = 0.0450845 (at node 0)
	maximum = 0.0582342 (at node 28)
Accepted packet rate average = 0.0511647
	minimum = 0.0450845 (at node 0)
	maximum = 0.0582342 (at node 28)
Injected flit rate average = 0.076747
	minimum = 0.0450845 (at node 0)
	maximum = 0.116468 (at node 28)
Accepted flit rate average= 0.076747
	minimum = 0.057608 (at node 45)
	maximum = 0.0951785 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.493 (22 samples)
	minimum = 6 (22 samples)
	maximum = 388.045 (22 samples)
Network latency average = 18.1639 (22 samples)
	minimum = 6 (22 samples)
	maximum = 284 (22 samples)
Flit latency average = 19.3575 (22 samples)
	minimum = 6 (22 samples)
	maximum = 283.182 (22 samples)
Fragmentation average = 0.00454503 (22 samples)
	minimum = 0 (22 samples)
	maximum = 74.7273 (22 samples)
Injected packet rate average = 0.0201651 (22 samples)
	minimum = 0.0168008 (22 samples)
	maximum = 0.054783 (22 samples)
Accepted packet rate average = 0.0201651 (22 samples)
	minimum = 0.0168008 (22 samples)
	maximum = 0.054783 (22 samples)
Injected flit rate average = 0.031096 (22 samples)
	minimum = 0.0199135 (22 samples)
	maximum = 0.0732906 (22 samples)
Accepted flit rate average = 0.031096 (22 samples)
	minimum = 0.0230845 (22 samples)
	maximum = 0.100865 (22 samples)
Injected packet size average = 1.54207 (22 samples)
Accepted packet size average = 1.54207 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 14 sec (8114 sec)
gpgpu_simulation_rate = 16670 (inst/sec)
gpgpu_simulation_rate = 1586 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 162718 Tlb_hit: 155568 Tlb_miss: 7150 Tlb_hit_rate: 0.956059
Shader1: Tlb_access: 166286 Tlb_hit: 159082 Tlb_miss: 7204 Tlb_hit_rate: 0.956677
Shader2: Tlb_access: 166399 Tlb_hit: 158803 Tlb_miss: 7596 Tlb_hit_rate: 0.954351
Shader3: Tlb_access: 168289 Tlb_hit: 160821 Tlb_miss: 7468 Tlb_hit_rate: 0.955624
Shader4: Tlb_access: 163514 Tlb_hit: 156215 Tlb_miss: 7299 Tlb_hit_rate: 0.955362
Shader5: Tlb_access: 169495 Tlb_hit: 162061 Tlb_miss: 7434 Tlb_hit_rate: 0.956140
Shader6: Tlb_access: 155538 Tlb_hit: 148420 Tlb_miss: 7118 Tlb_hit_rate: 0.954236
Shader7: Tlb_access: 166947 Tlb_hit: 159541 Tlb_miss: 7406 Tlb_hit_rate: 0.955639
Shader8: Tlb_access: 167236 Tlb_hit: 159864 Tlb_miss: 7372 Tlb_hit_rate: 0.955919
Shader9: Tlb_access: 163928 Tlb_hit: 156513 Tlb_miss: 7415 Tlb_hit_rate: 0.954767
Shader10: Tlb_access: 163649 Tlb_hit: 156361 Tlb_miss: 7288 Tlb_hit_rate: 0.955466
Shader11: Tlb_access: 163225 Tlb_hit: 155957 Tlb_miss: 7268 Tlb_hit_rate: 0.955473
Shader12: Tlb_access: 160345 Tlb_hit: 152508 Tlb_miss: 7837 Tlb_hit_rate: 0.951124
Shader13: Tlb_access: 162008 Tlb_hit: 154887 Tlb_miss: 7121 Tlb_hit_rate: 0.956045
Shader14: Tlb_access: 162828 Tlb_hit: 155183 Tlb_miss: 7645 Tlb_hit_rate: 0.953049
Shader15: Tlb_access: 165050 Tlb_hit: 157321 Tlb_miss: 7729 Tlb_hit_rate: 0.953172
Shader16: Tlb_access: 165790 Tlb_hit: 158203 Tlb_miss: 7587 Tlb_hit_rate: 0.954237
Shader17: Tlb_access: 165249 Tlb_hit: 157772 Tlb_miss: 7477 Tlb_hit_rate: 0.954753
Shader18: Tlb_access: 166011 Tlb_hit: 158286 Tlb_miss: 7725 Tlb_hit_rate: 0.953467
Shader19: Tlb_access: 165667 Tlb_hit: 157924 Tlb_miss: 7743 Tlb_hit_rate: 0.953262
Shader20: Tlb_access: 164210 Tlb_hit: 156608 Tlb_miss: 7602 Tlb_hit_rate: 0.953706
Shader21: Tlb_access: 170889 Tlb_hit: 163304 Tlb_miss: 7585 Tlb_hit_rate: 0.955614
Shader22: Tlb_access: 171815 Tlb_hit: 164161 Tlb_miss: 7654 Tlb_hit_rate: 0.955452
Shader23: Tlb_access: 170497 Tlb_hit: 162681 Tlb_miss: 7816 Tlb_hit_rate: 0.954158
Shader24: Tlb_access: 171165 Tlb_hit: 163637 Tlb_miss: 7528 Tlb_hit_rate: 0.956019
Shader25: Tlb_access: 164708 Tlb_hit: 157149 Tlb_miss: 7559 Tlb_hit_rate: 0.954107
Shader26: Tlb_access: 169461 Tlb_hit: 161976 Tlb_miss: 7485 Tlb_hit_rate: 0.955831
Shader27: Tlb_access: 166254 Tlb_hit: 158652 Tlb_miss: 7602 Tlb_hit_rate: 0.954275
Tlb_tot_access: 4639171 Tlb_tot_hit: 4429458, Tlb_tot_miss: 209713, Tlb_tot_hit_rate: 0.954795
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1005 Tlb_invalidate: 753 Tlb_evict: 0 Tlb_page_evict: 753
Shader1: Tlb_validate: 1019 Tlb_invalidate: 803 Tlb_evict: 0 Tlb_page_evict: 803
Shader2: Tlb_validate: 1006 Tlb_invalidate: 751 Tlb_evict: 0 Tlb_page_evict: 751
Shader3: Tlb_validate: 1012 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader4: Tlb_validate: 1018 Tlb_invalidate: 787 Tlb_evict: 0 Tlb_page_evict: 787
Shader5: Tlb_validate: 1012 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader6: Tlb_validate: 999 Tlb_invalidate: 762 Tlb_evict: 0 Tlb_page_evict: 762
Shader7: Tlb_validate: 1004 Tlb_invalidate: 769 Tlb_evict: 0 Tlb_page_evict: 769
Shader8: Tlb_validate: 1004 Tlb_invalidate: 769 Tlb_evict: 0 Tlb_page_evict: 769
Shader9: Tlb_validate: 1010 Tlb_invalidate: 770 Tlb_evict: 0 Tlb_page_evict: 770
Shader10: Tlb_validate: 1011 Tlb_invalidate: 761 Tlb_evict: 0 Tlb_page_evict: 761
Shader11: Tlb_validate: 1004 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader12: Tlb_validate: 1012 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader13: Tlb_validate: 1009 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader14: Tlb_validate: 1015 Tlb_invalidate: 756 Tlb_evict: 0 Tlb_page_evict: 756
Shader15: Tlb_validate: 1023 Tlb_invalidate: 771 Tlb_evict: 0 Tlb_page_evict: 771
Shader16: Tlb_validate: 1024 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader17: Tlb_validate: 1027 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader18: Tlb_validate: 1031 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader19: Tlb_validate: 1015 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader20: Tlb_validate: 997 Tlb_invalidate: 756 Tlb_evict: 0 Tlb_page_evict: 756
Shader21: Tlb_validate: 1036 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader22: Tlb_validate: 1021 Tlb_invalidate: 786 Tlb_evict: 0 Tlb_page_evict: 786
Shader23: Tlb_validate: 1017 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader24: Tlb_validate: 1014 Tlb_invalidate: 772 Tlb_evict: 0 Tlb_page_evict: 772
Shader25: Tlb_validate: 1007 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader26: Tlb_validate: 1021 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader27: Tlb_validate: 1024 Tlb_invalidate: 791 Tlb_evict: 0 Tlb_page_evict: 791
Tlb_tot_valiate: 28397 Tlb_invalidate: 21661, Tlb_tot_evict: 0, Tlb_tot_evict page: 21661
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786635 Trashed: 1 | Page: 786734 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 3 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 85
Shader1: Page: 786561 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787524 Trashed: 1 | Page: 787586 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 93
Shader2: Page: 786736 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 88
Shader3: Page: 786591 Trashed: 1 | Page: 786891 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 84
Shader4: Page: 786892 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 89
Shader5: Page: 786944 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 80
Shader6: Page: 786894 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 84
Shader7: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 74
Shader8: Page: 786896 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 83
Shader9: Page: 786541 Trashed: 1 | Page: 786617 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 91
Shader10: Page: 786898 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 95
Shader11: Page: 786635 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 95
Shader12: Page: 786432 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 96
Shader13: Page: 786873 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788925 Trashed: 1 | Total 90
Shader14: Page: 786566 Trashed: 1 | Page: 786764 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 95
Shader15: Page: 786765 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 93
Shader16: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787684 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 97
Shader17: Page: 786577 Trashed: 1 | Page: 786615 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 91
Shader18: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 96
Shader19: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 89
Shader20: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 85
Shader21: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 85
Shader22: Page: 786548 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 87
Shader23: Page: 786657 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 89
Shader24: Page: 786564 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787678 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 84
Shader25: Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 83
Shader26: Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 3 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 87
Shader27: Page: 786733 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 2 | Page: 786990 Trashed: 3 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787104 Trashed: 1 | Page: 787110 Trashed: 1 | Page: 787112 Trashed: 1 | Page: 787116 Trashed: 2 | Page: 787126 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788925 Trashed: 1 | Total 86
Tlb_tot_thrash: 2474
========================================Page fault statistics==============================
Shader0: Page_table_access:7150 Page_hit: 5134 Page_miss: 2016 Page_hit_rate: 0.718042
Shader1: Page_table_access:7204 Page_hit: 5281 Page_miss: 1923 Page_hit_rate: 0.733065
Shader2: Page_table_access:7596 Page_hit: 5564 Page_miss: 2032 Page_hit_rate: 0.732491
Shader3: Page_table_access:7468 Page_hit: 5437 Page_miss: 2031 Page_hit_rate: 0.728040
Shader4: Page_table_access:7299 Page_hit: 5245 Page_miss: 2054 Page_hit_rate: 0.718592
Shader5: Page_table_access:7434 Page_hit: 5375 Page_miss: 2059 Page_hit_rate: 0.723029
Shader6: Page_table_access:7118 Page_hit: 4924 Page_miss: 2194 Page_hit_rate: 0.691767
Shader7: Page_table_access:7406 Page_hit: 5347 Page_miss: 2059 Page_hit_rate: 0.721982
Shader8: Page_table_access:7372 Page_hit: 5717 Page_miss: 1655 Page_hit_rate: 0.775502
Shader9: Page_table_access:7415 Page_hit: 5489 Page_miss: 1926 Page_hit_rate: 0.740256
Shader10: Page_table_access:7288 Page_hit: 5083 Page_miss: 2205 Page_hit_rate: 0.697448
Shader11: Page_table_access:7268 Page_hit: 4823 Page_miss: 2445 Page_hit_rate: 0.663594
Shader12: Page_table_access:7837 Page_hit: 5607 Page_miss: 2230 Page_hit_rate: 0.715452
Shader13: Page_table_access:7121 Page_hit: 5048 Page_miss: 2073 Page_hit_rate: 0.708889
Shader14: Page_table_access:7645 Page_hit: 5318 Page_miss: 2327 Page_hit_rate: 0.695618
Shader15: Page_table_access:7729 Page_hit: 5617 Page_miss: 2112 Page_hit_rate: 0.726743
Shader16: Page_table_access:7587 Page_hit: 5260 Page_miss: 2327 Page_hit_rate: 0.693291
Shader17: Page_table_access:7477 Page_hit: 5019 Page_miss: 2458 Page_hit_rate: 0.671259
Shader18: Page_table_access:7725 Page_hit: 5750 Page_miss: 1975 Page_hit_rate: 0.744337
Shader19: Page_table_access:7743 Page_hit: 5648 Page_miss: 2095 Page_hit_rate: 0.729433
Shader20: Page_table_access:7602 Page_hit: 5712 Page_miss: 1890 Page_hit_rate: 0.751381
Shader21: Page_table_access:7585 Page_hit: 5495 Page_miss: 2090 Page_hit_rate: 0.724456
Shader22: Page_table_access:7654 Page_hit: 5500 Page_miss: 2154 Page_hit_rate: 0.718579
Shader23: Page_table_access:7816 Page_hit: 5732 Page_miss: 2084 Page_hit_rate: 0.733367
Shader24: Page_table_access:7528 Page_hit: 5545 Page_miss: 1983 Page_hit_rate: 0.736583
Shader25: Page_table_access:7559 Page_hit: 5455 Page_miss: 2104 Page_hit_rate: 0.721656
Shader26: Page_table_access:7485 Page_hit: 5568 Page_miss: 1917 Page_hit_rate: 0.743888
Shader27: Page_table_access:7602 Page_hit: 5241 Page_miss: 2361 Page_hit_rate: 0.689424
Page_table_tot_access: 209713 Page_tot_hit: 150934, Page_tot_miss 58779, Page_tot_hit_rate: 0.719717 Page_tot_fault: 2364 Page_tot_pending: 56415
Total_memory_access_page_fault: 2364, Average_latency: 7983700.500000
========================================Page thrashing statistics==============================
Page_validate: 4807 Page_evict_dirty: 344 Page_evict_not_dirty: 2194
Page: 786432 Thrashed: 1
Page: 786434 Thrashed: 1
Page: 786435 Thrashed: 2
Page: 786437 Thrashed: 3
Page: 786439 Thrashed: 1
Page: 786440 Thrashed: 1
Page: 786441 Thrashed: 1
Page: 786443 Thrashed: 2
Page: 786444 Thrashed: 2
Page: 786449 Thrashed: 1
Page: 786451 Thrashed: 2
Page: 786452 Thrashed: 1
Page: 786453 Thrashed: 1
Page: 786454 Thrashed: 3
Page: 786455 Thrashed: 2
Page: 786457 Thrashed: 1
Page: 786459 Thrashed: 1
Page: 786460 Thrashed: 2
Page: 786461 Thrashed: 1
Page: 786463 Thrashed: 1
Page: 786464 Thrashed: 1
Page: 786465 Thrashed: 1
Page: 786468 Thrashed: 3
Page: 786469 Thrashed: 1
Page: 786471 Thrashed: 1
Page: 786472 Thrashed: 1
Page: 786474 Thrashed: 1
Page: 786475 Thrashed: 1
Page: 786476 Thrashed: 1
Page: 786477 Thrashed: 1
Page: 786479 Thrashed: 1
Page: 786480 Thrashed: 2
Page: 786481 Thrashed: 1
Page: 786483 Thrashed: 1
Page: 786484 Thrashed: 2
Page: 786485 Thrashed: 2
Page: 786488 Thrashed: 1
Page: 786490 Thrashed: 1
Page: 786491 Thrashed: 2
Page: 786493 Thrashed: 1
Page: 786494 Thrashed: 1
Page: 786495 Thrashed: 1
Page: 786497 Thrashed: 1
Page: 786498 Thrashed: 2
Page: 786500 Thrashed: 1
Page: 786501 Thrashed: 2
Page: 786502 Thrashed: 1
Page: 786504 Thrashed: 1
Page: 786506 Thrashed: 3
Page: 786508 Thrashed: 1
Page: 786509 Thrashed: 1
Page: 786513 Thrashed: 3
Page: 786515 Thrashed: 1
Page: 786518 Thrashed: 1
Page: 786520 Thrashed: 1
Page: 786521 Thrashed: 1
Page: 786523 Thrashed: 1
Page: 786524 Thrashed: 1
Page: 786528 Thrashed: 2
Page: 786529 Thrashed: 1
Page: 786530 Thrashed: 1
Page: 786531 Thrashed: 2
Page: 786535 Thrashed: 2
Page: 786536 Thrashed: 2
Page: 786539 Thrashed: 2
Page: 786541 Thrashed: 2
Page: 786543 Thrashed: 1
Page: 786544 Thrashed: 1
Page: 786546 Thrashed: 1
Page: 786548 Thrashed: 1
Page: 786549 Thrashed: 2
Page: 786550 Thrashed: 3
Page: 786551 Thrashed: 1
Page: 786552 Thrashed: 3
Page: 786553 Thrashed: 2
Page: 786554 Thrashed: 1
Page: 786555 Thrashed: 3
Page: 786556 Thrashed: 1
Page: 786560 Thrashed: 2
Page: 786561 Thrashed: 1
Page: 786563 Thrashed: 1
Page: 786564 Thrashed: 1
Page: 786565 Thrashed: 2
Page: 786566 Thrashed: 1
Page: 786567 Thrashed: 1
Page: 786568 Thrashed: 3
Page: 786569 Thrashed: 2
Page: 786570 Thrashed: 1
Page: 786572 Thrashed: 1
Page: 786574 Thrashed: 1
Page: 786575 Thrashed: 1
Page: 786576 Thrashed: 2
Page: 786577 Thrashed: 1
Page: 786578 Thrashed: 1
Page: 786580 Thrashed: 1
Page: 786581 Thrashed: 2
Page: 786582 Thrashed: 2
Page: 786583 Thrashed: 2
Page: 786584 Thrashed: 1
Page: 786585 Thrashed: 1
Page: 786587 Thrashed: 1
Page: 786588 Thrashed: 1
Page: 786589 Thrashed: 1
Page: 786591 Thrashed: 2
Page: 786592 Thrashed: 1
Page: 786593 Thrashed: 2
Page: 786595 Thrashed: 1
Page: 786599 Thrashed: 1
Page: 786601 Thrashed: 1
Page: 786602 Thrashed: 2
Page: 786603 Thrashed: 1
Page: 786604 Thrashed: 1
Page: 786608 Thrashed: 1
Page: 786609 Thrashed: 3
Page: 786611 Thrashed: 1
Page: 786613 Thrashed: 1
Page: 786615 Thrashed: 2
Page: 786616 Thrashed: 2
Page: 786617 Thrashed: 1
Page: 786618 Thrashed: 1
Page: 786619 Thrashed: 1
Page: 786620 Thrashed: 1
Page: 786621 Thrashed: 2
Page: 786623 Thrashed: 2
Page: 786624 Thrashed: 1
Page: 786626 Thrashed: 2
Page: 786627 Thrashed: 1
Page: 786628 Thrashed: 1
Page: 786630 Thrashed: 1
Page: 786631 Thrashed: 2
Page: 786632 Thrashed: 1
Page: 786633 Thrashed: 1
Page: 786634 Thrashed: 1
Page: 786635 Thrashed: 2
Page: 786637 Thrashed: 2
Page: 786638 Thrashed: 2
Page: 786640 Thrashed: 1
Page: 786641 Thrashed: 1
Page: 786643 Thrashed: 1
Page: 786644 Thrashed: 2
Page: 786645 Thrashed: 2
Page: 786646 Thrashed: 2
Page: 786647 Thrashed: 2
Page: 786651 Thrashed: 1
Page: 786652 Thrashed: 1
Page: 786654 Thrashed: 2
Page: 786655 Thrashed: 1
Page: 786656 Thrashed: 1
Page: 786657 Thrashed: 3
Page: 786659 Thrashed: 1
Page: 786661 Thrashed: 1
Page: 786662 Thrashed: 1
Page: 786665 Thrashed: 3
Page: 786666 Thrashed: 1
Page: 786667 Thrashed: 1
Page: 786668 Thrashed: 1
Page: 786669 Thrashed: 1
Page: 786670 Thrashed: 1
Page: 786672 Thrashed: 2
Page: 786673 Thrashed: 1
Page: 786675 Thrashed: 1
Page: 786676 Thrashed: 1
Page: 786678 Thrashed: 2
Page: 786680 Thrashed: 2
Page: 786682 Thrashed: 1
Page: 786685 Thrashed: 3
Page: 786686 Thrashed: 1
Page: 786687 Thrashed: 1
Page: 786689 Thrashed: 1
Page: 786691 Thrashed: 1
Page: 786692 Thrashed: 1
Page: 786694 Thrashed: 1
Page: 786696 Thrashed: 1
Page: 786697 Thrashed: 1
Page: 786698 Thrashed: 1
Page: 786700 Thrashed: 1
Page: 786701 Thrashed: 1
Page: 786702 Thrashed: 1
Page: 786703 Thrashed: 2
Page: 786704 Thrashed: 1
Page: 786705 Thrashed: 1
Page: 786706 Thrashed: 1
Page: 786708 Thrashed: 1
Page: 786709 Thrashed: 2
Page: 786710 Thrashed: 1
Page: 786712 Thrashed: 1
Page: 786713 Thrashed: 1
Page: 786714 Thrashed: 2
Page: 786715 Thrashed: 2
Page: 786717 Thrashed: 2
Page: 786718 Thrashed: 1
Page: 786719 Thrashed: 2
Page: 786720 Thrashed: 2
Page: 786721 Thrashed: 1
Page: 786723 Thrashed: 1
Page: 786728 Thrashed: 2
Page: 786729 Thrashed: 1
Page: 786730 Thrashed: 1
Page: 786731 Thrashed: 1
Page: 786732 Thrashed: 2
Page: 786733 Thrashed: 2
Page: 786734 Thrashed: 3
Page: 786735 Thrashed: 2
Page: 786736 Thrashed: 2
Page: 786737 Thrashed: 1
Page: 786739 Thrashed: 1
Page: 786741 Thrashed: 1
Page: 786742 Thrashed: 2
Page: 786745 Thrashed: 2
Page: 786746 Thrashed: 1
Page: 786747 Thrashed: 1
Page: 786749 Thrashed: 3
Page: 786750 Thrashed: 3
Page: 786756 Thrashed: 2
Page: 786757 Thrashed: 1
Page: 786758 Thrashed: 1
Page: 786759 Thrashed: 1
Page: 786760 Thrashed: 1
Page: 786762 Thrashed: 1
Page: 786764 Thrashed: 3
Page: 786765 Thrashed: 2
Page: 786766 Thrashed: 1
Page: 786767 Thrashed: 1
Page: 786768 Thrashed: 2
Page: 786769 Thrashed: 1
Page: 786770 Thrashed: 2
Page: 786772 Thrashed: 1
Page: 786773 Thrashed: 2
Page: 786775 Thrashed: 1
Page: 786776 Thrashed: 1
Page: 786778 Thrashed: 1
Page: 786780 Thrashed: 2
Page: 786781 Thrashed: 1
Page: 786782 Thrashed: 2
Page: 786783 Thrashed: 1
Page: 786784 Thrashed: 2
Page: 786785 Thrashed: 1
Page: 786786 Thrashed: 3
Page: 786787 Thrashed: 1
Page: 786788 Thrashed: 2
Page: 786789 Thrashed: 1
Page: 786790 Thrashed: 1
Page: 786791 Thrashed: 2
Page: 786792 Thrashed: 4
Page: 786793 Thrashed: 1
Page: 786794 Thrashed: 4
Page: 786795 Thrashed: 1
Page: 786796 Thrashed: 1
Page: 786798 Thrashed: 1
Page: 786799 Thrashed: 1
Page: 786800 Thrashed: 1
Page: 786801 Thrashed: 3
Page: 786802 Thrashed: 1
Page: 786803 Thrashed: 1
Page: 786806 Thrashed: 3
Page: 786807 Thrashed: 2
Page: 786810 Thrashed: 1
Page: 786812 Thrashed: 2
Page: 786813 Thrashed: 1
Page: 786815 Thrashed: 1
Page: 786816 Thrashed: 1
Page: 786817 Thrashed: 1
Page: 786819 Thrashed: 1
Page: 786820 Thrashed: 2
Page: 786822 Thrashed: 2
Page: 786823 Thrashed: 4
Page: 786825 Thrashed: 3
Page: 786828 Thrashed: 1
Page: 786829 Thrashed: 2
Page: 786830 Thrashed: 1
Page: 786831 Thrashed: 1
Page: 786832 Thrashed: 1
Page: 786833 Thrashed: 2
Page: 786834 Thrashed: 2
Page: 786835 Thrashed: 1
Page: 786837 Thrashed: 1
Page: 786838 Thrashed: 2
Page: 786840 Thrashed: 1
Page: 786841 Thrashed: 1
Page: 786842 Thrashed: 1
Page: 786843 Thrashed: 1
Page: 786844 Thrashed: 1
Page: 786845 Thrashed: 1
Page: 786847 Thrashed: 1
Page: 786848 Thrashed: 1
Page: 786849 Thrashed: 1
Page: 786850 Thrashed: 3
Page: 786851 Thrashed: 1
Page: 786852 Thrashed: 1
Page: 786853 Thrashed: 2
Page: 786856 Thrashed: 3
Page: 786857 Thrashed: 1
Page: 786858 Thrashed: 2
Page: 786860 Thrashed: 1
Page: 786861 Thrashed: 1
Page: 786862 Thrashed: 1
Page: 786864 Thrashed: 1
Page: 786865 Thrashed: 1
Page: 786866 Thrashed: 1
Page: 786867 Thrashed: 1
Page: 786868 Thrashed: 1
Page: 786869 Thrashed: 1
Page: 786870 Thrashed: 1
Page: 786872 Thrashed: 1
Page: 786873 Thrashed: 3
Page: 786874 Thrashed: 1
Page: 786876 Thrashed: 2
Page: 786877 Thrashed: 1
Page: 786879 Thrashed: 2
Page: 786880 Thrashed: 1
Page: 786881 Thrashed: 1
Page: 786883 Thrashed: 1
Page: 786884 Thrashed: 1
Page: 786885 Thrashed: 3
Page: 786886 Thrashed: 2
Page: 786887 Thrashed: 2
Page: 786889 Thrashed: 2
Page: 786890 Thrashed: 1
Page: 786891 Thrashed: 1
Page: 786892 Thrashed: 3
Page: 786894 Thrashed: 2
Page: 786896 Thrashed: 2
Page: 786897 Thrashed: 4
Page: 786898 Thrashed: 1
Page: 786899 Thrashed: 1
Page: 786900 Thrashed: 2
Page: 786901 Thrashed: 4
Page: 786902 Thrashed: 1
Page: 786903 Thrashed: 1
Page: 786904 Thrashed: 1
Page: 786905 Thrashed: 2
Page: 786906 Thrashed: 1
Page: 786907 Thrashed: 3
Page: 786908 Thrashed: 1
Page: 786909 Thrashed: 3
Page: 786910 Thrashed: 1
Page: 786912 Thrashed: 2
Page: 786913 Thrashed: 3
Page: 786914 Thrashed: 2
Page: 786915 Thrashed: 2
Page: 786916 Thrashed: 1
Page: 786917 Thrashed: 1
Page: 786918 Thrashed: 1
Page: 786919 Thrashed: 1
Page: 786920 Thrashed: 2
Page: 786921 Thrashed: 2
Page: 786922 Thrashed: 2
Page: 786923 Thrashed: 1
Page: 786924 Thrashed: 3
Page: 786926 Thrashed: 2
Page: 786927 Thrashed: 2
Page: 786928 Thrashed: 2
Page: 786929 Thrashed: 1
Page: 786930 Thrashed: 1
Page: 786935 Thrashed: 2
Page: 786937 Thrashed: 1
Page: 786941 Thrashed: 2
Page: 786942 Thrashed: 2
Page: 786944 Thrashed: 1
Page: 786945 Thrashed: 1
Page: 786946 Thrashed: 1
Page: 786947 Thrashed: 1
Page: 786950 Thrashed: 1
Page: 786954 Thrashed: 2
Page: 786955 Thrashed: 3
Page: 786957 Thrashed: 1
Page: 786959 Thrashed: 4
Page: 786960 Thrashed: 1
Page: 786961 Thrashed: 1
Page: 786962 Thrashed: 1
Page: 786964 Thrashed: 1
Page: 786967 Thrashed: 2
Page: 786968 Thrashed: 2
Page: 786969 Thrashed: 2
Page: 786970 Thrashed: 3
Page: 786971 Thrashed: 1
Page: 786972 Thrashed: 1
Page: 786975 Thrashed: 1
Page: 786976 Thrashed: 1
Page: 786977 Thrashed: 1
Page: 786978 Thrashed: 1
Page: 786979 Thrashed: 3
Page: 786980 Thrashed: 3
Page: 786981 Thrashed: 4
Page: 786982 Thrashed: 1
Page: 786983 Thrashed: 1
Page: 786984 Thrashed: 4
Page: 786985 Thrashed: 1
Page: 786987 Thrashed: 4
Page: 786990 Thrashed: 4
Page: 786991 Thrashed: 1
Page: 786992 Thrashed: 2
Page: 786993 Thrashed: 1
Page: 786995 Thrashed: 3
Page: 786996 Thrashed: 2
Page: 786998 Thrashed: 2
Page: 786999 Thrashed: 1
Page: 787000 Thrashed: 2
Page: 787001 Thrashed: 2
Page: 787003 Thrashed: 1
Page: 787004 Thrashed: 1
Page: 787005 Thrashed: 1
Page: 787007 Thrashed: 1
Page: 787010 Thrashed: 2
Page: 787011 Thrashed: 1
Page: 787012 Thrashed: 1
Page: 787013 Thrashed: 1
Page: 787016 Thrashed: 1
Page: 787017 Thrashed: 1
Page: 787021 Thrashed: 1
Page: 787024 Thrashed: 1
Page: 787031 Thrashed: 1
Page: 787035 Thrashed: 1
Page: 787036 Thrashed: 1
Page: 787043 Thrashed: 1
Page: 787048 Thrashed: 1
Page: 787058 Thrashed: 1
Page: 787059 Thrashed: 1
Page: 787092 Thrashed: 1
Page: 787095 Thrashed: 1
Page: 787100 Thrashed: 1
Page: 787104 Thrashed: 1
Page: 787110 Thrashed: 1
Page: 787112 Thrashed: 1
Page: 787116 Thrashed: 2
Page: 787126 Thrashed: 1
Page: 787141 Thrashed: 2
Page: 787143 Thrashed: 1
Page: 787144 Thrashed: 2
Page: 787145 Thrashed: 2
Page: 787146 Thrashed: 1
Page: 787147 Thrashed: 1
Page: 787148 Thrashed: 3
Page: 787153 Thrashed: 1
Page: 787154 Thrashed: 1
Page: 787156 Thrashed: 1
Page: 787157 Thrashed: 1
Page: 787158 Thrashed: 1
Page: 787159 Thrashed: 2
Page: 787161 Thrashed: 1
Page: 787162 Thrashed: 1
Page: 787163 Thrashed: 2
Page: 787164 Thrashed: 1
Page: 787166 Thrashed: 1
Page: 787168 Thrashed: 4
Page: 787169 Thrashed: 3
Page: 787170 Thrashed: 2
Page: 787171 Thrashed: 1
Page: 787172 Thrashed: 3
Page: 787173 Thrashed: 2
Page: 787175 Thrashed: 1
Page: 787176 Thrashed: 2
Page: 787178 Thrashed: 2
Page: 787179 Thrashed: 3
Page: 787180 Thrashed: 1
Page: 787181 Thrashed: 2
Page: 787182 Thrashed: 1
Page: 787183 Thrashed: 2
Page: 787186 Thrashed: 1
Page: 787187 Thrashed: 2
Page: 787190 Thrashed: 1
Page: 787191 Thrashed: 2
Page: 787194 Thrashed: 2
Page: 787197 Thrashed: 1
Page: 787198 Thrashed: 1
Page: 787199 Thrashed: 2
Page: 787200 Thrashed: 2
Page: 787201 Thrashed: 1
Page: 787202 Thrashed: 1
Page: 787203 Thrashed: 2
Page: 787204 Thrashed: 1
Page: 787205 Thrashed: 1
Page: 787207 Thrashed: 1
Page: 787208 Thrashed: 1
Page: 787209 Thrashed: 1
Page: 787210 Thrashed: 1
Page: 787211 Thrashed: 1
Page: 787212 Thrashed: 1
Page: 787213 Thrashed: 1
Page: 787215 Thrashed: 1
Page: 787216 Thrashed: 1
Page: 787218 Thrashed: 2
Page: 787219 Thrashed: 1
Page: 787221 Thrashed: 2
Page: 787222 Thrashed: 1
Page: 787224 Thrashed: 2
Page: 787227 Thrashed: 2
Page: 787228 Thrashed: 2
Page: 787229 Thrashed: 1
Page: 787231 Thrashed: 1
Page: 787232 Thrashed: 1
Page: 787233 Thrashed: 1
Page: 787235 Thrashed: 3
Page: 787236 Thrashed: 1
Page: 787237 Thrashed: 2
Page: 787239 Thrashed: 1
Page: 787240 Thrashed: 2
Page: 787242 Thrashed: 1
Page: 787243 Thrashed: 1
Page: 787244 Thrashed: 1
Page: 787246 Thrashed: 2
Page: 787248 Thrashed: 3
Page: 787249 Thrashed: 2
Page: 787250 Thrashed: 1
Page: 787251 Thrashed: 3
Page: 787252 Thrashed: 1
Page: 787253 Thrashed: 2
Page: 787254 Thrashed: 1
Page: 787256 Thrashed: 2
Page: 787258 Thrashed: 1
Page: 787259 Thrashed: 1
Page: 787262 Thrashed: 1
Page: 787265 Thrashed: 2
Page: 787268 Thrashed: 1
Page: 787269 Thrashed: 1
Page: 787270 Thrashed: 2
Page: 787273 Thrashed: 1
Page: 787274 Thrashed: 2
Page: 787275 Thrashed: 1
Page: 787276 Thrashed: 1
Page: 787277 Thrashed: 1
Page: 787278 Thrashed: 3
Page: 787279 Thrashed: 1
Page: 787280 Thrashed: 3
Page: 787281 Thrashed: 2
Page: 787283 Thrashed: 2
Page: 787284 Thrashed: 1
Page: 787286 Thrashed: 1
Page: 787288 Thrashed: 2
Page: 787290 Thrashed: 1
Page: 787291 Thrashed: 3
Page: 787292 Thrashed: 1
Page: 787294 Thrashed: 1
Page: 787296 Thrashed: 2
Page: 787298 Thrashed: 1
Page: 787300 Thrashed: 1
Page: 787301 Thrashed: 3
Page: 787302 Thrashed: 1
Page: 787304 Thrashed: 1
Page: 787305 Thrashed: 2
Page: 787306 Thrashed: 1
Page: 787308 Thrashed: 1
Page: 787309 Thrashed: 2
Page: 787310 Thrashed: 1
Page: 787311 Thrashed: 1
Page: 787312 Thrashed: 1
Page: 787313 Thrashed: 2
Page: 787315 Thrashed: 1
Page: 787316 Thrashed: 2
Page: 787318 Thrashed: 2
Page: 787326 Thrashed: 2
Page: 787327 Thrashed: 3
Page: 787328 Thrashed: 2
Page: 787329 Thrashed: 1
Page: 787330 Thrashed: 2
Page: 787331 Thrashed: 2
Page: 787332 Thrashed: 1
Page: 787333 Thrashed: 2
Page: 787334 Thrashed: 1
Page: 787339 Thrashed: 1
Page: 787340 Thrashed: 2
Page: 787342 Thrashed: 2
Page: 787345 Thrashed: 3
Page: 787346 Thrashed: 1
Page: 787347 Thrashed: 2
Page: 787350 Thrashed: 2
Page: 787352 Thrashed: 1
Page: 787354 Thrashed: 2
Page: 787356 Thrashed: 1
Page: 787357 Thrashed: 2
Page: 787358 Thrashed: 1
Page: 787360 Thrashed: 1
Page: 787361 Thrashed: 1
Page: 787362 Thrashed: 3
Page: 787363 Thrashed: 1
Page: 787364 Thrashed: 2
Page: 787365 Thrashed: 2
Page: 787366 Thrashed: 3
Page: 787367 Thrashed: 1
Page: 787368 Thrashed: 1
Page: 787369 Thrashed: 2
Page: 787371 Thrashed: 1
Page: 787372 Thrashed: 1
Page: 787374 Thrashed: 1
Page: 787375 Thrashed: 1
Page: 787376 Thrashed: 1
Page: 787377 Thrashed: 1
Page: 787378 Thrashed: 1
Page: 787380 Thrashed: 1
Page: 787384 Thrashed: 1
Page: 787386 Thrashed: 2
Page: 787388 Thrashed: 1
Page: 787389 Thrashed: 1
Page: 787390 Thrashed: 2
Page: 787391 Thrashed: 2
Page: 787392 Thrashed: 2
Page: 787393 Thrashed: 1
Page: 787394 Thrashed: 1
Page: 787396 Thrashed: 2
Page: 787400 Thrashed: 1
Page: 787401 Thrashed: 1
Page: 787402 Thrashed: 1
Page: 787403 Thrashed: 1
Page: 787404 Thrashed: 1
Page: 787406 Thrashed: 2
Page: 787407 Thrashed: 1
Page: 787410 Thrashed: 2
Page: 787413 Thrashed: 1
Page: 787414 Thrashed: 4
Page: 787415 Thrashed: 3
Page: 787416 Thrashed: 1
Page: 787418 Thrashed: 1
Page: 787419 Thrashed: 2
Page: 787420 Thrashed: 1
Page: 787421 Thrashed: 1
Page: 787422 Thrashed: 1
Page: 787423 Thrashed: 1
Page: 787424 Thrashed: 2
Page: 787425 Thrashed: 1
Page: 787426 Thrashed: 1
Page: 787427 Thrashed: 2
Page: 787429 Thrashed: 5
Page: 787431 Thrashed: 2
Page: 787432 Thrashed: 1
Page: 787433 Thrashed: 1
Page: 787434 Thrashed: 1
Page: 787435 Thrashed: 1
Page: 787438 Thrashed: 2
Page: 787440 Thrashed: 1
Page: 787441 Thrashed: 1
Page: 787442 Thrashed: 2
Page: 787443 Thrashed: 1
Page: 787444 Thrashed: 1
Page: 787446 Thrashed: 2
Page: 787448 Thrashed: 3
Page: 787450 Thrashed: 1
Page: 787452 Thrashed: 1
Page: 787453 Thrashed: 1
Page: 787455 Thrashed: 1
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 1
Page: 787463 Thrashed: 3
Page: 787465 Thrashed: 1
Page: 787466 Thrashed: 1
Page: 787470 Thrashed: 1
Page: 787472 Thrashed: 1
Page: 787473 Thrashed: 1
Page: 787474 Thrashed: 1
Page: 787477 Thrashed: 1
Page: 787479 Thrashed: 1
Page: 787480 Thrashed: 1
Page: 787481 Thrashed: 2
Page: 787482 Thrashed: 1
Page: 787483 Thrashed: 2
Page: 787484 Thrashed: 1
Page: 787486 Thrashed: 2
Page: 787487 Thrashed: 1
Page: 787488 Thrashed: 2
Page: 787493 Thrashed: 1
Page: 787494 Thrashed: 2
Page: 787496 Thrashed: 1
Page: 787497 Thrashed: 2
Page: 787500 Thrashed: 1
Page: 787503 Thrashed: 1
Page: 787505 Thrashed: 1
Page: 787506 Thrashed: 1
Page: 787507 Thrashed: 1
Page: 787508 Thrashed: 1
Page: 787509 Thrashed: 1
Page: 787511 Thrashed: 2
Page: 787512 Thrashed: 1
Page: 787513 Thrashed: 2
Page: 787515 Thrashed: 1
Page: 787517 Thrashed: 2
Page: 787518 Thrashed: 1
Page: 787519 Thrashed: 2
Page: 787520 Thrashed: 1
Page: 787521 Thrashed: 1
Page: 787522 Thrashed: 2
Page: 787523 Thrashed: 1
Page: 787524 Thrashed: 2
Page: 787525 Thrashed: 1
Page: 787526 Thrashed: 1
Page: 787527 Thrashed: 1
Page: 787529 Thrashed: 1
Page: 787530 Thrashed: 3
Page: 787532 Thrashed: 3
Page: 787533 Thrashed: 1
Page: 787535 Thrashed: 3
Page: 787537 Thrashed: 1
Page: 787538 Thrashed: 1
Page: 787539 Thrashed: 1
Page: 787540 Thrashed: 1
Page: 787542 Thrashed: 1
Page: 787545 Thrashed: 1
Page: 787546 Thrashed: 2
Page: 787547 Thrashed: 1
Page: 787549 Thrashed: 1
Page: 787550 Thrashed: 1
Page: 787551 Thrashed: 2
Page: 787553 Thrashed: 1
Page: 787555 Thrashed: 2
Page: 787556 Thrashed: 1
Page: 787558 Thrashed: 1
Page: 787559 Thrashed: 2
Page: 787560 Thrashed: 1
Page: 787561 Thrashed: 3
Page: 787562 Thrashed: 2
Page: 787563 Thrashed: 1
Page: 787564 Thrashed: 1
Page: 787566 Thrashed: 2
Page: 787568 Thrashed: 2
Page: 787569 Thrashed: 1
Page: 787570 Thrashed: 1
Page: 787571 Thrashed: 1
Page: 787572 Thrashed: 1
Page: 787574 Thrashed: 1
Page: 787575 Thrashed: 1
Page: 787576 Thrashed: 2
Page: 787577 Thrashed: 3
Page: 787578 Thrashed: 2
Page: 787579 Thrashed: 2
Page: 787582 Thrashed: 1
Page: 787583 Thrashed: 1
Page: 787584 Thrashed: 2
Page: 787585 Thrashed: 1
Page: 787586 Thrashed: 1
Page: 787587 Thrashed: 1
Page: 787589 Thrashed: 1
Page: 787590 Thrashed: 4
Page: 787591 Thrashed: 2
Page: 787592 Thrashed: 1
Page: 787593 Thrashed: 1
Page: 787596 Thrashed: 1
Page: 787598 Thrashed: 2
Page: 787599 Thrashed: 1
Page: 787600 Thrashed: 2
Page: 787601 Thrashed: 1
Page: 787603 Thrashed: 3
Page: 787609 Thrashed: 1
Page: 787610 Thrashed: 1
Page: 787611 Thrashed: 1
Page: 787612 Thrashed: 1
Page: 787613 Thrashed: 1
Page: 787614 Thrashed: 2
Page: 787615 Thrashed: 1
Page: 787617 Thrashed: 2
Page: 787618 Thrashed: 3
Page: 787619 Thrashed: 1
Page: 787620 Thrashed: 2
Page: 787621 Thrashed: 1
Page: 787622 Thrashed: 1
Page: 787623 Thrashed: 1
Page: 787625 Thrashed: 1
Page: 787626 Thrashed: 1
Page: 787627 Thrashed: 2
Page: 787630 Thrashed: 1
Page: 787631 Thrashed: 1
Page: 787632 Thrashed: 1
Page: 787634 Thrashed: 1
Page: 787635 Thrashed: 2
Page: 787636 Thrashed: 1
Page: 787637 Thrashed: 1
Page: 787638 Thrashed: 2
Page: 787639 Thrashed: 2
Page: 787641 Thrashed: 1
Page: 787643 Thrashed: 1
Page: 787644 Thrashed: 1
Page: 787645 Thrashed: 1
Page: 787646 Thrashed: 2
Page: 787647 Thrashed: 1
Page: 787648 Thrashed: 2
Page: 787651 Thrashed: 1
Page: 787652 Thrashed: 2
Page: 787653 Thrashed: 3
Page: 787654 Thrashed: 2
Page: 787656 Thrashed: 1
Page: 787657 Thrashed: 2
Page: 787658 Thrashed: 1
Page: 787660 Thrashed: 2
Page: 787661 Thrashed: 1
Page: 787663 Thrashed: 2
Page: 787664 Thrashed: 2
Page: 787665 Thrashed: 2
Page: 787666 Thrashed: 1
Page: 787668 Thrashed: 1
Page: 787669 Thrashed: 2
Page: 787670 Thrashed: 1
Page: 787671 Thrashed: 1
Page: 787672 Thrashed: 1
Page: 787673 Thrashed: 1
Page: 787675 Thrashed: 1
Page: 787676 Thrashed: 3
Page: 787678 Thrashed: 3
Page: 787679 Thrashed: 2
Page: 787680 Thrashed: 1
Page: 787681 Thrashed: 2
Page: 787683 Thrashed: 2
Page: 787684 Thrashed: 2
Page: 787685 Thrashed: 1
Page: 787688 Thrashed: 1
Page: 787690 Thrashed: 1
Page: 787691 Thrashed: 2
Page: 787692 Thrashed: 1
Page: 787693 Thrashed: 1
Page: 787694 Thrashed: 2
Page: 787696 Thrashed: 1
Page: 787697 Thrashed: 1
Page: 787698 Thrashed: 1
Page: 787700 Thrashed: 3
Page: 787702 Thrashed: 2
Page: 787703 Thrashed: 2
Page: 787704 Thrashed: 2
Page: 787705 Thrashed: 2
Page: 787706 Thrashed: 1
Page: 787709 Thrashed: 1
Page: 787710 Thrashed: 2
Page: 787711 Thrashed: 1
Page: 787713 Thrashed: 1
Page: 787717 Thrashed: 2
Page: 787718 Thrashed: 1
Page: 787719 Thrashed: 4
Page: 787722 Thrashed: 2
Page: 787723 Thrashed: 1
Page: 787724 Thrashed: 1
Page: 787725 Thrashed: 1
Page: 787728 Thrashed: 1
Page: 787729 Thrashed: 1
Page: 787730 Thrashed: 2
Page: 787731 Thrashed: 1
Page: 787732 Thrashed: 2
Page: 787733 Thrashed: 1
Page: 787735 Thrashed: 1
Page: 787736 Thrashed: 1
Page: 787737 Thrashed: 1
Page: 787738 Thrashed: 3
Page: 787739 Thrashed: 1
Page: 787742 Thrashed: 1
Page: 787744 Thrashed: 1
Page: 787745 Thrashed: 4
Page: 787747 Thrashed: 1
Page: 787748 Thrashed: 1
Page: 787749 Thrashed: 1
Page: 787750 Thrashed: 1
Page: 787751 Thrashed: 2
Page: 787752 Thrashed: 1
Page: 787753 Thrashed: 2
Page: 787754 Thrashed: 2
Page: 787755 Thrashed: 1
Page: 787756 Thrashed: 1
Page: 787757 Thrashed: 1
Page: 787758 Thrashed: 1
Page: 787759 Thrashed: 2
Page: 787760 Thrashed: 1
Page: 787761 Thrashed: 2
Page: 787763 Thrashed: 1
Page: 787764 Thrashed: 1
Page: 787767 Thrashed: 1
Page: 787769 Thrashed: 2
Page: 787770 Thrashed: 1
Page: 787771 Thrashed: 1
Page: 787774 Thrashed: 1
Page: 787776 Thrashed: 1
Page: 787777 Thrashed: 1
Page: 787778 Thrashed: 2
Page: 787779 Thrashed: 1
Page: 787780 Thrashed: 1
Page: 787781 Thrashed: 1
Page: 787783 Thrashed: 2
Page: 787784 Thrashed: 1
Page: 787785 Thrashed: 1
Page: 787786 Thrashed: 1
Page: 787787 Thrashed: 1
Page: 787788 Thrashed: 2
Page: 787789 Thrashed: 2
Page: 787790 Thrashed: 2
Page: 787791 Thrashed: 1
Page: 787792 Thrashed: 1
Page: 787793 Thrashed: 2
Page: 787795 Thrashed: 2
Page: 787796 Thrashed: 2
Page: 787797 Thrashed: 1
Page: 787798 Thrashed: 1
Page: 787799 Thrashed: 1
Page: 787800 Thrashed: 1
Page: 787801 Thrashed: 2
Page: 787802 Thrashed: 1
Page: 787803 Thrashed: 1
Page: 787805 Thrashed: 2
Page: 787807 Thrashed: 2
Page: 787809 Thrashed: 1
Page: 787812 Thrashed: 1
Page: 787813 Thrashed: 1
Page: 787817 Thrashed: 1
Page: 787818 Thrashed: 3
Page: 787820 Thrashed: 3
Page: 787824 Thrashed: 2
Page: 787828 Thrashed: 1
Page: 787829 Thrashed: 1
Page: 787831 Thrashed: 1
Page: 787832 Thrashed: 1
Page: 787833 Thrashed: 1
Page: 787834 Thrashed: 1
Page: 787835 Thrashed: 1
Page: 787836 Thrashed: 3
Page: 787837 Thrashed: 1
Page: 787838 Thrashed: 1
Page: 787839 Thrashed: 1
Page: 787840 Thrashed: 1
Page: 787841 Thrashed: 1
Page: 787842 Thrashed: 4
Page: 787843 Thrashed: 1
Page: 787846 Thrashed: 1
Page: 787847 Thrashed: 1
Page: 787848 Thrashed: 2
Page: 787849 Thrashed: 1
Page: 787850 Thrashed: 1
Page: 787851 Thrashed: 1
Page: 787852 Thrashed: 1
Page: 787853 Thrashed: 1
Page: 787856 Thrashed: 1
Page: 787859 Thrashed: 2
Page: 787860 Thrashed: 2
Page: 787861 Thrashed: 2
Page: 787862 Thrashed: 2
Page: 787863 Thrashed: 2
Page: 787864 Thrashed: 1
Page: 787865 Thrashed: 1
Page: 787866 Thrashed: 2
Page: 787867 Thrashed: 2
Page: 787868 Thrashed: 3
Page: 787869 Thrashed: 1
Page: 787870 Thrashed: 2
Page: 787871 Thrashed: 1
Page: 787872 Thrashed: 1
Page: 787873 Thrashed: 1
Page: 787875 Thrashed: 1
Page: 787878 Thrashed: 2
Page: 787880 Thrashed: 2
Page: 787883 Thrashed: 1
Page: 787884 Thrashed: 1
Page: 787885 Thrashed: 2
Page: 787886 Thrashed: 4
Page: 787887 Thrashed: 1
Page: 787888 Thrashed: 3
Page: 787892 Thrashed: 1
Page: 787893 Thrashed: 1
Page: 787894 Thrashed: 2
Page: 787895 Thrashed: 1
Page: 787898 Thrashed: 2
Page: 787899 Thrashed: 1
Page: 787900 Thrashed: 2
Page: 787901 Thrashed: 1
Page: 787903 Thrashed: 1
Page: 787904 Thrashed: 1
Page: 787905 Thrashed: 3
Page: 787906 Thrashed: 2
Page: 787907 Thrashed: 2
Page: 787908 Thrashed: 3
Page: 787909 Thrashed: 1
Page: 787910 Thrashed: 1
Page: 787911 Thrashed: 1
Page: 787912 Thrashed: 1
Page: 787914 Thrashed: 2
Page: 787915 Thrashed: 1
Page: 787916 Thrashed: 1
Page: 787917 Thrashed: 1
Page: 787918 Thrashed: 1
Page: 787919 Thrashed: 1
Page: 787920 Thrashed: 1
Page: 787922 Thrashed: 1
Page: 787923 Thrashed: 1
Page: 787924 Thrashed: 2
Page: 787925 Thrashed: 1
Page: 787926 Thrashed: 1
Page: 787927 Thrashed: 1
Page: 787930 Thrashed: 1
Page: 787931 Thrashed: 1
Page: 787932 Thrashed: 3
Page: 787933 Thrashed: 1
Page: 787935 Thrashed: 2
Page: 787936 Thrashed: 2
Page: 787939 Thrashed: 1
Page: 787941 Thrashed: 2
Page: 787942 Thrashed: 1
Page: 787944 Thrashed: 2
Page: 787945 Thrashed: 1
Page: 787947 Thrashed: 1
Page: 787948 Thrashed: 1
Page: 787949 Thrashed: 1
Page: 787950 Thrashed: 1
Page: 787952 Thrashed: 1
Page: 787954 Thrashed: 1
Page: 787956 Thrashed: 1
Page: 787957 Thrashed: 3
Page: 787960 Thrashed: 1
Page: 787961 Thrashed: 1
Page: 787962 Thrashed: 2
Page: 787963 Thrashed: 1
Page: 787964 Thrashed: 1
Page: 787965 Thrashed: 2
Page: 787966 Thrashed: 1
Page: 787967 Thrashed: 1
Page: 787968 Thrashed: 1
Page: 787972 Thrashed: 2
Page: 787973 Thrashed: 1
Page: 787975 Thrashed: 3
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 1
Page: 787978 Thrashed: 1
Page: 787981 Thrashed: 2
Page: 787983 Thrashed: 1
Page: 787985 Thrashed: 1
Page: 787987 Thrashed: 2
Page: 787988 Thrashed: 1
Page: 787989 Thrashed: 1
Page: 787990 Thrashed: 2
Page: 787991 Thrashed: 2
Page: 787992 Thrashed: 2
Page: 787993 Thrashed: 1
Page: 787994 Thrashed: 1
Page: 787995 Thrashed: 2
Page: 787998 Thrashed: 1
Page: 787999 Thrashed: 1
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 1
Page: 788002 Thrashed: 1
Page: 788004 Thrashed: 1
Page: 788005 Thrashed: 3
Page: 788006 Thrashed: 3
Page: 788007 Thrashed: 1
Page: 788009 Thrashed: 2
Page: 788010 Thrashed: 2
Page: 788011 Thrashed: 2
Page: 788012 Thrashed: 1
Page: 788013 Thrashed: 1
Page: 788016 Thrashed: 2
Page: 788018 Thrashed: 1
Page: 788019 Thrashed: 1
Page: 788020 Thrashed: 1
Page: 788021 Thrashed: 2
Page: 788023 Thrashed: 2
Page: 788027 Thrashed: 1
Page: 788028 Thrashed: 1
Page: 788029 Thrashed: 1
Page: 788032 Thrashed: 1
Page: 788033 Thrashed: 1
Page: 788034 Thrashed: 3
Page: 788036 Thrashed: 2
Page: 788037 Thrashed: 3
Page: 788039 Thrashed: 1
Page: 788041 Thrashed: 2
Page: 788042 Thrashed: 2
Page: 788043 Thrashed: 2
Page: 788044 Thrashed: 2
Page: 788047 Thrashed: 1
Page: 788048 Thrashed: 2
Page: 788051 Thrashed: 1
Page: 788052 Thrashed: 1
Page: 788053 Thrashed: 2
Page: 788055 Thrashed: 2
Page: 788059 Thrashed: 2
Page: 788060 Thrashed: 1
Page: 788061 Thrashed: 2
Page: 788062 Thrashed: 1
Page: 788065 Thrashed: 1
Page: 788067 Thrashed: 1
Page: 788068 Thrashed: 2
Page: 788069 Thrashed: 1
Page: 788070 Thrashed: 2
Page: 788071 Thrashed: 1
Page: 788075 Thrashed: 1
Page: 788078 Thrashed: 2
Page: 788080 Thrashed: 2
Page: 788081 Thrashed: 1
Page: 788082 Thrashed: 1
Page: 788083 Thrashed: 1
Page: 788084 Thrashed: 2
Page: 788085 Thrashed: 1
Page: 788086 Thrashed: 1
Page: 788087 Thrashed: 1
Page: 788088 Thrashed: 1
Page: 788089 Thrashed: 1
Page: 788090 Thrashed: 1
Page: 788092 Thrashed: 1
Page: 788093 Thrashed: 2
Page: 788094 Thrashed: 1
Page: 788095 Thrashed: 2
Page: 788096 Thrashed: 1
Page: 788098 Thrashed: 3
Page: 788100 Thrashed: 1
Page: 788101 Thrashed: 2
Page: 788103 Thrashed: 2
Page: 788106 Thrashed: 1
Page: 788107 Thrashed: 1
Page: 788108 Thrashed: 2
Page: 788109 Thrashed: 1
Page: 788110 Thrashed: 2
Page: 788111 Thrashed: 1
Page: 788113 Thrashed: 2
Page: 788114 Thrashed: 2
Page: 788115 Thrashed: 2
Page: 788116 Thrashed: 1
Page: 788118 Thrashed: 1
Page: 788121 Thrashed: 1
Page: 788122 Thrashed: 2
Page: 788123 Thrashed: 2
Page: 788124 Thrashed: 3
Page: 788125 Thrashed: 3
Page: 788127 Thrashed: 1
Page: 788128 Thrashed: 1
Page: 788129 Thrashed: 1
Page: 788130 Thrashed: 2
Page: 788133 Thrashed: 2
Page: 788135 Thrashed: 1
Page: 788136 Thrashed: 1
Page: 788141 Thrashed: 4
Page: 788142 Thrashed: 1
Page: 788143 Thrashed: 1
Page: 788144 Thrashed: 1
Page: 788147 Thrashed: 1
Page: 788148 Thrashed: 2
Page: 788149 Thrashed: 1
Page: 788150 Thrashed: 1
Page: 788151 Thrashed: 1
Page: 788153 Thrashed: 1
Page: 788154 Thrashed: 1
Page: 788155 Thrashed: 1
Page: 788157 Thrashed: 1
Page: 788159 Thrashed: 2
Page: 788160 Thrashed: 2
Page: 788161 Thrashed: 1
Page: 788162 Thrashed: 2
Page: 788164 Thrashed: 1
Page: 788165 Thrashed: 2
Page: 788167 Thrashed: 1
Page: 788168 Thrashed: 2
Page: 788171 Thrashed: 1
Page: 788172 Thrashed: 2
Page: 788173 Thrashed: 1
Page: 788174 Thrashed: 2
Page: 788175 Thrashed: 1
Page: 788176 Thrashed: 1
Page: 788177 Thrashed: 2
Page: 788178 Thrashed: 1
Page: 788180 Thrashed: 1
Page: 788182 Thrashed: 1
Page: 788183 Thrashed: 1
Page: 788184 Thrashed: 1
Page: 788185 Thrashed: 1
Page: 788186 Thrashed: 1
Page: 788188 Thrashed: 2
Page: 788189 Thrashed: 1
Page: 788190 Thrashed: 2
Page: 788191 Thrashed: 1
Page: 788192 Thrashed: 1
Page: 788193 Thrashed: 3
Page: 788194 Thrashed: 2
Page: 788195 Thrashed: 2
Page: 788199 Thrashed: 1
Page: 788201 Thrashed: 1
Page: 788202 Thrashed: 1
Page: 788203 Thrashed: 3
Page: 788205 Thrashed: 1
Page: 788206 Thrashed: 2
Page: 788207 Thrashed: 1
Page: 788208 Thrashed: 1
Page: 788209 Thrashed: 1
Page: 788212 Thrashed: 1
Page: 788213 Thrashed: 2
Page: 788214 Thrashed: 1
Page: 788215 Thrashed: 2
Page: 788216 Thrashed: 2
Page: 788217 Thrashed: 1
Page: 788218 Thrashed: 2
Page: 788219 Thrashed: 2
Page: 788220 Thrashed: 1
Page: 788221 Thrashed: 1
Page: 788222 Thrashed: 3
Page: 788224 Thrashed: 2
Page: 788225 Thrashed: 1
Page: 788226 Thrashed: 2
Page: 788227 Thrashed: 2
Page: 788228 Thrashed: 2
Page: 788232 Thrashed: 1
Page: 788233 Thrashed: 1
Page: 788235 Thrashed: 1
Page: 788237 Thrashed: 2
Page: 788239 Thrashed: 1
Page: 788240 Thrashed: 1
Page: 788241 Thrashed: 1
Page: 788243 Thrashed: 1
Page: 788244 Thrashed: 2
Page: 788245 Thrashed: 3
Page: 788246 Thrashed: 1
Page: 788247 Thrashed: 2
Page: 788249 Thrashed: 2
Page: 788251 Thrashed: 1
Page: 788252 Thrashed: 1
Page: 788254 Thrashed: 1
Page: 788255 Thrashed: 1
Page: 788256 Thrashed: 1
Page: 788258 Thrashed: 2
Page: 788259 Thrashed: 3
Page: 788261 Thrashed: 2
Page: 788262 Thrashed: 3
Page: 788263 Thrashed: 1
Page: 788264 Thrashed: 1
Page: 788266 Thrashed: 1
Page: 788267 Thrashed: 2
Page: 788268 Thrashed: 2
Page: 788271 Thrashed: 1
Page: 788272 Thrashed: 1
Page: 788273 Thrashed: 1
Page: 788274 Thrashed: 2
Page: 788276 Thrashed: 1
Page: 788277 Thrashed: 1
Page: 788278 Thrashed: 1
Page: 788279 Thrashed: 2
Page: 788280 Thrashed: 3
Page: 788281 Thrashed: 2
Page: 788282 Thrashed: 3
Page: 788284 Thrashed: 3
Page: 788285 Thrashed: 1
Page: 788287 Thrashed: 1
Page: 788288 Thrashed: 1
Page: 788289 Thrashed: 1
Page: 788290 Thrashed: 1
Page: 788292 Thrashed: 1
Page: 788293 Thrashed: 2
Page: 788294 Thrashed: 1
Page: 788297 Thrashed: 1
Page: 788298 Thrashed: 2
Page: 788299 Thrashed: 1
Page: 788300 Thrashed: 1
Page: 788301 Thrashed: 1
Page: 788303 Thrashed: 3
Page: 788306 Thrashed: 3
Page: 788307 Thrashed: 1
Page: 788308 Thrashed: 2
Page: 788309 Thrashed: 2
Page: 788310 Thrashed: 2
Page: 788311 Thrashed: 2
Page: 788312 Thrashed: 1
Page: 788313 Thrashed: 2
Page: 788314 Thrashed: 2
Page: 788316 Thrashed: 1
Page: 788317 Thrashed: 1
Page: 788318 Thrashed: 2
Page: 788319 Thrashed: 1
Page: 788320 Thrashed: 1
Page: 788321 Thrashed: 1
Page: 788323 Thrashed: 1
Page: 788324 Thrashed: 2
Page: 788325 Thrashed: 1
Page: 788326 Thrashed: 1
Page: 788327 Thrashed: 2
Page: 788328 Thrashed: 1
Page: 788330 Thrashed: 1
Page: 788331 Thrashed: 1
Page: 788334 Thrashed: 2
Page: 788336 Thrashed: 2
Page: 788337 Thrashed: 1
Page: 788338 Thrashed: 1
Page: 788341 Thrashed: 1
Page: 788342 Thrashed: 2
Page: 788343 Thrashed: 3
Page: 788344 Thrashed: 1
Page: 788345 Thrashed: 3
Page: 788347 Thrashed: 1
Page: 788348 Thrashed: 3
Page: 788349 Thrashed: 1
Page: 788350 Thrashed: 2
Page: 788351 Thrashed: 1
Page: 788352 Thrashed: 1
Page: 788353 Thrashed: 2
Page: 788354 Thrashed: 1
Page: 788356 Thrashed: 1
Page: 788357 Thrashed: 1
Page: 788359 Thrashed: 3
Page: 788360 Thrashed: 1
Page: 788362 Thrashed: 2
Page: 788363 Thrashed: 1
Page: 788364 Thrashed: 2
Page: 788365 Thrashed: 1
Page: 788366 Thrashed: 1
Page: 788367 Thrashed: 1
Page: 788368 Thrashed: 2
Page: 788369 Thrashed: 1
Page: 788372 Thrashed: 3
Page: 788373 Thrashed: 2
Page: 788374 Thrashed: 1
Page: 788375 Thrashed: 3
Page: 788377 Thrashed: 2
Page: 788378 Thrashed: 2
Page: 788379 Thrashed: 1
Page: 788380 Thrashed: 1
Page: 788381 Thrashed: 1
Page: 788382 Thrashed: 1
Page: 788384 Thrashed: 1
Page: 788385 Thrashed: 2
Page: 788386 Thrashed: 3
Page: 788387 Thrashed: 2
Page: 788388 Thrashed: 2
Page: 788389 Thrashed: 2
Page: 788390 Thrashed: 1
Page: 788391 Thrashed: 2
Page: 788392 Thrashed: 1
Page: 788393 Thrashed: 3
Page: 788394 Thrashed: 2
Page: 788395 Thrashed: 3
Page: 788397 Thrashed: 1
Page: 788398 Thrashed: 1
Page: 788400 Thrashed: 2
Page: 788401 Thrashed: 2
Page: 788402 Thrashed: 2
Page: 788403 Thrashed: 1
Page: 788404 Thrashed: 2
Page: 788405 Thrashed: 1
Page: 788406 Thrashed: 2
Page: 788408 Thrashed: 2
Page: 788412 Thrashed: 2
Page: 788413 Thrashed: 1
Page: 788415 Thrashed: 1
Page: 788417 Thrashed: 1
Page: 788418 Thrashed: 2
Page: 788419 Thrashed: 2
Page: 788421 Thrashed: 1
Page: 788422 Thrashed: 1
Page: 788423 Thrashed: 1
Page: 788425 Thrashed: 2
Page: 788426 Thrashed: 3
Page: 788427 Thrashed: 1
Page: 788428 Thrashed: 2
Page: 788429 Thrashed: 1
Page: 788431 Thrashed: 3
Page: 788432 Thrashed: 2
Page: 788433 Thrashed: 3
Page: 788434 Thrashed: 2
Page: 788435 Thrashed: 1
Page: 788436 Thrashed: 1
Page: 788438 Thrashed: 2
Page: 788439 Thrashed: 2
Page: 788441 Thrashed: 1
Page: 788442 Thrashed: 1
Page: 788444 Thrashed: 1
Page: 788445 Thrashed: 3
Page: 788446 Thrashed: 1
Page: 788447 Thrashed: 2
Page: 788448 Thrashed: 1
Page: 788449 Thrashed: 3
Page: 788450 Thrashed: 1
Page: 788451 Thrashed: 1
Page: 788452 Thrashed: 2
Page: 788454 Thrashed: 1
Page: 788455 Thrashed: 2
Page: 788456 Thrashed: 1
Page: 788457 Thrashed: 2
Page: 788458 Thrashed: 2
Page: 788460 Thrashed: 1
Page: 788461 Thrashed: 2
Page: 788462 Thrashed: 1
Page: 788463 Thrashed: 1
Page: 788464 Thrashed: 4
Page: 788465 Thrashed: 2
Page: 788466 Thrashed: 3
Page: 788467 Thrashed: 1
Page: 788468 Thrashed: 1
Page: 788469 Thrashed: 2
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 3
Page: 788473 Thrashed: 1
Page: 788475 Thrashed: 2
Page: 788476 Thrashed: 1
Page: 788478 Thrashed: 1
Page: 788479 Thrashed: 3
Page: 788480 Thrashed: 2
Page: 788481 Thrashed: 1
Page: 788484 Thrashed: 3
Page: 788485 Thrashed: 2
Page: 788486 Thrashed: 1
Page: 788487 Thrashed: 1
Page: 788488 Thrashed: 2
Page: 788489 Thrashed: 1
Page: 788491 Thrashed: 2
Page: 788493 Thrashed: 4
Page: 788495 Thrashed: 1
Page: 788496 Thrashed: 1
Page: 788498 Thrashed: 2
Page: 788499 Thrashed: 1
Page: 788500 Thrashed: 1
Page: 788501 Thrashed: 2
Page: 788502 Thrashed: 2
Page: 788503 Thrashed: 2
Page: 788504 Thrashed: 4
Page: 788505 Thrashed: 2
Page: 788508 Thrashed: 3
Page: 788510 Thrashed: 1
Page: 788511 Thrashed: 1
Page: 788512 Thrashed: 1
Page: 788516 Thrashed: 2
Page: 788517 Thrashed: 2
Page: 788518 Thrashed: 2
Page: 788519 Thrashed: 2
Page: 788521 Thrashed: 2
Page: 788522 Thrashed: 2
Page: 788523 Thrashed: 2
Page: 788525 Thrashed: 1
Page: 788526 Thrashed: 2
Page: 788530 Thrashed: 1
Page: 788531 Thrashed: 1
Page: 788533 Thrashed: 3
Page: 788534 Thrashed: 1
Page: 788535 Thrashed: 1
Page: 788536 Thrashed: 1
Page: 788537 Thrashed: 2
Page: 788539 Thrashed: 1
Page: 788540 Thrashed: 1
Page: 788541 Thrashed: 1
Page: 788543 Thrashed: 3
Page: 788545 Thrashed: 2
Page: 788546 Thrashed: 2
Page: 788547 Thrashed: 1
Page: 788548 Thrashed: 2
Page: 788549 Thrashed: 1
Page: 788550 Thrashed: 1
Page: 788551 Thrashed: 1
Page: 788552 Thrashed: 1
Page: 788553 Thrashed: 1
Page: 788556 Thrashed: 2
Page: 788557 Thrashed: 1
Page: 788558 Thrashed: 3
Page: 788559 Thrashed: 1
Page: 788560 Thrashed: 2
Page: 788561 Thrashed: 1
Page: 788562 Thrashed: 1
Page: 788565 Thrashed: 1
Page: 788566 Thrashed: 2
Page: 788568 Thrashed: 2
Page: 788569 Thrashed: 1
Page: 788570 Thrashed: 1
Page: 788571 Thrashed: 1
Page: 788572 Thrashed: 2
Page: 788574 Thrashed: 1
Page: 788576 Thrashed: 2
Page: 788577 Thrashed: 1
Page: 788579 Thrashed: 1
Page: 788580 Thrashed: 1
Page: 788581 Thrashed: 1
Page: 788583 Thrashed: 3
Page: 788584 Thrashed: 1
Page: 788586 Thrashed: 1
Page: 788587 Thrashed: 1
Page: 788588 Thrashed: 1
Page: 788590 Thrashed: 1
Page: 788591 Thrashed: 1
Page: 788592 Thrashed: 2
Page: 788593 Thrashed: 1
Page: 788595 Thrashed: 2
Page: 788596 Thrashed: 1
Page: 788597 Thrashed: 1
Page: 788598 Thrashed: 1
Page: 788599 Thrashed: 4
Page: 788601 Thrashed: 1
Page: 788602 Thrashed: 1
Page: 788604 Thrashed: 1
Page: 788605 Thrashed: 2
Page: 788606 Thrashed: 1
Page: 788607 Thrashed: 1
Page: 788608 Thrashed: 1
Page: 788609 Thrashed: 1
Page: 788610 Thrashed: 1
Page: 788611 Thrashed: 2
Page: 788612 Thrashed: 1
Page: 788613 Thrashed: 2
Page: 788614 Thrashed: 2
Page: 788616 Thrashed: 3
Page: 788617 Thrashed: 1
Page: 788618 Thrashed: 1
Page: 788620 Thrashed: 2
Page: 788621 Thrashed: 1
Page: 788622 Thrashed: 1
Page: 788623 Thrashed: 1
Page: 788625 Thrashed: 2
Page: 788626 Thrashed: 1
Page: 788627 Thrashed: 2
Page: 788628 Thrashed: 1
Page: 788630 Thrashed: 1
Page: 788631 Thrashed: 2
Page: 788633 Thrashed: 1
Page: 788636 Thrashed: 2
Page: 788640 Thrashed: 1
Page: 788641 Thrashed: 3
Page: 788643 Thrashed: 1
Page: 788644 Thrashed: 4
Page: 788645 Thrashed: 1
Page: 788646 Thrashed: 2
Page: 788647 Thrashed: 3
Page: 788648 Thrashed: 1
Page: 788651 Thrashed: 2
Page: 788652 Thrashed: 1
Page: 788653 Thrashed: 1
Page: 788654 Thrashed: 1
Page: 788655 Thrashed: 1
Page: 788656 Thrashed: 1
Page: 788658 Thrashed: 1
Page: 788660 Thrashed: 1
Page: 788661 Thrashed: 1
Page: 788662 Thrashed: 1
Page: 788663 Thrashed: 1
Page: 788664 Thrashed: 3
Page: 788665 Thrashed: 2
Page: 788666 Thrashed: 3
Page: 788667 Thrashed: 2
Page: 788673 Thrashed: 1
Page: 788683 Thrashed: 1
Page: 788687 Thrashed: 1
Page: 788718 Thrashed: 1
Page: 788725 Thrashed: 1
Page: 788729 Thrashed: 1
Page: 788731 Thrashed: 1
Page: 788745 Thrashed: 1
Page: 788750 Thrashed: 1
Page: 788766 Thrashed: 1
Page: 788778 Thrashed: 1
Page: 788779 Thrashed: 1
Page: 788789 Thrashed: 1
Page: 788791 Thrashed: 1
Page: 788794 Thrashed: 1
Page: 788800 Thrashed: 1
Page: 788801 Thrashed: 1
Page: 788810 Thrashed: 1
Page: 788813 Thrashed: 1
Page: 788843 Thrashed: 1
Page: 788853 Thrashed: 1
Page: 788858 Thrashed: 1
Page: 788861 Thrashed: 1
Page: 788870 Thrashed: 1
Page: 788905 Thrashed: 1
Page: 788925 Thrashed: 1
Page_tot_thrash: 2311
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.231392
[0-25]: 0.821099, [26-50]: 0.008101, [51-75]: 0.170800, [76-100]: 0.000000
Pcie_write_utilization: 0.131696
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3503033 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(511.871033)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2749711 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2749711----T:  2752316 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2752316----T:  2754921 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2754921----T:  2757526 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2757526----T:  2760131 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2760131----T:  2762736 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2762736----T:  2765341 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765341----T:  2767946 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2767946----T:  2770551 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2770551----T:  2773156 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2773156----T:  2775761 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2775761----T:  2778366 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2778366----T:  2780971 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2780971----T:  2783576 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2783576----T:  2786181 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2786181----T:  2788786 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2788786----T:  2791391 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2791391----T:  2793996 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2793996----T:  2796601 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2796601----T:  2799206 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2799206----T:  2801811 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2801811----T:  2804416 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2804416----T:  2807021 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2807021----T:  2809626 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2809626----T:  2812231 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2812231----T:  2814836 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2814836----T:  2817441 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2817441----T:  2820046 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820046----T:  2822651 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2822651----T:  2825256 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2825256----T:  2827861 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2827861----T:  2830466 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2830466----T:  2833071 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2833071----T:  2835676 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2835676----T:  2838281 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2838281----T:  2840886 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2840886----T:  2843491 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2843491----T:  2846096 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2846096----T:  2848701 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2848701----T:  2851306 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2851306----T:  2853911 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2853911----T:  2856516 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2856516----T:  2859121 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2859121----T:  2861726 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2861726----T:  2864331 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2864331----T:  2866936 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2866936----T:  2869541 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2869541----T:  2872146 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2872146----T:  2874751 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2874751----T:  2877356 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2877356----T:  2879961 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2879961----T:  2882566 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2882566----T:  2885171 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2885171----T:  2887776 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2887776----T:  2890381 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2890381----T:  2892986 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2892986----T:  2895591 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2895591----T:  2898196 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2898196----T:  2900801 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2900801----T:  2903406 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2903406----T:  2906011 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2906011----T:  2908616 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2908616----T:  2911221 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2911221----T:  2913826 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2913826----T:  2916431 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2916431----T:  2919036 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2919036----T:  2942708 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2919036----T:  2921641 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2921641----T:  2924246 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2924246----T:  2926851 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2926851----T:  2929456 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2929456----T:  2932061 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2932061----T:  2934666 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2934666----T:  2937271 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2937271----T:  2939876 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2939876----T:  2942481 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2942481----T:  2945086 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2945086----T:  2947691 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2947691----T:  2950296 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2950296----T:  2952901 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2952901----T:  2955506 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2955506----T:  2958111 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2958111----T:  2960716 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2960716----T:  2969418 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2960716----T:  2963321 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2963321----T:  2965926 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2965926----T:  2968531 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2968531----T:  2971136 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2971136----T:  2973741 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2973741----T:  2976346 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2976346----T:  2978951 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2978951----T:  2981556 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2981556----T:  2984161 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2984161----T:  2986766 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2986766----T:  2989371 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2989371----T:  2991976 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2991976----T:  2994581 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2994581----T:  2997186 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2997186----T:  2999791 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2999791----T:  3002396 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3002396----T:  3005001 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3005001----T:  3007606 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3007606----T:  3010211 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3010211----T:  3012816 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3012816----T:  3015421 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3015421----T:  3018026 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3018026----T:  3020631 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3020631----T:  3023236 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3023236----T:  3025841 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3025841----T:  3028446 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3028446----T:  3031051 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3031051----T:  3033656 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3033656----T:  3036261 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3036261----T:  3038866 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3038866----T:  3041471 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3041471----T:  3044076 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3044076----T:  3046681 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3046681----T:  3049286 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3049286----T:  3051891 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3051891----T:  3054496 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3054496----T:  3057101 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3057101----T:  3059706 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3059706----T:  3062311 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3062311----T:  3064916 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3064916----T:  3067521 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3067521----T:  3070126 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3070126----T:  3072731 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3072731----T:  3075336 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3075336----T:  3077941 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3077941----T:  3080546 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3080546----T:  3083151 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3083151----T:  3085756 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3085756----T:  3088361 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3088361----T:  3090966 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3090966----T:  3093571 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3093571----T:  3096176 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3096176----T:  3098781 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3098781----T:  3101386 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3101386----T:  3103991 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3103991----T:  3106596 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3106596----T:  3109201 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3109201----T:  3111806 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3111806----T:  3114411 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3114411----T:  3117016 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3117016----T:  3119621 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3119621----T:  3122226 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3122226----T:  3124831 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3124831----T:  3127436 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3127436----T:  3130041 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3130041----T:  3132646 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3132646----T:  3135251 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3135251----T:  3137856 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3137856----T:  3140461 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3140461----T:  3143066 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3143066----T:  3145671 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3145671----T:  3148276 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3148276----T:  3150881 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3150881----T:  3153486 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3153486----T:  3156091 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3156091----T:  3158696 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3158696----T:  3161301 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3161301----T:  3163906 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3163906----T:  3166511 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3166511----T:  3169116 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3169116----T:  3171721 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3171721----T:  3174326 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3174326----T:  3176931 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3176931----T:  3179536 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3179536----T:  3182141 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3182141----T:  3184746 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3184746----T:  3187351 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3187351----T:  3189956 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3189956----T:  3192561 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3192561----T:  3195166 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3195166----T:  3197771 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3197771----T:  3200376 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3200376----T:  3202981 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3202981----T:  3205586 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3205586----T:  3208191 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3208191----T:  3210796 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3210796----T:  3213401 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3213401----T:  3216006 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3216006----T:  3218611 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3218611----T:  3221216 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3221216----T:  3223821 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3223821----T:  3226426 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3226426----T:  3229031 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3229031----T:  3231636 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3231636----T:  3234241 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3234241----T:  3236846 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3236846----T:  3239451 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3239451----T:  3242056 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3242056----T:  3244661 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3244661----T:  3247266 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3247266----T:  3249871 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3249871----T:  3252476 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3252476----T:  3255081 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3255081----T:  3257686 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3257686----T:  3260291 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3260291----T:  3262896 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3262896----T:  3265501 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3265501----T:  3268106 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3268106----T:  3270711 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3270711----T:  3273316 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3273316----T:  3275921 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3275921----T:  3278526 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3278526----T:  3281131 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3281131----T:  3283736 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3283736----T:  3286341 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3286341----T:  3288946 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3288946----T:  3291551 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3291551----T:  3294156 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3294156----T:  3296761 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3296761----T:  3299366 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3299366----T:  3301971 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3301971----T:  3304576 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3304576----T:  3307181 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3307181----T:  3309786 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3309786----T:  3312391 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3312391----T:  3314996 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3314996----T:  3317601 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3317601----T:  3320206 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3320206----T:  3322811 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3322811----T:  3325416 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3325416----T:  3328021 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3328021----T:  3330626 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3330626----T:  3333231 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3333231----T:  3335836 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3335837----T:  3404674 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3335837----T:  3338442 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3404958----T:  3407563 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404958----T:  3407563 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3407563----T:  3410168 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407563----T:  3410168 	 St: c090e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3410168----T:  3412773 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3410168----T:  3412773 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3412773----T:  3415378 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412773----T:  3415378 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3415378----T:  3417983 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415378----T:  3417983 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3417983----T:  3420588 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417983----T:  3420588 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3420588----T:  3423193 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420588----T:  3423193 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3423193----T:  3425798 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3423193----T:  3425798 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3425798----T:  3428403 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425798----T:  3428403 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3428403----T:  3431008 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428403----T:  3431008 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3431008----T:  3433613 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3431008----T:  3433613 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3433613----T:  3436218 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433613----T:  3436218 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3436218----T:  3438823 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436218----T:  3438823 	 St: c0937000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3438823----T:  3441428 	 St: c090e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438823----T:  3441428 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3441429----T:  3444034 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441429----T:  3444034 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3444575----T:  3447180 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3444575----T:  3447180 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3447180----T:  3449785 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3447180----T:  3449785 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3449785----T:  3452390 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3449785----T:  3452390 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3452390----T:  3454995 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3452390----T:  3454995 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3454995----T:  3457600 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454995----T:  3457600 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3457600----T:  3460205 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3457600----T:  3460205 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3460205----T:  3462810 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3460205----T:  3462810 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3462810----T:  3465415 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3462810----T:  3465415 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3465415----T:  3468020 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3465415----T:  3468020 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3468020----T:  3470625 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3468020----T:  3470625 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3470625----T:  3473230 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3470625----T:  3473230 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3473230----T:  3475835 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3473230----T:  3475835 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3475835----T:  3478440 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3475835----T:  3478440 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3478440----T:  3481045 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478440----T:  3481045 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3481045----T:  3483650 	 St: c0937000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3481045----T:  3483650 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3483650----T:  3486255 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3483650----T:  3486255 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3486256----T:  3488861 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3486256----T:  3488861 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3489926----T:  3492531 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3489926----T:  3492531 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3492532----T:  3495137 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3492532----T:  3495137 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3500297----T:  3502902 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3500297----T:  3502902 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3725183----T:  3744188 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(12.832545)
F:  3725939----T:  3728544 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3725939----T:  3728544 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3728545----T:  3731150 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3728545----T:  3731150 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3731834----T:  3734439 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3731834----T:  3734439 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3734440----T:  3737045 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3734440----T:  3737045 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3738239----T:  3740844 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3738239----T:  3740844 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3740845----T:  3743450 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3740845----T:  3743450 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3744188----T:  3746723 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3746724----T:  3749259 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3971410----T:  4459545 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(329.598236)
F:  3971951----T:  3974556 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3971951----T:  3974556 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3974556----T:  3977161 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3974556----T:  3977161 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3977161----T:  3979766 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3977161----T:  3979766 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3979766----T:  3982371 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3979766----T:  3982371 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3982371----T:  3984976 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3982371----T:  3984976 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3984976----T:  3987581 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3984976----T:  3987581 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3987581----T:  3990186 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3987581----T:  3990186 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3990186----T:  3992791 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3990186----T:  3992791 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3992791----T:  3995396 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3992791----T:  3995396 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3995396----T:  3998001 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3995396----T:  3998001 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3998001----T:  4000606 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3998001----T:  4000606 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4000606----T:  4003211 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4000606----T:  4003211 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4003211----T:  4005816 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003211----T:  4005816 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4005816----T:  4008421 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4005816----T:  4008421 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4008421----T:  4011026 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4008421----T:  4011026 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4011026----T:  4013631 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4011026----T:  4013631 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4013631----T:  4016236 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4013631----T:  4016236 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4016236----T:  4018841 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4016236----T:  4018841 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4018841----T:  4021446 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4018841----T:  4021446 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4021446----T:  4024051 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4021446----T:  4024051 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4024051----T:  4026656 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4024051----T:  4026656 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4026656----T:  4029261 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4026656----T:  4029261 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4029261----T:  4031866 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4029261----T:  4031866 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4031866----T:  4034471 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4031866----T:  4034471 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4034471----T:  4037076 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4034471----T:  4037076 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4037076----T:  4039681 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4037076----T:  4039681 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4039681----T:  4042286 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4039681----T:  4042286 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4042286----T:  4044891 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4042286----T:  4044891 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4044891----T:  4047496 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4044891----T:  4047496 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4047496----T:  4050101 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4047496----T:  4050101 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4050101----T:  4052706 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4050101----T:  4052706 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4052707----T:  4055312 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4052707----T:  4055312 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4055844----T:  4058449 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055844----T:  4058449 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4058449----T:  4061054 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4058449----T:  4061054 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4061054----T:  4063659 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4061054----T:  4063659 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4063659----T:  4066264 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4063659----T:  4066264 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4066264----T:  4068869 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4066264----T:  4068869 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4068869----T:  4071474 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4068869----T:  4071474 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4071474----T:  4074079 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4071474----T:  4074079 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4074079----T:  4076684 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4074079----T:  4076684 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4076684----T:  4079289 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4076684----T:  4079289 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4079289----T:  4081894 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4079289----T:  4081894 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4081894----T:  4084499 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4081894----T:  4084499 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4084499----T:  4087104 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4084499----T:  4087104 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4087104----T:  4089709 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4087104----T:  4089709 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4089709----T:  4092314 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4089709----T:  4092314 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4092314----T:  4094919 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4092314----T:  4094919 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4094919----T:  4097524 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4094919----T:  4097524 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4097524----T:  4100129 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4097524----T:  4100129 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4100129----T:  4102734 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4100129----T:  4102734 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4102734----T:  4105339 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4102734----T:  4105339 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4105339----T:  4107944 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4105339----T:  4107944 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4107944----T:  4110549 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4107944----T:  4110549 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4110549----T:  4113154 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4110549----T:  4113154 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4113154----T:  4115759 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4113154----T:  4115759 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4115759----T:  4118364 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4115759----T:  4118364 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4118364----T:  4120969 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4118364----T:  4120969 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4120969----T:  4123574 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4120969----T:  4123574 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4123574----T:  4126179 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4123574----T:  4126179 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4126179----T:  4128784 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126179----T:  4128784 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4128784----T:  4131389 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4128784----T:  4131389 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4131389----T:  4133994 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4131389----T:  4133994 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4133995----T:  4136600 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4133995----T:  4136600 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4136940----T:  4139545 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4136940----T:  4139545 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4139545----T:  4142150 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4139545----T:  4142150 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4142150----T:  4144755 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4142150----T:  4144755 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4144755----T:  4147360 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4144755----T:  4147360 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4147360----T:  4149965 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4147360----T:  4149965 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4149965----T:  4152570 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4149965----T:  4152570 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4152570----T:  4155175 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4152570----T:  4155175 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4155175----T:  4157780 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4155175----T:  4157780 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4157780----T:  4160385 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4157780----T:  4160385 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4160385----T:  4162990 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4160385----T:  4162990 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4162990----T:  4165595 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4162990----T:  4165595 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4165595----T:  4168200 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4165595----T:  4168200 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4168200----T:  4170805 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4168200----T:  4170805 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4170805----T:  4173410 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4170805----T:  4173410 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4173410----T:  4176015 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4173410----T:  4176015 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4176015----T:  4178620 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4176015----T:  4178620 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4178620----T:  4181225 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4178620----T:  4181225 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4181225----T:  4183830 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4181225----T:  4183830 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4183830----T:  4186435 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4183830----T:  4186435 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4186435----T:  4189040 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4186435----T:  4189040 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4189040----T:  4191645 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4189040----T:  4191645 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4191645----T:  4194250 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4191645----T:  4194250 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4194250----T:  4196855 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4194250----T:  4196855 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4196855----T:  4199460 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4196855----T:  4199460 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4199460----T:  4202065 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4199460----T:  4202065 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4202065----T:  4204670 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4202065----T:  4204670 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4204670----T:  4207275 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4204670----T:  4207275 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4207275----T:  4209880 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4207275----T:  4209880 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4209880----T:  4212485 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4209880----T:  4212485 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4212485----T:  4215090 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4212485----T:  4215090 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4215090----T:  4217695 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4215090----T:  4217695 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4217695----T:  4220300 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4217695----T:  4220300 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4220300----T:  4222905 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4220300----T:  4222905 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4222905----T:  4225510 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4222905----T:  4225510 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4225511----T:  4228116 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4225511----T:  4228116 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4228374----T:  4230979 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228374----T:  4230979 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4230979----T:  4233584 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4230979----T:  4233584 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4233584----T:  4236189 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4233584----T:  4236189 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4236189----T:  4238794 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4236189----T:  4238794 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4238794----T:  4241399 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4238794----T:  4241399 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4241399----T:  4244004 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4241399----T:  4244004 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4244004----T:  4246609 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4244004----T:  4246609 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4246609----T:  4249214 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4246609----T:  4249214 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4249214----T:  4251819 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4249214----T:  4251819 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4251819----T:  4254424 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4251819----T:  4254424 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4254424----T:  4257029 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4254424----T:  4257029 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4257029----T:  4259634 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257029----T:  4259634 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4259634----T:  4262239 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4259634----T:  4262239 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4262239----T:  4264844 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4262239----T:  4264844 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4264844----T:  4267449 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4264844----T:  4267449 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4267449----T:  4270054 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4267449----T:  4270054 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4270054----T:  4272659 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4270054----T:  4272659 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4272659----T:  4275264 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4272659----T:  4275264 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4275264----T:  4277869 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4275264----T:  4277869 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4277869----T:  4280474 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4277869----T:  4280474 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4280474----T:  4283079 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4280474----T:  4283079 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4283079----T:  4285684 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4283079----T:  4285684 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4285684----T:  4288289 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4285684----T:  4288289 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4288289----T:  4290894 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4288289----T:  4290894 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4290894----T:  4293499 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4290894----T:  4293499 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4293499----T:  4296104 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4293499----T:  4296104 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4296104----T:  4298709 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4296104----T:  4298709 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4298709----T:  4301314 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4298709----T:  4301314 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4301314----T:  4303919 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4301314----T:  4303919 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4303919----T:  4306524 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4303919----T:  4306524 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4306524----T:  4309129 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4306524----T:  4309129 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4309129----T:  4311734 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4309129----T:  4311734 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4311734----T:  4314339 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4311734----T:  4314339 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4314339----T:  4316944 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4314339----T:  4316944 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4316944----T:  4319549 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4316944----T:  4319549 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4319549----T:  4322154 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4319549----T:  4322154 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4322154----T:  4324759 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4322154----T:  4324759 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4324759----T:  4327364 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4324759----T:  4327364 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4327364----T:  4329969 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4327364----T:  4329969 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4329969----T:  4332574 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4329969----T:  4332574 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4332574----T:  4335179 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4332574----T:  4335179 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4335179----T:  4337784 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4335179----T:  4337784 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4337784----T:  4340389 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4337784----T:  4340389 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4340389----T:  4342994 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340389----T:  4342994 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4342994----T:  4345599 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4342994----T:  4345599 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4345599----T:  4348204 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4345599----T:  4348204 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4348204----T:  4350809 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4348204----T:  4350809 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4350809----T:  4353414 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4350809----T:  4353414 	 St: c08cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4353414----T:  4356019 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353414----T:  4356019 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4356019----T:  4358624 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4356019----T:  4358624 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4358624----T:  4361229 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4358624----T:  4361229 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4361229----T:  4363834 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4361229----T:  4363834 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4363835----T:  4366440 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4363835----T:  4366440 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4366660----T:  4369265 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4366660----T:  4369265 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4369265----T:  4371870 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369265----T:  4371870 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4371870----T:  4374475 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4371870----T:  4374475 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4374475----T:  4377080 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4374475----T:  4377080 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4377080----T:  4379685 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4377080----T:  4379685 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4379685----T:  4382290 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4379685----T:  4382290 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4382290----T:  4384895 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382290----T:  4384895 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4384895----T:  4387500 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4384895----T:  4387500 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4387500----T:  4390105 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4387500----T:  4390105 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4390105----T:  4392710 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4390105----T:  4392710 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4392710----T:  4395315 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4392710----T:  4395315 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4395315----T:  4397920 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4395315----T:  4397920 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4397920----T:  4400525 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4397920----T:  4400525 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4400525----T:  4403130 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4400525----T:  4403130 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4403130----T:  4405735 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4403130----T:  4405735 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4405735----T:  4408340 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4405735----T:  4408340 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4408340----T:  4410945 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4408340----T:  4410945 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4410945----T:  4413550 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4410945----T:  4413550 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4413550----T:  4416155 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4413550----T:  4416155 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4416155----T:  4418760 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4416155----T:  4418760 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4418760----T:  4421365 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4418760----T:  4421365 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4421365----T:  4423970 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4421365----T:  4423970 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4423970----T:  4426575 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4423970----T:  4426575 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4426575----T:  4429180 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4426575----T:  4429180 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4429180----T:  4431785 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4429180----T:  4431785 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4431785----T:  4434390 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4431785----T:  4434390 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4434390----T:  4436995 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4434390----T:  4436995 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4436995----T:  4439600 	 St: c08cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4436995----T:  4439600 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4439600----T:  4442205 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4439600----T:  4442205 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4442205----T:  4444810 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4442205----T:  4444810 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4444810----T:  4447415 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4444810----T:  4447415 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4447415----T:  4450020 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4447415----T:  4450020 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4450020----T:  4452625 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4450020----T:  4452625 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4452626----T:  4455231 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4452626----T:  4455231 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4681695----T:  4697535 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(10.695476)
F:  4682619----T:  4685224 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4682619----T:  4685224 	 St: c08f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4685842----T:  4688447 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4685842----T:  4688447 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4688448----T:  4691053 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4688448----T:  4691053 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4691833----T:  4694438 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4691833----T:  4694438 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4697535----T:  4700070 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4700071----T:  4702606 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4924757----T:  5851687 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(625.881165)
F:  4925306----T:  4927911 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4925306----T:  4927911 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4927911----T:  4930516 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4927911----T:  4930516 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4930516----T:  4933121 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4930516----T:  4933121 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4933121----T:  4935726 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4933121----T:  4935726 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4935726----T:  4938331 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4935726----T:  4938331 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4938331----T:  4940936 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4938331----T:  4940936 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4940936----T:  4943541 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940936----T:  4943541 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4943541----T:  4946146 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4943541----T:  4946146 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4946146----T:  4948751 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4946146----T:  4948751 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4948751----T:  4951356 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4948751----T:  4951356 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4951356----T:  4953961 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4951356----T:  4953961 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4953961----T:  4956566 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4953961----T:  4956566 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4956566----T:  4959171 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4956566----T:  4959171 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4959171----T:  4961776 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4959171----T:  4961776 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4961776----T:  4964381 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4961776----T:  4964381 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4964381----T:  4966986 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4964381----T:  4966986 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4966986----T:  4969591 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4966986----T:  4969591 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4969591----T:  4972196 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4969591----T:  4972196 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4972196----T:  4974801 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4972196----T:  4974801 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4974801----T:  4977406 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4974801----T:  4977406 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4977406----T:  4980011 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4977406----T:  4980011 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4980011----T:  4982616 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4980011----T:  4982616 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4982616----T:  4985221 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4982616----T:  4985221 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4985221----T:  4987826 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4985221----T:  4987826 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4987826----T:  4990431 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4987826----T:  4990431 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4990431----T:  4993036 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4990431----T:  4993036 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4993036----T:  4995641 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4993036----T:  4995641 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4995641----T:  4998246 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4995641----T:  4998246 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4998246----T:  5000851 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4998246----T:  5000851 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5000851----T:  5003456 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5000851----T:  5003456 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5003456----T:  5006061 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5003456----T:  5006061 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5006061----T:  5008666 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5006061----T:  5008666 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5008666----T:  5011271 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5008666----T:  5011271 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5011271----T:  5013876 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5011271----T:  5013876 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5013876----T:  5016481 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5013876----T:  5016481 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5016481----T:  5019086 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016481----T:  5019086 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5019086----T:  5021691 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5019086----T:  5021691 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5021691----T:  5024296 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5021691----T:  5024296 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5024296----T:  5026901 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5024296----T:  5026901 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5026901----T:  5029506 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5026901----T:  5029506 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5029506----T:  5032111 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5029506----T:  5032111 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5032111----T:  5034716 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5032111----T:  5034716 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5034716----T:  5037321 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5034716----T:  5037321 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5037321----T:  5039926 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5037321----T:  5039926 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5039926----T:  5042531 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039926----T:  5042531 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5042531----T:  5045136 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5042531----T:  5045136 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5045136----T:  5047741 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5045136----T:  5047741 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5047741----T:  5050346 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5047741----T:  5050346 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5050346----T:  5052951 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5050346----T:  5052951 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5052951----T:  5055556 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5052951----T:  5055556 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5055556----T:  5058161 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5055556----T:  5058161 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5058161----T:  5060766 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5058161----T:  5060766 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5060766----T:  5063371 	 St: c08f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5060766----T:  5063371 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5063371----T:  5065976 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5063371----T:  5065976 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5065976----T:  5068581 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065976----T:  5068581 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5068581----T:  5071186 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5068581----T:  5071186 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5071187----T:  5073792 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5071187----T:  5073792 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5074334----T:  5076939 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5074334----T:  5076939 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5076939----T:  5079544 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5076939----T:  5079544 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5079544----T:  5082149 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5079544----T:  5082149 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5082149----T:  5084754 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5082149----T:  5084754 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5084754----T:  5087359 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5084754----T:  5087359 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5087359----T:  5089964 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5087359----T:  5089964 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5089964----T:  5092569 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5089964----T:  5092569 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5092569----T:  5095174 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5092569----T:  5095174 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5095174----T:  5097779 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5095174----T:  5097779 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5097779----T:  5100384 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5097779----T:  5100384 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5100384----T:  5102989 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5100384----T:  5102989 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5102989----T:  5105594 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5102989----T:  5105594 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5105594----T:  5108199 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5105594----T:  5108199 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5108199----T:  5110804 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5108199----T:  5110804 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5110804----T:  5113409 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5110804----T:  5113409 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5113409----T:  5116014 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5113409----T:  5116014 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5116014----T:  5118619 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5116014----T:  5118619 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5118619----T:  5121224 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5118619----T:  5121224 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5121224----T:  5123829 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5121224----T:  5123829 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5123829----T:  5126434 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5123829----T:  5126434 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5126434----T:  5129039 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5126434----T:  5129039 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5129039----T:  5131644 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5129039----T:  5131644 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5131644----T:  5134249 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5131644----T:  5134249 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5134249----T:  5136854 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5134249----T:  5136854 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5136854----T:  5139459 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5136854----T:  5139459 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5139459----T:  5142064 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5139459----T:  5142064 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5142064----T:  5144669 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5142064----T:  5144669 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5144669----T:  5147274 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5144669----T:  5147274 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5147274----T:  5149879 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5147274----T:  5149879 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5149879----T:  5152484 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5149879----T:  5152484 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5152484----T:  5155089 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5152484----T:  5155089 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5155089----T:  5157694 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5155089----T:  5157694 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5157694----T:  5160299 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5157694----T:  5160299 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5160299----T:  5162904 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5160299----T:  5162904 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5162904----T:  5165509 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5162904----T:  5165509 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5165509----T:  5168114 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5165509----T:  5168114 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5168114----T:  5170719 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5168114----T:  5170719 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5170719----T:  5173324 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5170719----T:  5173324 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5173324----T:  5175929 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5173324----T:  5175929 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5175929----T:  5178534 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5175929----T:  5178534 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5178534----T:  5181139 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5178534----T:  5181139 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5181139----T:  5183744 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5181139----T:  5183744 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5183744----T:  5186349 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5183744----T:  5186349 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5186349----T:  5188954 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5186349----T:  5188954 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5188954----T:  5191559 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5188954----T:  5191559 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5191559----T:  5194164 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5191559----T:  5194164 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5194164----T:  5196769 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5194164----T:  5196769 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5196769----T:  5199374 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5196769----T:  5199374 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5199374----T:  5201979 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5199374----T:  5201979 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5201979----T:  5204584 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5201979----T:  5204584 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5204584----T:  5207189 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5204584----T:  5207189 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5207189----T:  5209794 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5207189----T:  5209794 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5209794----T:  5212399 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5209794----T:  5212399 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5212399----T:  5215004 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5212399----T:  5215004 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5215004----T:  5217609 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5215004----T:  5217609 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5217609----T:  5220214 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5217609----T:  5220214 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5220214----T:  5222819 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5220214----T:  5222819 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5222819----T:  5225424 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5222819----T:  5225424 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5225424----T:  5228029 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5225424----T:  5228029 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5228029----T:  5230634 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5228029----T:  5230634 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5230634----T:  5233239 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5230634----T:  5233239 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5233239----T:  5235844 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5233239----T:  5235844 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5235844----T:  5238449 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5235844----T:  5238449 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5238449----T:  5241054 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5238449----T:  5241054 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5241054----T:  5243659 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5241054----T:  5243659 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5243659----T:  5246264 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5243659----T:  5246264 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5246264----T:  5248869 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5246264----T:  5248869 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5248869----T:  5251474 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5248869----T:  5251474 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5251474----T:  5254079 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5251474----T:  5254079 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5254079----T:  5256684 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5254079----T:  5256684 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5256684----T:  5259289 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5256684----T:  5259289 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5259290----T:  5261895 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5259290----T:  5261895 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5262230----T:  5264835 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5262230----T:  5264835 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5264835----T:  5267440 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5264835----T:  5267440 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5267440----T:  5270045 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5267440----T:  5270045 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5270045----T:  5272650 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5270045----T:  5272650 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5272650----T:  5275255 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5272650----T:  5275255 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5275255----T:  5277860 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5275255----T:  5277860 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5277860----T:  5280465 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5277860----T:  5280465 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5280465----T:  5283070 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5280465----T:  5283070 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5283070----T:  5285675 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5283070----T:  5285675 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5285675----T:  5288280 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5285675----T:  5288280 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5288280----T:  5290885 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5288280----T:  5290885 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5290885----T:  5293490 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5290885----T:  5293490 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5293490----T:  5296095 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5293490----T:  5296095 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5296095----T:  5298700 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5296095----T:  5298700 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5298700----T:  5301305 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5298700----T:  5301305 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5301305----T:  5303910 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5301305----T:  5303910 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5303910----T:  5306515 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5303910----T:  5306515 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5306515----T:  5309120 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5306515----T:  5309120 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5309120----T:  5311725 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5309120----T:  5311725 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5311725----T:  5314330 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5311725----T:  5314330 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5314330----T:  5316935 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5314330----T:  5316935 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5316935----T:  5319540 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5316935----T:  5319540 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5319540----T:  5322145 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5319540----T:  5322145 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5322145----T:  5324750 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5322145----T:  5324750 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5324750----T:  5327355 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5324750----T:  5327355 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5327355----T:  5329960 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5327355----T:  5329960 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5329960----T:  5332565 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5329960----T:  5332565 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5332565----T:  5335170 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5332565----T:  5335170 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5335170----T:  5337775 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5335170----T:  5337775 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5337775----T:  5340380 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5337775----T:  5340380 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5340380----T:  5342985 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5340380----T:  5342985 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5342985----T:  5345590 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5342985----T:  5345590 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5345590----T:  5348195 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5345590----T:  5348195 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5348195----T:  5350800 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5348195----T:  5350800 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5350800----T:  5353405 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5350800----T:  5353405 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5353405----T:  5356010 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5353405----T:  5356010 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5356010----T:  5358615 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5356010----T:  5358615 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5358615----T:  5361220 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5358615----T:  5361220 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5361220----T:  5363825 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5361220----T:  5363825 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5363825----T:  5366430 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5363825----T:  5366430 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5366430----T:  5369035 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5366430----T:  5369035 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5369035----T:  5371640 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5369035----T:  5371640 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5371640----T:  5374245 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5371640----T:  5374245 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5374245----T:  5376850 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5374245----T:  5376850 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5376850----T:  5379455 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5376850----T:  5379455 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5379455----T:  5382060 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5379455----T:  5382060 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5382060----T:  5384665 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5382060----T:  5384665 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5384665----T:  5387270 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5384665----T:  5387270 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5387270----T:  5389875 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5387270----T:  5389875 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5389875----T:  5392480 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5389875----T:  5392480 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5392480----T:  5395085 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5392480----T:  5395085 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5395085----T:  5397690 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5395085----T:  5397690 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5397690----T:  5400295 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5397690----T:  5400295 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5400296----T:  5402901 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5400296----T:  5402901 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5403433----T:  5406038 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5403433----T:  5406038 	 St: c0941000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5406038----T:  5408643 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5406038----T:  5408643 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5408643----T:  5411248 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5408643----T:  5411248 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5411248----T:  5413853 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5411248----T:  5413853 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5413853----T:  5416458 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5413853----T:  5416458 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5416458----T:  5419063 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5416458----T:  5419063 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5419063----T:  5421668 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5419063----T:  5421668 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5421668----T:  5424273 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5421668----T:  5424273 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5424273----T:  5426878 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5424273----T:  5426878 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5426878----T:  5429483 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5426878----T:  5429483 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5429483----T:  5432088 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5429483----T:  5432088 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5432088----T:  5434693 	 St: c0941000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5432088----T:  5434693 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5434693----T:  5437298 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5434693----T:  5437298 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5437298----T:  5439903 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5437298----T:  5439903 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5439903----T:  5442508 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5439903----T:  5442508 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5442508----T:  5445113 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5442508----T:  5445113 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5445113----T:  5447718 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5445113----T:  5447718 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5447718----T:  5450323 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5447718----T:  5450323 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5450323----T:  5452928 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5450323----T:  5452928 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5452928----T:  5455533 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5452928----T:  5455533 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5455533----T:  5458138 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455533----T:  5458138 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5458138----T:  5460743 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5458138----T:  5460743 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5460743----T:  5463348 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5460743----T:  5463348 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5463348----T:  5465953 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463348----T:  5465953 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5465953----T:  5468558 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5465953----T:  5468558 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5468558----T:  5471163 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5468558----T:  5471163 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5471163----T:  5473768 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5471163----T:  5473768 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5473768----T:  5476373 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5473768----T:  5476373 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5476373----T:  5478978 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5476373----T:  5478978 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5478978----T:  5481583 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5478978----T:  5481583 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5481583----T:  5484188 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481583----T:  5484188 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5484188----T:  5486793 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484188----T:  5486793 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5486793----T:  5489398 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486793----T:  5489398 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5489398----T:  5492003 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5489398----T:  5492003 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5492003----T:  5494608 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5492003----T:  5494608 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5494608----T:  5497213 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494608----T:  5497213 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5497213----T:  5499818 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497213----T:  5499818 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5499818----T:  5502423 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499818----T:  5502423 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5502423----T:  5505028 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5502423----T:  5505028 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5505028----T:  5507633 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5505028----T:  5507633 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5507633----T:  5510238 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5507633----T:  5510238 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5510238----T:  5512843 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510238----T:  5512843 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5512843----T:  5515448 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5512843----T:  5515448 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5515448----T:  5518053 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515448----T:  5518053 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5518053----T:  5520658 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5518053----T:  5520658 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5520658----T:  5523263 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520658----T:  5523263 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5523263----T:  5525868 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523263----T:  5525868 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5525868----T:  5528473 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5525868----T:  5528473 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5528473----T:  5531078 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5528473----T:  5531078 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5531078----T:  5533683 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5531078----T:  5533683 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5533683----T:  5536288 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533683----T:  5536288 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5536288----T:  5538893 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536288----T:  5538893 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5538893----T:  5541498 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5538893----T:  5541498 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5541498----T:  5544103 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541498----T:  5544103 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5544103----T:  5546708 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5544103----T:  5546708 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5546708----T:  5549313 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546708----T:  5549313 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5549313----T:  5551918 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5549313----T:  5551918 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5551918----T:  5554523 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5551918----T:  5554523 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5554523----T:  5557128 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554523----T:  5557128 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5557128----T:  5559733 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557128----T:  5559733 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5559733----T:  5562338 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559733----T:  5562338 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5562338----T:  5564943 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562338----T:  5564943 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5564943----T:  5567548 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5564943----T:  5567548 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5567548----T:  5570153 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567548----T:  5570153 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5570153----T:  5572758 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570153----T:  5572758 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5572758----T:  5575363 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572758----T:  5575363 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5575363----T:  5577968 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575363----T:  5577968 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5577968----T:  5580573 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5577968----T:  5580573 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5580573----T:  5583178 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580573----T:  5583178 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5583178----T:  5585783 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583178----T:  5585783 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5585783----T:  5588388 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585783----T:  5588388 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5588388----T:  5590993 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588388----T:  5590993 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5590993----T:  5593598 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5590993----T:  5593598 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5593598----T:  5596203 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593598----T:  5596203 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5596203----T:  5598808 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596203----T:  5598808 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5598808----T:  5601413 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598808----T:  5601413 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5601413----T:  5604018 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601413----T:  5604018 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5604018----T:  5606623 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5604018----T:  5606623 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5606623----T:  5609228 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606623----T:  5609228 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5609228----T:  5611833 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609228----T:  5611833 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5611833----T:  5614438 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611833----T:  5614438 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5614438----T:  5617043 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614438----T:  5617043 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5617043----T:  5619648 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5617043----T:  5619648 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5619648----T:  5622253 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619648----T:  5622253 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5622253----T:  5624858 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622253----T:  5624858 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5624858----T:  5627463 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624858----T:  5627463 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5627463----T:  5630068 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627463----T:  5630068 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5630068----T:  5632673 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5630068----T:  5632673 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5632673----T:  5635278 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632673----T:  5635278 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5635278----T:  5637883 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635278----T:  5637883 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5637883----T:  5640488 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637883----T:  5640488 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5640488----T:  5643093 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640488----T:  5643093 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5643093----T:  5645698 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5643093----T:  5645698 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5645698----T:  5648303 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645698----T:  5648303 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5648303----T:  5650908 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648303----T:  5650908 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5650908----T:  5653513 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650908----T:  5653513 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5653513----T:  5656118 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653513----T:  5656118 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5656118----T:  5658723 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5656118----T:  5658723 	 St: c0935000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5658724----T:  5661329 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658724----T:  5661329 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5661724----T:  5664329 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661724----T:  5664329 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5664329----T:  5666934 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5664329----T:  5666934 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5666934----T:  5669539 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666934----T:  5669539 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5669539----T:  5672144 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5669539----T:  5672144 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5672144----T:  5674749 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5672144----T:  5674749 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5674749----T:  5677354 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5674749----T:  5677354 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5677354----T:  5679959 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5677354----T:  5679959 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5679959----T:  5682564 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5679959----T:  5682564 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5682564----T:  5685169 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5682564----T:  5685169 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5685169----T:  5687774 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5685169----T:  5687774 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5687774----T:  5690379 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5687774----T:  5690379 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5690379----T:  5692984 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5690379----T:  5692984 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5692984----T:  5695589 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692984----T:  5695589 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5695589----T:  5698194 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5695589----T:  5698194 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5698194----T:  5700799 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5698194----T:  5700799 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5700799----T:  5703404 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5700799----T:  5703404 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5703404----T:  5706009 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5703404----T:  5706009 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5706009----T:  5708614 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5706009----T:  5708614 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5708614----T:  5711219 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5708614----T:  5711219 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5711219----T:  5713824 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5711219----T:  5713824 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5713824----T:  5716429 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5713824----T:  5716429 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5716429----T:  5719034 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5716429----T:  5719034 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5719034----T:  5721639 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5719034----T:  5721639 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5721639----T:  5724244 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5721639----T:  5724244 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5724244----T:  5726849 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724244----T:  5726849 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5726849----T:  5729454 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5726849----T:  5729454 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5729454----T:  5732059 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5729454----T:  5732059 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5732059----T:  5734664 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5732059----T:  5734664 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5734664----T:  5737269 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5734664----T:  5737269 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5737269----T:  5739874 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737269----T:  5739874 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5739874----T:  5742479 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739874----T:  5742479 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5742479----T:  5745084 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5742479----T:  5745084 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5745084----T:  5747689 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745084----T:  5747689 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5747689----T:  5750294 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5747689----T:  5750294 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5750294----T:  5752899 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750294----T:  5752899 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5752899----T:  5755504 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752899----T:  5755504 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5755504----T:  5758109 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5755504----T:  5758109 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5758109----T:  5760714 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5758109----T:  5760714 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5760714----T:  5763319 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5760714----T:  5763319 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5763319----T:  5765924 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763319----T:  5765924 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5765924----T:  5768529 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5765924----T:  5768529 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5768529----T:  5771134 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5768529----T:  5771134 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5771134----T:  5773739 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5771134----T:  5773739 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5773739----T:  5776344 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5773739----T:  5776344 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5776344----T:  5778949 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776344----T:  5778949 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5778949----T:  5781554 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5778949----T:  5781554 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5781554----T:  5784159 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5781554----T:  5784159 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5784159----T:  5786764 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5784159----T:  5786764 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5786764----T:  5789369 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5786764----T:  5789369 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5789369----T:  5791974 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5789369----T:  5791974 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5791974----T:  5794579 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5791974----T:  5794579 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5794579----T:  5797184 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5794579----T:  5797184 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5797184----T:  5799789 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5797184----T:  5799789 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5799789----T:  5802394 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5799789----T:  5802394 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5802394----T:  5804999 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5802394----T:  5804999 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5804999----T:  5807604 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5804999----T:  5807604 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5807604----T:  5810209 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5807604----T:  5810209 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5810209----T:  5812814 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810209----T:  5812814 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5812814----T:  5815419 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5812814----T:  5815419 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5815419----T:  5818024 	 St: c0935000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5815419----T:  5818024 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5818024----T:  5820629 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5818024----T:  5820629 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5820629----T:  5823234 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5820629----T:  5823234 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5823234----T:  5825839 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5823234----T:  5825839 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5825839----T:  5828444 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5825839----T:  5828444 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5828444----T:  5831049 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5828444----T:  5831049 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5831049----T:  5833654 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5831049----T:  5833654 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5833654----T:  5836259 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5833654----T:  5836259 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5836259----T:  5838864 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5836259----T:  5838864 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5838864----T:  5841469 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5838864----T:  5841469 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5841469----T:  5844074 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5841469----T:  5844074 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5844075----T:  5846680 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5844075----T:  5846680 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6073837----T:  6105635 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(21.470629)
F:  6074472----T:  6077077 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6074472----T:  6077077 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6077077----T:  6079682 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6077077----T:  6079682 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6079683----T:  6082288 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079683----T:  6082288 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6082847----T:  6085452 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6082847----T:  6085452 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6085452----T:  6088057 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6085452----T:  6088057 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6088058----T:  6090663 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6088058----T:  6090663 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6091285----T:  6093890 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6091285----T:  6093890 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6093890----T:  6096495 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6093890----T:  6096495 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6096496----T:  6099101 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6096496----T:  6099101 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6099774----T:  6102379 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6099774----T:  6102379 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6102876----T:  6105481 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6102876----T:  6105481 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6105635----T:  6108170 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6108171----T:  6110706 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6332857----T:  7427942 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(739.422668)
F:  6333398----T:  6336003 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6333398----T:  6336003 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6336003----T:  6338608 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6336003----T:  6338608 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6338608----T:  6341213 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6338608----T:  6341213 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6341213----T:  6343818 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6341213----T:  6343818 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6343818----T:  6346423 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6343818----T:  6346423 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6346423----T:  6349028 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6346423----T:  6349028 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6349028----T:  6351633 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6349028----T:  6351633 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6351633----T:  6354238 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6351633----T:  6354238 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6354238----T:  6356843 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6354238----T:  6356843 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6356843----T:  6359448 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6356843----T:  6359448 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6359448----T:  6362053 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6359448----T:  6362053 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6362053----T:  6364658 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6362053----T:  6364658 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6364658----T:  6367263 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6364658----T:  6367263 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6367263----T:  6369868 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6367263----T:  6369868 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6369868----T:  6372473 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6369868----T:  6372473 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6372473----T:  6375078 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6372473----T:  6375078 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6375078----T:  6377683 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6375078----T:  6377683 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6377683----T:  6380288 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6377683----T:  6380288 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6380288----T:  6382893 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6380288----T:  6382893 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6382893----T:  6385498 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6382893----T:  6385498 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6385498----T:  6388103 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6385498----T:  6388103 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6388103----T:  6390708 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6388103----T:  6390708 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6390708----T:  6393313 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6390708----T:  6393313 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6393313----T:  6395918 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6393313----T:  6395918 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6395918----T:  6398523 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395918----T:  6398523 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6398523----T:  6401128 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6398523----T:  6401128 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6401128----T:  6403733 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6401128----T:  6403733 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6403733----T:  6406338 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6403733----T:  6406338 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6406338----T:  6408943 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6406338----T:  6408943 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6408943----T:  6411548 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6408943----T:  6411548 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6411548----T:  6414153 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6411548----T:  6414153 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6414153----T:  6416758 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6414153----T:  6416758 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6416758----T:  6419363 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6416758----T:  6419363 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6419363----T:  6421968 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6419363----T:  6421968 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6421968----T:  6424573 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6421968----T:  6424573 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6424573----T:  6427178 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6424573----T:  6427178 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6427178----T:  6429783 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6427178----T:  6429783 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6429783----T:  6432388 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6429783----T:  6432388 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6432388----T:  6434993 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6432388----T:  6434993 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6434993----T:  6437598 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434993----T:  6437598 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6437598----T:  6440203 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6437598----T:  6440203 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6440203----T:  6442808 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6440203----T:  6442808 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6442808----T:  6445413 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6442808----T:  6445413 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6445413----T:  6448018 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6445413----T:  6448018 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6448018----T:  6450623 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6448018----T:  6450623 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6450623----T:  6453228 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6450623----T:  6453228 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6453228----T:  6455833 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6453228----T:  6455833 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6455833----T:  6458438 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6455833----T:  6458438 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6458438----T:  6461043 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6458438----T:  6461043 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6461043----T:  6463648 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6461043----T:  6463648 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6463648----T:  6466253 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6463648----T:  6466253 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6466253----T:  6468858 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6466253----T:  6468858 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6468858----T:  6471463 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468858----T:  6471463 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6471463----T:  6474068 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6471463----T:  6474068 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6474068----T:  6476673 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6474068----T:  6476673 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6476673----T:  6479278 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6476673----T:  6479278 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6479278----T:  6481883 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6479278----T:  6481883 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6481883----T:  6484488 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481883----T:  6484488 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6484488----T:  6487093 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6484488----T:  6487093 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6487093----T:  6489698 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6487093----T:  6489698 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6489698----T:  6492303 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6489698----T:  6492303 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6492303----T:  6494908 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6492303----T:  6494908 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6494908----T:  6497513 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494908----T:  6497513 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6497513----T:  6500118 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497513----T:  6500118 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6500118----T:  6502723 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6500118----T:  6502723 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6502723----T:  6505328 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6502723----T:  6505328 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6505328----T:  6507933 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6505328----T:  6507933 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6507933----T:  6510538 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507933----T:  6510538 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6510538----T:  6513143 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510538----T:  6513143 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6513143----T:  6515748 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6513143----T:  6515748 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6515748----T:  6518353 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515748----T:  6518353 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6518353----T:  6520958 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6518353----T:  6520958 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6520958----T:  6523563 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520958----T:  6523563 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6523563----T:  6526168 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6523563----T:  6526168 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6526168----T:  6528773 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6526168----T:  6528773 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6528773----T:  6531378 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6528773----T:  6531378 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6531378----T:  6533983 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6531378----T:  6533983 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6533983----T:  6536588 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6533983----T:  6536588 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6536588----T:  6539193 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6536588----T:  6539193 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6539193----T:  6541798 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6539193----T:  6541798 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6541798----T:  6544403 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6541798----T:  6544403 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6544403----T:  6547008 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6544403----T:  6547008 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6547008----T:  6549613 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6547008----T:  6549613 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6549613----T:  6552218 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6549613----T:  6552218 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6552218----T:  6554823 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6552218----T:  6554823 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6554823----T:  6557428 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6554823----T:  6557428 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6557428----T:  6560033 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6557428----T:  6560033 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6560033----T:  6562638 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6560033----T:  6562638 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6562638----T:  6565243 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6562638----T:  6565243 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6565243----T:  6567848 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6565243----T:  6567848 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6567848----T:  6570453 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6567848----T:  6570453 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6570454----T:  6573059 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6570454----T:  6573059 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6573537----T:  6576142 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6573537----T:  6576142 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6576142----T:  6578747 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6576142----T:  6578747 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6578747----T:  6581352 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6578747----T:  6581352 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6581352----T:  6583957 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6581352----T:  6583957 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6583957----T:  6586562 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6583957----T:  6586562 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6586562----T:  6589167 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6586562----T:  6589167 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6589167----T:  6591772 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6589167----T:  6591772 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6591772----T:  6594377 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6591772----T:  6594377 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6594377----T:  6596982 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6594377----T:  6596982 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6596982----T:  6599587 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6596982----T:  6599587 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6599587----T:  6602192 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6599587----T:  6602192 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6602192----T:  6604797 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6602192----T:  6604797 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6604797----T:  6607402 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6604797----T:  6607402 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6607402----T:  6610007 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6607402----T:  6610007 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6610007----T:  6612612 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6610007----T:  6612612 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6612612----T:  6615217 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6612612----T:  6615217 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6615217----T:  6617822 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6615217----T:  6617822 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6617822----T:  6620427 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6617822----T:  6620427 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6620427----T:  6623032 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6620427----T:  6623032 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6623032----T:  6625637 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6623032----T:  6625637 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6625637----T:  6628242 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6625637----T:  6628242 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6628242----T:  6630847 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6628242----T:  6630847 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6630847----T:  6633452 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6630847----T:  6633452 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6633452----T:  6636057 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6633452----T:  6636057 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6636057----T:  6638662 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6636057----T:  6638662 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6638662----T:  6641267 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6638662----T:  6641267 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6641267----T:  6643872 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6641267----T:  6643872 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6643872----T:  6646477 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6643872----T:  6646477 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6646477----T:  6649082 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6646477----T:  6649082 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6649082----T:  6651687 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6649082----T:  6651687 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6651687----T:  6654292 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6651687----T:  6654292 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6654292----T:  6656897 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6654292----T:  6656897 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6656897----T:  6659502 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656897----T:  6659502 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6659502----T:  6662107 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6659502----T:  6662107 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6662107----T:  6664712 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6662107----T:  6664712 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6664712----T:  6667317 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6664712----T:  6667317 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6667317----T:  6669922 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6667317----T:  6669922 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6669922----T:  6672527 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669922----T:  6672527 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6672527----T:  6675132 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6672527----T:  6675132 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6675132----T:  6677737 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6675132----T:  6677737 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6677737----T:  6680342 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6677737----T:  6680342 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6680342----T:  6682947 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6680342----T:  6682947 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6682947----T:  6685552 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6682947----T:  6685552 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6685552----T:  6688157 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6685552----T:  6688157 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6688157----T:  6690762 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6688157----T:  6690762 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6690762----T:  6693367 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6690762----T:  6693367 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6693367----T:  6695972 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6693367----T:  6695972 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6695972----T:  6698577 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6695972----T:  6698577 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6698577----T:  6701182 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6698577----T:  6701182 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6701182----T:  6703787 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6701182----T:  6703787 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6703787----T:  6706392 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6703787----T:  6706392 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6706392----T:  6708997 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6706392----T:  6708997 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6708997----T:  6711602 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708997----T:  6711602 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6711602----T:  6714207 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6711602----T:  6714207 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6714207----T:  6716812 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6714207----T:  6716812 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6716812----T:  6719417 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6716812----T:  6719417 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6719417----T:  6722022 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6719417----T:  6722022 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6722022----T:  6724627 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6722022----T:  6724627 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6724627----T:  6727232 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6724627----T:  6727232 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6727232----T:  6729837 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6727232----T:  6729837 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6729837----T:  6732442 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729837----T:  6732442 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6732442----T:  6735047 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6732442----T:  6735047 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6735047----T:  6737652 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6735047----T:  6737652 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6737652----T:  6740257 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6737652----T:  6740257 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6740257----T:  6742862 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6740257----T:  6742862 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6742862----T:  6745467 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742862----T:  6745467 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6745467----T:  6748072 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6745467----T:  6748072 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6748072----T:  6750677 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6748072----T:  6750677 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6750677----T:  6753282 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6750677----T:  6753282 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6753282----T:  6755887 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6753282----T:  6755887 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6755887----T:  6758492 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755887----T:  6758492 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6758492----T:  6761097 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6758492----T:  6761097 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6761097----T:  6763702 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6761097----T:  6763702 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6763702----T:  6766307 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6763702----T:  6766307 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6766307----T:  6768912 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6766307----T:  6768912 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6768912----T:  6771517 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768912----T:  6771517 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6771517----T:  6774122 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6771517----T:  6774122 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6774122----T:  6776727 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6774122----T:  6776727 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6776727----T:  6779332 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6776727----T:  6779332 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6779332----T:  6781937 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6779332----T:  6781937 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6781938----T:  6784543 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781938----T:  6784543 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6784794----T:  6787399 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6784794----T:  6787399 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6787399----T:  6790004 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6787399----T:  6790004 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6790004----T:  6792609 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6790004----T:  6792609 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6792609----T:  6795214 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6792609----T:  6795214 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6795214----T:  6797819 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6795214----T:  6797819 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6797819----T:  6800424 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6797819----T:  6800424 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6800424----T:  6803029 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6800424----T:  6803029 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6803029----T:  6805634 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6803029----T:  6805634 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6805634----T:  6808239 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6805634----T:  6808239 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6808239----T:  6810844 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6808239----T:  6810844 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6810844----T:  6813449 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6810844----T:  6813449 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6813449----T:  6816054 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6813449----T:  6816054 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6816054----T:  6818659 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6816054----T:  6818659 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6818659----T:  6821264 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6818659----T:  6821264 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6821264----T:  6823869 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6821264----T:  6823869 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6823869----T:  6826474 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6823869----T:  6826474 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6826474----T:  6829079 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6826474----T:  6829079 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6829079----T:  6831684 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6829079----T:  6831684 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6831684----T:  6834289 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6831684----T:  6834289 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6834289----T:  6836894 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6834289----T:  6836894 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6836894----T:  6839499 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6836894----T:  6839499 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6839499----T:  6842104 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6839499----T:  6842104 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6842104----T:  6844709 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6842104----T:  6844709 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6844709----T:  6847314 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6844709----T:  6847314 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6847314----T:  6849919 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6847314----T:  6849919 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6849919----T:  6852524 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6849919----T:  6852524 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6852524----T:  6855129 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6852524----T:  6855129 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6855129----T:  6857734 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6855129----T:  6857734 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6857734----T:  6860339 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6857734----T:  6860339 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6860339----T:  6862944 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6860339----T:  6862944 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6862944----T:  6865549 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6862944----T:  6865549 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6865549----T:  6868154 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6865549----T:  6868154 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6868154----T:  6870759 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6868154----T:  6870759 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6870759----T:  6873364 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6870759----T:  6873364 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6873364----T:  6875969 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6873364----T:  6875969 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6875969----T:  6878574 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6875969----T:  6878574 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6878574----T:  6881179 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6878574----T:  6881179 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6881179----T:  6883784 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6881179----T:  6883784 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6883784----T:  6886389 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6883784----T:  6886389 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6886389----T:  6888994 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6886389----T:  6888994 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6888994----T:  6891599 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6888994----T:  6891599 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6891599----T:  6894204 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6891599----T:  6894204 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6894204----T:  6896809 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6894204----T:  6896809 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6896809----T:  6899414 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6896809----T:  6899414 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6899414----T:  6902019 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6899414----T:  6902019 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6902019----T:  6904624 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6902019----T:  6904624 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6904624----T:  6907229 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6904624----T:  6907229 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6907229----T:  6909834 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6907229----T:  6909834 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6909834----T:  6912439 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6909834----T:  6912439 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6912439----T:  6915044 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6912439----T:  6915044 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6915044----T:  6917649 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6915044----T:  6917649 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6917649----T:  6920254 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6917649----T:  6920254 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6920254----T:  6922859 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6920254----T:  6922859 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6922859----T:  6925464 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6922859----T:  6925464 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6925464----T:  6928069 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6925464----T:  6928069 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6928069----T:  6930674 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6928069----T:  6930674 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6930674----T:  6933279 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6930674----T:  6933279 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6933279----T:  6935884 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6933279----T:  6935884 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6935884----T:  6938489 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6935884----T:  6938489 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6938489----T:  6941094 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6938489----T:  6941094 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6941094----T:  6943699 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6941094----T:  6943699 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6943699----T:  6946304 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6943699----T:  6946304 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6946304----T:  6948909 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6946304----T:  6948909 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6948909----T:  6951514 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6948909----T:  6951514 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6951514----T:  6954119 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6951514----T:  6954119 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6954119----T:  6956724 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6954119----T:  6956724 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6956724----T:  6959329 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6956724----T:  6959329 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6959329----T:  6961934 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6959329----T:  6961934 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6961934----T:  6964539 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6961934----T:  6964539 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6964539----T:  6967144 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6964539----T:  6967144 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6967144----T:  6969749 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6967144----T:  6969749 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6969749----T:  6972354 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6969749----T:  6972354 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6972354----T:  6974959 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6972354----T:  6974959 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6974959----T:  6977564 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6974959----T:  6977564 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6977564----T:  6980169 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6977564----T:  6980169 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6980169----T:  6982774 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6980169----T:  6982774 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6982774----T:  6985379 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6982774----T:  6985379 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6985379----T:  6987984 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6985379----T:  6987984 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6987984----T:  6990589 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6987984----T:  6990589 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6990589----T:  6993194 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6990589----T:  6993194 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6993194----T:  6995799 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6993194----T:  6995799 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6995799----T:  6998404 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6995799----T:  6998404 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6998404----T:  7001009 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6998404----T:  7001009 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7001009----T:  7003614 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7001009----T:  7003614 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7003614----T:  7006219 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7003614----T:  7006219 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7006219----T:  7008824 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7006219----T:  7008824 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7008824----T:  7011429 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7008824----T:  7011429 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7011429----T:  7014034 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7011429----T:  7014034 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7014034----T:  7016639 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7014034----T:  7016639 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7016639----T:  7019244 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7016639----T:  7019244 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7019244----T:  7021849 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7019244----T:  7021849 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7021849----T:  7024454 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7021849----T:  7024454 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7024454----T:  7027059 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7024454----T:  7027059 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7027059----T:  7029664 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7027059----T:  7029664 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7029664----T:  7032269 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7029664----T:  7032269 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7032270----T:  7034875 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7032270----T:  7034875 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7035312----T:  7037917 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7035312----T:  7037917 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7037917----T:  7040522 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7037917----T:  7040522 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7040522----T:  7043127 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7040522----T:  7043127 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7043127----T:  7045732 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7043127----T:  7045732 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7045732----T:  7048337 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7045732----T:  7048337 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7048337----T:  7050942 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7048337----T:  7050942 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7050942----T:  7053547 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7050942----T:  7053547 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7053547----T:  7056152 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7053547----T:  7056152 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7056152----T:  7058757 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7056152----T:  7058757 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7058757----T:  7061362 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7058757----T:  7061362 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7061362----T:  7063967 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7061362----T:  7063967 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7063967----T:  7066572 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7063967----T:  7066572 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7066572----T:  7069177 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7066572----T:  7069177 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7069177----T:  7071782 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7069177----T:  7071782 	 St: c08be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7071782----T:  7074387 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7071782----T:  7074387 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7074387----T:  7076992 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7074387----T:  7076992 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7076992----T:  7079597 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7076992----T:  7079597 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7079597----T:  7082202 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7079597----T:  7082202 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7082202----T:  7084807 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7082202----T:  7084807 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7084807----T:  7087412 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7084807----T:  7087412 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7087412----T:  7090017 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7087412----T:  7090017 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7090017----T:  7092622 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7090017----T:  7092622 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7092622----T:  7095227 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7092622----T:  7095227 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7095227----T:  7097832 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7095227----T:  7097832 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7097832----T:  7100437 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7097832----T:  7100437 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7100437----T:  7103042 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7100437----T:  7103042 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7103042----T:  7105647 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103042----T:  7105647 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7105647----T:  7108252 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7105647----T:  7108252 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7108252----T:  7110857 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7108252----T:  7110857 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7110857----T:  7113462 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7110857----T:  7113462 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7113462----T:  7116067 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7113462----T:  7116067 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7116067----T:  7118672 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116067----T:  7118672 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7118672----T:  7121277 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7118672----T:  7121277 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7121277----T:  7123882 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121277----T:  7123882 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7123882----T:  7126487 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7123882----T:  7126487 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7126487----T:  7129092 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7126487----T:  7129092 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7129092----T:  7131697 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7129092----T:  7131697 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7131697----T:  7134302 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7131697----T:  7134302 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7134302----T:  7136907 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7134302----T:  7136907 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7136907----T:  7139512 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7136907----T:  7139512 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7139512----T:  7142117 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7139512----T:  7142117 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7142117----T:  7144722 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7142117----T:  7144722 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7144722----T:  7147327 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7144722----T:  7147327 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7147327----T:  7149932 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7147327----T:  7149932 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7149932----T:  7152537 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7149932----T:  7152537 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7152537----T:  7155142 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7152537----T:  7155142 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7155142----T:  7157747 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7155142----T:  7157747 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7157747----T:  7160352 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7157747----T:  7160352 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7160352----T:  7162957 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7160352----T:  7162957 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7162957----T:  7165562 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7162957----T:  7165562 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7165562----T:  7168167 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7165562----T:  7168167 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7168167----T:  7170772 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7168167----T:  7170772 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7170772----T:  7173377 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7170772----T:  7173377 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7173377----T:  7175982 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7173377----T:  7175982 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7175982----T:  7178587 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7175982----T:  7178587 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7178587----T:  7181192 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7178587----T:  7181192 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7181192----T:  7183797 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7181192----T:  7183797 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7183797----T:  7186402 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7183797----T:  7186402 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7186402----T:  7189007 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7186402----T:  7189007 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7189007----T:  7191612 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7189007----T:  7191612 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7191612----T:  7194217 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7191612----T:  7194217 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7194217----T:  7196822 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7194217----T:  7196822 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7196822----T:  7199427 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7196822----T:  7199427 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7199427----T:  7202032 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7199427----T:  7202032 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7202032----T:  7204637 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7202032----T:  7204637 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7204637----T:  7207242 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7204637----T:  7207242 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7207242----T:  7209847 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7207242----T:  7209847 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7209847----T:  7212452 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7209847----T:  7212452 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7212452----T:  7215057 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7212452----T:  7215057 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7215057----T:  7217662 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7215057----T:  7217662 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7217662----T:  7220267 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7217662----T:  7220267 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7220267----T:  7222872 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7220267----T:  7222872 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7222872----T:  7225477 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7222872----T:  7225477 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7225477----T:  7228082 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7225477----T:  7228082 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7228082----T:  7230687 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7228082----T:  7230687 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7230687----T:  7233292 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7230687----T:  7233292 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7233292----T:  7235897 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7233292----T:  7235897 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7235897----T:  7238502 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7235897----T:  7238502 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7238502----T:  7241107 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7238502----T:  7241107 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7241107----T:  7243712 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7241107----T:  7243712 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7243712----T:  7246317 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7243712----T:  7246317 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7246317----T:  7248922 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7246317----T:  7248922 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7248922----T:  7251527 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7248922----T:  7251527 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7251527----T:  7254132 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7251527----T:  7254132 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7254132----T:  7256737 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7254132----T:  7256737 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7256737----T:  7259342 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7256737----T:  7259342 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7259342----T:  7261947 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7259342----T:  7261947 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7261947----T:  7264552 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7261947----T:  7264552 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7264552----T:  7267157 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7264552----T:  7267157 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7267157----T:  7269762 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7267157----T:  7269762 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7269762----T:  7272367 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7269762----T:  7272367 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7272367----T:  7274972 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7272367----T:  7274972 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7274972----T:  7277577 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7274972----T:  7277577 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7277577----T:  7280182 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7277577----T:  7280182 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7280183----T:  7282788 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7280183----T:  7282788 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7283306----T:  7285911 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7283306----T:  7285911 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7285911----T:  7288516 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7285911----T:  7288516 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7288516----T:  7291121 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7288516----T:  7291121 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7291121----T:  7293726 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7291121----T:  7293726 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7293726----T:  7296331 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7293726----T:  7296331 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7296331----T:  7298936 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7296331----T:  7298936 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7298936----T:  7301541 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7298936----T:  7301541 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7301541----T:  7304146 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7301541----T:  7304146 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7304146----T:  7306751 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7304146----T:  7306751 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7306751----T:  7309356 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7306751----T:  7309356 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7309356----T:  7311961 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7309356----T:  7311961 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7311961----T:  7314566 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7311961----T:  7314566 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7314566----T:  7317171 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7314566----T:  7317171 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7317171----T:  7319776 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7317171----T:  7319776 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7319776----T:  7322381 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7319776----T:  7322381 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7322381----T:  7324986 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7322381----T:  7324986 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7324986----T:  7327591 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7324986----T:  7327591 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7327591----T:  7330196 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7327591----T:  7330196 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7330196----T:  7332801 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7330196----T:  7332801 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7332801----T:  7335406 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7332801----T:  7335406 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7335406----T:  7338011 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7335406----T:  7338011 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7338011----T:  7340616 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7338011----T:  7340616 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7340616----T:  7343221 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7340616----T:  7343221 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7343221----T:  7345826 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7343221----T:  7345826 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7345826----T:  7348431 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7345826----T:  7348431 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7348431----T:  7351036 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7348431----T:  7351036 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7351036----T:  7353641 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7351036----T:  7353641 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7353641----T:  7356246 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7353641----T:  7356246 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7356246----T:  7358851 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7356246----T:  7358851 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7358851----T:  7361456 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7358851----T:  7361456 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7361456----T:  7364061 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7361456----T:  7364061 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7364061----T:  7366666 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7364061----T:  7366666 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7366666----T:  7369271 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7366666----T:  7369271 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7369271----T:  7371876 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7369271----T:  7371876 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7371876----T:  7374481 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7371876----T:  7374481 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7374481----T:  7377086 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7374481----T:  7377086 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7377086----T:  7379691 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7377086----T:  7379691 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7379691----T:  7382296 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7379691----T:  7382296 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7382296----T:  7384901 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7382296----T:  7384901 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7384901----T:  7387506 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7384901----T:  7387506 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7387506----T:  7390111 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7387506----T:  7390111 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7390111----T:  7392716 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7390111----T:  7392716 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7392716----T:  7395321 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7392716----T:  7395321 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7395321----T:  7397926 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7395321----T:  7397926 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7397926----T:  7400531 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7397926----T:  7400531 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7400531----T:  7403136 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7400531----T:  7403136 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7403136----T:  7405741 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7403136----T:  7405741 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7405741----T:  7408346 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7405741----T:  7408346 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7408346----T:  7410951 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7408346----T:  7410951 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7410951----T:  7413556 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7410951----T:  7413556 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7413556----T:  7416161 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7413556----T:  7416161 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7416161----T:  7418766 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7416161----T:  7418766 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7418767----T:  7421372 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7418767----T:  7421372 	 St: c08ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7422084----T:  7424689 	 St: c08ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7422084----T:  7424689 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7650092----T:  7676112 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(17.569210)
F:  7650724----T:  7653329 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7650724----T:  7653329 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7653330----T:  7655935 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7653330----T:  7655935 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7656529----T:  7659134 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7656529----T:  7659134 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7659134----T:  7661739 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7659134----T:  7661739 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7661740----T:  7664345 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7661740----T:  7664345 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7665287----T:  7667892 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7665287----T:  7667892 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7667893----T:  7670498 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7667893----T:  7670498 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7671101----T:  7673706 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7671101----T:  7673706 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7676112----T:  7678647 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7678648----T:  7681183 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7903334----T:  9040182 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(767.621887)
F:  7903938----T:  7906543 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7903938----T:  7906543 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7906543----T:  7909148 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7906543----T:  7909148 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7909148----T:  7911753 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7909148----T:  7911753 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7911753----T:  7914358 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7911753----T:  7914358 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7914358----T:  7916963 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7914358----T:  7916963 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7916963----T:  7919568 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7916963----T:  7919568 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7919568----T:  7922173 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7919568----T:  7922173 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7922173----T:  7924778 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7922173----T:  7924778 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7924778----T:  7927383 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7924778----T:  7927383 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7927383----T:  7929988 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7927383----T:  7929988 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7929988----T:  7932593 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7929988----T:  7932593 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7932593----T:  7935198 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7932593----T:  7935198 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7935198----T:  7937803 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7935198----T:  7937803 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7937803----T:  7940408 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7937803----T:  7940408 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7940408----T:  7943013 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7940408----T:  7943013 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7943013----T:  7945618 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7943013----T:  7945618 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7945618----T:  7948223 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7945618----T:  7948223 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7948223----T:  7950828 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7948223----T:  7950828 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7950828----T:  7953433 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7950828----T:  7953433 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7953433----T:  7956038 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7953433----T:  7956038 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7956038----T:  7958643 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7956038----T:  7958643 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7958643----T:  7961248 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7958643----T:  7961248 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7961248----T:  7963853 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7961248----T:  7963853 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7963853----T:  7966458 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7963853----T:  7966458 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7966458----T:  7969063 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7966458----T:  7969063 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7969063----T:  7971668 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7969063----T:  7971668 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7971668----T:  7974273 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7971668----T:  7974273 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7974273----T:  7976878 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7974273----T:  7976878 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7976878----T:  7979483 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7976878----T:  7979483 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7979483----T:  7982088 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7979483----T:  7982088 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7982088----T:  7984693 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7982088----T:  7984693 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7984693----T:  7987298 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7984693----T:  7987298 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7987298----T:  7989903 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7987298----T:  7989903 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7989903----T:  7992508 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7989903----T:  7992508 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7992508----T:  7995113 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7992508----T:  7995113 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7995113----T:  7997718 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7995113----T:  7997718 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7997718----T:  8000323 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7997718----T:  8000323 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8000323----T:  8002928 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8000323----T:  8002928 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8002928----T:  8005533 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8002928----T:  8005533 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8005533----T:  8008138 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8005533----T:  8008138 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8008138----T:  8010743 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8008138----T:  8010743 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8010743----T:  8013348 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8010743----T:  8013348 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8013348----T:  8015953 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8013348----T:  8015953 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8015953----T:  8018558 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8015953----T:  8018558 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8018558----T:  8021163 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8018558----T:  8021163 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8021163----T:  8023768 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8021163----T:  8023768 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8023768----T:  8026373 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8023768----T:  8026373 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8026373----T:  8028978 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8026373----T:  8028978 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8028978----T:  8031583 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8028978----T:  8031583 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8031583----T:  8034188 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8031583----T:  8034188 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8034188----T:  8036793 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8034188----T:  8036793 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8036793----T:  8039398 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8036793----T:  8039398 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8039398----T:  8042003 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8039398----T:  8042003 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8042003----T:  8044608 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8042003----T:  8044608 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8044608----T:  8047213 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8044608----T:  8047213 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8047213----T:  8049818 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8047213----T:  8049818 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8049818----T:  8052423 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8049818----T:  8052423 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8052423----T:  8055028 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8052423----T:  8055028 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8055028----T:  8057633 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8055028----T:  8057633 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8057633----T:  8060238 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8057633----T:  8060238 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8060238----T:  8062843 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8060238----T:  8062843 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8062843----T:  8065448 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8062843----T:  8065448 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8065448----T:  8068053 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8065448----T:  8068053 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8068053----T:  8070658 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8068053----T:  8070658 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8070658----T:  8073263 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8070658----T:  8073263 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8073263----T:  8075868 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8073263----T:  8075868 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8075868----T:  8078473 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8075868----T:  8078473 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8078473----T:  8081078 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8078473----T:  8081078 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8081078----T:  8083683 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8081078----T:  8083683 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8083683----T:  8086288 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8083683----T:  8086288 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8086288----T:  8088893 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8086288----T:  8088893 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8088893----T:  8091498 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8088893----T:  8091498 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8091498----T:  8094103 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8091498----T:  8094103 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8094103----T:  8096708 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8094103----T:  8096708 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8096708----T:  8099313 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8096708----T:  8099313 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8099313----T:  8101918 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8099313----T:  8101918 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8101918----T:  8104523 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8101918----T:  8104523 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8104523----T:  8107128 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8104523----T:  8107128 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8107128----T:  8109733 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8107128----T:  8109733 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8109733----T:  8112338 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8109733----T:  8112338 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8112338----T:  8114943 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8112338----T:  8114943 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8114943----T:  8117548 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8114943----T:  8117548 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8117549----T:  8120154 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8117549----T:  8120154 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8120708----T:  8123313 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8120708----T:  8123313 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8123313----T:  8125918 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8123313----T:  8125918 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8125918----T:  8128523 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8125918----T:  8128523 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8128523----T:  8131128 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8128523----T:  8131128 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8131128----T:  8133733 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8131128----T:  8133733 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8133733----T:  8136338 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8133733----T:  8136338 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8136338----T:  8138943 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8136338----T:  8138943 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8138943----T:  8141548 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8138943----T:  8141548 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8141548----T:  8144153 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8141548----T:  8144153 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8144153----T:  8146758 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8144153----T:  8146758 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8146758----T:  8149363 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8146758----T:  8149363 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8149363----T:  8151968 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8149363----T:  8151968 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8151968----T:  8154573 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8151968----T:  8154573 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8154573----T:  8157178 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8154573----T:  8157178 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8157178----T:  8159783 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8157178----T:  8159783 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8159783----T:  8162388 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8159783----T:  8162388 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8162388----T:  8164993 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8162388----T:  8164993 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8164993----T:  8167598 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8164993----T:  8167598 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8167598----T:  8170203 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8167598----T:  8170203 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8170203----T:  8172808 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8170203----T:  8172808 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8172808----T:  8175413 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8172808----T:  8175413 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8175413----T:  8178018 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8175413----T:  8178018 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8178018----T:  8180623 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8178018----T:  8180623 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8180623----T:  8183228 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8180623----T:  8183228 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8183228----T:  8185833 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8183228----T:  8185833 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8185833----T:  8188438 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8185833----T:  8188438 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8188438----T:  8191043 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8188438----T:  8191043 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8191043----T:  8193648 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8191043----T:  8193648 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8193648----T:  8196253 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8193648----T:  8196253 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8196253----T:  8198858 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8196253----T:  8198858 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8198858----T:  8201463 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8198858----T:  8201463 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8201463----T:  8204068 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8201463----T:  8204068 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8204068----T:  8206673 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8204068----T:  8206673 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8206673----T:  8209278 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8206673----T:  8209278 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8209278----T:  8211883 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8209278----T:  8211883 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8211883----T:  8214488 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8211883----T:  8214488 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8214488----T:  8217093 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8214488----T:  8217093 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8217093----T:  8219698 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8217093----T:  8219698 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8219698----T:  8222303 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8219698----T:  8222303 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8222303----T:  8224908 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8222303----T:  8224908 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8224908----T:  8227513 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8224908----T:  8227513 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8227513----T:  8230118 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8227513----T:  8230118 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8230118----T:  8232723 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8230118----T:  8232723 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8232723----T:  8235328 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8232723----T:  8235328 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8235328----T:  8237933 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8235328----T:  8237933 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8237933----T:  8240538 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8237933----T:  8240538 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8240538----T:  8243143 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8240538----T:  8243143 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8243143----T:  8245748 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8243143----T:  8245748 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8245748----T:  8248353 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8245748----T:  8248353 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8248353----T:  8250958 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8248353----T:  8250958 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8250958----T:  8253563 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8250958----T:  8253563 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8253563----T:  8256168 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8253563----T:  8256168 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8256168----T:  8258773 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8256168----T:  8258773 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8258773----T:  8261378 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8258773----T:  8261378 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8261378----T:  8263983 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8261378----T:  8263983 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8263983----T:  8266588 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8263983----T:  8266588 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8266588----T:  8269193 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8266588----T:  8269193 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8269193----T:  8271798 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8269193----T:  8271798 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8271798----T:  8274403 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8271798----T:  8274403 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8274403----T:  8277008 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8274403----T:  8277008 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8277008----T:  8279613 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8277008----T:  8279613 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8279613----T:  8282218 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8279613----T:  8282218 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8282218----T:  8284823 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8282218----T:  8284823 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8284823----T:  8287428 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8284823----T:  8287428 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8287428----T:  8290033 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8287428----T:  8290033 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8290033----T:  8292638 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8290033----T:  8292638 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8292638----T:  8295243 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8292638----T:  8295243 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8295243----T:  8297848 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8295243----T:  8297848 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8297848----T:  8300453 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8297848----T:  8300453 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8300453----T:  8303058 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8300453----T:  8303058 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8303058----T:  8305663 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8303058----T:  8305663 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8305663----T:  8308268 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8305663----T:  8308268 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8308268----T:  8310873 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8308268----T:  8310873 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8310873----T:  8313478 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8310873----T:  8313478 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8313478----T:  8316083 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8313478----T:  8316083 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8316083----T:  8318688 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8316083----T:  8318688 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8318688----T:  8321293 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8318688----T:  8321293 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8321293----T:  8323898 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8321293----T:  8323898 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8323898----T:  8326503 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8323898----T:  8326503 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8326503----T:  8329108 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8326503----T:  8329108 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8329108----T:  8331713 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8329108----T:  8331713 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8331713----T:  8334318 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8331713----T:  8334318 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8334318----T:  8336923 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8334318----T:  8336923 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8336923----T:  8339528 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8336923----T:  8339528 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8339528----T:  8342133 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8339528----T:  8342133 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8342133----T:  8344738 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8342133----T:  8344738 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8344738----T:  8347343 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8344738----T:  8347343 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8347343----T:  8349948 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8347343----T:  8349948 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8349948----T:  8352553 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8349948----T:  8352553 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8352553----T:  8355158 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8352553----T:  8355158 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8355158----T:  8357763 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8355158----T:  8357763 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8357763----T:  8360368 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8357763----T:  8360368 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8360368----T:  8362973 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8360368----T:  8362973 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8362973----T:  8365578 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8362973----T:  8365578 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8365578----T:  8368183 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8365578----T:  8368183 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8368183----T:  8370788 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8368183----T:  8370788 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8370789----T:  8373394 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8370789----T:  8373394 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8373719----T:  8376324 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8373719----T:  8376324 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8376324----T:  8378929 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8376324----T:  8378929 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8378929----T:  8381534 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8378929----T:  8381534 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8381534----T:  8384139 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8381534----T:  8384139 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8384139----T:  8386744 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8384139----T:  8386744 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8386744----T:  8389349 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8386744----T:  8389349 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8389349----T:  8391954 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8389349----T:  8391954 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8391954----T:  8394559 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8391954----T:  8394559 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8394559----T:  8397164 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8394559----T:  8397164 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8397164----T:  8399769 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8397164----T:  8399769 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8399769----T:  8402374 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8399769----T:  8402374 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8402374----T:  8404979 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8402374----T:  8404979 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8404979----T:  8407584 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8404979----T:  8407584 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8407584----T:  8410189 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8407584----T:  8410189 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8410189----T:  8412794 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8410189----T:  8412794 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8412794----T:  8415399 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8412794----T:  8415399 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8415399----T:  8418004 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8415399----T:  8418004 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8418004----T:  8420609 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8418004----T:  8420609 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8420609----T:  8423214 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8420609----T:  8423214 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8423214----T:  8425819 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8423214----T:  8425819 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8425819----T:  8428424 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8425819----T:  8428424 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8428424----T:  8431029 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8428424----T:  8431029 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8431029----T:  8433634 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8431029----T:  8433634 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8433634----T:  8436239 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8433634----T:  8436239 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8436239----T:  8438844 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8436239----T:  8438844 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8438844----T:  8441449 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8438844----T:  8441449 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8441449----T:  8444054 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8441449----T:  8444054 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8444054----T:  8446659 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8444054----T:  8446659 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8446659----T:  8449264 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8446659----T:  8449264 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8449264----T:  8451869 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8449264----T:  8451869 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8451869----T:  8454474 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8451869----T:  8454474 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8454474----T:  8457079 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8454474----T:  8457079 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8457079----T:  8459684 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8457079----T:  8459684 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8459684----T:  8462289 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8459684----T:  8462289 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8462289----T:  8464894 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8462289----T:  8464894 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8464894----T:  8467499 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8464894----T:  8467499 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8467499----T:  8470104 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8467499----T:  8470104 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8470104----T:  8472709 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8470104----T:  8472709 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8472709----T:  8475314 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8472709----T:  8475314 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8475314----T:  8477919 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8475314----T:  8477919 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8477919----T:  8480524 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8477919----T:  8480524 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8480524----T:  8483129 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8480524----T:  8483129 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8483129----T:  8485734 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8483129----T:  8485734 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8485734----T:  8488339 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8485734----T:  8488339 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8488339----T:  8490944 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8488339----T:  8490944 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8490944----T:  8493549 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8490944----T:  8493549 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8493549----T:  8496154 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8493549----T:  8496154 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8496154----T:  8498759 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8496154----T:  8498759 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8498759----T:  8501364 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8498759----T:  8501364 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8501364----T:  8503969 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8501364----T:  8503969 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8503969----T:  8506574 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8503969----T:  8506574 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8506574----T:  8509179 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8506574----T:  8509179 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8509179----T:  8511784 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8509179----T:  8511784 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8511784----T:  8514389 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8511784----T:  8514389 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8514389----T:  8516994 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8514389----T:  8516994 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8516994----T:  8519599 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8516994----T:  8519599 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8519599----T:  8522204 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8519599----T:  8522204 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8522204----T:  8524809 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8522204----T:  8524809 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8524809----T:  8527414 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8524809----T:  8527414 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8527414----T:  8530019 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8527414----T:  8530019 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8530019----T:  8532624 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8530019----T:  8532624 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8532624----T:  8535229 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8532624----T:  8535229 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8535229----T:  8537834 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8535229----T:  8537834 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8537834----T:  8540439 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8537834----T:  8540439 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8540439----T:  8543044 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8540439----T:  8543044 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8543044----T:  8545649 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8543044----T:  8545649 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8545649----T:  8548254 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8545649----T:  8548254 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8548254----T:  8550859 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8548254----T:  8550859 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8550859----T:  8553464 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8550859----T:  8553464 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8553464----T:  8556069 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8553464----T:  8556069 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8556069----T:  8558674 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8556069----T:  8558674 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8558674----T:  8561279 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8558674----T:  8561279 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8561279----T:  8563884 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8561279----T:  8563884 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8563884----T:  8566489 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8563884----T:  8566489 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8566489----T:  8569094 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8566489----T:  8569094 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8569094----T:  8571699 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8569094----T:  8571699 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8571699----T:  8574304 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8571699----T:  8574304 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8574304----T:  8576909 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8574304----T:  8576909 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8576909----T:  8579514 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8576909----T:  8579514 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8579514----T:  8582119 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8579514----T:  8582119 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8582119----T:  8584724 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8582119----T:  8584724 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8584724----T:  8587329 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8584724----T:  8587329 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8587329----T:  8589934 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8587329----T:  8589934 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8589934----T:  8592539 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8589934----T:  8592539 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8592539----T:  8595144 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8592539----T:  8595144 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8595144----T:  8597749 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8595144----T:  8597749 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8597749----T:  8600354 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8597749----T:  8600354 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8600354----T:  8602959 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8600354----T:  8602959 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8602959----T:  8605564 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8602959----T:  8605564 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8605564----T:  8608169 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8605564----T:  8608169 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8608169----T:  8610774 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8608169----T:  8610774 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8610775----T:  8613380 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8610775----T:  8613380 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8613381----T:  8615986 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8613381----T:  8615986 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8616237----T:  8618842 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8616237----T:  8618842 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8618842----T:  8621447 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8618842----T:  8621447 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8621447----T:  8624052 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8621447----T:  8624052 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8624052----T:  8626657 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8624052----T:  8626657 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8626657----T:  8629262 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8626657----T:  8629262 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8629262----T:  8631867 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8629262----T:  8631867 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8631867----T:  8634472 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8631867----T:  8634472 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8634472----T:  8637077 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8634472----T:  8637077 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8637077----T:  8639682 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8637077----T:  8639682 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8639682----T:  8642287 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8639682----T:  8642287 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8642287----T:  8644892 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8642287----T:  8644892 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8644892----T:  8647497 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8644892----T:  8647497 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8647497----T:  8650102 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8647497----T:  8650102 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8650102----T:  8652707 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8650102----T:  8652707 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8652707----T:  8655312 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8652707----T:  8655312 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8655312----T:  8657917 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8655312----T:  8657917 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8657917----T:  8660522 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8657917----T:  8660522 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8660522----T:  8663127 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8660522----T:  8663127 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8663127----T:  8665732 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8663127----T:  8665732 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8665732----T:  8668337 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8665732----T:  8668337 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8668337----T:  8670942 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8668337----T:  8670942 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8670942----T:  8673547 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8670942----T:  8673547 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8673547----T:  8676152 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8673547----T:  8676152 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8676152----T:  8678757 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8676152----T:  8678757 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8678757----T:  8681362 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8678757----T:  8681362 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8681362----T:  8683967 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8681362----T:  8683967 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8683967----T:  8686572 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8683967----T:  8686572 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8686572----T:  8689177 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8686572----T:  8689177 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8689177----T:  8691782 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8689177----T:  8691782 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8691782----T:  8694387 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8691782----T:  8694387 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8694387----T:  8696992 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8694387----T:  8696992 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8696992----T:  8699597 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8696992----T:  8699597 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8699597----T:  8702202 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8699597----T:  8702202 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8702202----T:  8704807 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8702202----T:  8704807 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8704807----T:  8707412 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8704807----T:  8707412 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8707412----T:  8710017 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8707412----T:  8710017 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8710017----T:  8712622 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8710017----T:  8712622 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8712622----T:  8715227 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8712622----T:  8715227 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8715227----T:  8717832 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8715227----T:  8717832 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8717832----T:  8720437 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8717832----T:  8720437 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8720437----T:  8723042 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8720437----T:  8723042 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8723042----T:  8725647 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8723042----T:  8725647 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8725647----T:  8728252 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8725647----T:  8728252 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8728252----T:  8730857 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8728252----T:  8730857 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8730857----T:  8733462 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8730857----T:  8733462 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8733462----T:  8736067 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8733462----T:  8736067 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8736067----T:  8738672 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8736067----T:  8738672 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8738672----T:  8741277 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8738672----T:  8741277 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8741277----T:  8743882 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8741277----T:  8743882 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8743882----T:  8746487 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8743882----T:  8746487 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8746487----T:  8749092 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8746487----T:  8749092 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8749092----T:  8751697 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8749092----T:  8751697 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8751697----T:  8754302 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8751697----T:  8754302 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8754302----T:  8756907 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8754302----T:  8756907 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8756907----T:  8759512 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8756907----T:  8759512 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8759512----T:  8762117 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8759512----T:  8762117 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8762117----T:  8764722 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8762117----T:  8764722 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8764722----T:  8767327 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8764722----T:  8767327 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8767327----T:  8769932 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8767327----T:  8769932 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8769932----T:  8772537 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8769932----T:  8772537 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8772537----T:  8775142 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8772537----T:  8775142 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8775142----T:  8777747 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8775142----T:  8777747 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8777747----T:  8780352 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8777747----T:  8780352 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8780352----T:  8782957 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8780352----T:  8782957 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8782957----T:  8785562 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8782957----T:  8785562 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8785562----T:  8788167 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8785562----T:  8788167 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8788167----T:  8790772 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8788167----T:  8790772 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8790772----T:  8793377 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8790772----T:  8793377 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8793377----T:  8795982 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8793377----T:  8795982 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8795982----T:  8798587 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8795982----T:  8798587 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8798587----T:  8801192 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8798587----T:  8801192 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8801192----T:  8803797 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8801192----T:  8803797 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8803797----T:  8806402 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8803797----T:  8806402 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8806402----T:  8809007 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8806402----T:  8809007 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8809007----T:  8811612 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8809007----T:  8811612 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8811612----T:  8814217 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8811612----T:  8814217 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8814217----T:  8816822 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8814217----T:  8816822 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8816822----T:  8819427 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8816822----T:  8819427 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8819427----T:  8822032 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8819427----T:  8822032 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8822032----T:  8824637 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8822032----T:  8824637 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8824637----T:  8827242 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8824637----T:  8827242 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8827242----T:  8829847 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8827242----T:  8829847 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8829847----T:  8832452 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8829847----T:  8832452 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8832452----T:  8835057 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8832452----T:  8835057 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8835057----T:  8837662 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8835057----T:  8837662 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8837662----T:  8840267 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8837662----T:  8840267 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8840267----T:  8842872 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8840267----T:  8842872 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8842872----T:  8845477 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8842872----T:  8845477 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8845477----T:  8848082 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8845477----T:  8848082 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8848082----T:  8850687 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8848082----T:  8850687 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8850687----T:  8853292 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8850687----T:  8853292 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8853293----T:  8855898 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8853293----T:  8855898 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8856118----T:  8858723 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8856118----T:  8858723 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8858723----T:  8861328 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8858723----T:  8861328 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8861328----T:  8863933 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8861328----T:  8863933 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8863933----T:  8866538 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8863933----T:  8866538 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8866538----T:  8869143 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8866538----T:  8869143 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8869143----T:  8871748 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8869143----T:  8871748 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8871748----T:  8874353 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8871748----T:  8874353 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8874353----T:  8876958 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8874353----T:  8876958 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8876958----T:  8879563 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8876958----T:  8879563 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8879563----T:  8882168 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8879563----T:  8882168 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8882168----T:  8884773 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8882168----T:  8884773 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8884773----T:  8887378 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8884773----T:  8887378 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8887378----T:  8889983 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8887378----T:  8889983 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8889983----T:  8892588 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8889983----T:  8892588 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8892588----T:  8895193 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8892588----T:  8895193 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8895193----T:  8897798 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8895193----T:  8897798 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8897798----T:  8900403 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8897798----T:  8900403 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8900403----T:  8903008 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8900403----T:  8903008 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8903008----T:  8905613 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8903008----T:  8905613 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8905613----T:  8908218 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8905613----T:  8908218 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8908218----T:  8910823 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8908218----T:  8910823 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8910823----T:  8913428 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8910823----T:  8913428 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8913428----T:  8916033 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8913428----T:  8916033 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8916033----T:  8918638 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8916033----T:  8918638 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8918638----T:  8921243 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8918638----T:  8921243 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8921243----T:  8923848 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8921243----T:  8923848 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8923848----T:  8926453 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8923848----T:  8926453 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8926453----T:  8929058 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8926453----T:  8929058 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8929058----T:  8931663 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8929058----T:  8931663 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8931663----T:  8934268 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8931663----T:  8934268 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8934268----T:  8936873 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8934268----T:  8936873 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8936873----T:  8939478 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8936873----T:  8939478 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8939478----T:  8942083 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8939478----T:  8942083 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8942083----T:  8944688 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8942083----T:  8944688 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8944688----T:  8947293 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8944688----T:  8947293 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8947293----T:  8949898 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8947293----T:  8949898 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8949898----T:  8952503 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8949898----T:  8952503 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8952503----T:  8955108 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8952503----T:  8955108 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8955108----T:  8957713 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8955108----T:  8957713 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8957713----T:  8960318 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8957713----T:  8960318 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8960318----T:  8962923 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8960318----T:  8962923 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8962923----T:  8965528 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8962923----T:  8965528 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8965528----T:  8968133 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8965528----T:  8968133 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8968133----T:  8970738 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8968133----T:  8970738 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8970738----T:  8973343 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8970738----T:  8973343 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8973343----T:  8975948 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8973343----T:  8975948 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8975948----T:  8978553 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8975948----T:  8978553 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8978553----T:  8981158 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8978553----T:  8981158 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8981158----T:  8983763 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8981158----T:  8983763 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8983763----T:  8986368 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8983763----T:  8986368 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8986368----T:  8988973 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8986368----T:  8988973 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8988973----T:  8991578 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8988973----T:  8991578 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8991578----T:  8994183 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8991578----T:  8994183 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8994183----T:  8996788 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8994183----T:  8996788 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8996788----T:  8999393 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8996788----T:  8999393 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8999393----T:  9001998 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8999393----T:  9001998 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9001998----T:  9004603 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9001998----T:  9004603 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9004603----T:  9007208 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9004603----T:  9007208 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9007208----T:  9009813 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9007208----T:  9009813 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9009813----T:  9012418 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9009813----T:  9012418 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9012418----T:  9015023 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9012418----T:  9015023 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9015023----T:  9017628 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9015023----T:  9017628 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9017628----T:  9020233 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9017628----T:  9020233 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9020233----T:  9022838 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9020233----T:  9022838 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9022838----T:  9025443 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9022838----T:  9025443 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9025443----T:  9028048 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9025443----T:  9028048 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9028048----T:  9030653 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9028048----T:  9030653 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9030654----T:  9033259 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9030654----T:  9033259 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9033260----T:  9035865 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9033260----T:  9035865 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9262332----T:  9288180 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(17.453072)
F:  9263540----T:  9266145 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9263540----T:  9266145 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9266871----T:  9269476 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9266871----T:  9269476 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9269476----T:  9272081 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9269476----T:  9272081 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9272082----T:  9274687 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9272082----T:  9274687 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9275763----T:  9278368 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9275763----T:  9278368 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9279317----T:  9281922 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9279317----T:  9281922 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9281923----T:  9284528 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9281923----T:  9284528 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9285292----T:  9287897 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9285292----T:  9287897 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9288180----T:  9290715 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9290716----T:  9293251 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9515402----T: 10669330 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(779.154602)
F:  9515941----T:  9518546 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9515941----T:  9518546 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9518546----T:  9521151 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9518546----T:  9521151 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9521151----T:  9523756 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9521151----T:  9523756 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9523756----T:  9526361 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9523756----T:  9526361 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9526361----T:  9528966 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9526361----T:  9528966 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9528966----T:  9531571 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9528966----T:  9531571 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9531571----T:  9534176 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9531571----T:  9534176 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9534176----T:  9536781 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9534176----T:  9536781 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9536781----T:  9539386 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9536781----T:  9539386 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9539386----T:  9541991 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9539386----T:  9541991 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9541991----T:  9544596 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9541991----T:  9544596 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9544596----T:  9547201 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9544596----T:  9547201 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9547201----T:  9549806 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9547201----T:  9549806 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9549806----T:  9552411 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9549806----T:  9552411 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9552411----T:  9555016 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9552411----T:  9555016 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9555016----T:  9557621 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9555016----T:  9557621 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9557621----T:  9560226 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9557621----T:  9560226 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9560226----T:  9562831 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9560226----T:  9562831 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9562831----T:  9565436 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9562831----T:  9565436 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9565436----T:  9568041 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9565436----T:  9568041 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9568041----T:  9570646 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9568041----T:  9570646 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9570646----T:  9573251 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9570646----T:  9573251 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9573251----T:  9575856 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9573251----T:  9575856 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9575856----T:  9578461 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9575856----T:  9578461 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9578461----T:  9581066 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9578461----T:  9581066 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9581066----T:  9583671 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9581066----T:  9583671 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9583671----T:  9586276 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9583671----T:  9586276 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9586276----T:  9588881 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9586276----T:  9588881 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9588881----T:  9591486 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9588881----T:  9591486 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9591486----T:  9594091 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9591486----T:  9594091 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9594091----T:  9596696 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9594091----T:  9596696 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9596696----T:  9599301 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9596696----T:  9599301 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9599301----T:  9601906 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9599301----T:  9601906 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9601906----T:  9604511 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9601906----T:  9604511 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9604511----T:  9607116 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9604511----T:  9607116 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9607116----T:  9609721 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9607116----T:  9609721 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9609721----T:  9612326 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9609721----T:  9612326 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9612326----T:  9614931 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9612326----T:  9614931 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9614931----T:  9617536 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9614931----T:  9617536 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9617536----T:  9620141 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9617536----T:  9620141 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9620141----T:  9622746 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9620141----T:  9622746 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9622746----T:  9625351 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9622746----T:  9625351 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9625351----T:  9627956 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9625351----T:  9627956 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9627956----T:  9630561 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9627956----T:  9630561 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9630561----T:  9633166 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9630561----T:  9633166 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9633166----T:  9635771 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9633166----T:  9635771 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9635771----T:  9638376 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9635771----T:  9638376 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9638376----T:  9640981 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9638376----T:  9640981 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9640981----T:  9643586 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9640981----T:  9643586 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9643586----T:  9646191 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9643586----T:  9646191 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9646191----T:  9648796 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9646191----T:  9648796 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9648796----T:  9651401 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9648796----T:  9651401 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9651401----T:  9654006 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9651401----T:  9654006 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9654006----T:  9656611 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9654006----T:  9656611 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9656611----T:  9659216 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9656611----T:  9659216 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9659216----T:  9661821 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9659216----T:  9661821 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9661821----T:  9664426 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9661821----T:  9664426 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9664426----T:  9667031 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9664426----T:  9667031 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9667031----T:  9669636 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9667031----T:  9669636 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9669636----T:  9672241 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9669636----T:  9672241 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9672241----T:  9674846 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9672241----T:  9674846 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9674846----T:  9677451 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9674846----T:  9677451 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9677451----T:  9680056 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9677451----T:  9680056 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9680056----T:  9682661 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9680056----T:  9682661 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9682661----T:  9685266 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9682661----T:  9685266 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9685266----T:  9687871 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9685266----T:  9687871 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9687871----T:  9690476 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9687871----T:  9690476 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9690476----T:  9693081 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9690476----T:  9693081 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9693081----T:  9695686 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9693081----T:  9695686 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9695686----T:  9698291 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9695686----T:  9698291 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9698291----T:  9700896 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9698291----T:  9700896 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9700896----T:  9703501 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9700896----T:  9703501 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9703501----T:  9706106 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9703501----T:  9706106 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9706106----T:  9708711 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9706106----T:  9708711 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9708711----T:  9711316 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9708711----T:  9711316 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9711316----T:  9713921 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9711316----T:  9713921 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9713921----T:  9716526 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9713921----T:  9716526 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9716526----T:  9719131 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9716526----T:  9719131 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9719131----T:  9721736 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9719131----T:  9721736 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9721736----T:  9724341 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9721736----T:  9724341 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9724341----T:  9726946 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9724341----T:  9726946 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9726946----T:  9729551 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9726946----T:  9729551 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9729551----T:  9732156 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9729551----T:  9732156 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9732156----T:  9734761 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9732156----T:  9734761 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9734761----T:  9737366 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9734761----T:  9737366 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9737366----T:  9739971 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9737366----T:  9739971 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9739971----T:  9742576 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9739971----T:  9742576 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9742576----T:  9745181 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9742576----T:  9745181 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9745181----T:  9747786 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9745181----T:  9747786 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9747787----T:  9750392 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9747787----T:  9750392 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9750936----T:  9753541 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9750936----T:  9753541 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9753541----T:  9756146 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9753541----T:  9756146 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9756146----T:  9758751 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9756146----T:  9758751 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9758751----T:  9761356 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9758751----T:  9761356 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9761356----T:  9763961 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9761356----T:  9763961 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9763961----T:  9766566 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9763961----T:  9766566 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9766566----T:  9769171 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9766566----T:  9769171 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9769171----T:  9771776 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9769171----T:  9771776 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9771776----T:  9774381 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9771776----T:  9774381 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9774381----T:  9776986 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9774381----T:  9776986 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9776986----T:  9779591 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9776986----T:  9779591 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9779591----T:  9782196 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9779591----T:  9782196 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9782196----T:  9784801 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9782196----T:  9784801 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9784801----T:  9787406 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9784801----T:  9787406 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9787406----T:  9790011 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9787406----T:  9790011 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9790011----T:  9792616 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9790011----T:  9792616 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9792616----T:  9795221 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9792616----T:  9795221 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9795221----T:  9797826 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9795221----T:  9797826 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9797826----T:  9800431 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9797826----T:  9800431 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9800431----T:  9803036 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9800431----T:  9803036 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9803036----T:  9805641 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9803036----T:  9805641 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9805641----T:  9808246 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9805641----T:  9808246 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9808246----T:  9810851 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9808246----T:  9810851 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9810851----T:  9813456 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9810851----T:  9813456 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9813456----T:  9816061 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9813456----T:  9816061 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9816061----T:  9818666 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9816061----T:  9818666 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9818666----T:  9821271 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9818666----T:  9821271 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9821271----T:  9823876 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9821271----T:  9823876 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9823876----T:  9826481 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9823876----T:  9826481 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9826481----T:  9829086 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9826481----T:  9829086 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9829086----T:  9831691 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9829086----T:  9831691 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9831691----T:  9834296 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9831691----T:  9834296 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9834296----T:  9836901 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9834296----T:  9836901 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9836901----T:  9839506 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9836901----T:  9839506 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9839506----T:  9842111 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9839506----T:  9842111 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9842111----T:  9844716 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9842111----T:  9844716 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9844716----T:  9847321 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9844716----T:  9847321 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9847321----T:  9849926 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9847321----T:  9849926 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9849926----T:  9852531 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9849926----T:  9852531 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9852531----T:  9855136 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9852531----T:  9855136 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9855136----T:  9857741 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9855136----T:  9857741 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9857741----T:  9860346 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9857741----T:  9860346 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9860346----T:  9862951 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9860346----T:  9862951 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9862951----T:  9865556 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9862951----T:  9865556 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9865556----T:  9868161 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9865556----T:  9868161 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9868161----T:  9870766 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9868161----T:  9870766 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9870766----T:  9873371 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9870766----T:  9873371 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9873371----T:  9875976 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9873371----T:  9875976 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9875976----T:  9878581 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9875976----T:  9878581 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9878581----T:  9881186 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9878581----T:  9881186 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9881186----T:  9883791 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9881186----T:  9883791 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9883791----T:  9886396 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9883791----T:  9886396 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9886396----T:  9889001 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9886396----T:  9889001 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9889001----T:  9891606 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9889001----T:  9891606 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9891606----T:  9894211 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9891606----T:  9894211 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9894211----T:  9896816 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9894211----T:  9896816 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9896816----T:  9899421 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9896816----T:  9899421 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9899421----T:  9902026 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9899421----T:  9902026 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9902026----T:  9904631 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9902026----T:  9904631 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9904631----T:  9907236 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9904631----T:  9907236 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9907236----T:  9909841 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9907236----T:  9909841 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9909841----T:  9912446 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9909841----T:  9912446 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9912446----T:  9915051 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9912446----T:  9915051 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9915051----T:  9917656 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9915051----T:  9917656 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9917656----T:  9920261 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9917656----T:  9920261 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9920261----T:  9922866 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9920261----T:  9922866 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9922866----T:  9925471 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9922866----T:  9925471 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9925471----T:  9928076 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9925471----T:  9928076 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9928076----T:  9930681 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9928076----T:  9930681 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9930681----T:  9933286 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9930681----T:  9933286 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9933286----T:  9935891 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9933286----T:  9935891 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9935891----T:  9938496 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9935891----T:  9938496 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9938496----T:  9941101 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9938496----T:  9941101 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9941101----T:  9943706 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9941101----T:  9943706 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9943706----T:  9946311 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9943706----T:  9946311 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9946311----T:  9948916 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9946311----T:  9948916 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9948916----T:  9951521 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9948916----T:  9951521 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9951521----T:  9954126 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9951521----T:  9954126 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9954126----T:  9956731 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9954126----T:  9956731 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9956731----T:  9959336 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9956731----T:  9959336 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9959336----T:  9961941 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9959336----T:  9961941 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9961941----T:  9964546 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9961941----T:  9964546 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9964546----T:  9967151 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9964546----T:  9967151 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9967151----T:  9969756 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9967151----T:  9969756 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9969756----T:  9972361 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9969756----T:  9972361 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9972361----T:  9974966 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9972361----T:  9974966 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9974966----T:  9977571 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9974966----T:  9977571 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9977571----T:  9980176 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9977571----T:  9980176 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9980176----T:  9982781 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9980176----T:  9982781 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9982781----T:  9985386 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9982781----T:  9985386 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9985387----T:  9987992 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9985387----T:  9987992 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9988609----T:  9991214 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9988609----T:  9991214 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9991214----T:  9993819 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9991214----T:  9993819 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9993819----T:  9996424 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9993819----T:  9996424 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9996424----T:  9999029 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9996424----T:  9999029 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9999029----T: 10001634 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9999029----T: 10001634 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10001634----T: 10004239 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10001634----T: 10004239 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10004239----T: 10006844 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10004239----T: 10006844 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10006844----T: 10009449 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10006844----T: 10009449 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10009449----T: 10012054 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10009449----T: 10012054 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10012054----T: 10014659 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10012054----T: 10014659 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10014659----T: 10017264 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10014659----T: 10017264 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10017264----T: 10019869 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10017264----T: 10019869 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10019869----T: 10022474 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10019869----T: 10022474 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10022474----T: 10025079 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10022474----T: 10025079 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10025079----T: 10027684 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10025079----T: 10027684 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10027684----T: 10030289 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10027684----T: 10030289 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10030289----T: 10032894 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10030289----T: 10032894 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10032894----T: 10035499 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10032894----T: 10035499 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10035499----T: 10038104 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10035499----T: 10038104 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10038104----T: 10040709 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10038104----T: 10040709 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10040709----T: 10043314 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10040709----T: 10043314 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10043314----T: 10045919 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10043314----T: 10045919 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10045919----T: 10048524 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10045919----T: 10048524 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10048524----T: 10051129 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10048524----T: 10051129 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10051129----T: 10053734 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10051129----T: 10053734 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10053734----T: 10056339 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10053734----T: 10056339 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10056339----T: 10058944 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10056339----T: 10058944 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10058944----T: 10061549 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10058944----T: 10061549 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10061549----T: 10064154 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10061549----T: 10064154 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10064154----T: 10066759 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10064154----T: 10066759 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10066759----T: 10069364 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10066759----T: 10069364 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10069364----T: 10071969 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10069364----T: 10071969 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10071969----T: 10074574 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10071969----T: 10074574 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10074574----T: 10077179 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10074574----T: 10077179 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10077179----T: 10079784 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10077179----T: 10079784 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10079784----T: 10082389 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10079784----T: 10082389 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10082389----T: 10084994 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10082389----T: 10084994 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10084994----T: 10087599 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10084994----T: 10087599 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10087599----T: 10090204 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10087599----T: 10090204 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10090204----T: 10092809 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10090204----T: 10092809 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10092809----T: 10095414 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10092809----T: 10095414 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10095414----T: 10098019 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10095414----T: 10098019 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10098019----T: 10100624 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10098019----T: 10100624 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10100624----T: 10103229 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10100624----T: 10103229 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10103229----T: 10105834 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10103229----T: 10105834 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10105834----T: 10108439 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10105834----T: 10108439 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10108439----T: 10111044 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10108439----T: 10111044 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10111044----T: 10113649 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10111044----T: 10113649 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10113649----T: 10116254 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10113649----T: 10116254 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10116254----T: 10118859 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10116254----T: 10118859 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10118859----T: 10121464 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10118859----T: 10121464 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10121464----T: 10124069 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10121464----T: 10124069 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10124069----T: 10126674 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10124069----T: 10126674 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10126674----T: 10129279 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10126674----T: 10129279 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10129279----T: 10131884 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10129279----T: 10131884 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10131884----T: 10134489 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10131884----T: 10134489 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10134489----T: 10137094 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10134489----T: 10137094 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10137094----T: 10139699 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10137094----T: 10139699 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10139699----T: 10142304 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10139699----T: 10142304 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10142304----T: 10144909 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10142304----T: 10144909 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10144909----T: 10147514 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10144909----T: 10147514 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10147514----T: 10150119 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10147514----T: 10150119 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10150119----T: 10152724 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10150119----T: 10152724 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10152724----T: 10155329 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10152724----T: 10155329 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10155329----T: 10157934 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10155329----T: 10157934 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10157934----T: 10160539 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10157934----T: 10160539 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10160539----T: 10163144 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10160539----T: 10163144 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10163144----T: 10165749 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10163144----T: 10165749 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10165749----T: 10168354 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10165749----T: 10168354 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10168354----T: 10170959 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10168354----T: 10170959 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10170959----T: 10173564 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10170959----T: 10173564 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10173564----T: 10176169 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10173564----T: 10176169 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10176169----T: 10178774 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10176169----T: 10178774 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10178774----T: 10181379 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10178774----T: 10181379 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10181379----T: 10183984 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10181379----T: 10183984 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10183984----T: 10186589 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10183984----T: 10186589 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10186589----T: 10189194 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10186589----T: 10189194 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10189194----T: 10191799 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10189194----T: 10191799 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10191799----T: 10194404 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10191799----T: 10194404 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10194404----T: 10197009 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10194404----T: 10197009 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10197009----T: 10199614 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10197009----T: 10199614 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10199614----T: 10202219 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10199614----T: 10202219 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10202219----T: 10204824 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10202219----T: 10204824 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10204824----T: 10207429 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10204824----T: 10207429 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10207429----T: 10210034 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10207429----T: 10210034 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10210034----T: 10212639 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10210034----T: 10212639 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10212639----T: 10215244 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10212639----T: 10215244 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10215244----T: 10217849 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10215244----T: 10217849 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10217849----T: 10220454 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10217849----T: 10220454 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10220454----T: 10223059 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10220454----T: 10223059 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10223059----T: 10225664 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10223059----T: 10225664 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10225664----T: 10228269 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10225664----T: 10228269 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10228269----T: 10230874 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10228269----T: 10230874 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10230874----T: 10233479 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10230874----T: 10233479 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10233479----T: 10236084 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10233479----T: 10236084 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10236084----T: 10238689 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10236084----T: 10238689 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10238689----T: 10241294 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10238689----T: 10241294 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10241295----T: 10243900 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10241295----T: 10243900 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10244220----T: 10246825 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10244220----T: 10246825 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10246825----T: 10249430 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10246825----T: 10249430 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10249430----T: 10252035 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10249430----T: 10252035 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10252035----T: 10254640 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10252035----T: 10254640 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10254640----T: 10257245 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10254640----T: 10257245 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10257245----T: 10259850 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10257245----T: 10259850 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10259850----T: 10262455 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10259850----T: 10262455 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10262455----T: 10265060 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10262455----T: 10265060 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10265060----T: 10267665 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10265060----T: 10267665 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10267665----T: 10270270 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10267665----T: 10270270 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10270270----T: 10272875 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10270270----T: 10272875 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10272875----T: 10275480 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10272875----T: 10275480 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10275480----T: 10278085 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10275480----T: 10278085 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10278085----T: 10280690 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10278085----T: 10280690 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10280690----T: 10283295 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10280690----T: 10283295 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10283295----T: 10285900 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10283295----T: 10285900 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10285900----T: 10288505 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10285900----T: 10288505 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10288505----T: 10291110 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10288505----T: 10291110 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10291110----T: 10293715 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10291110----T: 10293715 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10293715----T: 10296320 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10293715----T: 10296320 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10296320----T: 10298925 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10296320----T: 10298925 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10298925----T: 10301530 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10298925----T: 10301530 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10301530----T: 10304135 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10301530----T: 10304135 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10304135----T: 10306740 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10304135----T: 10306740 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10306740----T: 10309345 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10306740----T: 10309345 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10309345----T: 10311950 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10309345----T: 10311950 	 St: c08bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10311950----T: 10314555 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10311950----T: 10314555 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10314555----T: 10317160 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10314555----T: 10317160 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10317160----T: 10319765 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10317160----T: 10319765 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10319765----T: 10322370 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10319765----T: 10322370 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10322370----T: 10324975 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10322370----T: 10324975 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10324975----T: 10327580 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10324975----T: 10327580 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10327580----T: 10330185 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10327580----T: 10330185 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10330185----T: 10332790 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10330185----T: 10332790 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10332790----T: 10335395 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10332790----T: 10335395 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10335395----T: 10338000 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10335395----T: 10338000 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10338000----T: 10340605 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10338000----T: 10340605 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10340605----T: 10343210 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10340605----T: 10343210 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10343210----T: 10345815 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10343210----T: 10345815 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10345815----T: 10348420 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10345815----T: 10348420 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10348420----T: 10351025 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10348420----T: 10351025 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10351025----T: 10353630 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10351025----T: 10353630 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10353630----T: 10356235 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10353630----T: 10356235 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10356235----T: 10358840 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10356235----T: 10358840 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10358840----T: 10361445 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10358840----T: 10361445 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10361445----T: 10364050 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10361445----T: 10364050 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10364050----T: 10366655 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10364050----T: 10366655 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10366655----T: 10369260 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10366655----T: 10369260 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10369260----T: 10371865 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10369260----T: 10371865 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10371865----T: 10374470 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10371865----T: 10374470 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10374470----T: 10377075 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10374470----T: 10377075 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10377075----T: 10379680 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10377075----T: 10379680 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10379680----T: 10382285 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10379680----T: 10382285 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10382285----T: 10384890 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10382285----T: 10384890 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10384890----T: 10387495 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10384890----T: 10387495 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10387495----T: 10390100 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10387495----T: 10390100 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10390100----T: 10392705 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10390100----T: 10392705 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10392705----T: 10395310 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10392705----T: 10395310 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10395310----T: 10397915 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10395310----T: 10397915 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10397915----T: 10400520 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10397915----T: 10400520 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10400520----T: 10403125 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10400520----T: 10403125 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10403125----T: 10405730 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10403125----T: 10405730 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10405730----T: 10408335 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10405730----T: 10408335 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10408335----T: 10410940 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10408335----T: 10410940 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10410940----T: 10413545 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10410940----T: 10413545 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10413545----T: 10416150 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10413545----T: 10416150 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10416150----T: 10418755 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10416150----T: 10418755 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10418755----T: 10421360 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10418755----T: 10421360 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10421360----T: 10423965 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10421360----T: 10423965 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10423965----T: 10426570 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10423965----T: 10426570 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10426570----T: 10429175 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10426570----T: 10429175 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10429175----T: 10431780 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10429175----T: 10431780 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10431780----T: 10434385 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10431780----T: 10434385 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10434385----T: 10436990 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10434385----T: 10436990 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10436990----T: 10439595 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10436990----T: 10439595 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10439595----T: 10442200 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10439595----T: 10442200 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10442200----T: 10444805 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10442200----T: 10444805 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10444805----T: 10447410 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10444805----T: 10447410 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10447410----T: 10450015 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10447410----T: 10450015 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10450015----T: 10452620 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10450015----T: 10452620 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10452620----T: 10455225 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10452620----T: 10455225 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10455225----T: 10457830 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10455225----T: 10457830 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10457830----T: 10460435 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10457830----T: 10460435 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10460435----T: 10463040 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10460435----T: 10463040 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10463040----T: 10465645 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10463040----T: 10465645 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10465645----T: 10468250 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10465645----T: 10468250 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10468250----T: 10470855 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10468250----T: 10470855 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10470855----T: 10473460 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10470855----T: 10473460 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10473460----T: 10476065 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10473460----T: 10476065 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10476065----T: 10478670 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10476065----T: 10478670 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10478670----T: 10481275 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10478670----T: 10481275 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10481275----T: 10483880 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10481275----T: 10483880 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10483880----T: 10486485 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10483880----T: 10486485 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10486485----T: 10489090 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10486485----T: 10489090 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10489090----T: 10491695 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10489090----T: 10491695 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10491695----T: 10494300 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10491695----T: 10494300 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10494300----T: 10496905 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10494300----T: 10496905 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10496905----T: 10499510 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10496905----T: 10499510 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10499511----T: 10502116 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10499511----T: 10502116 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10502417----T: 10505022 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10502417----T: 10505022 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10505022----T: 10507627 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10505022----T: 10507627 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10507627----T: 10510232 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10507627----T: 10510232 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10510232----T: 10512837 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10510232----T: 10512837 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10512837----T: 10515442 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10512837----T: 10515442 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10515442----T: 10518047 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10515442----T: 10518047 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10518047----T: 10520652 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10518047----T: 10520652 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10520652----T: 10523257 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10520652----T: 10523257 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10523257----T: 10525862 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10523257----T: 10525862 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10525862----T: 10528467 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10525862----T: 10528467 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10528467----T: 10531072 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10528467----T: 10531072 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10531072----T: 10533677 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10531072----T: 10533677 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10533677----T: 10536282 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10533677----T: 10536282 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10536282----T: 10538887 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10536282----T: 10538887 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10538887----T: 10541492 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10538887----T: 10541492 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10541492----T: 10544097 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10541492----T: 10544097 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10544097----T: 10546702 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10544097----T: 10546702 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10546702----T: 10549307 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10546702----T: 10549307 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10549307----T: 10551912 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10549307----T: 10551912 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10551912----T: 10554517 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10551912----T: 10554517 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10554517----T: 10557122 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10554517----T: 10557122 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10557122----T: 10559727 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10557122----T: 10559727 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10559727----T: 10562332 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10559727----T: 10562332 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10562332----T: 10564937 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10562332----T: 10564937 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10564937----T: 10567542 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10564937----T: 10567542 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10567542----T: 10570147 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10567542----T: 10570147 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10570147----T: 10572752 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10570147----T: 10572752 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10572752----T: 10575357 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10572752----T: 10575357 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10575357----T: 10577962 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10575357----T: 10577962 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10577962----T: 10580567 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10577962----T: 10580567 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10580567----T: 10583172 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10580567----T: 10583172 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10583172----T: 10585777 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10583172----T: 10585777 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10585777----T: 10588382 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10585777----T: 10588382 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10588382----T: 10590987 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10588382----T: 10590987 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10590987----T: 10593592 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10590987----T: 10593592 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10593592----T: 10596197 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10593592----T: 10596197 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10596197----T: 10598802 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10596197----T: 10598802 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10598802----T: 10601407 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10598802----T: 10601407 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10601407----T: 10604012 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10601407----T: 10604012 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10604012----T: 10606617 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10604012----T: 10606617 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10606617----T: 10609222 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10606617----T: 10609222 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10609222----T: 10611827 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10609222----T: 10611827 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10611827----T: 10614432 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10611827----T: 10614432 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10614432----T: 10617037 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10614432----T: 10617037 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10617037----T: 10619642 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10617037----T: 10619642 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10619642----T: 10622247 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10619642----T: 10622247 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10622247----T: 10624852 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10622247----T: 10624852 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10624852----T: 10627457 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10624852----T: 10627457 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10627457----T: 10630062 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10627457----T: 10630062 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10630062----T: 10632667 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10630062----T: 10632667 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10632667----T: 10635272 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10632667----T: 10635272 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10635272----T: 10637877 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10635272----T: 10637877 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10637877----T: 10640482 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10637877----T: 10640482 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10640482----T: 10643087 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10640482----T: 10643087 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10643087----T: 10645692 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10643087----T: 10645692 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10645692----T: 10648297 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10645692----T: 10648297 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10648297----T: 10650902 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10648297----T: 10650902 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10650902----T: 10653507 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10650902----T: 10653507 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10653507----T: 10656112 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10653507----T: 10656112 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10656112----T: 10658717 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10656112----T: 10658717 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10658717----T: 10661322 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10658717----T: 10661322 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10661323----T: 10663928 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10661323----T: 10663928 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10891480----T: 10914303 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(15.410533)
F: 10892110----T: 10894715 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10892110----T: 10894715 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10895338----T: 10897943 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10895338----T: 10897943 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10897944----T: 10900549 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10897944----T: 10900549 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10901417----T: 10904022 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10901417----T: 10904022 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10904023----T: 10906628 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10904023----T: 10906628 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10907340----T: 10909945 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10907340----T: 10909945 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10909946----T: 10912551 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10909946----T: 10912551 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10914303----T: 10916838 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10916839----T: 10919374 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11141525----T: 12153434 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(683.260620)
F: 11142065----T: 11144670 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11142065----T: 11144670 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11144670----T: 11147275 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11144670----T: 11147275 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11147275----T: 11149880 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11147275----T: 11149880 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11149880----T: 11152485 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11149880----T: 11152485 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11152485----T: 11155090 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11152485----T: 11155090 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11155090----T: 11157695 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11155090----T: 11157695 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11157695----T: 11160300 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11157695----T: 11160300 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11160300----T: 11162905 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11160300----T: 11162905 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11162905----T: 11165510 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11162905----T: 11165510 	 St: c0939000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11165510----T: 11168115 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11165510----T: 11168115 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11168115----T: 11170720 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11168115----T: 11170720 	 St: c08d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11170720----T: 11173325 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11170720----T: 11173325 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11173325----T: 11175930 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11173325----T: 11175930 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11175930----T: 11178535 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11175930----T: 11178535 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11178535----T: 11181140 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11178535----T: 11181140 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11181140----T: 11183745 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11181140----T: 11183745 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11183745----T: 11186350 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11183745----T: 11186350 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11186350----T: 11188955 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11186350----T: 11188955 	 St: c090a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11188955----T: 11191560 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11188955----T: 11191560 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11191560----T: 11194165 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11191560----T: 11194165 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11194165----T: 11196770 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11194165----T: 11196770 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11196770----T: 11199375 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11196770----T: 11199375 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11199375----T: 11201980 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11199375----T: 11201980 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11201980----T: 11204585 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11201980----T: 11204585 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11204585----T: 11207190 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11204585----T: 11207190 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11207190----T: 11209795 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11207190----T: 11209795 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11209795----T: 11212400 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11209795----T: 11212400 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11212400----T: 11215005 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11212400----T: 11215005 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11215005----T: 11217610 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11215005----T: 11217610 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11217610----T: 11220215 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11217610----T: 11220215 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11220215----T: 11222820 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11220215----T: 11222820 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11222820----T: 11225425 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11222820----T: 11225425 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11225425----T: 11228030 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11225425----T: 11228030 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11228030----T: 11230635 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11228030----T: 11230635 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11230635----T: 11233240 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11230635----T: 11233240 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11233240----T: 11235845 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11233240----T: 11235845 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11235845----T: 11238450 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11235845----T: 11238450 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11238450----T: 11241055 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11238450----T: 11241055 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11241055----T: 11243660 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11241055----T: 11243660 	 St: c08c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11243660----T: 11246265 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11243660----T: 11246265 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11246265----T: 11248870 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11246265----T: 11248870 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11248870----T: 11251475 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11248870----T: 11251475 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11251475----T: 11254080 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11251475----T: 11254080 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11254080----T: 11256685 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11254080----T: 11256685 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11256685----T: 11259290 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11256685----T: 11259290 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11259290----T: 11261895 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11259290----T: 11261895 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11261895----T: 11264500 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11261895----T: 11264500 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11264500----T: 11267105 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11264500----T: 11267105 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11267105----T: 11269710 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11267105----T: 11269710 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11269710----T: 11272315 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11269710----T: 11272315 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11272315----T: 11274920 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11272315----T: 11274920 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11274920----T: 11277525 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11274920----T: 11277525 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11277525----T: 11280130 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11277525----T: 11280130 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11280130----T: 11282735 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11280130----T: 11282735 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11282735----T: 11285340 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11282735----T: 11285340 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11285340----T: 11287945 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11285340----T: 11287945 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11287945----T: 11290550 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11287945----T: 11290550 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11290550----T: 11293155 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11290550----T: 11293155 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11293155----T: 11295760 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11293155----T: 11295760 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11295760----T: 11298365 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11295760----T: 11298365 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11298365----T: 11300970 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11298365----T: 11300970 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11300970----T: 11303575 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11300970----T: 11303575 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11303575----T: 11306180 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11303575----T: 11306180 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11306180----T: 11308785 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11306180----T: 11308785 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11308785----T: 11311390 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11308785----T: 11311390 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11311390----T: 11313995 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11311390----T: 11313995 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11313995----T: 11316600 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11313995----T: 11316600 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11316600----T: 11319205 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11316600----T: 11319205 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11319205----T: 11321810 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11319205----T: 11321810 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11321810----T: 11324415 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11321810----T: 11324415 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11324415----T: 11327020 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11324415----T: 11327020 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11327020----T: 11329625 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11327020----T: 11329625 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11329625----T: 11332230 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11329625----T: 11332230 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11332230----T: 11334835 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11332230----T: 11334835 	 St: c08ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11334835----T: 11337440 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11334835----T: 11337440 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11337440----T: 11340045 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11337440----T: 11340045 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11340045----T: 11342650 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11340045----T: 11342650 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11342650----T: 11345255 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11342650----T: 11345255 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11345255----T: 11347860 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11345255----T: 11347860 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11347860----T: 11350465 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11347860----T: 11350465 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11350465----T: 11353070 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11350465----T: 11353070 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11353070----T: 11355675 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11353070----T: 11355675 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11355675----T: 11358280 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11355675----T: 11358280 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11358280----T: 11360885 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11358280----T: 11360885 	 St: c0931000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11360885----T: 11363490 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11360885----T: 11363490 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11363490----T: 11366095 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11363490----T: 11366095 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11366095----T: 11368700 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11366095----T: 11368700 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11368700----T: 11371305 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11368700----T: 11371305 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11371305----T: 11373910 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11371305----T: 11373910 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11373911----T: 11376516 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11373911----T: 11376516 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11376978----T: 11379583 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11376978----T: 11379583 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11379583----T: 11382188 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11379583----T: 11382188 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11382188----T: 11384793 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11382188----T: 11384793 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11384793----T: 11387398 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11384793----T: 11387398 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11387398----T: 11390003 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11387398----T: 11390003 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11390003----T: 11392608 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11390003----T: 11392608 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11392608----T: 11395213 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11392608----T: 11395213 	 St: c08f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11395213----T: 11397818 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11395213----T: 11397818 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11397818----T: 11400423 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11397818----T: 11400423 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11400423----T: 11403028 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11400423----T: 11403028 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11403028----T: 11405633 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11403028----T: 11405633 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11405633----T: 11408238 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11405633----T: 11408238 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11408238----T: 11410843 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11408238----T: 11410843 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11410843----T: 11413448 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11410843----T: 11413448 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11413448----T: 11416053 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11413448----T: 11416053 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11416053----T: 11418658 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11416053----T: 11418658 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11418658----T: 11421263 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11418658----T: 11421263 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11421263----T: 11423868 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11421263----T: 11423868 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11423868----T: 11426473 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11423868----T: 11426473 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11426473----T: 11429078 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11426473----T: 11429078 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11429078----T: 11431683 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11429078----T: 11431683 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11431683----T: 11434288 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11431683----T: 11434288 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11434288----T: 11436893 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11434288----T: 11436893 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11436893----T: 11439498 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11436893----T: 11439498 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11439498----T: 11442103 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11439498----T: 11442103 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11442103----T: 11444708 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11442103----T: 11444708 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11444708----T: 11447313 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11444708----T: 11447313 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11447313----T: 11449918 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11447313----T: 11449918 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11449918----T: 11452523 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11449918----T: 11452523 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11452523----T: 11455128 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11452523----T: 11455128 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11455128----T: 11457733 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11455128----T: 11457733 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11457733----T: 11460338 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11457733----T: 11460338 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11460338----T: 11462943 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11460338----T: 11462943 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11462943----T: 11465548 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11462943----T: 11465548 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11465548----T: 11468153 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11465548----T: 11468153 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11468153----T: 11470758 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11468153----T: 11470758 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11470758----T: 11473363 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11470758----T: 11473363 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11473363----T: 11475968 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11473363----T: 11475968 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11475968----T: 11478573 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11475968----T: 11478573 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11478573----T: 11481178 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11478573----T: 11481178 	 St: c090b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11481178----T: 11483783 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11481178----T: 11483783 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11483783----T: 11486388 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11483783----T: 11486388 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11486388----T: 11488993 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11486388----T: 11488993 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11488993----T: 11491598 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11488993----T: 11491598 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11491598----T: 11494203 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11491598----T: 11494203 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11494203----T: 11496808 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11494203----T: 11496808 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11496808----T: 11499413 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11496808----T: 11499413 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11499413----T: 11502018 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11499413----T: 11502018 	 St: c08d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11502018----T: 11504623 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11502018----T: 11504623 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11504623----T: 11507228 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11504623----T: 11507228 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11507228----T: 11509833 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11507228----T: 11509833 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11509833----T: 11512438 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11509833----T: 11512438 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11512438----T: 11515043 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11512438----T: 11515043 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11515043----T: 11517648 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11515043----T: 11517648 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11517648----T: 11520253 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11517648----T: 11520253 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11520253----T: 11522858 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11520253----T: 11522858 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11522858----T: 11525463 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11522858----T: 11525463 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11525463----T: 11528068 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11525463----T: 11528068 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11528068----T: 11530673 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11528068----T: 11530673 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11530673----T: 11533278 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11530673----T: 11533278 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11533278----T: 11535883 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11533278----T: 11535883 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11535883----T: 11538488 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11535883----T: 11538488 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11538488----T: 11541093 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11538488----T: 11541093 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11541093----T: 11543698 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11541093----T: 11543698 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11543698----T: 11546303 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11543698----T: 11546303 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11546303----T: 11548908 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11546303----T: 11548908 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11548908----T: 11551513 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11548908----T: 11551513 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11551513----T: 11554118 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11551513----T: 11554118 	 St: c08f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11554118----T: 11556723 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11554118----T: 11556723 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11556723----T: 11559328 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11556723----T: 11559328 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11559328----T: 11561933 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11559328----T: 11561933 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11561933----T: 11564538 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11561933----T: 11564538 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11564538----T: 11567143 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11564538----T: 11567143 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11567143----T: 11569748 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11567143----T: 11569748 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11569748----T: 11572353 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11569748----T: 11572353 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11572353----T: 11574958 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11572353----T: 11574958 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11574958----T: 11577563 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11574958----T: 11577563 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11577563----T: 11580168 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11577563----T: 11580168 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11580168----T: 11582773 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11580168----T: 11582773 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11582773----T: 11585378 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11582773----T: 11585378 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11585378----T: 11587983 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11585378----T: 11587983 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11587983----T: 11590588 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11587983----T: 11590588 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11590588----T: 11593193 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11590588----T: 11593193 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11593193----T: 11595798 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11593193----T: 11595798 	 St: c0923000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11595798----T: 11598403 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11595798----T: 11598403 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11598403----T: 11601008 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11598403----T: 11601008 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11601008----T: 11603613 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11601008----T: 11603613 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11603613----T: 11606218 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11603613----T: 11606218 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11606218----T: 11608823 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11606218----T: 11608823 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11608823----T: 11611428 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11608823----T: 11611428 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11611429----T: 11614034 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11611429----T: 11614034 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11614466----T: 11617071 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11614466----T: 11617071 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11617071----T: 11619676 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11617071----T: 11619676 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11619676----T: 11622281 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11619676----T: 11622281 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11622281----T: 11624886 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11622281----T: 11624886 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11624886----T: 11627491 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11624886----T: 11627491 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11627491----T: 11630096 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11627491----T: 11630096 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11630096----T: 11632701 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11630096----T: 11632701 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11632701----T: 11635306 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11632701----T: 11635306 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11635306----T: 11637911 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11635306----T: 11637911 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11637911----T: 11640516 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11637911----T: 11640516 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11640516----T: 11643121 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11640516----T: 11643121 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11643121----T: 11645726 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11643121----T: 11645726 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11645726----T: 11648331 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11645726----T: 11648331 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11648331----T: 11650936 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11648331----T: 11650936 	 St: c08ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11650936----T: 11653541 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11650936----T: 11653541 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11653541----T: 11656146 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11653541----T: 11656146 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11656146----T: 11658751 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11656146----T: 11658751 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11658751----T: 11661356 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11658751----T: 11661356 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11661356----T: 11663961 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11661356----T: 11663961 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11663961----T: 11666566 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11663961----T: 11666566 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11666566----T: 11669171 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11666566----T: 11669171 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11669171----T: 11671776 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11669171----T: 11671776 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11671776----T: 11674381 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11671776----T: 11674381 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11674381----T: 11676986 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11674381----T: 11676986 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11676986----T: 11679591 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11676986----T: 11679591 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11679591----T: 11682196 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11679591----T: 11682196 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11682196----T: 11684801 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11682196----T: 11684801 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11684801----T: 11687406 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11684801----T: 11687406 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11687406----T: 11690011 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11687406----T: 11690011 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11690011----T: 11692616 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11690011----T: 11692616 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11692616----T: 11695221 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11692616----T: 11695221 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11695221----T: 11697826 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11695221----T: 11697826 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11697826----T: 11700431 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11697826----T: 11700431 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11700431----T: 11703036 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11700431----T: 11703036 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11703036----T: 11705641 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11703036----T: 11705641 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11705641----T: 11708246 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11705641----T: 11708246 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11708246----T: 11710851 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11708246----T: 11710851 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11710851----T: 11713456 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11710851----T: 11713456 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11713456----T: 11716061 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11713456----T: 11716061 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11716061----T: 11718666 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11716061----T: 11718666 	 St: c0905000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11718666----T: 11721271 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11718666----T: 11721271 	 St: c090f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11721271----T: 11723876 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11721271----T: 11723876 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11723876----T: 11726481 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11723876----T: 11726481 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11726481----T: 11729086 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11726481----T: 11729086 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11729086----T: 11731691 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11729086----T: 11731691 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11731691----T: 11734296 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11731691----T: 11734296 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11734296----T: 11736901 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11734296----T: 11736901 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11736901----T: 11739506 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11736901----T: 11739506 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11739506----T: 11742111 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11739506----T: 11742111 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11742111----T: 11744716 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11742111----T: 11744716 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11744716----T: 11747321 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11744716----T: 11747321 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11747321----T: 11749926 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11747321----T: 11749926 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11749926----T: 11752531 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11749926----T: 11752531 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11752531----T: 11755136 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11752531----T: 11755136 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11755136----T: 11757741 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11755136----T: 11757741 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11757741----T: 11760346 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11757741----T: 11760346 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11760346----T: 11762951 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11760346----T: 11762951 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11762951----T: 11765556 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11762951----T: 11765556 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11765556----T: 11768161 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11765556----T: 11768161 	 St: c08c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11768161----T: 11770766 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11768161----T: 11770766 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11770766----T: 11773371 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11770766----T: 11773371 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11773371----T: 11775976 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11773371----T: 11775976 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11775976----T: 11778581 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11775976----T: 11778581 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11778581----T: 11781186 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11778581----T: 11781186 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11781186----T: 11783791 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11781186----T: 11783791 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11783791----T: 11786396 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11783791----T: 11786396 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11786396----T: 11789001 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11786396----T: 11789001 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11789001----T: 11791606 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11789001----T: 11791606 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11791606----T: 11794211 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11791606----T: 11794211 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11794211----T: 11796816 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11794211----T: 11796816 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11796817----T: 11799422 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11796817----T: 11799422 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11799710----T: 11802315 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11799710----T: 11802315 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11802315----T: 11804920 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11802315----T: 11804920 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11804920----T: 11807525 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11804920----T: 11807525 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11807525----T: 11810130 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11807525----T: 11810130 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11810130----T: 11812735 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11810130----T: 11812735 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11812735----T: 11815340 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11812735----T: 11815340 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11815340----T: 11817945 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11815340----T: 11817945 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11817945----T: 11820550 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11817945----T: 11820550 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11820550----T: 11823155 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11820550----T: 11823155 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11823155----T: 11825760 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11823155----T: 11825760 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11825760----T: 11828365 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11825760----T: 11828365 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11828365----T: 11830970 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11828365----T: 11830970 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11830970----T: 11833575 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11830970----T: 11833575 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11833575----T: 11836180 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11833575----T: 11836180 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11836180----T: 11838785 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11836180----T: 11838785 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11838785----T: 11841390 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11838785----T: 11841390 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11841390----T: 11843995 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11841390----T: 11843995 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11843995----T: 11846600 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11843995----T: 11846600 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11846600----T: 11849205 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11846600----T: 11849205 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11849205----T: 11851810 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11849205----T: 11851810 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11851810----T: 11854415 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11851810----T: 11854415 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11854415----T: 11857020 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11854415----T: 11857020 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11857020----T: 11859625 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11857020----T: 11859625 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11859625----T: 11862230 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11859625----T: 11862230 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11862230----T: 11864835 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11862230----T: 11864835 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11864835----T: 11867440 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11864835----T: 11867440 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11867440----T: 11870045 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11867440----T: 11870045 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11870045----T: 11872650 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11870045----T: 11872650 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11872650----T: 11875255 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11872650----T: 11875255 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11875255----T: 11877860 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11875255----T: 11877860 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11877860----T: 11880465 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11877860----T: 11880465 	 St: c08c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11880465----T: 11883070 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11880465----T: 11883070 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11883070----T: 11885675 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11883070----T: 11885675 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11885675----T: 11888280 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11885675----T: 11888280 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11888280----T: 11890885 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11888280----T: 11890885 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11890885----T: 11893490 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11890885----T: 11893490 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11893490----T: 11896095 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11893490----T: 11896095 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11896095----T: 11898700 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11896095----T: 11898700 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11898700----T: 11901305 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11898700----T: 11901305 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11901305----T: 11903910 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11901305----T: 11903910 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11903910----T: 11906515 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11903910----T: 11906515 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11906515----T: 11909120 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11906515----T: 11909120 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11909120----T: 11911725 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11909120----T: 11911725 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11911725----T: 11914330 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11911725----T: 11914330 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11914330----T: 11916935 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11914330----T: 11916935 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11916935----T: 11919540 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11916935----T: 11919540 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11919540----T: 11922145 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11919540----T: 11922145 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11922145----T: 11924750 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11922145----T: 11924750 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11924750----T: 11927355 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11924750----T: 11927355 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11927355----T: 11929960 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11927355----T: 11929960 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11929960----T: 11932565 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11929960----T: 11932565 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11932565----T: 11935170 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11932565----T: 11935170 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11935170----T: 11937775 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11935170----T: 11937775 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11937775----T: 11940380 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11937775----T: 11940380 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11940380----T: 11942985 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11940380----T: 11942985 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11942985----T: 11945590 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11942985----T: 11945590 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11945590----T: 11948195 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11945590----T: 11948195 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11948195----T: 11950800 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11948195----T: 11950800 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11950800----T: 11953405 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11950800----T: 11953405 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11953405----T: 11956010 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11953405----T: 11956010 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11956010----T: 11958615 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11956010----T: 11958615 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11958615----T: 11961220 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11958615----T: 11961220 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11961220----T: 11963825 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11961220----T: 11963825 	 St: c08ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11963825----T: 11966430 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11963825----T: 11966430 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11966430----T: 11969035 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11966430----T: 11969035 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11969035----T: 11971640 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11969035----T: 11971640 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11971640----T: 11974245 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11971640----T: 11974245 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11974245----T: 11976850 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11974245----T: 11976850 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11976850----T: 11979455 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11976850----T: 11979455 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11979455----T: 11982060 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11979455----T: 11982060 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11982060----T: 11984665 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11982060----T: 11984665 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11984665----T: 11987270 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11984665----T: 11987270 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11987270----T: 11989875 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11987270----T: 11989875 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11989875----T: 11992480 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11989875----T: 11992480 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11992480----T: 11995085 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11992480----T: 11995085 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11995085----T: 11997690 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11995085----T: 11997690 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11997690----T: 12000295 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11997690----T: 12000295 	 St: c0942000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12000295----T: 12002900 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12000295----T: 12002900 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12002900----T: 12005505 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12002900----T: 12005505 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12005505----T: 12008110 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12005505----T: 12008110 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12008110----T: 12010715 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12008110----T: 12010715 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12010715----T: 12013320 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12010715----T: 12013320 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12013320----T: 12015925 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12013320----T: 12015925 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12015925----T: 12018530 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12015925----T: 12018530 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12018530----T: 12021135 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12018530----T: 12021135 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12021135----T: 12023740 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12021135----T: 12023740 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12023740----T: 12026345 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12023740----T: 12026345 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12026345----T: 12028950 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12026345----T: 12028950 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12028951----T: 12031556 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12028951----T: 12031556 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12031807----T: 12034412 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12031807----T: 12034412 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12034412----T: 12037017 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12034412----T: 12037017 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12037017----T: 12039622 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12037017----T: 12039622 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12039622----T: 12042227 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12039622----T: 12042227 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12042227----T: 12044832 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12042227----T: 12044832 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12044832----T: 12047437 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12044832----T: 12047437 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12047437----T: 12050042 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12047437----T: 12050042 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12050042----T: 12052647 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12050042----T: 12052647 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12052647----T: 12055252 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12052647----T: 12055252 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12055252----T: 12057857 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12055252----T: 12057857 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12057857----T: 12060462 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12057857----T: 12060462 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12060462----T: 12063067 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12060462----T: 12063067 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12063067----T: 12065672 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12063067----T: 12065672 	 St: c0933000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12065672----T: 12068277 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12065672----T: 12068277 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12068277----T: 12070882 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12068277----T: 12070882 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12070882----T: 12073487 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12070882----T: 12073487 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12073487----T: 12076092 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12073487----T: 12076092 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12076092----T: 12078697 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12076092----T: 12078697 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12078697----T: 12081302 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12078697----T: 12081302 	 St: c0946000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12081302----T: 12083907 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12081302----T: 12083907 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12083907----T: 12086512 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12083907----T: 12086512 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12086512----T: 12089117 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12086512----T: 12089117 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12089117----T: 12091722 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12089117----T: 12091722 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12091722----T: 12094327 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12091722----T: 12094327 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12094327----T: 12096932 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12094327----T: 12096932 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12096932----T: 12099537 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12096932----T: 12099537 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12099537----T: 12102142 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12099537----T: 12102142 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12102142----T: 12104747 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12102142----T: 12104747 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12104747----T: 12107352 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12104747----T: 12107352 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12107352----T: 12109957 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12107352----T: 12109957 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12109957----T: 12112562 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12109957----T: 12112562 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12112562----T: 12115167 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12112562----T: 12115167 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12115167----T: 12117772 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12115167----T: 12117772 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12117772----T: 12120377 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12117772----T: 12120377 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12120377----T: 12122982 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12120377----T: 12122982 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12122982----T: 12125587 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12122982----T: 12125587 	 St: c091b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12125587----T: 12128192 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12125587----T: 12128192 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12128192----T: 12130797 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12128192----T: 12130797 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12130797----T: 12133402 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12130797----T: 12133402 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12133402----T: 12136007 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12133402----T: 12136007 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12136007----T: 12138612 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12136007----T: 12138612 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12138612----T: 12141217 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12138612----T: 12141217 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12141217----T: 12143822 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12141217----T: 12143822 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12143822----T: 12146427 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12143822----T: 12146427 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12146427----T: 12149032 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12146427----T: 12149032 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12149033----T: 12151638 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12149033----T: 12151638 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12375584----T: 12406344 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(20.769751)
F: 12375922----T: 12378527 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12375922----T: 12378527 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12378527----T: 12381132 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12378527----T: 12381132 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12381132----T: 12383737 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12381132----T: 12383737 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12383737----T: 12386342 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12383737----T: 12386342 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12386343----T: 12388948 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12386343----T: 12388948 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12389242----T: 12391847 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12389242----T: 12391847 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12391847----T: 12394452 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12391847----T: 12394452 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12394453----T: 12397058 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12394453----T: 12397058 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12397399----T: 12400004 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12397399----T: 12400004 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12400005----T: 12402610 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12400005----T: 12402610 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12403054----T: 12405659 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12403054----T: 12405659 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12406344----T: 12408879 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12408880----T: 12411415 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 12633566----T: 12648452 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(10.051316)
F: 12634020----T: 12636625 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12634020----T: 12636625 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12636625----T: 12639230 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12636625----T: 12639230 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12639231----T: 12641836 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12639231----T: 12641836 	 St: c093e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12642128----T: 12644733 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12642128----T: 12644733 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12870602----T: 12873797 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.157326)
F: 12873797----T: 12876332 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12876333----T: 12878938 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12876333----T: 12884573 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12887178----T: 12889783 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12887178----T: 12895418 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12898023----T: 12900628 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12898023----T: 12913718 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12916323----T: 12918928 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12916323----T: 12947046 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12949651----T: 12952256 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12949651----T: 13010487 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13013092----T: 13015697 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13013092----T: 13134181 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13136786----T: 13139391 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13136786----T: 13145026 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13147631----T: 13150236 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13147631----T: 13155871 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13158476----T: 13161081 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13158476----T: 13174171 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13176776----T: 13179381 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13176776----T: 13198569 	 St: 0 Sz: 180224 	 Sm: 0 	 T: device_sync(14.715057)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 7933241(cycle), 5356.678711(us)
Tot_kernel_exec_time_and_fault_time: 165482021(cycle), 111736.671875(us)
Tot_memcpy_h2d_time: 7385091(cycle), 4986.557129(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 7412976(cycle), 5005.385742(us)
Tot_devicesync_time: 324841(cycle), 219.338959(us)
Tot_writeback_time: 6611490(cycle), 4464.206543(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 6964216(cycle), 4702.374023(us)
GPGPU-Sim: *** exit detected ***
