<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC18XX/43XX microcontrollers: LPC_CREG_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC18XX/43XX microcontrollers
   &#160;<span id="projectnumber">18XX43XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC18XX/43XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_CREG_T Struct Reference<div class="ingroups"><a class="el" href="group___c_r_e_g__18_x_x__43_x_x.html">CHIP: LPC18xx/43xx CREG driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CREG Register Block. </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00047">47</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>
</div>
<p><code>#include &quot;<a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad06839c5382047f4f9f2c74cc61db942"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#ad06839c5382047f4f9f2c74cc61db942">RESERVED0</a></td></tr>
<tr class="separator:ad06839c5382047f4f9f2c74cc61db942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e846ad10e3f493297ed99747086ffb0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a2e846ad10e3f493297ed99747086ffb0">CREG0</a></td></tr>
<tr class="separator:a2e846ad10e3f493297ed99747086ffb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083abb7cb5e268b721ad9da5e9533593"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a083abb7cb5e268b721ad9da5e9533593">RESERVED1</a> [62]</td></tr>
<tr class="separator:a083abb7cb5e268b721ad9da5e9533593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af024029ef87447fa486fb7143f2a3821"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#af024029ef87447fa486fb7143f2a3821">MXMEMMAP</a></td></tr>
<tr class="separator:af024029ef87447fa486fb7143f2a3821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d8c36a296a876371d8e463cfce0bc5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a13d8c36a296a876371d8e463cfce0bc5">RESERVED2</a></td></tr>
<tr class="separator:a13d8c36a296a876371d8e463cfce0bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7737f3d7015ff2d626ce7701a42e1f17"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a7737f3d7015ff2d626ce7701a42e1f17">CREG1</a></td></tr>
<tr class="separator:a7737f3d7015ff2d626ce7701a42e1f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c2620a8674135a34404595014e8753"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#ad6c2620a8674135a34404595014e8753">CREG2</a></td></tr>
<tr class="separator:ad6c2620a8674135a34404595014e8753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee4ee92f4f379ca0554d226ba1f270d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#afee4ee92f4f379ca0554d226ba1f270d">CREG3</a></td></tr>
<tr class="separator:afee4ee92f4f379ca0554d226ba1f270d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc027fb2231c28519605e909fb4950c3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#acc027fb2231c28519605e909fb4950c3">CREG4</a></td></tr>
<tr class="separator:acc027fb2231c28519605e909fb4950c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f736a3ef782cd8e8ad6d03e5e1bc50d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a3f736a3ef782cd8e8ad6d03e5e1bc50d">CREG5</a></td></tr>
<tr class="separator:a3f736a3ef782cd8e8ad6d03e5e1bc50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d143d5be7d4bb45b9ad7d228a3d0b6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#ad9d143d5be7d4bb45b9ad7d228a3d0b6">DMAMUX</a></td></tr>
<tr class="separator:ad9d143d5be7d4bb45b9ad7d228a3d0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9ae6bd308f04ba3187f2ef4c7519bd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a4e9ae6bd308f04ba3187f2ef4c7519bd">FLASHCFGA</a></td></tr>
<tr class="separator:a4e9ae6bd308f04ba3187f2ef4c7519bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f27aaa391b3ea2c5150cdc873d1347"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a60f27aaa391b3ea2c5150cdc873d1347">FLASHCFGB</a></td></tr>
<tr class="separator:a60f27aaa391b3ea2c5150cdc873d1347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ded34feec5c0e8714eff15c2442732"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#ae1ded34feec5c0e8714eff15c2442732">ETBCFG</a></td></tr>
<tr class="separator:ae1ded34feec5c0e8714eff15c2442732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d17e41f91712971d39fb3dc3300ed5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a56d17e41f91712971d39fb3dc3300ed5">CREG6</a></td></tr>
<tr class="separator:a56d17e41f91712971d39fb3dc3300ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42189a13c97519d629dfc78e415da65a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a42189a13c97519d629dfc78e415da65a">M4TXEVENT</a></td></tr>
<tr class="separator:a42189a13c97519d629dfc78e415da65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58831dcf6b6b26003b4f0235d8b66e79"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a58831dcf6b6b26003b4f0235d8b66e79">RESERVED4</a> [51]</td></tr>
<tr class="separator:a58831dcf6b6b26003b4f0235d8b66e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f27e33580bc34337075eb92e2a2537"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a83f27e33580bc34337075eb92e2a2537">CHIPID</a></td></tr>
<tr class="separator:a83f27e33580bc34337075eb92e2a2537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fa3b6edd9e7b7ce421eb582cb3fb11"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a55fa3b6edd9e7b7ce421eb582cb3fb11">RESERVED5</a> [65]</td></tr>
<tr class="separator:a55fa3b6edd9e7b7ce421eb582cb3fb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae818dd381d5c4790d3bb4c9ad08fd1c4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#ae818dd381d5c4790d3bb4c9ad08fd1c4">M0SUBMEMMAP</a></td></tr>
<tr class="separator:ae818dd381d5c4790d3bb4c9ad08fd1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b131c3741e5e6a084f6da701f19fc4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a63b131c3741e5e6a084f6da701f19fc4">RESERVED6</a> [2]</td></tr>
<tr class="separator:a63b131c3741e5e6a084f6da701f19fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2bc316b8bf31d2a422a4900a8cad52e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#ad2bc316b8bf31d2a422a4900a8cad52e">M0SUBTXEVENT</a></td></tr>
<tr class="separator:ad2bc316b8bf31d2a422a4900a8cad52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78458cd3eeae09ef03bd1f4ddbf51c55"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a78458cd3eeae09ef03bd1f4ddbf51c55">RESERVED7</a> [58]</td></tr>
<tr class="separator:a78458cd3eeae09ef03bd1f4ddbf51c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1056c3cad4eb4094e18c4bdac511eb81"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a1056c3cad4eb4094e18c4bdac511eb81">M0APPTXEVENT</a></td></tr>
<tr class="separator:a1056c3cad4eb4094e18c4bdac511eb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f40a3087681f33657e1d39dda8b3151"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a1f40a3087681f33657e1d39dda8b3151">M0APPMEMMAP</a></td></tr>
<tr class="separator:a1f40a3087681f33657e1d39dda8b3151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af823fc7fc0277f531c28aa30666fbcbf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#af823fc7fc0277f531c28aa30666fbcbf">RESERVED8</a> [62]</td></tr>
<tr class="separator:af823fc7fc0277f531c28aa30666fbcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada432ad352c696c4206692c9c83fb2bc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#ada432ad352c696c4206692c9c83fb2bc">USB0FLADJ</a></td></tr>
<tr class="separator:ada432ad352c696c4206692c9c83fb2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e20c23829d0f6e51b5011d0dcb379ee"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#a2e20c23829d0f6e51b5011d0dcb379ee">RESERVED9</a> [63]</td></tr>
<tr class="separator:a2e20c23829d0f6e51b5011d0dcb379ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae191a2f00bcf20484f70a9409c2eee1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_r_e_g___t.html#aae191a2f00bcf20484f70a9409c2eee1">USB1FLADJ</a></td></tr>
<tr class="separator:aae191a2f00bcf20484f70a9409c2eee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a83f27e33580bc34337075eb92e2a2537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CHIPID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Part ID </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00073">73</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e846ad10e3f493297ed99747086ffb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CREG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip configuration register 32 kHz oscillator output and BOD control register. </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00049">49</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7737f3d7015ff2d626ce7701a42e1f17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CREG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration Register 1 </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00056">56</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6c2620a8674135a34404595014e8753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CREG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration Register 2 </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00057">57</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afee4ee92f4f379ca0554d226ba1f270d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CREG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration Register 3 </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00058">58</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc027fb2231c28519605e909fb4950c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CREG4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration Register 4 </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00059">59</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f736a3ef782cd8e8ad6d03e5e1bc50d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CREG5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip configuration register 5. Controls JTAG access. </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00061">61</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a56d17e41f91712971d39fb3dc3300ed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CREG6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip configuration register 6. </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00066">66</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9d143d5be7d4bb45b9ad7d228a3d0b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA muxing control </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00062">62</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1ded34feec5c0e8714eff15c2442732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ETBCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETB RAM configuration </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00065">65</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e9ae6bd308f04ba3187f2ef4c7519bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FLASHCFGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash accelerator configuration register for flash bank A </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00063">63</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60f27aaa391b3ea2c5150cdc873d1347"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FLASHCFGB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash accelerator configuration register for flash bank B </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00064">64</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f40a3087681f33657e1d39dda8b3151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t M0APPMEMMAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARM Cortex M0APP memory mapping </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00083">83</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1056c3cad4eb4094e18c4bdac511eb81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t M0APPTXEVENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M0APP IPC Event register </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00082">82</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae818dd381d5c4790d3bb4c9ad08fd1c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t M0SUBMEMMAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M0SUB IPC Event memory mapping </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00078">78</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2bc316b8bf31d2a422a4900a8cad52e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t M0SUBTXEVENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M0SUB IPC Event register </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00080">80</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42189a13c97519d629dfc78e415da65a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t M4TXEVENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M4 IPC event register </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00070">70</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af024029ef87447fa486fb7143f2a3821"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MXMEMMAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARM Cortex-M3/M4 memory mapping </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00051">51</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad06839c5382047f4f9f2c74cc61db942"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; CREG Structure </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00048">48</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a083abb7cb5e268b721ad9da5e9533593"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED1[62]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00050">50</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13d8c36a296a876371d8e463cfce0bc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00055">55</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58831dcf6b6b26003b4f0235d8b66e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED4[51]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00071">71</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55fa3b6edd9e7b7ce421eb582cb3fb11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED5[65]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00077">77</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a63b131c3741e5e6a084f6da701f19fc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00079">79</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78458cd3eeae09ef03bd1f4ddbf51c55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED7[58]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00081">81</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af823fc7fc0277f531c28aa30666fbcbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED8[62]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00084">84</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e20c23829d0f6e51b5011d0dcb379ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED9[63]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00087">87</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada432ad352c696c4206692c9c83fb2bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t USB0FLADJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB0 frame length adjust register </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00086">86</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae191a2f00bcf20484f70a9409c2eee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t USB1FLADJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB1 frame length adjust register </p>

<p>Definition at line <a class="el" href="creg__18xx__43xx_8h_source.html#l00088">88</a> of file <a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_18xx_43xx/<a class="el" href="creg__18xx__43xx_8h_source.html">creg_18xx_43xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 09:23:24 for LPCOpen Platform for LPC18XX/43XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
