Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  9 16:12:36 2023
| Host         : JohnDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              23 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                                             Enable Signal                                                            |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                      |                                                                 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                      | design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst |                7 |             23 |         3.29 |
|  CLK100MHZ_IBUF_BUFG | design_1_i/pkt_display_wrapper_0/inst/display/add_data                                                                               | design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst |                8 |             32 |         4.00 |
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


