
AVRASM ver. 2.1.30  C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t3.asm Sat Jan 13 14:36:54 2018

C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t3.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t3.asm(1089): warning: Register r5 already defined by the .DEF directive
C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t3.asm(1090): warning: Register r7 already defined by the .DEF directive
C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t3.asm(1091): warning: Register r6 already defined by the .DEF directive
C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t3.asm(1092): warning: Register r9 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8/000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _cnt=R4
                 	.DEF _cnt_msb=R5
                 	.DEF __lcd_x=R7
                 	.DEF __lcd_y=R6
                 	.DEF __lcd_maxx=R9
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0037 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 01cc 	JMP  _twi_int_handler
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00002a 0000      	.DW  0x0000
                 
                 _0x2000003:
00002b c080      	.DB  0x80,0xC0
                 _0x2020003:
C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t3.asm(1130): warning: .cseg .db misalignment - padding zero byte
00002c 0007      	.DB  0x7
                 
                 __GLOBAL_INI_TBL:
00002d 0001      	.DW  0x01
00002e 0002      	.DW  0x02
00002f 0054      	.DW  __REG_BIT_VARS*2
                 
000030 0002      	.DW  0x02
000031 0167      	.DW  __base_y_G100
000032 0056      	.DW  _0x2000003*2
                 
000033 0001      	.DW  0x01
000034 0162      	.DW  _twi_result
000035 0058      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
000036 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000037 94f8      	CLI
000038 27ee      	CLR  R30
000039 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003a e0f1      	LDI  R31,1
00003b bffb      	OUT  GICR,R31
00003c bfeb      	OUT  GICR,R30
00003d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003e e08d      	LDI  R24,(14-2)+1
00003f e0a2      	LDI  R26,2
000040 27bb      	CLR  R27
                 __CLEAR_REG:
000041 93ed      	ST   X+,R30
000042 958a      	DEC  R24
000043 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000044 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000045 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000046 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000047 93ed      	ST   X+,R30
000048 9701      	SBIW R24,1
000049 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004a e5ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004c 9185      	LPM  R24,Z+
00004d 9195      	LPM  R25,Z+
00004e 9700      	SBIW R24,0
00004f f061      	BREQ __GLOBAL_INI_END
000050 91a5      	LPM  R26,Z+
000051 91b5      	LPM  R27,Z+
000052 9005      	LPM  R0,Z+
000053 9015      	LPM  R1,Z+
000054 01bf      	MOVW R22,R30
000055 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000056 9005      	LPM  R0,Z+
000057 920d      	ST   X+,R0
000058 9701      	SBIW R24,1
000059 f7e1      	BRNE __GLOBAL_INI_LOOP
00005a 01fb      	MOVW R30,R22
00005b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005c e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005d bfed      	OUT  SPL,R30
00005e e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000060 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000061 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000062 940c 007e 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 13/01/2018
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8/000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// TWI functions
                 ;#include <twi.h>
                 ;
                 ;
                 ;
                 ;
                 ;// TWI Slave receive buffer
                 ;#define TWI_RX_BUFFER_SIZE 1
                 ;unsigned char twi_rx_buffer[TWI_RX_BUFFER_SIZE];
                 ;
                 ;// TWI Slave transmit buffer
                 ;#define TWI_TX_BUFFER_SIZE 1
                 ;unsigned char twi_tx_buffer[TWI_TX_BUFFER_SIZE];
                 ;
                 ;// TWI Slave receive handler
                 ;// This handler is called everytime a byte
                 ;// is received by the TWI slave
                 ;bool twi_rx_handler(bool rx_complete)
                 ; 0000 0032 {
                 
                 	.CSEG
                 _twi_rx_handler:
                 ; .FSTART _twi_rx_handler
                 ; 0000 0033 if (twi_result==TWI_RES_OK)
000064 93aa      	ST   -Y,R26
                 ;	rx_complete -> Y+0
000065 91e0 0162 	LDS  R30,_twi_result
000067 30e0      	CPI  R30,0
000068 f011      	BREQ _0x4
                 ; 0000 0034    {
                 ; 0000 0035    // A data byte was received without error
                 ; 0000 0036    // and it was stored at twi_rx_buffer[twi_rx_index]
                 ; 0000 0037    // Place your code here to process the received byte
                 ; 0000 0038    // Note: processing must be VERY FAST, otherwise
                 ; 0000 0039    // it is better to process the received data when
                 ; 0000 003A    // all communication with the master has finished
                 ; 0000 003B 
                 ; 0000 003C    }
                 ; 0000 003D else
                 ; 0000 003E    {
                 ; 0000 003F    // Receive error
                 ; 0000 0040    // Place your code here to process the error
                 ; 0000 0041 
                 ; 0000 0042    return false; // Stop further reception
000069 e0e0      	LDI  R30,LOW(0)
00006a c104      	RJMP _0x2060001
                 ; 0000 0043    }
                 _0x4:
                 ; 0000 0044 
                 ; 0000 0045 // The TWI master has finished transmitting data?
                 ; 0000 0046 if (rx_complete) return false; // Yes, no more bytes to receive
00006b 81e8      	LD   R30,Y
00006c 30e0      	CPI  R30,0
00006d f011      	BREQ _0x5
00006e e0e0      	LDI  R30,LOW(0)
00006f c0ff      	RJMP _0x2060001
                 ; 0000 0047 
                 ; 0000 0048 // Signal to the TWI master that the TWI slave
                 ; 0000 0049 // is ready to accept more data, as long as
                 ; 0000 004A // there is enough space in the receive buffer
                 ; 0000 004B return (twi_rx_index<sizeof(twi_rx_buffer));
                 _0x5:
000070 91a0 0161 	LDS  R26,_twi_rx_index
000072 e0e1      	LDI  R30,LOW(1)
000073 940e 035a 	CALL __LTB12U
000075 c0f9      	RJMP _0x2060001
                 ; 0000 004C }
                 ; .FEND
                 ;
                 ;// TWI Slave transmission handler
                 ;// This handler is called for the first time when the
                 ;// transmission from the TWI slave to the master
                 ;// is about to begin, returning the number of bytes
                 ;// that need to be transmitted
                 ;// The second time the handler is called when the
                 ;// transmission has finished
                 ;// In this case it must return 0
                 ;unsigned char twi_tx_handler(bool tx_complete)
                 ; 0000 0057 {
                 _twi_tx_handler:
                 ; .FSTART _twi_tx_handler
                 ; 0000 0058 if (tx_complete==false)
000076 93aa      	ST   -Y,R26
                 ;	tx_complete -> Y+0
000077 81e8      	LD   R30,Y
000078 30e0      	CPI  R30,0
000079 f411      	BRNE _0x6
                 ; 0000 0059    {
                 ; 0000 005A    // Transmission from slave to master is about to start
                 ; 0000 005B    // Return the number of bytes to transmit
                 ; 0000 005C    return sizeof(twi_tx_buffer);
00007a e0e1      	LDI  R30,LOW(1)
00007b c0f3      	RJMP _0x2060001
                 ; 0000 005D    }
                 ; 0000 005E 
                 ; 0000 005F // Transmission from slave to master has finished
                 ; 0000 0060 // Place code here to eventually process data from
                 ; 0000 0061 // the twi_rx_buffer, if it wasn't yet processed
                 ; 0000 0062 // in the twi_rx_handler
                 ; 0000 0063 
                 ; 0000 0064 // No more bytes to send in this transaction
                 ; 0000 0065 return 0;
                 _0x6:
00007c e0e0      	LDI  R30,LOW(0)
00007d c0f1      	RJMP _0x2060001
                 ; 0000 0066 }
                 ; .FEND
                 ;
                 ;#define EEPROM_TWI_BUS_ADDRESS (0x51 >> 1)
                 ;
                 ;
                 ;struct
                 ;     {
                 ;     unsigned char addr;
                 ;     unsigned char data;
                 ;     } twi_eeprom;
                 ;
                 ;
                 ;int cnt;
                 ;
                 ;void main(void)
                 ; 0000 0075 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0076 // Declare your local variables here
                 ; 0000 0077 twi_eeprom.addr=0x51;
00007e e5e1      	LDI  R30,LOW(81)
00007f 93e0 0165 	STS  _twi_eeprom,R30
                 ; 0000 0078 twi_eeprom.data=0x55;
000081 e5e5      	LDI  R30,LOW(85)
                +
000082 93e0 0166+STS _twi_eeprom + ( 1 ) , R30
                 	__PUTB1MN _twi_eeprom,1
                 ; 0000 0079 
                 ; 0000 007A // Input/Output Ports initialization
                 ; 0000 007B // Port A initialization
                 ; 0000 007C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 007D DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000084 e0e0      	LDI  R30,LOW(0)
000085 bbea      	OUT  0x1A,R30
                 ; 0000 007E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 007F PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000086 bbeb      	OUT  0x1B,R30
                 ; 0000 0080 
                 ; 0000 0081 // Port B initialization
                 ; 0000 0082 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0083 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000087 bbe7      	OUT  0x17,R30
                 ; 0000 0084 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0085 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000088 bbe8      	OUT  0x18,R30
                 ; 0000 0086 
                 ; 0000 0087 // Port C initialization
                 ; 0000 0088 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0089 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000089 bbe4      	OUT  0x14,R30
                 ; 0000 008A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 008B PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00008a bbe5      	OUT  0x15,R30
                 ; 0000 008C 
                 ; 0000 008D // Port D initialization
                 ; 0000 008E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 008F DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
00008b efef      	LDI  R30,LOW(255)
00008c bbe1      	OUT  0x11,R30
                 ; 0000 0090 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0091 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00008d e0e0      	LDI  R30,LOW(0)
00008e bbe2      	OUT  0x12,R30
                 ; 0000 0092 
                 ; 0000 0093 // Timer/Counter 0 initialization
                 ; 0000 0094 // Clock source: System Clock
                 ; 0000 0095 // Clock value: Timer 0 Stopped
                 ; 0000 0096 // Mode: Normal top=0xFF
                 ; 0000 0097 // OC0 output: Disconnected
                 ; 0000 0098 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00008f bfe3      	OUT  0x33,R30
                 ; 0000 0099 TCNT0=0x00;
000090 bfe2      	OUT  0x32,R30
                 ; 0000 009A OCR0=0x00;
000091 bfec      	OUT  0x3C,R30
                 ; 0000 009B 
                 ; 0000 009C // Timer/Counter 1 initialization
                 ; 0000 009D // Clock source: System Clock
                 ; 0000 009E // Clock value: Timer1 Stopped
                 ; 0000 009F // Mode: Normal top=0xFFFF
                 ; 0000 00A0 // OC1A output: Disconnected
                 ; 0000 00A1 // OC1B output: Disconnected
                 ; 0000 00A2 // Noise Canceler: Off
                 ; 0000 00A3 // Input Capture on Falling Edge
                 ; 0000 00A4 // Timer1 Overflow Interrupt: Off
                 ; 0000 00A5 // Input Capture Interrupt: Off
                 ; 0000 00A6 // Compare A Match Interrupt: Off
                 ; 0000 00A7 // Compare B Match Interrupt: Off
                 ; 0000 00A8 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000092 bdef      	OUT  0x2F,R30
                 ; 0000 00A9 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000093 bdee      	OUT  0x2E,R30
                 ; 0000 00AA TCNT1H=0x00;
000094 bded      	OUT  0x2D,R30
                 ; 0000 00AB TCNT1L=0x00;
000095 bdec      	OUT  0x2C,R30
                 ; 0000 00AC ICR1H=0x00;
000096 bde7      	OUT  0x27,R30
                 ; 0000 00AD ICR1L=0x00;
000097 bde6      	OUT  0x26,R30
                 ; 0000 00AE OCR1AH=0x00;
000098 bdeb      	OUT  0x2B,R30
                 ; 0000 00AF OCR1AL=0x00;
000099 bdea      	OUT  0x2A,R30
                 ; 0000 00B0 OCR1BH=0x00;
00009a bde9      	OUT  0x29,R30
                 ; 0000 00B1 OCR1BL=0x00;
00009b bde8      	OUT  0x28,R30
                 ; 0000 00B2 
                 ; 0000 00B3 // Timer/Counter 2 initialization
                 ; 0000 00B4 // Clock source: System Clock
                 ; 0000 00B5 // Clock value: Timer2 Stopped
                 ; 0000 00B6 // Mode: Normal top=0xFF
                 ; 0000 00B7 // OC2 output: Disconnected
                 ; 0000 00B8 ASSR=0<<AS2;
00009c bde2      	OUT  0x22,R30
                 ; 0000 00B9 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00009d bde5      	OUT  0x25,R30
                 ; 0000 00BA TCNT2=0x00;
00009e bde4      	OUT  0x24,R30
                 ; 0000 00BB OCR2=0x00;
00009f bde3      	OUT  0x23,R30
                 ; 0000 00BC 
                 ; 0000 00BD // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00BE TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000a0 bfe9      	OUT  0x39,R30
                 ; 0000 00BF 
                 ; 0000 00C0 // External Interrupt(s) initialization
                 ; 0000 00C1 // INT0: Off
                 ; 0000 00C2 // INT1: Off
                 ; 0000 00C3 // INT2: Off
                 ; 0000 00C4 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000a1 bfe5      	OUT  0x35,R30
                 ; 0000 00C5 MCUCSR=(0<<ISC2);
0000a2 bfe4      	OUT  0x34,R30
                 ; 0000 00C6 
                 ; 0000 00C7 // USART initialization
                 ; 0000 00C8 // USART disabled
                 ; 0000 00C9 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000a3 b9ea      	OUT  0xA,R30
                 ; 0000 00CA 
                 ; 0000 00CB // Analog Comparator initialization
                 ; 0000 00CC // Analog Comparator: Off
                 ; 0000 00CD // The Analog Comparator's positive input is
                 ; 0000 00CE // connected to the AIN0 pin
                 ; 0000 00CF // The Analog Comparator's negative input is
                 ; 0000 00D0 // connected to the AIN1 pin
                 ; 0000 00D1 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000a4 e8e0      	LDI  R30,LOW(128)
0000a5 b9e8      	OUT  0x8,R30
                 ; 0000 00D2 SFIOR=(0<<ACME);
0000a6 e0e0      	LDI  R30,LOW(0)
0000a7 bfe0      	OUT  0x30,R30
                 ; 0000 00D3 
                 ; 0000 00D4 // ADC initialization
                 ; 0000 00D5 // ADC disabled
                 ; 0000 00D6 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000a8 b9e6      	OUT  0x6,R30
                 ; 0000 00D7 
                 ; 0000 00D8 // SPI initialization
                 ; 0000 00D9 // SPI disabled
                 ; 0000 00DA SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000a9 b9ed      	OUT  0xD,R30
                 ; 0000 00DB 
                 ; 0000 00DC // TWI initialization
                 ; 0000 00DD // Mode: TWI Slave
                 ; 0000 00DE // Match Any Slave Address: Off
                 ; 0000 00DF // I2C Bus Slave Address: 0x51
                 ; 0000 00E0 twi_slave_init(false,0x51,twi_rx_buffer,sizeof(twi_rx_buffer),twi_tx_buffer,twi_rx_handler,twi_tx_handler);
0000aa 93ea      	ST   -Y,R30
0000ab e5e1      	LDI  R30,LOW(81)
0000ac 93ea      	ST   -Y,R30
0000ad e6e3      	LDI  R30,LOW(_twi_rx_buffer)
0000ae e0f1      	LDI  R31,HIGH(_twi_rx_buffer)
0000af 93fa      	ST   -Y,R31
0000b0 93ea      	ST   -Y,R30
0000b1 e0e1      	LDI  R30,LOW(1)
0000b2 93ea      	ST   -Y,R30
0000b3 e6e4      	LDI  R30,LOW(_twi_tx_buffer)
0000b4 e0f1      	LDI  R31,HIGH(_twi_tx_buffer)
0000b5 93fa      	ST   -Y,R31
0000b6 93ea      	ST   -Y,R30
0000b7 e6e4      	LDI  R30,LOW(_twi_rx_handler)
0000b8 e0f0      	LDI  R31,HIGH(_twi_rx_handler)
0000b9 93fa      	ST   -Y,R31
0000ba 93ea      	ST   -Y,R30
0000bb e7a6      	LDI  R26,LOW(_twi_tx_handler)
0000bc e0b0      	LDI  R27,HIGH(_twi_tx_handler)
0000bd 940e 019a 	CALL _twi_slave_init
                 ; 0000 00E1 
                 ; 0000 00E2 twi_master_init(1);
0000bf e0a1      	LDI  R26,LOW(1)
0000c0 e0b0      	LDI  R27,0
0000c1 940e 0171 	CALL _twi_master_init
                 ; 0000 00E3 
                 ; 0000 00E4 // Alphanumeric LCD initialization
                 ; 0000 00E5 // Connections are specified in the
                 ; 0000 00E6 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00E7 // RS - PORTA Bit 0
                 ; 0000 00E8 // RD - PORTA Bit 1
                 ; 0000 00E9 // EN - PORTC Bit 2
                 ; 0000 00EA // D4 - PORTC Bit 4
                 ; 0000 00EB // D5 - PORTC Bit 5
                 ; 0000 00EC // D6 - PORTC Bit 6
                 ; 0000 00ED // D7 - PORTC Bit 7
                 ; 0000 00EE // Characters/line: 16
                 ; 0000 00EF lcd_init(16);
0000c3 e1a0      	LDI  R26,LOW(16)
0000c4 d07e      	RCALL _lcd_init
                 ; 0000 00F0 
                 ; 0000 00F1 // Global enable interrupts
                 ; 0000 00F2 #asm("sei")
0000c5 9478      	sei
                 ; 0000 00F3 
                 ; 0000 00F4 while (1)
                 _0x7:
                 ; 0000 00F5       {
                 ; 0000 00F6       // Place your code here
                 ; 0000 00F7       //twi_master_trans(EEPROM_TWI_BUS_ADDRESS,(unsigned char *) &twi_eeprom,3,0,0);
                 ; 0000 00F8       //delay_ms(10);
                 ; 0000 00F9       PORTD.0=1;
0000c6 9a90      	SBI  0x12,0
                 ; 0000 00FA       delay_us(10);
                +
0000c7 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000c8 958a     +DEC R24
0000c9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 00FB       PORTD.0=0;
0000ca 9890      	CBI  0x12,0
                 ; 0000 00FC       cnt=0;
0000cb 2444      	CLR  R4
0000cc 2455      	CLR  R5
                 ; 0000 00FD       while(PINA.2==0);
                 _0xE:
0000cd 9bca      	SBIS 0x19,2
0000ce cffe      	RJMP _0xE
                 ; 0000 00FE       while(PINA.2==1)
                 _0x11:
0000cf 9bca      	SBIS 0x19,2
0000d0 c005      	RJMP _0x13
                 ; 0000 00FF         cnt++;
0000d1 01f2      	MOVW R30,R4
0000d2 9631      	ADIW R30,1
0000d3 012f      	MOVW R4,R30
0000d4 9731      	SBIW R30,1
0000d5 cff9      	RJMP _0x11
                 _0x13:
                 ; 0000 0100 cnt/=22;
0000d6 01d2      	MOVW R26,R4
0000d7 e1e6      	LDI  R30,LOW(22)
0000d8 e0f0      	LDI  R31,HIGH(22)
0000d9 940e 0372 	CALL __DIVW21
0000db 012f      	MOVW R4,R30
                 ; 0000 0101       lcd_gotoxy(0,0);
0000dc e0e0      	LDI  R30,LOW(0)
0000dd 93ea      	ST   -Y,R30
0000de e0a0      	LDI  R26,LOW(0)
0000df d036      	RCALL _lcd_gotoxy
                 ; 0000 0102       lcd_putchar((cnt/1000)%10+'0');
0000e0 01d2      	MOVW R26,R4
0000e1 eee8      	LDI  R30,LOW(1000)
0000e2 e0f3      	LDI  R31,HIGH(1000)
0000e3 940e 0331 	CALL SUBOPT_0x0
                 ; 0000 0103       lcd_putchar((cnt/100)%10+'0');
0000e5 e6e4      	LDI  R30,LOW(100)
0000e6 e0f0      	LDI  R31,HIGH(100)
0000e7 940e 0331 	CALL SUBOPT_0x0
                 ; 0000 0104       lcd_putchar((cnt/10)%10+'0');
0000e9 e0ea      	LDI  R30,LOW(10)
0000ea e0f0      	LDI  R31,HIGH(10)
0000eb 940e 0331 	CALL SUBOPT_0x0
                 ; 0000 0105       lcd_putchar((cnt/1)%10+'0');
0000ed e0ea      	LDI  R30,LOW(10)
0000ee e0f0      	LDI  R31,HIGH(10)
0000ef 940e 0377 	CALL __MODW21
0000f1 5de0      	SUBI R30,-LOW(48)
0000f2 2fae      	MOV  R26,R30
0000f3 d03b      	RCALL _lcd_putchar
                 ; 0000 0106 
                 ; 0000 0107 
                 ; 0000 0108       }
0000f4 cfd1      	RJMP _0x7
                 ; 0000 0109 }
                 _0x14:
0000f5 cfff      	RJMP _0x14
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000f6 93aa      	ST   -Y,R26
0000f7 b3e5      	IN   R30,0x15
0000f8 70ef      	ANDI R30,LOW(0xF)
0000f9 2fae      	MOV  R26,R30
0000fa 81e8      	LD   R30,Y
0000fb 7fe0      	ANDI R30,LOW(0xF0)
0000fc 2bea      	OR   R30,R26
0000fd bbe5      	OUT  0x15,R30
                +
0000fe e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000ff 958a     +DEC R24
000100 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000101 9aaa      	SBI  0x15,2
                +
000102 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000103 958a     +DEC R24
000104 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000105 98aa      	CBI  0x15,2
                +
000106 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000107 958a     +DEC R24
000108 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000109 c065      	RJMP _0x2060001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00010a 93aa      	ST   -Y,R26
00010b 81a8      	LD   R26,Y
00010c dfe9      	RCALL __lcd_write_nibble_G100
00010d 81e8          ld    r30,y
00010e 95e2          swap  r30
00010f 83e8          st    y,r30
000110 81a8      	LD   R26,Y
000111 dfe4      	RCALL __lcd_write_nibble_G100
                +
000112 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
000113 958a     +DEC R24
000114 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
000115 c059      	RJMP _0x2060001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000116 93aa      	ST   -Y,R26
000117 81e8      	LD   R30,Y
000118 e0f0      	LDI  R31,0
000119 59e9      	SUBI R30,LOW(-__base_y_G100)
00011a 4ffe      	SBCI R31,HIGH(-__base_y_G100)
00011b 81e0      	LD   R30,Z
00011c 81a9      	LDD  R26,Y+1
00011d 0fae      	ADD  R26,R30
00011e dfeb      	RCALL __lcd_write_data
00011f 8079      	LDD  R7,Y+1
000120 8068      	LDD  R6,Y+0
000121 9622      	ADIW R28,2
000122 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000123 e0a2      	LDI  R26,LOW(2)
000124 940e 033e 	CALL SUBOPT_0x1
000126 e0ac      	LDI  R26,LOW(12)
000127 dfe2      	RCALL __lcd_write_data
000128 e0a1      	LDI  R26,LOW(1)
000129 940e 033e 	CALL SUBOPT_0x1
00012b e0e0      	LDI  R30,LOW(0)
00012c 2e6e      	MOV  R6,R30
00012d 2e7e      	MOV  R7,R30
00012e 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00012f 93aa      	ST   -Y,R26
000130 81a8      	LD   R26,Y
000131 30aa      	CPI  R26,LOW(0xA)
000132 f011      	BREQ _0x2000005
000133 1479      	CP   R7,R9
000134 f040      	BRLO _0x2000004
                 _0x2000005:
000135 e0e0      	LDI  R30,LOW(0)
000136 93ea      	ST   -Y,R30
000137 9463      	INC  R6
000138 2da6      	MOV  R26,R6
000139 dfdc      	RCALL _lcd_gotoxy
00013a 81a8      	LD   R26,Y
00013b 30aa      	CPI  R26,LOW(0xA)
00013c f191      	BREQ _0x2060001
                 _0x2000004:
00013d 9473      	INC  R7
00013e 9ad8      	SBI  0x1B,0
00013f 81a8      	LD   R26,Y
000140 dfc9      	RCALL __lcd_write_data
000141 98d8      	CBI  0x1B,0
000142 c02c      	RJMP _0x2060001
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000143 93aa      	ST   -Y,R26
000144 b3e4      	IN   R30,0x14
000145 6fe0      	ORI  R30,LOW(0xF0)
000146 bbe4      	OUT  0x14,R30
000147 9aa2      	SBI  0x14,2
000148 9ad0      	SBI  0x1A,0
000149 9ad1      	SBI  0x1A,1
00014a 98aa      	CBI  0x15,2
00014b 98d8      	CBI  0x1B,0
00014c 98d9      	CBI  0x1B,1
00014d 8098      	LDD  R9,Y+0
00014e 81e8      	LD   R30,Y
00014f 58e0      	SUBI R30,-LOW(128)
                +
000150 93e0 0169+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000152 81e8      	LD   R30,Y
000153 54e0      	SUBI R30,-LOW(192)
                +
000154 93e0 016a+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000156 e1a4      	LDI  R26,LOW(20)
000157 e0b0      	LDI  R27,0
000158 940e 034c 	CALL _delay_ms
00015a 940e 0344 	CALL SUBOPT_0x2
00015c 940e 0344 	CALL SUBOPT_0x2
00015e 940e 0344 	CALL SUBOPT_0x2
000160 e2a0      	LDI  R26,LOW(32)
000161 df94      	RCALL __lcd_write_nibble_G100
                +
000162 ec88     +LDI R24 , LOW ( 200 )
000163 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000164 9701     +SBIW R24 , 1
000165 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000166 e2a8      	LDI  R26,LOW(40)
000167 dfa2      	RCALL __lcd_write_data
000168 e0a4      	LDI  R26,LOW(4)
000169 dfa0      	RCALL __lcd_write_data
00016a e8a5      	LDI  R26,LOW(133)
00016b df9e      	RCALL __lcd_write_data
00016c e0a6      	LDI  R26,LOW(6)
00016d df9c      	RCALL __lcd_write_data
00016e dfb4      	RCALL _lcd_clear
                 _0x2060001:
00016f 9621      	ADIW R28,1
000170 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 _twi_master_init:
                 ; .FSTART _twi_master_init
000171 93ba      	ST   -Y,R27
000172 93aa      	ST   -Y,R26
000173 931a      	ST   -Y,R17
000174 9468      	SET
000175 f821      	BLD  R2,1
000176 e0e7      	LDI  R30,LOW(7)
000177 93e0 0162 	STS  _twi_result,R30
000179 e0e0      	LDI  R30,LOW(0)
00017a 93e0 0173 	STS  _twi_slave_rx_handler_G101,R30
00017c 93e0 0174 	STS  _twi_slave_rx_handler_G101+1,R30
00017e 93e0 0175 	STS  _twi_slave_tx_handler_G101,R30
000180 93e0 0176 	STS  _twi_slave_tx_handler_G101+1,R30
000182 9aa9      	SBI  0x15,1
000183 9aa8      	SBI  0x15,0
000184 bfe6      	OUT  0x36,R30
000185 b1e1      	IN   R30,0x1
000186 7fec      	ANDI R30,LOW(0xFC)
000187 b9e1      	OUT  0x1,R30
000188 81e9      	LDD  R30,Y+1
000189 81fa      	LDD  R31,Y+1+1
00018a eaa0      	LDI  R26,LOW(4000)
00018b e0bf      	LDI  R27,HIGH(4000)
00018c 940e 035f 	CALL __DIVW21U
00018e 2f1e      	MOV  R17,R30
00018f 3018      	CPI  R17,8
000190 f008      	BRLO _0x2020004
000191 5018      	SUBI R17,LOW(8)
                 _0x2020004:
000192 b910      	OUT  0x0,R17
000193 b7e6      	IN   R30,0x36
000194 78e0      	ANDI R30,LOW(0x80)
000195 64e5      	ORI  R30,LOW(0x45)
000196 bfe6      	OUT  0x36,R30
000197 8118      	LDD  R17,Y+0
000198 9623      	ADIW R28,3
000199 9508      	RET
                 ; .FEND
                 _twi_slave_init:
                 ; .FSTART _twi_slave_init
00019a 93ba      	ST   -Y,R27
00019b 93aa      	ST   -Y,R26
00019c 9468      	SET
00019d f821      	BLD  R2,1
00019e e0e7      	LDI  R30,LOW(7)
00019f 93e0 0162 	STS  _twi_result,R30
0001a1 81ef      	LDD  R30,Y+7
0001a2 85f8      	LDD  R31,Y+7+1
0001a3 93e0 016f 	STS  _twi_rx_buffer_G101,R30
0001a5 93f0 0170 	STS  _twi_rx_buffer_G101+1,R31
0001a7 81ee      	LDD  R30,Y+6
0001a8 93e0 0172 	STS  _twi_rx_buffer_size_G101,R30
0001aa 81ec      	LDD  R30,Y+4
0001ab 81fd      	LDD  R31,Y+4+1
0001ac 93e0 016c 	STS  _twi_tx_buffer_G101,R30
0001ae 93f0 016d 	STS  _twi_tx_buffer_G101+1,R31
0001b0 81ea      	LDD  R30,Y+2
0001b1 81fb      	LDD  R31,Y+2+1
0001b2 93e0 0173 	STS  _twi_slave_rx_handler_G101,R30
0001b4 93f0 0174 	STS  _twi_slave_rx_handler_G101+1,R31
0001b6 81e8      	LD   R30,Y
0001b7 81f9      	LDD  R31,Y+1
0001b8 93e0 0175 	STS  _twi_slave_tx_handler_G101,R30
0001ba 93f0 0176 	STS  _twi_slave_tx_handler_G101+1,R31
0001bc 9aa9      	SBI  0x15,1
0001bd 9aa8      	SBI  0x15,0
0001be 85ea      	LDD  R30,Y+10
0001bf 30e0      	CPI  R30,0
0001c0 f011      	BREQ _0x2020012
0001c1 e0e1      	LDI  R30,LOW(1)
0001c2 c002      	RJMP _0x2020066
                 _0x2020012:
0001c3 85e9      	LDD  R30,Y+9
0001c4 0fee      	LSL  R30
                 _0x2020066:
0001c5 b9e2      	OUT  0x2,R30
0001c6 b7e6      	IN   R30,0x36
0001c7 78e0      	ANDI R30,LOW(0x80)
0001c8 64e5      	ORI  R30,LOW(0x45)
0001c9 bfe6      	OUT  0x36,R30
0001ca 962b      	ADIW R28,11
0001cb 9508      	RET
                 ; .FEND
                 _twi_int_handler:
                 ; .FSTART _twi_int_handler
0001cc 920a      	ST   -Y,R0
0001cd 921a      	ST   -Y,R1
0001ce 92fa      	ST   -Y,R15
0001cf 936a      	ST   -Y,R22
0001d0 937a      	ST   -Y,R23
0001d1 938a      	ST   -Y,R24
0001d2 939a      	ST   -Y,R25
0001d3 93aa      	ST   -Y,R26
0001d4 93ba      	ST   -Y,R27
0001d5 93ea      	ST   -Y,R30
0001d6 93fa      	ST   -Y,R31
0001d7 b7ef      	IN   R30,SREG
0001d8 93ea      	ST   -Y,R30
0001d9 940e 0393 	CALL __SAVELOCR6
0001db 9110 0161 	LDS  R17,_twi_rx_index
0001dd 9100 0160 	LDS  R16,_twi_tx_index
0001df 9130 016e 	LDS  R19,_bytes_to_tx_G101
0001e1 9120 0162 	LDS  R18,_twi_result
0001e3 2fe1      	MOV  R30,R17
0001e4 91a0 016f 	LDS  R26,_twi_rx_buffer_G101
0001e6 91b0 0170 	LDS  R27,_twi_rx_buffer_G101+1
0001e8 e0f0      	LDI  R31,0
0001e9 0fea      	ADD  R30,R26
0001ea 1ffb      	ADC  R31,R27
0001eb 01af      	MOVW R20,R30
0001ec b1e1      	IN   R30,0x1
0001ed 7fe8      	ANDI R30,LOW(0xF8)
0001ee 30e8      	CPI  R30,LOW(0x8)
0001ef f411      	BRNE _0x2020017
0001f0 e020      	LDI  R18,LOW(0)
0001f1 c002      	RJMP _0x2020018
                 _0x2020017:
0001f2 31e0      	CPI  R30,LOW(0x10)
0001f3 f419      	BRNE _0x2020019
                 _0x2020018:
0001f4 91e0 016b 	LDS  R30,_slave_address_G101
0001f6 c010      	RJMP _0x2020067
                 _0x2020019:
0001f7 31e8      	CPI  R30,LOW(0x18)
0001f8 f011      	BREQ _0x202001D
0001f9 32e8      	CPI  R30,LOW(0x28)
0001fa f521      	BRNE _0x202001E
                 _0x202001D:
0001fb 1703      	CP   R16,R19
0001fc f480      	BRSH _0x202001F
0001fd 2fe0      	MOV  R30,R16
0001fe 5f0f      	SUBI R16,-1
0001ff 91a0 016c 	LDS  R26,_twi_tx_buffer_G101
000201 91b0 016d 	LDS  R27,_twi_tx_buffer_G101+1
000203 e0f0      	LDI  R31,0
000204 0fae      	ADD  R26,R30
000205 1fbf      	ADC  R27,R31
000206 91ec      	LD   R30,X
                 _0x2020067:
000207 b9e3      	OUT  0x3,R30
000208 b7e6      	IN   R30,0x36
000209 70ef      	ANDI R30,LOW(0xF)
00020a 68e0      	ORI  R30,0x80
00020b bfe6      	OUT  0x36,R30
00020c c011      	RJMP _0x2020020
                 _0x202001F:
00020d 91e0 0171 	LDS  R30,_bytes_to_rx_G101
00020f 171e      	CP   R17,R30
000210 f460      	BRSH _0x2020021
000211 91e0 016b 	LDS  R30,_slave_address_G101
000213 60e1      	ORI  R30,1
000214 93e0 016b 	STS  _slave_address_G101,R30
000216 94e8      	CLT
000217 f820      	BLD  R2,0
000218 b7e6      	IN   R30,0x36
000219 70ef      	ANDI R30,LOW(0xF)
00021a 6ae0      	ORI  R30,LOW(0xA0)
00021b bfe6      	OUT  0x36,R30
00021c c0fb      	RJMP _0x2020016
                 _0x2020021:
00021d c033      	RJMP _0x2020022
                 _0x2020020:
00021e c0f9      	RJMP _0x2020016
                 _0x202001E:
00021f 35e0      	CPI  R30,LOW(0x50)
000220 f429      	BRNE _0x2020023
000221 b1e3      	IN   R30,0x3
000222 01da      	MOVW R26,R20
000223 93ec      	ST   X,R30
000224 5f1f      	SUBI R17,-LOW(1)
000225 c002      	RJMP _0x2020024
                 _0x2020023:
000226 34e0      	CPI  R30,LOW(0x40)
000227 f471      	BRNE _0x2020025
                 _0x2020024:
000228 91e0 0171 	LDS  R30,_bytes_to_rx_G101
00022a 50e1      	SUBI R30,LOW(1)
00022b 171e      	CP   R17,R30
00022c f020      	BRLO _0x2020026
00022d b7e6      	IN   R30,0x36
00022e 70ef      	ANDI R30,LOW(0xF)
00022f 68e0      	ORI  R30,0x80
000230 c003      	RJMP _0x2020068
                 _0x2020026:
000231 b7e6      	IN   R30,0x36
000232 70ef      	ANDI R30,LOW(0xF)
000233 6ce0      	ORI  R30,LOW(0xC0)
                 _0x2020068:
000234 bfe6      	OUT  0x36,R30
000235 c0e2      	RJMP _0x2020016
                 _0x2020025:
000236 35e8      	CPI  R30,LOW(0x58)
000237 f429      	BRNE _0x2020028
000238 b1e3      	IN   R30,0x3
000239 01da      	MOVW R26,R20
00023a 93ec      	ST   X,R30
00023b 5f1f      	SUBI R17,-LOW(1)
00023c c002      	RJMP _0x2020029
                 _0x2020028:
00023d 32e0      	CPI  R30,LOW(0x20)
00023e f409      	BRNE _0x202002A
                 _0x2020029:
00023f c002      	RJMP _0x202002B
                 _0x202002A:
000240 33e0      	CPI  R30,LOW(0x30)
000241 f409      	BRNE _0x202002C
                 _0x202002B:
000242 c002      	RJMP _0x202002D
                 _0x202002C:
000243 34e8      	CPI  R30,LOW(0x48)
000244 f469      	BRNE _0x202002E
                 _0x202002D:
000245 3020      	CPI  R18,0
000246 f451      	BRNE _0x202002F
000247 fe20      	SBRS R2,0
000248 c003      	RJMP _0x2020030
000249 1703      	CP   R16,R19
00024a f028      	BRLO _0x2020032
00024b c005      	RJMP _0x2020033
                 _0x2020030:
00024c 91e0 0171 	LDS  R30,_bytes_to_rx_G101
00024e 171e      	CP   R17,R30
00024f f408      	BRSH _0x2020034
                 _0x2020032:
000250 e024      	LDI  R18,LOW(4)
                 _0x2020034:
                 _0x2020033:
                 _0x202002F:
                 _0x2020022:
000251 c0c0      	RJMP _0x2020069
                 _0x202002E:
000252 33e8      	CPI  R30,LOW(0x38)
000253 f429      	BRNE _0x2020037
000254 e022      	LDI  R18,LOW(2)
000255 b7e6      	IN   R30,0x36
000256 70ef      	ANDI R30,LOW(0xF)
000257 68e0      	ORI  R30,0x80
000258 c0bc      	RJMP _0x202006A
                 _0x2020037:
000259 36e8      	CPI  R30,LOW(0x68)
00025a f011      	BREQ _0x202003A
00025b 37e8      	CPI  R30,LOW(0x78)
00025c f411      	BRNE _0x202003B
                 _0x202003A:
00025d e022      	LDI  R18,LOW(2)
00025e c005      	RJMP _0x202003C
                 _0x202003B:
00025f 36e0      	CPI  R30,LOW(0x60)
000260 f011      	BREQ _0x202003F
000261 37e0      	CPI  R30,LOW(0x70)
000262 f491      	BRNE _0x2020040
                 _0x202003F:
000263 e020      	LDI  R18,LOW(0)
                 _0x202003C:
000264 e010      	LDI  R17,LOW(0)
000265 94e8      	CLT
000266 f820      	BLD  R2,0
000267 91e0 0172 	LDS  R30,_twi_rx_buffer_size_G101
000269 30e0      	CPI  R30,0
00026a f429      	BRNE _0x2020041
00026b e021      	LDI  R18,LOW(1)
00026c b7e6      	IN   R30,0x36
00026d 70ef      	ANDI R30,LOW(0xF)
00026e 68e0      	ORI  R30,0x80
00026f c003      	RJMP _0x202006B
                 _0x2020041:
000270 b7e6      	IN   R30,0x36
000271 70ef      	ANDI R30,LOW(0xF)
000272 6ce0      	ORI  R30,LOW(0xC0)
                 _0x202006B:
000273 bfe6      	OUT  0x36,R30
000274 c0a3      	RJMP _0x2020016
                 _0x2020040:
000275 38e0      	CPI  R30,LOW(0x80)
000276 f011      	BREQ _0x2020044
000277 39e0      	CPI  R30,LOW(0x90)
000278 f529      	BRNE _0x2020045
                 _0x2020044:
000279 fe20      	SBRS R2,0
00027a c002      	RJMP _0x2020046
00027b e021      	LDI  R18,LOW(1)
00027c c095      	RJMP _0x2020047
                 _0x2020046:
00027d b1e3      	IN   R30,0x3
00027e 01da      	MOVW R26,R20
00027f 93ec      	ST   X,R30
000280 5f1f      	SUBI R17,-LOW(1)
000281 91e0 0172 	LDS  R30,_twi_rx_buffer_size_G101
000283 171e      	CP   R17,R30
000284 f4b0      	BRSH _0x2020048
000285 91e0 0173 	LDS  R30,_twi_slave_rx_handler_G101
000287 91f0 0174 	LDS  R31,_twi_slave_rx_handler_G101+1
000289 9730      	SBIW R30,0
00028a f411      	BRNE _0x2020049
00028b e026      	LDI  R18,LOW(6)
00028c c085      	RJMP _0x2020047
                 _0x2020049:
00028d e0a0      	LDI  R26,LOW(0)
                +
00028e 91e0 0173+LDS R30 , _twi_slave_rx_handler_G101 + ( 0 )
000290 91f0 0174+LDS R31 , _twi_slave_rx_handler_G101 + ( 0 ) + 1
000292 9509     +ICALL
                 	__CALL1MN _twi_slave_rx_handler_G101,0
000293 30e0      	CPI  R30,0
000294 f029      	BREQ _0x202004A
000295 b7e6      	IN   R30,0x36
000296 70ef      	ANDI R30,LOW(0xF)
000297 6ce0      	ORI  R30,LOW(0xC0)
000298 bfe6      	OUT  0x36,R30
000299 c07e      	RJMP _0x2020016
                 _0x202004A:
00029a c002      	RJMP _0x202004B
                 _0x2020048:
00029b 9468      	SET
00029c f820      	BLD  R2,0
                 _0x202004B:
00029d c002      	RJMP _0x202004C
                 _0x2020045:
00029e 38e8      	CPI  R30,LOW(0x88)
00029f f409      	BRNE _0x202004D
                 _0x202004C:
0002a0 c002      	RJMP _0x202004E
                 _0x202004D:
0002a1 39e8      	CPI  R30,LOW(0x98)
0002a2 f429      	BRNE _0x202004F
                 _0x202004E:
0002a3 b7e6      	IN   R30,0x36
0002a4 70ef      	ANDI R30,LOW(0xF)
0002a5 68e0      	ORI  R30,0x80
0002a6 bfe6      	OUT  0x36,R30
0002a7 c070      	RJMP _0x2020016
                 _0x202004F:
0002a8 3ae0      	CPI  R30,LOW(0xA0)
0002a9 f4a9      	BRNE _0x2020050
0002aa b7e6      	IN   R30,0x36
0002ab 70ef      	ANDI R30,LOW(0xF)
0002ac 6ce0      	ORI  R30,LOW(0xC0)
0002ad bfe6      	OUT  0x36,R30
0002ae 9468      	SET
0002af f821      	BLD  R2,1
0002b0 91e0 0173 	LDS  R30,_twi_slave_rx_handler_G101
0002b2 91f0 0174 	LDS  R31,_twi_slave_rx_handler_G101+1
0002b4 9730      	SBIW R30,0
0002b5 f039      	BREQ _0x2020051
0002b6 e0a1      	LDI  R26,LOW(1)
                +
0002b7 91e0 0173+LDS R30 , _twi_slave_rx_handler_G101 + ( 0 )
0002b9 91f0 0174+LDS R31 , _twi_slave_rx_handler_G101 + ( 0 ) + 1
0002bb 9509     +ICALL
                 	__CALL1MN _twi_slave_rx_handler_G101,0
0002bc c001      	RJMP _0x2020052
                 _0x2020051:
0002bd e026      	LDI  R18,LOW(6)
                 _0x2020052:
0002be c059      	RJMP _0x2020016
                 _0x2020050:
0002bf 3be0      	CPI  R30,LOW(0xB0)
0002c0 f411      	BRNE _0x2020053
0002c1 e022      	LDI  R18,LOW(2)
0002c2 c002      	RJMP _0x2020054
                 _0x2020053:
0002c3 3ae8      	CPI  R30,LOW(0xA8)
0002c4 f4b9      	BRNE _0x2020055
                 _0x2020054:
0002c5 91e0 0175 	LDS  R30,_twi_slave_tx_handler_G101
0002c7 91f0 0176 	LDS  R31,_twi_slave_tx_handler_G101+1
0002c9 9730      	SBIW R30,0
0002ca f059      	BREQ _0x2020056
0002cb e0a0      	LDI  R26,LOW(0)
                +
0002cc 91e0 0175+LDS R30 , _twi_slave_tx_handler_G101 + ( 0 )
0002ce 91f0 0176+LDS R31 , _twi_slave_tx_handler_G101 + ( 0 ) + 1
0002d0 9509     +ICALL
                 	__CALL1MN _twi_slave_tx_handler_G101,0
0002d1 2f3e      	MOV  R19,R30
0002d2 30e0      	CPI  R30,0
0002d3 f011      	BREQ _0x2020058
0002d4 e020      	LDI  R18,LOW(0)
0002d5 c002      	RJMP _0x2020059
                 _0x2020056:
                 _0x2020058:
0002d6 e026      	LDI  R18,LOW(6)
0002d7 c03a      	RJMP _0x2020047
                 _0x2020059:
0002d8 e000      	LDI  R16,LOW(0)
0002d9 94e8      	CLT
0002da f820      	BLD  R2,0
0002db c002      	RJMP _0x202005A
                 _0x2020055:
0002dc 3be8      	CPI  R30,LOW(0xB8)
0002dd f4e1      	BRNE _0x202005B
                 _0x202005A:
0002de fe20      	SBRS R2,0
0002df c002      	RJMP _0x202005C
0002e0 e021      	LDI  R18,LOW(1)
0002e1 c030      	RJMP _0x2020047
                 _0x202005C:
0002e2 2fe0      	MOV  R30,R16
0002e3 5f0f      	SUBI R16,-1
0002e4 91a0 016c 	LDS  R26,_twi_tx_buffer_G101
0002e6 91b0 016d 	LDS  R27,_twi_tx_buffer_G101+1
0002e8 e0f0      	LDI  R31,0
0002e9 0fae      	ADD  R26,R30
0002ea 1fbf      	ADC  R27,R31
0002eb 91ec      	LD   R30,X
0002ec b9e3      	OUT  0x3,R30
0002ed 1703      	CP   R16,R19
0002ee f420      	BRSH _0x202005D
0002ef b7e6      	IN   R30,0x36
0002f0 70ef      	ANDI R30,LOW(0xF)
0002f1 6ce0      	ORI  R30,LOW(0xC0)
0002f2 c005      	RJMP _0x202006C
                 _0x202005D:
0002f3 9468      	SET
0002f4 f820      	BLD  R2,0
0002f5 b7e6      	IN   R30,0x36
0002f6 70ef      	ANDI R30,LOW(0xF)
0002f7 68e0      	ORI  R30,0x80
                 _0x202006C:
0002f8 bfe6      	OUT  0x36,R30
0002f9 c01e      	RJMP _0x2020016
                 _0x202005B:
0002fa 3ce0      	CPI  R30,LOW(0xC0)
0002fb f011      	BREQ _0x2020060
0002fc 3ce8      	CPI  R30,LOW(0xC8)
0002fd f489      	BRNE _0x2020061
                 _0x2020060:
0002fe b7e6      	IN   R30,0x36
0002ff 70ef      	ANDI R30,LOW(0xF)
000300 6ce0      	ORI  R30,LOW(0xC0)
000301 bfe6      	OUT  0x36,R30
000302 91e0 0175 	LDS  R30,_twi_slave_tx_handler_G101
000304 91f0 0176 	LDS  R31,_twi_slave_tx_handler_G101+1
000306 9730      	SBIW R30,0
000307 f031      	BREQ _0x2020062
000308 e0a1      	LDI  R26,LOW(1)
                +
000309 91e0 0175+LDS R30 , _twi_slave_tx_handler_G101 + ( 0 )
00030b 91f0 0176+LDS R31 , _twi_slave_tx_handler_G101 + ( 0 ) + 1
00030d 9509     +ICALL
                 	__CALL1MN _twi_slave_tx_handler_G101,0
                 _0x2020062:
00030e c007      	RJMP _0x2020035
                 _0x2020061:
00030f 30e0      	CPI  R30,0
000310 f439      	BRNE _0x2020016
000311 e023      	LDI  R18,LOW(3)
                 _0x2020047:
                 _0x2020069:
000312 b7e6      	IN   R30,0x36
000313 70ef      	ANDI R30,LOW(0xF)
000314 6de0      	ORI  R30,LOW(0xD0)
                 _0x202006A:
000315 bfe6      	OUT  0x36,R30
                 _0x2020035:
000316 9468      	SET
000317 f821      	BLD  R2,1
                 _0x2020016:
000318 9310 0161 	STS  _twi_rx_index,R17
00031a 9300 0160 	STS  _twi_tx_index,R16
00031c 9320 0162 	STS  _twi_result,R18
00031e 9330 016e 	STS  _bytes_to_tx_G101,R19
000320 940e 039a 	CALL __LOADLOCR6
000322 9626      	ADIW R28,6
000323 91e9      	LD   R30,Y+
000324 bfef      	OUT  SREG,R30
000325 91f9      	LD   R31,Y+
000326 91e9      	LD   R30,Y+
000327 91b9      	LD   R27,Y+
000328 91a9      	LD   R26,Y+
000329 9199      	LD   R25,Y+
00032a 9189      	LD   R24,Y+
00032b 9179      	LD   R23,Y+
00032c 9169      	LD   R22,Y+
00032d 90f9      	LD   R15,Y+
00032e 9019      	LD   R1,Y+
00032f 9009      	LD   R0,Y+
000330 9518      	RETI
                 ; .FEND
                 
                 	.CSEG
                 
                 	.DSEG
                 _twi_tx_index:
000160           	.BYTE 0x1
                 _twi_rx_index:
000161           	.BYTE 0x1
                 _twi_result:
000162           	.BYTE 0x1
                 _twi_rx_buffer:
000163           	.BYTE 0x1
                 _twi_tx_buffer:
000164           	.BYTE 0x1
                 _twi_eeprom:
000165           	.BYTE 0x2
                 __base_y_G100:
000167           	.BYTE 0x4
                 _slave_address_G101:
00016b           	.BYTE 0x1
                 _twi_tx_buffer_G101:
00016c           	.BYTE 0x2
                 _bytes_to_tx_G101:
00016e           	.BYTE 0x1
                 _twi_rx_buffer_G101:
00016f           	.BYTE 0x2
                 _bytes_to_rx_G101:
000171           	.BYTE 0x1
                 _twi_rx_buffer_size_G101:
000172           	.BYTE 0x1
                 _twi_slave_rx_handler_G101:
000173           	.BYTE 0x2
                 _twi_slave_tx_handler_G101:
000175           	.BYTE 0x2
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:17 WORDS
                 SUBOPT_0x0:
000331 940e 0372 	CALL __DIVW21
000333 01df      	MOVW R26,R30
000334 e0ea      	LDI  R30,LOW(10)
000335 e0f0      	LDI  R31,HIGH(10)
000336 940e 0377 	CALL __MODW21
000338 5de0      	SUBI R30,-LOW(48)
000339 2fae      	MOV  R26,R30
00033a 940e 012f 	CALL _lcd_putchar
00033c 01d2      	MOVW R26,R4
00033d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
00033e 940e 010a 	CALL __lcd_write_data
000340 e0a3      	LDI  R26,LOW(3)
000341 e0b0      	LDI  R27,0
000342 940c 034c 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x2:
000344 e3a0      	LDI  R26,LOW(48)
000345 940e 00f6 	CALL __lcd_write_nibble_G100
                +
000347 ec88     +LDI R24 , LOW ( 200 )
000348 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000349 9701     +SBIW R24 , 1
00034a f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00034b 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00034c 9610      	adiw r26,0
00034d f039      	breq __delay_ms1
                 __delay_ms0:
                +
00034e ed80     +LDI R24 , LOW ( 0x7D0 )
00034f e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000350 9701     +SBIW R24 , 1
000351 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000352 95a8      	wdr
000353 9711      	sbiw r26,1
000354 f7c9      	brne __delay_ms0
                 __delay_ms1:
000355 9508      	ret
                 
                 __ANEGW1:
000356 95f1      	NEG  R31
000357 95e1      	NEG  R30
000358 40f0      	SBCI R31,0
000359 9508      	RET
                 
                 __LTB12U:
00035a 17ae      	CP   R26,R30
00035b e0e1      	LDI  R30,1
00035c f008      	BRLO __LTB12U1
00035d 27ee      	CLR  R30
                 __LTB12U1:
00035e 9508      	RET
                 
                 __DIVW21U:
00035f 2400      	CLR  R0
000360 2411      	CLR  R1
000361 e190      	LDI  R25,16
                 __DIVW21U1:
000362 0faa      	LSL  R26
000363 1fbb      	ROL  R27
000364 1c00      	ROL  R0
000365 1c11      	ROL  R1
000366 1a0e      	SUB  R0,R30
000367 0a1f      	SBC  R1,R31
000368 f418      	BRCC __DIVW21U2
000369 0e0e      	ADD  R0,R30
00036a 1e1f      	ADC  R1,R31
00036b c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00036c 60a1      	SBR  R26,1
                 __DIVW21U3:
00036d 959a      	DEC  R25
00036e f799      	BRNE __DIVW21U1
00036f 01fd      	MOVW R30,R26
000370 01d0      	MOVW R26,R0
000371 9508      	RET
                 
                 __DIVW21:
000372 d012      	RCALL __CHKSIGNW
000373 dfeb      	RCALL __DIVW21U
000374 f40e      	BRTC __DIVW211
000375 dfe0      	RCALL __ANEGW1
                 __DIVW211:
000376 9508      	RET
                 
                 __MODW21:
000377 94e8      	CLT
000378 ffb7      	SBRS R27,7
000379 c004      	RJMP __MODW211
00037a 95a0      	COM  R26
00037b 95b0      	COM  R27
00037c 9611      	ADIW R26,1
00037d 9468      	SET
                 __MODW211:
00037e fdf7      	SBRC R31,7
00037f dfd6      	RCALL __ANEGW1
000380 dfde      	RCALL __DIVW21U
000381 01fd      	MOVW R30,R26
000382 f40e      	BRTC __MODW212
000383 dfd2      	RCALL __ANEGW1
                 __MODW212:
000384 9508      	RET
                 
                 __CHKSIGNW:
000385 94e8      	CLT
000386 fff7      	SBRS R31,7
000387 c002      	RJMP __CHKSW1
000388 dfcd      	RCALL __ANEGW1
000389 9468      	SET
                 __CHKSW1:
00038a ffb7      	SBRS R27,7
00038b c006      	RJMP __CHKSW2
00038c 95a0      	COM  R26
00038d 95b0      	COM  R27
00038e 9611      	ADIW R26,1
00038f f800      	BLD  R0,0
000390 9403      	INC  R0
000391 fa00      	BST  R0,0
                 __CHKSW2:
000392 9508      	RET
                 
                 __SAVELOCR6:
000393 935a      	ST   -Y,R21
                 __SAVELOCR5:
000394 934a      	ST   -Y,R20
                 __SAVELOCR4:
000395 933a      	ST   -Y,R19
                 __SAVELOCR3:
000396 932a      	ST   -Y,R18
                 __SAVELOCR2:
000397 931a      	ST   -Y,R17
000398 930a      	ST   -Y,R16
000399 9508      	RET
                 
                 __LOADLOCR6:
00039a 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
00039b 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00039c 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00039d 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00039e 8119      	LDD  R17,Y+1
00039f 8108      	LD   R16,Y
0003a0 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  14 r1 :   7 r2 :  12 r3 :   0 r4 :   7 r5 :   1 r6 :   4 r7 :   4 
r8 :   0 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:  12 r17:  19 r18:  19 r19:   8 r20:   6 r21:   2 r22:   4 r23:   2 
r24:  25 r25:   9 r26:  74 r27:  22 r28:   6 r29:   1 r30: 304 r31:  48 
x  :   8 y  :  90 z  :   8 
Registers used: 28 out of 35 (80.0%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   4 add   :   5 
adiw  :   9 and   :   0 andi  :  20 asr   :   0 bclr  :   0 bld   :  10 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  17 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   0 brmi  :   0 brne  :  38 brpl  :   0 brsh  :   5 brtc  :   2 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :  22 
cbi   :   6 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   7 cls   :   0 clt   :   5 clv   :   0 clz   :   0 com   :   4 
cp    :   9 cpc   :   0 cpi   :  37 cpse  :   0 dec   :   7 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   4 ijmp  :   0 
in    :  24 inc   :   3 jmp   :  23 ld    :  29 ldd   :  22 ldi   : 109 
lds   :  35 lpm   :   7 lsl   :   2 lsr   :   0 mov   :  11 movw  :  17 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :  18 out   :  60 pop   :   0 push  :   0 rcall :  22 ret   :  16 
reti  :   1 rjmp  :  57 rol   :   3 ror   :   0 sbc   :   1 sbci  :   2 
sbi   :  10 sbic  :   0 sbis  :   2 sbiw  :  12 sbr   :   1 sbrc  :   1 
sbrs  :   6 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   8 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  48 std   :   0 sts   :  24 sub   :   1 subi  :  12 swap  :   1 
tst   :   0 wdr   :   1 
Instructions used: 58 out of 116 (50.0%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000742   1832     26   1858   16384  11.3%
[.dseg] 0x000060 0x000177      0     23     23    1024   2.2%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 6 warnings
