;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @21, 6
	ADD 1, 91
	SUB @0, <90
	CMP 12, @10
	CMP 12, @10
	SUB #0, 20
	CMP 12, @10
	SUB @0, @8
	SUB @0, @8
	MOV 1, 420
	SUB 1, 420
	SUB 12, @10
	JMN 210, 60
	JMN 210, 60
	MOV -1, <-20
	ADD @-127, 100
	JMN -1, @-20
	SUB -207, <-120
	ADD @-127, 100
	ADD 1, 91
	SUB @0, @8
	SUB @121, 106
	SUB @0, @8
	SUB @127, 106
	SPL 0, #42
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SLT #1, 2
	JMN -1, @-20
	MOV -1, <-20
	SPL 0, #42
	SUB 16, @10
	MOV -7, <-20
	SPL 0, #42
	CMP -207, <-120
	ADD @121, 106
	ADD 270, 60
	CMP -207, <-120
	SPL 0, #42
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, #42
	CMP -207, <-120
