//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35059454
// Cuda compilation tools, release 12.6, V12.6.85
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	MergerHelper1
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.extern .shared .align 16 .b8 seedBlockAttributes[];
.global .align 1 .b8 $str[4] = {37, 100, 10};

.visible .entry MergerHelper1(
	.param .u64 MergerHelper1_param_0,
	.param .u64 MergerHelper1_param_1,
	.param .u64 MergerHelper1_param_2,
	.param .u64 MergerHelper1_param_3,
	.param .u64 MergerHelper1_param_4,
	.param .u64 MergerHelper1_param_5,
	.param .u32 MergerHelper1_param_6,
	.param .u64 MergerHelper1_param_7,
	.param .u32 MergerHelper1_param_8,
	.param .u32 MergerHelper1_param_9,
	.param .u64 MergerHelper1_param_10,
	.param .u64 MergerHelper1_param_11,
	.param .u64 MergerHelper1_param_12,
	.param .u32 MergerHelper1_param_13,
	.param .u64 MergerHelper1_param_14
)
{
	.local .align 8 .b8 	__local_depot0[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<94>;
	.reg .f32 	%f<66>;
	.reg .b32 	%r<277>;
	.reg .b64 	%rd<181>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd51, [MergerHelper1_param_0];
	ld.param.u64 	%rd52, [MergerHelper1_param_1];
	ld.param.u64 	%rd53, [MergerHelper1_param_2];
	ld.param.u64 	%rd54, [MergerHelper1_param_3];
	ld.param.u64 	%rd55, [MergerHelper1_param_4];
	ld.param.u64 	%rd56, [MergerHelper1_param_5];
	ld.param.u32 	%r93, [MergerHelper1_param_6];
	ld.param.u64 	%rd48, [MergerHelper1_param_7];
	ld.param.u32 	%r94, [MergerHelper1_param_8];
	ld.param.u32 	%r95, [MergerHelper1_param_9];
	ld.param.u64 	%rd49, [MergerHelper1_param_10];
	ld.param.u64 	%rd57, [MergerHelper1_param_12];
	ld.param.u32 	%r96, [MergerHelper1_param_13];
	ld.param.u64 	%rd50, [MergerHelper1_param_14];
	cvta.to.global.u64 	%rd1, %rd52;
	cvta.to.global.u64 	%rd2, %rd51;
	cvta.to.global.u64 	%rd3, %rd53;
	cvta.to.global.u64 	%rd4, %rd54;
	cvta.to.global.u64 	%rd5, %rd55;
	cvta.to.global.u64 	%rd6, %rd56;
	cvta.to.global.u64 	%rd7, %rd57;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r97, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r97, %r1, %r2;
	mul.lo.s32 	%r98, %r3, %r93;
	cvt.s64.s32 	%rd8, %r98;
	setp.lt.s32 	%p1, %r95, 1;
	@%p1 bra 	$L__BB0_82;

	cvta.to.global.u64 	%rd176, %rd50;
	cvta.to.global.u64 	%rd175, %rd49;
	not.b32 	%r100, %r3;
	add.s32 	%r101, %r100, %r95;
	div.u32 	%r5, %r101, %r96;
	add.s32 	%r102, %r5, 1;
	and.b32  	%r6, %r93, 3;
	sub.s32 	%r7, %r93, %r6;
	and.b32  	%r8, %r102, 3;
	mul.wide.s32 	%rd58, %r3, 4;
	add.s64 	%rd11, %rd6, %rd58;
	mul.wide.s32 	%rd16, %r96, 4;
	add.s64 	%rd12, %rd11, %rd16;
	add.s32 	%r9, %r3, %r96;
	add.s32 	%r10, %r9, %r96;
	add.s64 	%rd13, %rd12, %rd16;
	add.s32 	%r11, %r10, %r96;
	shl.b64 	%rd59, %rd8, 2;
	add.s64 	%rd60, %rd59, 8;
	add.s64 	%rd14, %rd3, %rd60;
	add.s64 	%rd15, %rd4, %rd60;
	shl.b32 	%r103, %r93, 2;
	mov.u32 	%r104, seedBlockAttributes;
	add.s32 	%r105, %r104, %r103;
	add.s32 	%r12, %r105, 8;
	cvta.to.global.u64 	%rd18, %rd48;
	mov.u32 	%r243, 0;
	bra.uni 	$L__BB0_2;

$L__BB0_43:
	add.s32 	%r230, %r243, 1;
	mov.u32 	%r259, 0;
	atom.global.exch.b32 	%r139, [%rd7], 0;
	and.b32  	%r45, %r230, 3;
	setp.lt.u32 	%p47, %r243, 3;
	@%p47 bra 	$L__BB0_46;

	add.s32 	%r231, %r243, 1;
	sub.s32 	%r258, %r231, %r45;
	mov.u32 	%r140, 0;
	mov.u32 	%r259, %r140;

$L__BB0_45:
	mul.wide.s32 	%rd104, %r259, 4;
	add.s64 	%rd105, %rd175, %rd104;
	ld.global.u32 	%r141, [%rd105];
	mul.wide.s32 	%rd106, %r141, 4;
	add.s64 	%rd107, %rd6, %rd106;
	st.global.u32 	[%rd107], %r140;
	ld.global.u32 	%r143, [%rd105+4];
	mul.wide.s32 	%rd108, %r143, 4;
	add.s64 	%rd109, %rd6, %rd108;
	st.global.u32 	[%rd109], %r140;
	ld.global.u32 	%r144, [%rd105+8];
	mul.wide.s32 	%rd110, %r144, 4;
	add.s64 	%rd111, %rd6, %rd110;
	st.global.u32 	[%rd111], %r140;
	ld.global.u32 	%r145, [%rd105+12];
	mul.wide.s32 	%rd112, %r145, 4;
	add.s64 	%rd113, %rd6, %rd112;
	st.global.u32 	[%rd113], %r140;
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, -4;
	setp.ne.s32 	%p48, %r258, 0;
	@%p48 bra 	$L__BB0_45;

$L__BB0_46:
	setp.eq.s32 	%p49, %r45, 0;
	@%p49 bra 	$L__BB0_50;

	mul.wide.s32 	%rd114, %r259, 4;
	add.s64 	%rd45, %rd175, %rd114;
	ld.global.u32 	%r146, [%rd45];
	mul.wide.s32 	%rd115, %r146, 4;
	add.s64 	%rd116, %rd6, %rd115;
	mov.u32 	%r147, 0;
	st.global.u32 	[%rd116], %r147;
	setp.eq.s32 	%p50, %r45, 1;
	@%p50 bra 	$L__BB0_50;

	ld.global.u32 	%r148, [%rd45+4];
	mul.wide.s32 	%rd117, %r148, 4;
	add.s64 	%rd118, %rd6, %rd117;
	st.global.u32 	[%rd118], %r147;
	setp.eq.s32 	%p51, %r45, 2;
	@%p51 bra 	$L__BB0_50;

	ld.global.u32 	%r150, [%rd45+8];
	mul.wide.s32 	%rd119, %r150, 4;
	add.s64 	%rd120, %rd6, %rd119;
	mov.u32 	%r151, 0;
	st.global.u32 	[%rd120], %r151;
	bra.uni 	$L__BB0_50;

$L__BB0_2:
	mov.u64 	%rd20, %rd176;
	setp.ne.s32 	%p2, %r3, 0;
	@%p2 bra 	$L__BB0_4;

	add.u64 	%rd173, %SP, 0;
	add.u64 	%rd172, %SP, 0;
	add.u64 	%rd171, %SPL, 0;
	st.local.u32 	[%rd171], %r243;
	mov.u64 	%rd62, $str;
	cvta.global.u64 	%rd63, %rd62;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd172;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r106, [retval0+0];
	} // callseq 0

$L__BB0_4:
	bar.sync 	0;
	setp.ne.s32 	%p4, %r243, 0;
	selp.b64 	%rd176, %rd175, %rd20, %p4;
	selp.b64 	%rd175, %rd20, %rd175, %p4;
	bar.sync 	0;
	@%p2 bra 	$L__BB0_6;

	atom.global.exch.b32 	%r107, [%rd7], 0;

$L__BB0_6:
	setp.ge.s32 	%p5, %r2, %r93;
	mul.wide.s32 	%rd65, %r243, 4;
	add.s64 	%rd66, %rd175, %rd65;
	ld.global.s32 	%rd23, [%rd66];
	bar.sync 	0;
	@%p5 bra 	$L__BB0_9;

	cvt.u32.u64 	%r108, %rd23;
	mul.lo.s32 	%r15, %r108, %r93;
	mov.u32 	%r244, %r2;

$L__BB0_8:
	mov.u32 	%r223, %ntid.x;
	shl.b32 	%r222, %r93, 2;
	add.s32 	%r109, %r244, %r15;
	mul.wide.s32 	%rd67, %r109, 4;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.f32 	%f2, [%rd68];
	shl.b32 	%r110, %r244, 2;
	mov.u32 	%r111, seedBlockAttributes;
	add.s32 	%r112, %r111, %r110;
	st.shared.f32 	[%r112], %f2;
	add.s64 	%rd69, %rd1, %rd67;
	ld.global.f32 	%f3, [%rd69];
	add.s32 	%r114, %r112, %r222;
	st.shared.f32 	[%r114], %f3;
	add.s32 	%r244, %r244, %r223;
	setp.lt.s32 	%p6, %r244, %r93;
	@%p6 bra 	$L__BB0_8;

$L__BB0_9:
	setp.ge.s32 	%p7, %r3, %r95;
	bar.sync 	0;
	@%p7 bra 	$L__BB0_42;

	setp.gt.s32 	%p8, %r93, 0;
	@%p8 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_11;

$L__BB0_16:
	mov.u32 	%r246, %r3;

$L__BB0_17:
	cvt.u32.u64 	%r119, %rd23;
	setp.eq.s32 	%p14, %r246, %r119;
	@%p14 bra 	$L__BB0_41;

	mul.wide.s32 	%rd75, %r246, 4;
	add.s64 	%rd76, %rd5, %rd75;
	ld.global.u32 	%r120, [%rd76];
	setp.eq.s32 	%p15, %r120, -1;
	@%p15 bra 	$L__BB0_41;

	add.s32 	%r232, %r93, -1;
	setp.lt.u32 	%p16, %r232, 3;
	mul.lo.s32 	%r21, %r246, %r93;
	mov.u32 	%r251, 0;
	@%p16 bra 	$L__BB0_22;

	mov.u32 	%r251, 0;
	mov.u32 	%r247, %r104;
	mov.u32 	%r248, %r12;
	mov.u64 	%rd177, %rd15;
	mov.u64 	%rd178, %rd14;
	mov.u64 	%rd179, %rd2;
	mov.u64 	%rd180, %rd1;
	mov.u32 	%r250, %r7;

$L__BB0_21:
	mul.lo.s32 	%r233, %r246, %r93;
	mul.wide.s32 	%rd174, %r233, 4;
	add.s64 	%rd77, %rd180, %rd174;
	ld.global.f32 	%f4, [%rd77];
	ld.shared.f32 	%f5, [%r248+-8];
	setp.gt.f32 	%p17, %f5, %f4;
	selp.f32 	%f6, %f5, %f4, %p17;
	st.global.f32 	[%rd177+-8], %f6;
	ld.shared.v4.f32 	{%f7, %f8, %f9, %f10}, [%r247];
	add.s64 	%rd78, %rd179, %rd174;
	ld.global.f32 	%f15, [%rd78];
	setp.gt.f32 	%p18, %f7, %f15;
	selp.f32 	%f16, %f15, %f7, %p18;
	st.global.f32 	[%rd178+-8], %f16;
	ld.global.f32 	%f17, [%rd77+4];
	ld.shared.f32 	%f18, [%r248+-4];
	setp.gt.f32 	%p19, %f18, %f17;
	selp.f32 	%f19, %f18, %f17, %p19;
	st.global.f32 	[%rd177+-4], %f19;
	ld.global.f32 	%f20, [%rd78+4];
	setp.gt.f32 	%p20, %f8, %f20;
	selp.f32 	%f21, %f20, %f8, %p20;
	st.global.f32 	[%rd178+-4], %f21;
	ld.global.f32 	%f22, [%rd77+8];
	ld.shared.f32 	%f23, [%r248];
	setp.gt.f32 	%p21, %f23, %f22;
	selp.f32 	%f24, %f23, %f22, %p21;
	st.global.f32 	[%rd177], %f24;
	ld.global.f32 	%f25, [%rd78+8];
	setp.gt.f32 	%p22, %f9, %f25;
	selp.f32 	%f26, %f25, %f9, %p22;
	st.global.f32 	[%rd178], %f26;
	ld.global.f32 	%f27, [%rd77+12];
	ld.shared.f32 	%f28, [%r248+4];
	setp.gt.f32 	%p23, %f28, %f27;
	selp.f32 	%f29, %f28, %f27, %p23;
	st.global.f32 	[%rd177+4], %f29;
	ld.global.f32 	%f30, [%rd78+12];
	setp.gt.f32 	%p24, %f10, %f30;
	selp.f32 	%f31, %f30, %f10, %p24;
	st.global.f32 	[%rd178+4], %f31;
	add.s32 	%r251, %r251, 4;
	add.s64 	%rd180, %rd180, 16;
	add.s64 	%rd179, %rd179, 16;
	add.s64 	%rd178, %rd178, 16;
	add.s64 	%rd177, %rd177, 16;
	add.s32 	%r248, %r248, 16;
	add.s32 	%r247, %r247, 16;
	add.s32 	%r250, %r250, -4;
	setp.ne.s32 	%p25, %r250, 0;
	@%p25 bra 	$L__BB0_21;

$L__BB0_22:
	setp.eq.s32 	%p26, %r6, 0;
	@%p26 bra 	$L__BB0_26;

	setp.eq.s32 	%p27, %r6, 1;
	add.s32 	%r124, %r251, %r93;
	shl.b32 	%r125, %r124, 2;
	add.s32 	%r32, %r104, %r125;
	add.s32 	%r127, %r251, %r21;
	mul.wide.s32 	%rd79, %r127, 4;
	add.s64 	%rd36, %rd1, %rd79;
	ld.global.f32 	%f32, [%rd36];
	ld.shared.f32 	%f33, [%r32];
	setp.gt.f32 	%p28, %f33, %f32;
	selp.f32 	%f34, %f33, %f32, %p28;
	cvt.s64.s32 	%rd80, %r251;
	add.s64 	%rd81, %rd80, %rd8;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd37, %rd4, %rd82;
	st.global.f32 	[%rd37], %f34;
	add.s64 	%rd38, %rd2, %rd79;
	ld.global.f32 	%f35, [%rd38];
	shl.b32 	%r128, %r251, 2;
	add.s32 	%r33, %r104, %r128;
	ld.shared.f32 	%f36, [%r33];
	setp.gt.f32 	%p29, %f36, %f35;
	selp.f32 	%f37, %f35, %f36, %p29;
	add.s64 	%rd39, %rd3, %rd82;
	st.global.f32 	[%rd39], %f37;
	@%p27 bra 	$L__BB0_26;

	setp.eq.s32 	%p30, %r6, 2;
	ld.global.f32 	%f38, [%rd36+4];
	ld.shared.f32 	%f39, [%r32+4];
	setp.gt.f32 	%p31, %f39, %f38;
	selp.f32 	%f40, %f39, %f38, %p31;
	st.global.f32 	[%rd37+4], %f40;
	ld.global.f32 	%f41, [%rd38+4];
	ld.shared.f32 	%f42, [%r33+4];
	setp.gt.f32 	%p32, %f42, %f41;
	selp.f32 	%f43, %f41, %f42, %p32;
	st.global.f32 	[%rd39+4], %f43;
	@%p30 bra 	$L__BB0_26;

	ld.global.f32 	%f44, [%rd36+8];
	ld.shared.f32 	%f45, [%r32+8];
	setp.gt.f32 	%p33, %f45, %f44;
	selp.f32 	%f46, %f45, %f44, %p33;
	st.global.f32 	[%rd37+8], %f46;
	ld.global.f32 	%f47, [%rd38+8];
	ld.shared.f32 	%f48, [%r33+8];
	setp.gt.f32 	%p34, %f48, %f47;
	selp.f32 	%f49, %f47, %f48, %p34;
	st.global.f32 	[%rd39+8], %f49;

$L__BB0_26:
	setp.lt.s32 	%p35, %r94, 1;
	@%p35 bra 	$L__BB0_33;

	mov.u32 	%r252, 0;

$L__BB0_28:
	mov.u32 	%r253, 0;

$L__BB0_29:
	mul.lo.s32 	%r234, %r252, %r93;
	add.s32 	%r131, %r253, %r234;
	mul.wide.s32 	%rd83, %r131, 4;
	add.s64 	%rd84, %rd18, %rd83;
	cvt.s64.s32 	%rd85, %r253;
	add.s64 	%rd40, %rd85, %rd8;
	shl.b64 	%rd86, %rd40, 2;
	add.s64 	%rd87, %rd4, %rd86;
	ld.global.f32 	%f50, [%rd87];
	ld.global.f32 	%f1, [%rd84];
	setp.gt.f32 	%p36, %f1, %f50;
	@%p36 bra 	$L__BB0_32;

	add.s64 	%rd89, %rd3, %rd86;
	ld.global.f32 	%f51, [%rd89];
	setp.lt.f32 	%p37, %f1, %f51;
	add.s32 	%r253, %r253, 1;
	@%p37 bra 	$L__BB0_32;

	setp.lt.s32 	%p38, %r253, %r93;
	@%p38 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_41;

$L__BB0_32:
	add.s32 	%r252, %r252, 1;
	setp.lt.s32 	%p39, %r252, %r94;
	@%p39 bra 	$L__BB0_28;

$L__BB0_33:
	add.s32 	%r220, %r93, -1;
	setp.lt.u32 	%p90, %r220, 3;
	mov.u32 	%r256, 0;
	@%p90 bra 	$L__BB0_36;

	mov.u32 	%r256, 0;
	mov.u32 	%r255, %r7;

$L__BB0_35:
	cvt.s64.s32 	%rd90, %r256;
	add.s64 	%rd91, %rd90, %rd8;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd93, %rd3, %rd92;
	ld.global.f32 	%f52, [%rd93];
	add.s32 	%r134, %r256, %r21;
	mul.wide.s32 	%rd94, %r134, 4;
	add.s64 	%rd95, %rd2, %rd94;
	st.global.f32 	[%rd95], %f52;
	add.s64 	%rd96, %rd4, %rd92;
	ld.global.f32 	%f53, [%rd96];
	add.s64 	%rd97, %rd1, %rd94;
	st.global.f32 	[%rd97], %f53;
	ld.global.f32 	%f54, [%rd93+4];
	st.global.f32 	[%rd95+4], %f54;
	ld.global.f32 	%f55, [%rd96+4];
	st.global.f32 	[%rd97+4], %f55;
	ld.global.f32 	%f56, [%rd93+8];
	st.global.f32 	[%rd95+8], %f56;
	ld.global.f32 	%f57, [%rd96+8];
	st.global.f32 	[%rd97+8], %f57;
	ld.global.f32 	%f58, [%rd93+12];
	st.global.f32 	[%rd95+12], %f58;
	ld.global.f32 	%f59, [%rd96+12];
	st.global.f32 	[%rd97+12], %f59;
	add.s32 	%r256, %r256, 4;
	add.s32 	%r255, %r255, -4;
	setp.ne.s32 	%p41, %r255, 0;
	@%p41 bra 	$L__BB0_35;

$L__BB0_36:
	setp.eq.s32 	%p91, %r6, 0;
	@%p91 bra 	$L__BB0_40;

	setp.eq.s32 	%p43, %r6, 1;
	cvt.s64.s32 	%rd98, %r256;
	add.s64 	%rd99, %rd98, %rd8;
	shl.b64 	%rd100, %rd99, 2;
	add.s64 	%rd41, %rd3, %rd100;
	ld.global.f32 	%f60, [%rd41];
	add.s32 	%r135, %r256, %r21;
	mul.wide.s32 	%rd101, %r135, 4;
	add.s64 	%rd42, %rd2, %rd101;
	st.global.f32 	[%rd42], %f60;
	add.s64 	%rd43, %rd4, %rd100;
	ld.global.f32 	%f61, [%rd43];
	add.s64 	%rd44, %rd1, %rd101;
	st.global.f32 	[%rd44], %f61;
	@%p43 bra 	$L__BB0_40;

	setp.eq.s32 	%p44, %r6, 2;
	ld.global.f32 	%f62, [%rd41+4];
	st.global.f32 	[%rd42+4], %f62;
	ld.global.f32 	%f63, [%rd43+4];
	st.global.f32 	[%rd44+4], %f63;
	@%p44 bra 	$L__BB0_40;

	ld.global.f32 	%f64, [%rd41+8];
	st.global.f32 	[%rd42+8], %f64;
	ld.global.f32 	%f65, [%rd43+8];
	st.global.f32 	[%rd44+8], %f65;

$L__BB0_40:
	cvt.s64.s32 	%rd168, %r246;
	shl.b64 	%rd167, %rd23, 2;
	add.s64 	%rd166, %rd5, %rd167;
	atom.global.min.s32 	%r136, [%rd166], -1;
	shl.b64 	%rd102, %rd168, 2;
	add.s64 	%rd103, %rd6, %rd102;
	mov.u32 	%r137, 1;
	st.global.u32 	[%rd103], %r137;

$L__BB0_41:
	add.s32 	%r246, %r246, %r96;
	setp.lt.s32 	%p45, %r246, %r95;
	@%p45 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_42;

$L__BB0_11:
	mov.u32 	%r245, %r3;

$L__BB0_12:
	cvt.u32.u64 	%r115, %rd23;
	setp.eq.s32 	%p9, %r245, %r115;
	@%p9 bra 	$L__BB0_15;

	setp.gt.s32 	%p10, %r94, 0;
	cvt.s64.s32 	%rd25, %r245;
	mul.wide.s32 	%rd71, %r245, 4;
	add.s64 	%rd72, %rd5, %rd71;
	ld.global.u32 	%r116, [%rd72];
	setp.eq.s32 	%p11, %r116, -1;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	$L__BB0_15;

	shl.b64 	%rd170, %rd23, 2;
	add.s64 	%rd169, %rd5, %rd170;
	atom.global.min.s32 	%r117, [%rd169], -1;
	shl.b64 	%rd73, %rd25, 2;
	add.s64 	%rd74, %rd6, %rd73;
	mov.u32 	%r118, 1;
	st.global.u32 	[%rd74], %r118;

$L__BB0_15:
	add.s32 	%r245, %r245, %r96;
	setp.lt.s32 	%p13, %r245, %r95;
	@%p13 bra 	$L__BB0_12;

$L__BB0_42:
	bar.sync 	0;
	@%p2 bra 	$L__BB0_50;
	bra.uni 	$L__BB0_43;

$L__BB0_50:
	setp.ge.s32 	%p92, %r3, %r95;
	bar.sync 	0;
	@%p92 bra 	$L__BB0_72;

	mov.u32 	%r260, 0;
	mov.u32 	%r261, %r3;

$L__BB0_52:
	not.b32 	%r238, %r243;
	add.s32 	%r237, %r3, %r238;
	mad.lo.s32 	%r55, %r260, %r96, %r237;
	setp.le.s32 	%p53, %r261, %r243;
	@%p53 bra 	$L__BB0_71;

	mul.wide.s32 	%rd121, %r261, 4;
	add.s64 	%rd46, %rd175, %rd121;
	ld.global.u32 	%r56, [%rd46];
	mul.wide.s32 	%rd122, %r56, 4;
	add.s64 	%rd123, %rd6, %rd122;
	ld.global.u32 	%r154, [%rd123];
	setp.eq.s32 	%p54, %r154, 1;
	@%p54 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_54;

$L__BB0_62:
	add.s32 	%r240, %r261, -1;
	setp.le.s32 	%p68, %r240, %r243;
	mov.u32 	%r274, 0;
	@%p68 bra 	$L__BB0_70;

	add.s32 	%r272, %r261, -1;
	and.b32  	%r73, %r55, 3;
	add.s32 	%r184, %r55, -1;
	setp.lt.u32 	%p69, %r184, 3;
	mov.u32 	%r274, 0;
	@%p69 bra 	$L__BB0_66;

	add.s32 	%r272, %r261, -1;
	sub.s32 	%r270, %r55, %r73;
	mov.u32 	%r274, 0;

$L__BB0_65:
	mul.wide.s32 	%rd142, %r272, 4;
	add.s64 	%rd143, %rd175, %rd142;
	ld.global.u32 	%r186, [%rd143];
	mul.wide.s32 	%rd144, %r186, 4;
	add.s64 	%rd145, %rd6, %rd144;
	ld.global.u32 	%r187, [%rd145];
	setp.eq.s32 	%p70, %r187, 1;
	selp.u32 	%r188, 1, 0, %p70;
	add.s32 	%r189, %r274, %r188;
	ld.global.u32 	%r190, [%rd143+-4];
	mul.wide.s32 	%rd146, %r190, 4;
	add.s64 	%rd147, %rd6, %rd146;
	ld.global.u32 	%r191, [%rd147];
	setp.eq.s32 	%p71, %r191, 1;
	selp.u32 	%r192, 1, 0, %p71;
	add.s32 	%r193, %r189, %r192;
	ld.global.u32 	%r194, [%rd143+-8];
	mul.wide.s32 	%rd148, %r194, 4;
	add.s64 	%rd149, %rd6, %rd148;
	ld.global.u32 	%r195, [%rd149];
	setp.eq.s32 	%p72, %r195, 1;
	selp.u32 	%r196, 1, 0, %p72;
	add.s32 	%r197, %r193, %r196;
	ld.global.u32 	%r198, [%rd143+-12];
	mul.wide.s32 	%rd150, %r198, 4;
	add.s64 	%rd151, %rd6, %rd150;
	ld.global.u32 	%r199, [%rd151];
	setp.eq.s32 	%p73, %r199, 1;
	selp.u32 	%r200, 1, 0, %p73;
	add.s32 	%r274, %r197, %r200;
	add.s32 	%r272, %r272, -4;
	add.s32 	%r270, %r270, -4;
	setp.ne.s32 	%p74, %r270, 0;
	@%p74 bra 	$L__BB0_65;

$L__BB0_66:
	setp.eq.s32 	%p75, %r73, 0;
	@%p75 bra 	$L__BB0_70;

	mul.wide.s32 	%rd152, %r272, 4;
	add.s64 	%rd47, %rd175, %rd152;
	ld.global.u32 	%r201, [%rd47];
	mul.wide.s32 	%rd153, %r201, 4;
	add.s64 	%rd154, %rd6, %rd153;
	ld.global.u32 	%r202, [%rd154];
	setp.eq.s32 	%p76, %r202, 1;
	selp.u32 	%r203, 1, 0, %p76;
	add.s32 	%r274, %r274, %r203;
	setp.eq.s32 	%p77, %r73, 1;
	@%p77 bra 	$L__BB0_70;

	ld.global.u32 	%r204, [%rd47+-4];
	mul.wide.s32 	%rd155, %r204, 4;
	add.s64 	%rd156, %rd6, %rd155;
	ld.global.u32 	%r205, [%rd156];
	setp.eq.s32 	%p78, %r205, 1;
	selp.u32 	%r206, 1, 0, %p78;
	add.s32 	%r274, %r274, %r206;
	setp.eq.s32 	%p79, %r73, 2;
	@%p79 bra 	$L__BB0_70;

	ld.global.u32 	%r207, [%rd47+-8];
	mul.wide.s32 	%rd157, %r207, 4;
	add.s64 	%rd158, %rd6, %rd157;
	ld.global.u32 	%r208, [%rd158];
	setp.eq.s32 	%p80, %r208, 1;
	selp.u32 	%r209, 1, 0, %p80;
	add.s32 	%r274, %r274, %r209;

$L__BB0_70:
	not.b32 	%r210, %r274;
	add.s32 	%r211, %r210, %r95;
	mul.wide.s32 	%rd159, %r211, 4;
	add.s64 	%rd160, %rd176, %rd159;
	st.global.u32 	[%rd160], %r56;
	bra.uni 	$L__BB0_71;

$L__BB0_54:
	add.s32 	%r236, %r261, -1;
	add.s32 	%r267, %r243, 1;
	setp.le.s32 	%p55, %r236, %r243;
	@%p55 bra 	$L__BB0_61;

	add.s32 	%r262, %r261, -1;
	add.s32 	%r267, %r243, 1;
	and.b32  	%r58, %r55, 3;
	setp.eq.s32 	%p56, %r58, 0;
	@%p56 bra 	$L__BB0_59;

	add.s32 	%r229, %r243, 1;
	ld.global.u32 	%r156, [%rd46+-4];
	mul.wide.s32 	%rd124, %r156, 4;
	add.s64 	%rd125, %rd6, %rd124;
	ld.global.u32 	%r157, [%rd125];
	setp.eq.s32 	%p57, %r157, 0;
	selp.u32 	%r158, 1, 0, %p57;
	add.s32 	%r267, %r229, %r158;
	add.s32 	%r262, %r261, -2;
	setp.eq.s32 	%p58, %r58, 1;
	@%p58 bra 	$L__BB0_59;

	ld.global.u32 	%r159, [%rd46+-8];
	mul.wide.s32 	%rd126, %r159, 4;
	add.s64 	%rd127, %rd6, %rd126;
	ld.global.u32 	%r160, [%rd127];
	setp.eq.s32 	%p59, %r160, 0;
	selp.u32 	%r161, 1, 0, %p59;
	add.s32 	%r267, %r267, %r161;
	add.s32 	%r262, %r261, -3;
	setp.eq.s32 	%p60, %r58, 2;
	@%p60 bra 	$L__BB0_59;

	ld.global.u32 	%r162, [%rd46+-12];
	mul.wide.s32 	%rd128, %r162, 4;
	add.s64 	%rd129, %rd6, %rd128;
	ld.global.u32 	%r163, [%rd129];
	setp.eq.s32 	%p61, %r163, 0;
	selp.u32 	%r164, 1, 0, %p61;
	add.s32 	%r267, %r267, %r164;
	add.s32 	%r262, %r261, -4;

$L__BB0_59:
	add.s32 	%r165, %r55, -1;
	setp.lt.u32 	%p62, %r165, 3;
	@%p62 bra 	$L__BB0_61;

$L__BB0_60:
	mul.wide.s32 	%rd130, %r262, 4;
	add.s64 	%rd131, %rd175, %rd130;
	ld.global.u32 	%r166, [%rd131];
	mul.wide.s32 	%rd132, %r166, 4;
	add.s64 	%rd133, %rd6, %rd132;
	ld.global.u32 	%r167, [%rd133];
	setp.eq.s32 	%p63, %r167, 0;
	selp.u32 	%r168, 1, 0, %p63;
	add.s32 	%r169, %r267, %r168;
	ld.global.u32 	%r170, [%rd131+-4];
	mul.wide.s32 	%rd134, %r170, 4;
	add.s64 	%rd135, %rd6, %rd134;
	ld.global.u32 	%r171, [%rd135];
	setp.eq.s32 	%p64, %r171, 0;
	selp.u32 	%r172, 1, 0, %p64;
	add.s32 	%r173, %r169, %r172;
	ld.global.u32 	%r174, [%rd131+-8];
	mul.wide.s32 	%rd136, %r174, 4;
	add.s64 	%rd137, %rd6, %rd136;
	ld.global.u32 	%r175, [%rd137];
	setp.eq.s32 	%p65, %r175, 0;
	selp.u32 	%r176, 1, 0, %p65;
	add.s32 	%r177, %r173, %r176;
	ld.global.u32 	%r178, [%rd131+-12];
	mul.wide.s32 	%rd138, %r178, 4;
	add.s64 	%rd139, %rd6, %rd138;
	ld.global.u32 	%r179, [%rd139];
	setp.eq.s32 	%p66, %r179, 0;
	selp.u32 	%r180, 1, 0, %p66;
	add.s32 	%r267, %r177, %r180;
	add.s32 	%r262, %r262, -4;
	setp.gt.s32 	%p67, %r262, %r243;
	@%p67 bra 	$L__BB0_60;

$L__BB0_61:
	mul.wide.s32 	%rd140, %r267, 4;
	add.s64 	%rd141, %rd176, %rd140;
	st.global.u32 	[%rd141], %r56;

$L__BB0_71:
	add.s32 	%r261, %r261, %r96;
	setp.lt.s32 	%p81, %r261, %r95;
	add.s32 	%r260, %r260, 1;
	@%p81 bra 	$L__BB0_52;

$L__BB0_72:
	@%p2 bra 	$L__BB0_74;

	atom.global.exch.b32 	%r212, [%rd7], 0;

$L__BB0_74:
	setp.ge.s32 	%p93, %r3, %r95;
	bar.sync 	0;
	@%p93 bra 	$L__BB0_81;

	setp.eq.s32 	%p84, %r8, 0;
	mov.u32 	%r275, %r3;
	@%p84 bra 	$L__BB0_79;

	add.s32 	%r275, %r3, %r96;
	setp.eq.s32 	%p85, %r8, 1;
	mov.u32 	%r213, 0;
	st.global.u32 	[%rd11], %r213;
	@%p85 bra 	$L__BB0_79;

	add.s32 	%r226, %r3, %r96;
	add.s32 	%r275, %r226, %r96;
	setp.eq.s32 	%p86, %r8, 2;
	st.global.u32 	[%rd12], %r213;
	@%p86 bra 	$L__BB0_79;

	mov.u32 	%r215, 0;
	st.global.u32 	[%rd13], %r215;
	mov.u32 	%r275, %r11;

$L__BB0_79:
	setp.lt.u32 	%p87, %r5, 3;
	@%p87 bra 	$L__BB0_81;

$L__BB0_80:
	mul.wide.s32 	%rd161, %r275, 4;
	add.s64 	%rd162, %rd6, %rd161;
	mov.u32 	%r216, 0;
	st.global.u32 	[%rd162], %r216;
	add.s64 	%rd163, %rd162, %rd16;
	st.global.u32 	[%rd163], %r216;
	add.s32 	%r217, %r275, %r96;
	add.s32 	%r218, %r217, %r96;
	add.s64 	%rd164, %rd163, %rd16;
	st.global.u32 	[%rd164], %r216;
	add.s32 	%r219, %r218, %r96;
	add.s64 	%rd165, %rd164, %rd16;
	st.global.u32 	[%rd165], %r216;
	add.s32 	%r275, %r219, %r96;
	setp.lt.s32 	%p88, %r275, %r95;
	@%p88 bra 	$L__BB0_80;

$L__BB0_81:
	add.s32 	%r243, %r243, 1;
	setp.lt.s32 	%p89, %r243, %r95;
	@%p89 bra 	$L__BB0_2;

$L__BB0_82:
	ret;

}

