* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Aug 2 2023 08:20:03

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       BG121

Design statistics:
------------------
    FFs:                  68
    LUTs:                 154
    RAMs:                 0
    IOBs:                 12
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 154/3520
        Combinational Logic Cells: 86       out of   3520      2.44318%
        Sequential Logic Cells:    68       out of   3520      1.93182%
        Logic Tiles:               31       out of   440       7.04545%
    Registers: 
        Logic Registers:           68       out of   3520      1.93182%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                10       out of   93        10.7527%
        Output Pins:               2        out of   93        2.15054%
        InOut Pins:                0        out of   93        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 12       out of   26        46.1538%
    Bank 1: 0        out of   21        0%
    Bank 0: 0        out of   23        0%
    Bank 2: 0        out of   23        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name    
    ----------  ---------  -----------  -------  -------  -----------    -----------    
    C1          Input      SB_LVCMOS    No       3        Simple Input   en_rowpack     
    C3          Input      SB_LVCMOS    No       3        Simple Input   divide_enable  
    E1          Input      SB_LVCMOS    No       3        Simple Input   constant_v     
    E3          Input      SB_LVCMOS    No       3        Simple Input   en_internals   
    F3          Input      SB_LVCMOS    No       3        Simple Input   laser_pulse    
    G1          Input      SB_LVCMOS    No       3        Simple Input   sr_clk         
    G3          Input      SB_LVCMOS    No       3        Simple Input   sr_reset       
    H1          Input      SB_LVCMOS    No       3        Simple Input   sr_sel_row     
    J2          Input      SB_LVCMOS    No       3        Simple Input   sr_sel_div     
    K1          Input      SB_LVCMOS    No       3        Simple Input   sr_data        

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name    
    ----------  ---------  -----------  -------  -------  -----------    -----------    
    B2          Output     SB_LVCMOS    No       3        Simple Output  row_completed  
    G2          Output     SB_LVCMOS    No       3        Simple Output  divided_pulse  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name    
    -------------  -------  ---------  ------  -----------    
    4              3        IO         19      laser_pulse_c  
    1              3        IO         32      sr_clk_c       
