{:input (genetic.mutation/change-names-remove-clause 1141188948 (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_8_11_13, wire1_8_9_13, wire2_9_11_14, wire3_15, wire4_16);\n  wire \\:missing_edge ;\n  input wire0_8_11_13;\n  wire wire0_8_11_13;\n  wire wire10_12;\n  wire wire11_12;\n  wire wire12_15;\n  wire wire13_14;\n  wire wire14_16;\n  input wire1_8_9_13;\n  wire wire1_8_9_13;\n  input wire2_9_11_14;\n  wire wire2_9_11_14;\n  output wire3_15;\n  wire wire3_15;\n  output wire4_16;\n  wire wire4_16;\n  wire wire5;\n  wire wire6;\n  wire wire7;\n  wire wire8_10;\n  wire wire9_10;\n  assign wire8_10 = 4'h8 >> { wire1_8_9_13, wire0_8_11_13 };\n  assign wire9_10 = 4'h8 >> { wire2_9_11_14, wire1_8_9_13 };\n  assign wire10_12 = 4'he >> { wire9_10, wire8_10 };\n  assign wire11_12 = 4'hx >> { wire0_8_11_13, wire2_9_11_14 };\n  assign wire12_15 = 4'he >> { wire11_12, wire10_12 };\n  assign wire13_14 = 4'h6 >> { wire1_8_9_13, wire0_8_11_13 };\n  assign wire14_16 = 4'h6 >> { wire2_9_11_14, wire13_14 };\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_16 = wire14_16;\n  assign wire3_15 = wire12_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/A69512BD.v:3.1-38.10\" *)\nmodule postsynth(wire0_8_11_13, wire1_8_9_13, wire2_9_11_14, wire3_15, wire4_16);\n  wire _0_;\n  wire _1_;\n  wire _2_;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:5.9-5.22\" *)\n  input wire0_8_11_13;\n  wire wire0_8_11_13;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:8.8-8.17\" *)\n  wire wire11_12;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:9.8-9.17\" *)\n  wire wire12_15;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:11.8-11.17\" *)\n  wire wire14_16;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:12.9-12.21\" *)\n  input wire1_8_9_13;\n  wire wire1_8_9_13;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:14.9-14.22\" *)\n  input wire2_9_11_14;\n  wire wire2_9_11_14;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:16.10-16.18\" *)\n  output wire3_15;\n  wire wire3_15;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:18.10-18.18\" *)\n  output wire4_16;\n  wire wire4_16;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:20.8-20.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:21.8-21.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount6020635C/A69512BD.v:22.8-22.13\" *)\n  wire wire7;\n  assign _0_ = wire2_9_11_14 & wire1_8_9_13;\n  assign _1_ = wire1_8_9_13 & wire0_8_11_13;\n  assign wire3_15 = _1_ | _0_;\n  assign _2_ = wire1_8_9_13 ^ wire0_8_11_13;\n  assign wire4_16 = _2_ ^ wire2_9_11_14;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_12 = 1'hx;\n  assign wire12_15 = wire3_15;\n  assign wire14_16 = wire4_16;\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 12:51:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q/src/top.v'.\nSBY 12:51:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] Copy '/tmp/fuzzmount6020635C/A69512BD.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q/src/A69512BD.v'.\nSBY 12:51:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] Copy '/tmp/fuzzmount6020635C/A69512BD.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q/src/A69512BD.post.v'.\nSBY 12:51:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] engine_0: abc pdr\nSBY 12:51:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:51:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] base: /tmp/fuzzmount6020635C/top.v:11: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:51:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:51:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] base: finished (returncode=0)\nSBY 12:51:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:51:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] aig: finished (returncode=0)\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] engine_0: Warning: The network has no constraints.\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] engine_0: finished (returncode=0)\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] engine_0: Status returned by engine: FAIL\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q'.\nSBY 12:51:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq05zyd8q] DONE (FAIL, rc=2)\n", :err ""}}}