<?xml version="1.0" encoding="utf-8"?>
<search>
  <entry>
    <title>Matlab å‡½æ•°ç”¨æ³•</title>
    <url>/2020/12/17/mod()%E5%87%BD%E6%95%B0%E7%9A%84%E7%94%A8%E6%B3%95/</url>
    <content><![CDATA[<p>æ˜¨å¤©åœ¨å­¦ä¹ Matlabçš„æ•°å­¦å‡½æ•°æ—¶ï¼Œæ•™ç¨‹ä¸­æåˆ°å–æ¨¡ï¼ˆmodï¼‰ä¸å–ä½™ï¼ˆremï¼‰æ˜¯ä¸åŒçš„ï¼Œä»Šå¤©åœ¨ç½‘ä¸Šå…·ä½“æŸ¥äº†ä¸€ä¸‹ï¼š</p>
<p>é€šå¸¸å–æ¨¡è¿ç®—ä¹Ÿå«å–ä½™è¿ç®—ï¼Œå®ƒä»¬è¿”å›ç»“æœéƒ½æ˜¯ä½™æ•°.remå’Œmodå”¯ä¸€çš„åŒºåˆ«åœ¨äº:<br>    å½“xå’Œyçš„æ­£è´Ÿå·ä¸€æ ·çš„æ—¶å€™ï¼Œä¸¤ä¸ªå‡½æ•°ç»“æœæ˜¯ç­‰åŒçš„ï¼›å½“xå’Œyçš„ç¬¦å·ä¸åŒæ—¶ï¼Œremå‡½æ•°ç»“æœçš„ç¬¦å·å’Œxçš„ä¸€æ ·ï¼Œè€Œmodå’Œyä¸€æ ·ã€‚<br>    è¿™æ˜¯ç”±äºè¿™ä¸¤ä¸ªå‡½æ•°çš„ç”Ÿæˆæœºåˆ¶ä¸åŒï¼Œremå‡½æ•°é‡‡ç”¨fixå‡½æ•°ï¼Œè€Œmodå‡½æ•°é‡‡ç”¨äº†floorå‡½æ•°ï¼ˆè¿™ä¸¤ä¸ªå‡½æ•°æ˜¯ç”¨æ¥å–æ•´çš„ï¼Œfixå‡½æ•°å‘0æ–¹å‘èˆå…¥ï¼Œfloorå‡½æ•°å‘æ— ç©·å°æ–¹å‘èˆå…¥ï¼‰ã€‚<br>    remï¼ˆxï¼Œyï¼‰å‘½ä»¤è¿”å›çš„æ˜¯x-n.*yï¼Œå¦‚æœyä¸ç­‰äº0ï¼Œå…¶ä¸­çš„n = fix(x./y)ï¼Œè€Œmod(x,y)è¿”å›çš„æ˜¯x-n.*yï¼Œå½“yä¸ç­‰äº0æ—¶ï¼Œn=floor(x./y)</p>
<p>ä¸¤ä¸ªå¼‚å·æ•´æ•°å–æ¨¡å–å€¼è§„å¾‹ ï¼ˆå½“æ˜¯å°æ•°æ—¶ä¹Ÿæ˜¯è¿™ä¸ªè¿ç®—è§„å¾‹ï¼Œè¿™ä¸€ç‚¹å¥½åƒä¸Cè¯­è¨€çš„ä¸å¤ªä¸€æ ·ï¼‰</p>
<p>å…ˆå°†ä¸¤ä¸ªæ•´æ•°çœ‹ä½œæ˜¯æ­£æ•°ï¼Œå†ä½œé™¤æ³•è¿ç®—<br>â‘ èƒ½æ•´é™¤æ—¶ï¼Œå…¶å€¼ä¸º0<br>â‘¡ä¸èƒ½æ•´é™¤æ—¶ï¼Œå…¶å€¼=é™¤æ•°Ã—(æ•´å•†+1)-è¢«é™¤æ•°</p>
<p>ä¾‹ï¼šmod(36,-10)=-4<br>å³ï¼š36é™¤ä»¥10çš„æ•´æ•°å•†ä¸º3ï¼ŒåŠ 1åä¸º4ï¼›å…¶ä¸é™¤æ•°ä¹‹ç§¯ä¸º40ï¼›å†ä¸è¢«æ•°ä¹‹å·®ä¸ºï¼ˆ40-36=4ï¼‰ï¼›å–é™¤æ•°çš„ç¬¦å·ã€‚æ‰€ä»¥å€¼ä¸º-4ã€‚<br>ä¾‹ï¼šmod(9,1.2)=0.6; </p>
<p>ä¾‹ï¼š</p>
<blockquote>
<blockquote>
<p>mod(5,2)<br>ans =1                   %â€œé™¤æ•°â€æ˜¯æ­£ï¼Œâ€œä½™æ•°â€å°±æ˜¯æ­£<br>mod(-5,2)<br>ans =1<br>mod(5,-2)<br>ans =-1                  %â€œé™¤æ•°â€æ˜¯è´Ÿï¼Œâ€œä½™æ•°â€˜å°±æ˜¯è´Ÿ<br>mod(-5,-2)<br>ans =-1                  %ç”¨remæ—¶ï¼Œä¸ç®¡â€œé™¤æ•°â€æ˜¯æ­£æ˜¯è´Ÿï¼Œâ€œä½™æ•°â€çš„ç¬¦å·ä¸â€œè¢«é™¤æ•°â€çš„ç¬¦å·ç›¸åŒ<br>rem(5,2)<br>ans =1                   %â€œè¢«é™¤æ•°â€æ˜¯æ­£ï¼Œâ€œä½™æ•°â€å°±æ˜¯æ­£<br>rem(5,-2);<br>ans =1<br>rem(-5,2)<br>ans =-1                 %â€œè¢«é™¤æ•°â€æ˜¯è´Ÿï¼Œâ€œä½™æ•°â€å°±æ˜¯è´Ÿ<br>rem(-5,-2)<br>ans =-1</p>
</blockquote>
</blockquote>
<p>æ…¢æ…¢ä½“ä¼šï¼Œä¸¤è€…ç¡®å®ä¸ä¸€æ ·</p>
]]></content>
      <categories>
        <category>æŠ€æœ¯</category>
      </categories>
      <tags>
        <tag>æ•™ç¨‹</tag>
      </tags>
  </entry>
  <entry>
    <title>Windowså¹³å°ä¸‹åŸºäºHexoæ­å»ºçš„ä¸ªäººåšå®¢</title>
    <url>/2020/12/02/%E5%9F%BA%E4%BA%8EHexo%E7%9A%84%E4%B8%AA%E4%BA%BA%E5%8D%9A%E5%AE%A2%E5%B9%B3%E5%8F%B0/</url>
    <content><![CDATA[<h1 id="1-å·¥å…·"><a href="#1-å·¥å…·" class="headerlink" title="1.å·¥å…·"></a>1.å·¥å…·</h1><ul>
<li><p>1.1 <a href="https://nodejs.org/en/">node.js</a></p>
</li>
<li><p>1.2 <a href="https://git-scm.com/">git</a></p>
</li>
<li><p>1.3 npm(åŒ…å«åœ¨node.jsä¸­)</p>
</li>
</ul>
<hr>
<h1 id="2-å®‰è£…"><a href="#2-å®‰è£…" class="headerlink" title="2.å®‰è£…"></a>2.å®‰è£…</h1><ul>
<li><p>2.1 node.jsçš„å®‰è£…é…ç½®</p>
<ul>
<li>æ— è„‘ä¸‹ä¸€æ­¥å³å¯</li>
</ul>
</li>
<li><p>2.2 gitçš„å®‰è£…é…ç½®</p>
<ul>
<li><p>æ— è„‘ä¸‹ä¸€æ­¥å®‰è£…ä¹‹åï¼Œæ¡Œé¢å³é”®Git Bash</p>
</li>
<li><p><code>git config --global (user.name)</code> (githubçš„ç”¨æˆ·åç§°)</p>
</li>
<li><p><code>git config --global (user.email)</code>ï¼ˆgithubçš„æ³¨å†Œé‚®ç®±ï¼‰</p>
</li>
<li><p>ç”Ÿæˆsshå¯†é’¥æ–‡ä»¶Â·Â·Â·Â·Â·Â·</p>
</li>
<li><p>å…·ä½“å‚è€ƒï¼š<a href="https://zhuanlan.zhihu.com/p/26625249">https://zhuanlan.zhihu.com/p/26625249</a></p>
</li>
<li><p>ä½œç”¨ï¼š<strong>ä¿è¯åæœŸå°†ç«™ç‚¹æ¨åˆ°githubæ—¶ä¸éœ€è¦å¤šæ¬¡é‡å¤è¾“å…¥è´¦å·å¯†ç </strong></p>
</li>
</ul>
</li>
<li><p>2.3 å®‰è£…Hexo</p>
<ul>
<li><p>ç”¨ç®¡ç†å‘˜èº«ä»½æ‰“å¼€å‘½ä»¤è¡Œï¼Œè¾“å…¥<code>node -v</code>å¯æŸ¥çœ‹å½“å‰å®‰è£…node.jsçš„ç‰ˆæœ¬å·</p>
</li>
<li><p>è¾“å…¥<code>npm -v</code>å¯æŸ¥çœ‹å½“å‰å®‰è£…npmçš„ç‰ˆæœ¬å·</p>
</li>
</ul>
</li>
</ul>
<ul>
<li><p>2.3.1 npm ç›´æ¥å®‰è£…Hexoæ¡†æ¶</p>
<ul>
<li><p><code>npm install -g hexo-cli</code></p>
</li>
<li><p>-g ä¸ºå…¨å±€å®‰è£…</p>
</li>
<li><p>è¿™ä¸ªå®‰è£…è¿‡ç¨‹ä¼šç›¸å¯¹è¾ƒé•¿ï¼Œéœ€è¦è€å¿ƒç­‰å¾…</p>
</li>
</ul>
</li>
<li><p>2.3.2 åˆ©ç”¨npm å®‰è£…cnpm é—´æ¥å®‰è£…hexoæ¡†æ¶</p>
<ul>
<li><p><code>npm install -g cnpm --registry=http://registry.npm.taobao.org</code></p>
</li>
<li><p>â€“registry ä¸ºé•œåƒæº</p>
</li>
<li><p>å®‰è£…æ·˜å®çš„é•œåƒæºï¼Œæ³¨æ„éœ€è¦ç®¡ç†å‘˜æƒé™</p>
</li>
<li><p>å¯ä»¥æ•²å‡»<code>cnpm</code> &amp; <code>cnpm -v</code> æŸ¥çœ‹æ˜¯å¦å®‰è£…æˆåŠŸ</p>
</li>
<li><p>åˆ©ç”¨ <code>cnpm install -g hexo-cli</code>å®‰è£…<code>hexo</code>æ¡†æ¶ </p>
</li>
<li><p>åˆ©ç”¨ <code>hexo-v</code> å¯ä»¥æŸ¥çœ‹æ˜¯å¦å®‰è£…æˆåŠŸ</p>
</li>
</ul>
</li>
<li><p>2.4 åˆ©ç”¨Hexoæ­£å¼æ­å»ºåšå®¢æ¡†æ¶</p>
<ul>
<li><p><code>md blog</code>åˆ›å»ºæ–°çš„æ–‡ä»¶å¤¹ï¼Œä¹‹åçš„blogå…¨éƒ¨æ”¾åœ¨æ­¤å¤„</p>
</li>
<li><p><code>cd blog</code>è¿›å…¥åˆ›å»ºå¥½çš„æ–‡ä»¶å¤¹</p>
</li>
<li><p><code>hexo_init</code>åˆå§‹åŒ–hexoåšå®¢ï¼Œæ³¨æ„ä½¿ç”¨ç®¡ç†å‘˜å‘½ä»¤ï¼Œéœ€è¦ä¸€ç‚¹æ—¶é—´</p>
</li>
<li><p>å¯ä»¥åœ¨blogæ–‡ä»¶å¤¹ä¸­æŸ¥çœ‹ç”Ÿæˆçš„æ–‡ä»¶</p>
</li>
<li><p><code>hexo s</code> å¯åŠ¨åšå®¢ï¼ˆåœ¨æœ¬åœ°4000ç”Ÿæˆï¼‰</p>
</li>
<li><p><code>ctrl + C</code> å¯ä»¥ç»ˆæ­¢æœ¬åœ°é¢„è§ˆ</p>
</li>
<li><p><code>hexo n &quot;new paper&quot;</code> å¯ä»¥æ–°å»ºä¸€ä¸ªæ–°çš„ <code>md</code>æ–‡ä»¶ï¼Œç”¨æ¥å†™åšå®¢æ–‡ç« </p>
</li>
<li><p><code>hexo g</code> ç”Ÿæˆæ–°çš„åšå®¢ </p>
</li>
<li><p><code>hexo s</code> å¯åŠ¨åšå®¢</p>
</li>
<li><p><code>hexo s</code>æœ¬åœ°å¯åŠ¨ä½¿ç”¨ï¼Œç”¨ä½œæµ‹è¯•ä½¿ç”¨</p>
</li>
</ul>
</li>
<li><p>2.5 æŠŠåšå®¢éƒ¨ç½²åˆ°GitHubä¸Š</p>
<ul>
<li><p>æ‰“å¼€ä¸ªäººçš„<code>GitHub</code>,<code>Create a new repository</code>æ³¨æ„ä»“åº“åç§°å¿…é¡»ä¸º</p>
</li>
<li><p><code>user&#39;s name.github.io</code> <code>user&#39;s</code>ä¸ºä¸ªäººGitHubä¸Šçš„ç”¨æˆ·åç§°</p>
</li>
<li><p>åœ¨<code>blog</code>ç›®å½•ä¸‹å®‰è£…<code>git</code>çš„éƒ¨ç½²æ’ä»¶</p>
</li>
<li><p>å‘½ä»¤:<code>cnpm install --save hexo-deployer-git</code></p>
</li>
<li><p>é…ç½® <code>blog</code>ç›®å½•ä¸‹<code>_config.yml</code>æ–‡ä»¶</p>
</li>
<li><p>åœ¨<code>_config.yml</code>æ–‡ä»¶ä¸‹æ‰¾åˆ° <code>deploy</code>è·¯å¾„ï¼Œä¿®æ”¹å¦‚ä¸‹</p>
</li>
<li><p><code>deploy:</code></p>
</li>
<li><p><code>type: &#39;git&#39;</code></p>
</li>
<li><p><code>repo: https://github.com/user&#39;s Https&#39;s address</code>  userâ€™s Httpsâ€™s address å¡«å†™ä¹‹å‰åˆ›å»ºçš„åº“çš„httpsåœ°å€</p>
</li>
<li><p><code>branch: master</code></p>
</li>
<li><p>éƒ¨ç½²åˆ°è¿œç«¯ï¼Œæ³¨æ„åé¢å¿…é¡»æ·»åŠ ç©ºæ ¼</p>
</li>
<li><p><code>hexo d</code>å‘½ä»¤</p>
</li>
<li><p>é¦–æ¬¡éƒ¨ç½²éœ€è¦è¾“å…¥ä¸ªäººGitHubè´¦å·å’Œå¯†ç </p>
</li>
<li><p>å¦‚æœä¸Šä¸€æ­¥éƒ¨ç½²å¥½ <code>git</code>å‘½ä»¤ï¼Œä¸‹æ¬¡ä¸éœ€è¦é‡æ–°è¾“å‡ºè´¦å·å’Œå¯†ç </p>
</li>
</ul>
</li>
</ul>
<hr>
<h1 id="3-éƒ¨ç½²åˆ°ä¸ªäººåŸŸå"><a href="#3-éƒ¨ç½²åˆ°ä¸ªäººåŸŸå" class="headerlink" title="3.éƒ¨ç½²åˆ°ä¸ªäººåŸŸå"></a>3.éƒ¨ç½²åˆ°ä¸ªäººåŸŸå</h1><ul>
<li><p>3.1 è´­ä¹°åŸŸå</p>
<ul>
<li>å›½å†…è´­ä¹°ä¸»è¦æ˜¯é€šè¿‡ <strong><a href="https://account.aliyun.com/">é˜¿é‡Œäº‘</a></strong> å’Œ <strong><a href="https://dnspod.cloud.tencent.com/">è…¾è®¯äº‘</a></strong> ï¼Œè¿™é‡Œé€šè¿‡ <strong><a href="https://account.aliyun.com/">é˜¿é‡Œäº‘</a></strong> ä½œä¸ºæ¼”ç¤º</li>
</ul>
</li>
<li><p>3.2 è§£æåŸŸå</p>
<ul>
<li><p>è´­ä¹°åŸŸåä¹‹å,ç‚¹å‡»å¯¹åº”åŸŸåçš„ <strong>è§£æ</strong>ï¼Œ <strong>æ·»åŠ è§£æ</strong></p>
</li>
<li><p>è®°å½•ç±»å‹é€‰æ‹© <strong>CNAME</strong>  è®°å½•å€¼æ”¹ä¸º <strong>mrduan-96.github.io</strong> ä¸ºåˆ›å»ºçš„githubçš„åº“åç§°  ä¸»æœºè®°å½•ä¸º <strong>www</strong> å…¶ä»–é€‰æ‹©ä¸ºé»˜è®¤å³å¯</p>
</li>
<li><p>è®°å½•ç±»å‹é€‰æ‹© <strong>CNAME</strong> è®°å½•å€¼æ”¹ä¸º <strong>mrduan-96.github.io</strong>  ä¸ºåˆ›å»ºçš„githubçš„åº“åç§°  ä¸»æœºè®°å½•ä¸º <strong>@</strong> å…¶ä»–é€‰æ‹©ä¸ºé»˜è®¤å³å¯</p>
</li>
</ul>
</li>
<li><p>3.3 åˆ›å»º <strong>CNAME</strong> æ–‡ä»¶</p>
<ul>
<li><p>åœ¨æœ¬åœ°åšå®¢ç›®å½•ä¸‹çš„ <code>source</code> æ–‡ä»¶å¤¹ä¸­ï¼Œæ–°å»ºä¸€ä¸ªåä¸º <code>CNAME</code> çš„æ–‡ä»¶ï¼Œæ³¨æ„è¿™ä¸ªæ–‡ä»¶ä¸å¸¦ <code>ä»»ä½•åç¼€å</code></p>
</li>
<li><p>æ‰“å¼€<code>CNAME</code> çš„æ–‡ä»¶ï¼Œåœ¨é‡Œé¢æ·»åŠ è‡ªå·±è´­ä¹°çš„åŸŸåï¼Œæ³¨æ„æ·»åŠ çš„åŸŸåä¸å¸¦ <code>http://</code> ä¹Ÿä¸å¸¦ <code>www</code> </p>
</li>
<li><p>ä¿å­˜æ–‡ä»¶ï¼Œå†æ¬¡æ¨åˆ°ç½‘ç«™å³å¯</p>
</li>
</ul>
</li>
</ul>
<hr>
<h1 id="4-ä¸»é¢˜å’Œæ€»ç»“"><a href="#4-ä¸»é¢˜å’Œæ€»ç»“" class="headerlink" title="4.ä¸»é¢˜å’Œæ€»ç»“"></a>4.ä¸»é¢˜å’Œæ€»ç»“</h1><ul>
<li><p>4.1 ä¸»é¢˜</p>
<ul>
<li><p><code>_config.yml</code> æ–‡ä»¶å†… <code>theme</code>ä¸‹å¯æ›´æ¢ä¸ºå…¶ä»–ä½äº <code>themes</code> æ–‡ä»¶å¤¹ç›®å½•ä¸‹çš„å…¶ä»–ä¸»é¢˜</p>
</li>
<li><p>åªéœ€è¦æ›´æ¢ä¸»é¢˜åç§°å³å¯</p>
</li>
</ul>
</li>
<li><p>4.2 æ€»ç»“</p>
<ul>
<li><p><code>npm install -g hexo-cli</code>    å®‰è£…hexoæ¡†æ¶</p>
</li>
<li><p><code>hexo init</code>                 åˆå§‹åŒ–åšå®¢</p>
</li>
<li><p><code>hexo n &quot;æˆ‘çš„åšå®¢&quot;</code>              æ–°å»ºåšå®¢æ–‡æœ¬</p>
</li>
<li><p><code>hexo s</code>                    å¯åŠ¨åšå®¢</p>
</li>
<li><p><code>hexo g</code>                    ç”Ÿæˆåšå®¢</p>
</li>
<li><p><code>hexo d</code>                    éƒ¨ç½²åˆ°è¿œç«¯</p>
</li>
<li><p><code>hexo clean</code>                æ¸…ç†ç¼“å­˜</p>
</li>
<li><p><code>hexo server </code>                #Hexoä¼šç›‘è§†æ–‡ä»¶å˜åŠ¨å¹¶è‡ªåŠ¨æ›´æ–°ï¼Œæ— é¡»é‡å¯æœåŠ¡å™¨</p>
</li>
<li><p><code>hexo server -s </code>            #é™æ€æ¨¡å¼</p>
</li>
<li><p><code>hexo server -p 5000 </code>        #æ›´æ”¹ç«¯å£</p>
</li>
<li><p><code>hexo server -i 192.168.1.1</code>#è‡ªå®šä¹‰ IP</p>
</li>
<li><p><code>git clone https://github.com/litten/hexo-theme-yilia.git themes/yilia</code>  #ä¸‹è½½yiliaä¸»é¢˜åˆ°æœ¬åœ°</p>
</li>
</ul>
</li>
</ul>
<hr>
<h1 id="å‚è€ƒæ–‡çŒ®"><a href="#å‚è€ƒæ–‡çŒ®" class="headerlink" title="å‚è€ƒæ–‡çŒ®"></a>å‚è€ƒæ–‡çŒ®</h1><p>Codesheep: <a href="https://www.bilibili.com/video/BV1Yb411a7ty?t=2">https://www.bilibili.com/video/BV1Yb411a7ty?t=2</a></p>
<p>Zhihu: <a href="https://zhuanlan.zhihu.com/p/26625249">https://zhuanlan.zhihu.com/p/26625249</a></p>
<p><a href="https://juejin.cn/post/6844903688960475144">https://juejin.cn/post/6844903688960475144</a></p>
<hr>
]]></content>
      <categories>
        <category>æŠ€æœ¯</category>
      </categories>
      <tags>
        <tag>æ•™ç¨‹</tag>
      </tags>
  </entry>
  <entry>
    <title></title>
    <url>/2022/11/26/hexo/HDL%20Bits%E5%88%B7%E9%A2%98%E6%80%BB%E7%BB%93%2067f40aed7eee45eba03b4205751421ea/</url>
    <content><![CDATA[<h1 id="HDL-Bitsåˆ·é¢˜æ€»ç»“"><a href="#HDL-Bitsåˆ·é¢˜æ€»ç»“" class="headerlink" title="HDL Bitsåˆ·é¢˜æ€»ç»“"></a>HDL Bitsåˆ·é¢˜æ€»ç»“</h1><aside>
ğŸ“‰ æ­¤æ–‡ç« è®°å½•è‡ªå·±åœ¨HDL Bitsåˆ·é¢˜çš„ç»éªŒï¼Œæ–¹ä¾¿ä¹‹åè¿›è¡Œå›å¿†å’Œæ€»ç»“

</aside>

<ul>
<li><p>00_Verilog Language</p>
<ul>
<li><p>Basic</p>
<ul>
<li><p>NOR gate æˆ–éé—¨</p>
  <aside>
  ğŸ“‰ ä¸é—¨ï¼šAND
  éé—¨ ï¼šNOT 
  æˆ–é—¨ï¼šOR
  æˆ–éé—¨ï¼šNOR
  å¼‚éé—¨ï¼šXOR     
  å¼‚æˆ–éé—¨ï¼šXNOR          $Y=\overline{(A+B)}$
  æˆ–éé—¨â†’è¾“å…¥ä¸¤ä¿¡å·åŒæ—¶ä¸º0 æ—¶ï¼Œæ‰å¯èƒ½è¾“å‡ºé«˜ç”µå¹³1

  </aside>

<p>  <img src="HDL%20Bits%E5%88%B7%E9%A2%98%E6%80%BB%E7%BB%93%2067f40aed7eee45eba03b4205751421ea/Untitled.png" alt="Untitled"></p>
  <figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    </span><br><span class="line"><span class="comment">//first way</span></span><br><span class="line">    <span class="keyword">assign</span> out = ~(a|b);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>XOR gate å¼‚æˆ–é—¨</p>
  <figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    </span><br><span class="line"><span class="comment">//first way</span></span><br><span class="line">    <span class="keyword">assign</span> out = a^b;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>XNOR gate å¼‚æˆ–éé—¨</p>
  <aside>
  ğŸ“‰ å¼‚æˆ–éé—¨ï¼šXNOR      
  $Y=\overline{(A+B)}$

  </aside>

<p>  $$<br>  vd<br>  $$</p>
  <figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    </span><br><span class="line"><span class="comment">//first way</span></span><br><span class="line">    <span class="keyword">assign</span> out = ~(a^b);</span><br><span class="line"><span class="comment">//second way</span></span><br><span class="line">		<span class="keyword">assign</span> out = a ~^ b;</span><br><span class="line"><span class="comment">//third way</span></span><br><span class="line">		<span class="keyword">assign</span> out = a ^~ b;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>Declaring wires å£°æ˜ä¸­é—´çš„çº¿</p>
<p>  <img src="HDL%20Bits%E5%88%B7%E9%A2%98%E6%80%BB%E7%BB%93%2067f40aed7eee45eba03b4205751421ea/Untitled%201.png" alt="Untitled"></p>
  <figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">default_nettype</span> none</span></span><br><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> out,</span><br><span class="line">    <span class="keyword">output</span> out_n   ); </span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> w1,w2;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> w1 = a&amp;b;</span><br><span class="line">    <span class="keyword">assign</span> w2 = c&amp;d;</span><br><span class="line">    <span class="keyword">assign</span> out = w1|w2;    </span><br><span class="line">    <span class="keyword">assign</span> out_n = ~out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>7458 Chip èŠ¯ç‰‡</p>
<p>  <img src="HDL%20Bits%E5%88%B7%E9%A2%98%E6%80%BB%E7%BB%93%2067f40aed7eee45eba03b4205751421ea/Untitled%202.png" alt="Untitled"></p>
  <figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> p1a, p1b, p1c, p1d, p1e, p1f,</span><br><span class="line">    <span class="keyword">output</span> p1y,</span><br><span class="line">    <span class="keyword">input</span> p2a, p2b, p2c, p2d,</span><br><span class="line">    <span class="keyword">output</span> p2y );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> p1_out1,p1_out2,p2_out1,p2_out2;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> p1_out1 = p1a &amp; p1b &amp; p1c;</span><br><span class="line">    <span class="keyword">assign</span> p1_out2 = p1d &amp; p1e &amp; p1f;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> p2_out1 = p2a &amp; p2b;</span><br><span class="line">    <span class="keyword">assign</span> p2_out2 = p2c &amp; p2d;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> p1y = p1_out1 | p1_out2;</span><br><span class="line">    <span class="keyword">assign</span> p2y = p2_out1 | p2_out2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
</li>
<li><p>Vectors</p>
<ul>
<li><p>Vectors</p>
  <aside>
  ğŸ“‰

  </aside>
</li>
<li></li>
</ul>
</li>
</ul>
</li>
<li><p>01_Circuits</p>
</li>
<li><p>02_Verification:Reading Simulations</p>
</li>
<li><p>03_Verification:Wirting Testbenches</p>
</li>
<li><p>04_CS450</p>
</li>
</ul>
<p><img src="HDL%20Bits%E5%88%B7%E9%A2%98%E6%80%BB%E7%BB%93%2067f40aed7eee45eba03b4205751421ea/Untitled%202.png" alt="Untitled"></p>
]]></content>
  </entry>
</search>
