0.7
2020.2
May  7 2023
15:24:31
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl,1741235865,vhdl,,,,fifo_generator_0;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_wrapper;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_v8_4_6;fifo_generator_0_blk_mem_gen_v8_4_6_synth;fifo_generator_0_compare;fifo_generator_0_compare_0;fifo_generator_0_compare_1;fifo_generator_0_compare_2;fifo_generator_0_compare_3;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_2_8;fifo_generator_0_fifo_generator_v13_2_8_synth;fifo_generator_0_memory;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_fwft;fifo_generator_0_rd_logic;fifo_generator_0_rd_status_flags_ss;fifo_generator_0_reset_blk_ramfifo;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_logic;fifo_generator_0_wr_status_flags_ss,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_sim_netlist.vhdl,1741236098,vhdl,,,,fifo_generator_1;fifo_generator_1_blk_mem_gen_generic_cstr;fifo_generator_1_blk_mem_gen_prim_width;fifo_generator_1_blk_mem_gen_prim_wrapper;fifo_generator_1_blk_mem_gen_top;fifo_generator_1_blk_mem_gen_v8_4_6;fifo_generator_1_blk_mem_gen_v8_4_6_synth;fifo_generator_1_compare;fifo_generator_1_compare_0;fifo_generator_1_compare_1;fifo_generator_1_compare_2;fifo_generator_1_fifo_generator_ramfifo;fifo_generator_1_fifo_generator_top;fifo_generator_1_fifo_generator_v13_2_8;fifo_generator_1_fifo_generator_v13_2_8_synth;fifo_generator_1_memory;fifo_generator_1_rd_bin_cntr;fifo_generator_1_rd_logic;fifo_generator_1_rd_status_flags_ss;fifo_generator_1_reset_blk_ramfifo;fifo_generator_1_wr_bin_cntr;fifo_generator_1_wr_logic;fifo_generator_1_wr_status_flags_ss,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.gen/sources_1/ip/fifo_generator_2/fifo_generator_2_sim_netlist.vhdl,1745534929,vhdl,,,,fifo_generator_2;fifo_generator_2_blk_mem_gen_generic_cstr;fifo_generator_2_blk_mem_gen_prim_width;fifo_generator_2_blk_mem_gen_prim_wrapper;fifo_generator_2_blk_mem_gen_top;fifo_generator_2_blk_mem_gen_v8_4_6;fifo_generator_2_blk_mem_gen_v8_4_6_synth;fifo_generator_2_compare;fifo_generator_2_compare_0;fifo_generator_2_compare_1;fifo_generator_2_compare_2;fifo_generator_2_fifo_generator_ramfifo;fifo_generator_2_fifo_generator_top;fifo_generator_2_fifo_generator_v13_2_8;fifo_generator_2_fifo_generator_v13_2_8_synth;fifo_generator_2_memory;fifo_generator_2_rd_bin_cntr;fifo_generator_2_rd_logic;fifo_generator_2_rd_status_flags_ss;fifo_generator_2_reset_blk_ramfifo;fifo_generator_2_wr_bin_cntr;fifo_generator_2_wr_logic;fifo_generator_2_wr_status_flags_ss,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sim_1/new/main_TOP_tb.vhd,1746071420,vhdl,,,,main_tb,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/Core_engine.vhd,1746227956,vhdl,,,,neurocore_engine,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/LIF_unit.vhd,1746224944,vhdl,,,,lif_unit,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/Trig_LIF.vhd,1746129653,vhdl,,,,triger_generator,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/Trig_gen_uart.vhd,1741235614,vhdl,,,,triger_generator_uart,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/UART_TX_GPIO_SRC.vhd,1745453029,vhdl,,,,uart_tx_ctrl,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/Weight_Tx_AA.vhd,1745453137,vhdl,,,,weight_tx_aa,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/apre_matrix.vhd,1746101960,vhdl,,,,apre_ram,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/clock_divider.vhd,1741235543,vhdl,,,,clock_divider,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/clock_domain_interface.vhd,1741235555,vhdl,,,,clock_domain_interface,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/main_TOP.vhd,1746231325,vhdl,,,,main,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/stdp_enable_matrix.vhd,1745954866,vhdl,,,,stdp_enable_ram,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/tpre_matrix.vhd,1745520864,vhdl,,,,tpre_ram,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/uart_rx_ctrl.vhd,1745340921,vhdl,,,,uart_rx_ctrl,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/uart_rx_sorter_input.vhd,1746129986,vhdl,,,,uart_rx_sorter_input,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/weight_matrix.vhd,1745520691,vhdl,,,,weight_ram,,,,,,,,
C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.srcs/sources_1/new/weight_matrix_FF.vhd,1745520667,vhdl,,,,weight_ram_ff,,,,,,,,
