INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'oliver' on host 'oliver-pc' (Linux_x86_64 version 5.15.0-91-generic) on Thu Jan 11 17:03:39 CET 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls'
Sourcing Tcl script '/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/mini_project/project_mini/csim.tcl'
INFO: [HLS 200-1510] Running: open_project mini_project 
INFO: [HLS 200-10] Opening project '/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/mini_project'.
INFO: [HLS 200-1510] Running: set_top nn_inference 
INFO: [HLS 200-1510] Running: add_files matmul.cpp 
INFO: [HLS 200-10] Adding design file 'matmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files matmul.hpp 
INFO: [HLS 200-10] Adding design file 'matmul.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb matmul_tb.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'matmul_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution project_mini -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/mini_project/project_mini'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../matmul_tb.cpp in debug mode
   Generating csim.exe

NN Prediction: 0


NN Prediction: 1


NN Prediction: 0

Success
WARNING: Hls::stream 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>.2' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 2 hls::stream() instances in the design is 100
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.87 seconds. CPU system time: 2.62 seconds. Elapsed time: 18.54 seconds; current allocated memory: 191.622 MB.
