

================================================================
== Vitis HLS Report for 'response'
================================================================
* Date:           Sun Nov 13 19:18:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.234 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2164|     2164|  12.984 us|  12.984 us|  2164|  2164|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76  |response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2  |     2158|     2158|  12.948 us|  12.948 us|  2158|  2158|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 8 [1/1] (2.19ns)   --->   "%alpha_read = read i64 @_ssdm_op_Read.ap_fifo.doubleP0A, i64 %alpha" [harris.cpp:312]   --->   Operation 8 'read' 'alpha_read' <Predicate = true> <Delay = 2.19> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %alpha_read" [harris.cpp:312]   --->   Operation 9 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i64 %ireg" [harris.cpp:312]   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63" [harris.cpp:312]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%exp_tmp3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 12 'partselect' 'exp_tmp3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%conv3_i_i_i36_i_i = zext i11 %exp_tmp3"   --->   Operation 13 'zext' 'conv3_i_i_i36_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 14 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.78ns)   --->   "%cmp_i_i = icmp_eq  i63 %empty, i63 0" [harris.cpp:312]   --->   Operation 15 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%sub_i_i = sub i12 1075, i12 %conv3_i_i_i36_i_i"   --->   Operation 16 'sub' 'sub_i_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.99ns)   --->   "%cmp29_i_i = icmp_sgt  i12 %sub_i_i, i12 20"   --->   Operation 17 'icmp' 'cmp29_i_i' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln604_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 19 'bitconcatenate' 'zext_ln604_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %zext_ln604_cast"   --->   Operation 20 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln604"   --->   Operation 21 'sub' 'man_V_1' <Predicate = (tmp)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %tmp, i54 %man_V_1, i54 %zext_ln604" [harris.cpp:312]   --->   Operation 22 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.54ns)   --->   "%sub30_i_i = add i12 %sub_i_i, i12 4076"   --->   Operation 23 'add' 'sub30_i_i' <Predicate = (cmp29_i_i)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.54ns)   --->   "%sub31_i_i = sub i12 20, i12 %sub_i_i"   --->   Operation 24 'sub' 'sub31_i_i' <Predicate = (!cmp29_i_i)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.69ns)   --->   "%cond_i_i = select i1 %cmp29_i_i, i12 %sub30_i_i, i12 %sub31_i_i"   --->   Operation 25 'select' 'cond_i_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.99ns)   --->   "%cmp32_i_i = icmp_eq  i12 %sub_i_i, i12 20"   --->   Operation 26 'icmp' 'cmp32_i_i' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_37 = trunc i54 %man_V_2" [harris.cpp:312]   --->   Operation 27 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.99ns)   --->   "%cmp54_i_i = icmp_ult  i12 %cond_i_i, i12 21"   --->   Operation 28 'icmp' 'cmp54_i_i' <Predicate = (!cmp29_i_i)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%cond_i_cast_i = sext i12 %cond_i_i"   --->   Operation 29 'sext' 'cond_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.99ns)   --->   "%cmp40_i_i = icmp_ult  i12 %cond_i_i, i12 54"   --->   Operation 30 'icmp' 'cmp40_i_i' <Predicate = (cmp29_i_i)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sh_prom_i_cast_cast_i_cast_cast_cast_cast = zext i32 %cond_i_cast_i"   --->   Operation 31 'zext' 'sh_prom_i_cast_cast_i_cast_cast_cast_cast' <Predicate = (cmp29_i_i)> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (3.88ns)   --->   "%shr_i_i = ashr i54 %man_V_2, i54 %sh_prom_i_cast_cast_i_cast_cast_cast_cast" [harris.cpp:312]   --->   Operation 32 'ashr' 'shr_i_i' <Predicate = (cmp29_i_i)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp61_1_i)   --->   "%cond_i_cast_icast = trunc i32 %cond_i_cast_i"   --->   Operation 33 'trunc' 'cond_i_cast_icast' <Predicate = (!cmp29_i_i & cmp54_i_i)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp61_1_i)   --->   "%shl_i_i = shl i21 %empty_37, i21 %cond_i_cast_icast" [harris.cpp:312]   --->   Operation 34 'shl' 'shl_i_i' <Predicate = (!cmp29_i_i & cmp54_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (4.12ns) (out node of the LUT)   --->   "%ref_tmp61_1_i = select i1 %cmp54_i_i, i21 %shl_i_i, i21 0"   --->   Operation 35 'select' 'ref_tmp61_1_i' <Predicate = (!cmp29_i_i)> <Delay = 4.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.88>
ST_5 : Operation 36 [1/2] (3.88ns)   --->   "%shr_i_i = ashr i54 %man_V_2, i54 %sh_prom_i_cast_cast_i_cast_cast_cast_cast" [harris.cpp:312]   --->   Operation 36 'ashr' 'shr_i_i' <Predicate = (cmp29_i_i)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.97>
ST_6 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node spec_select_i)   --->   "%empty_38 = trunc i54 %shr_i_i" [harris.cpp:312]   --->   Operation 37 'trunc' 'empty_38' <Predicate = (cmp29_i_i & cmp40_i_i)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node spec_select_i)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63" [harris.cpp:312]   --->   Operation 38 'bitselect' 'tmp_12' <Predicate = (cmp29_i_i & !cmp40_i_i)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node spec_select_i)   --->   "%p_cast_cast_i = select i1 %tmp_12, i21 2097151, i21 0" [harris.cpp:312]   --->   Operation 39 'select' 'p_cast_cast_i' <Predicate = (cmp29_i_i & !cmp40_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node spec_select_i)   --->   "%ref_tmp61_0_i = select i1 %cmp40_i_i, i21 %empty_38, i21 %p_cast_cast_i"   --->   Operation 40 'select' 'ref_tmp61_0_i' <Predicate = (cmp29_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%brmerge_i = or i1 %cmp_i_i, i1 %cmp32_i_i" [harris.cpp:312]   --->   Operation 41 'or' 'brmerge_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%p_mux_i = select i1 %cmp_i_i, i21 0, i21 %empty_37" [harris.cpp:312]   --->   Operation 42 'select' 'p_mux_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%spec_select_i = select i1 %cmp29_i_i, i21 %ref_tmp61_0_i, i21 %ref_tmp61_1_i"   --->   Operation 43 'select' 'spec_select_i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V = select i1 %brmerge_i, i21 %p_mux_i, i21 %spec_select_i" [harris.cpp:312]   --->   Operation 44 'select' 'r_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln312 = call void @response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2, i21 %r_V, i256 %SxxStream, i256 %SyyStream, i256 %SxyStream, i256 %RStream" [harris.cpp:312]   --->   Operation 45 'call' 'call_ln312' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln312 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [harris.cpp:312]   --->   Operation 63 'specinterface' 'specinterface_ln312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln312 = call void @response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2, i21 %r_V, i256 %SxxStream, i256 %SyyStream, i256 %SxyStream, i256 %RStream" [harris.cpp:312]   --->   Operation 64 'call' 'call_ln312' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ alpha]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SxxStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SyyStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SxyStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ RStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
alpha_read                                (read          ) [ 00100000]
ireg                                      (bitcast       ) [ 00011110]
empty                                     (trunc         ) [ 00000000]
tmp                                       (bitselect     ) [ 00010000]
exp_tmp3                                  (partselect    ) [ 00000000]
conv3_i_i_i36_i_i                         (zext          ) [ 00000000]
trunc_ln600                               (trunc         ) [ 00010000]
cmp_i_i                                   (icmp          ) [ 00011110]
sub_i_i                                   (sub           ) [ 00010000]
cmp29_i_i                                 (icmp          ) [ 00011110]
empty_40                                  (wait          ) [ 00000000]
zext_ln604_cast                           (bitconcatenate) [ 00000000]
zext_ln604                                (zext          ) [ 00000000]
man_V_1                                   (sub           ) [ 00000000]
man_V_2                                   (select        ) [ 00001100]
sub30_i_i                                 (add           ) [ 00000000]
sub31_i_i                                 (sub           ) [ 00000000]
cond_i_i                                  (select        ) [ 00001000]
cmp32_i_i                                 (icmp          ) [ 00001110]
empty_37                                  (trunc         ) [ 00001110]
cmp54_i_i                                 (icmp          ) [ 00001000]
cond_i_cast_i                             (sext          ) [ 00000000]
cmp40_i_i                                 (icmp          ) [ 00000110]
sh_prom_i_cast_cast_i_cast_cast_cast_cast (zext          ) [ 00000100]
cond_i_cast_icast                         (trunc         ) [ 00000000]
shl_i_i                                   (shl           ) [ 00000000]
ref_tmp61_1_i                             (select        ) [ 00000110]
shr_i_i                                   (ashr          ) [ 00000010]
empty_38                                  (trunc         ) [ 00000000]
tmp_12                                    (bitselect     ) [ 00000000]
p_cast_cast_i                             (select        ) [ 00000000]
ref_tmp61_0_i                             (select        ) [ 00000000]
brmerge_i                                 (or            ) [ 00000000]
p_mux_i                                   (select        ) [ 00000000]
spec_select_i                             (select        ) [ 00000000]
r_V                                       (select        ) [ 00000001]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln312                       (specinterface ) [ 00000000]
call_ln312                                (call          ) [ 00000000]
ret_ln0                                   (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SxxStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxxStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SyyStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SyyStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SxyStream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxyStream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="alpha_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="21" slack="0"/>
<pin id="79" dir="0" index="2" bw="256" slack="0"/>
<pin id="80" dir="0" index="3" bw="256" slack="0"/>
<pin id="81" dir="0" index="4" bw="256" slack="0"/>
<pin id="82" dir="0" index="5" bw="256" slack="0"/>
<pin id="83" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln312/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="ireg_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="1"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="exp_tmp3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="0" index="3" bw="7" slack="0"/>
<pin id="109" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp3/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv3_i_i_i36_i_i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i_i_i36_i_i/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln600_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln600/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cmp_i_i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="63" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sub_i_i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cmp29_i_i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp29_i_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln604_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="53" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="52" slack="1"/>
<pin id="144" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln604_cast/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln604_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="53" slack="0"/>
<pin id="149" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln604/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="man_V_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="53" slack="0"/>
<pin id="154" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="man_V_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="54" slack="0"/>
<pin id="160" dir="0" index="2" bw="53" slack="0"/>
<pin id="161" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sub30_i_i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="1"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub30_i_i/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sub31_i_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="12" slack="1"/>
<pin id="172" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub31_i_i/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="cond_i_i_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="12" slack="0"/>
<pin id="177" dir="0" index="2" bw="12" slack="0"/>
<pin id="178" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_i_i/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="cmp32_i_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="1"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp32_i_i/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="empty_37_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="54" slack="0"/>
<pin id="188" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="cmp54_i_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp54_i_i/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cond_i_cast_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cond_i_cast_i/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="cmp40_i_i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="1"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp40_i_i/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sh_prom_i_cast_cast_i_cast_cast_cast_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_cast_cast_i_cast_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="54" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="shr_i_i/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="cond_i_cast_icast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cond_i_cast_icast/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_i_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="21" slack="1"/>
<pin id="219" dir="0" index="1" bw="21" slack="0"/>
<pin id="220" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_i_i/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ref_tmp61_1_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="21" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ref_tmp61_1_i/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="empty_38_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="54" slack="1"/>
<pin id="231" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_12_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="4"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_cast_cast_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast_i/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="ref_tmp61_0_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="2"/>
<pin id="249" dir="0" index="1" bw="21" slack="0"/>
<pin id="250" dir="0" index="2" bw="21" slack="0"/>
<pin id="251" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ref_tmp61_0_i/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="brmerge_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="4"/>
<pin id="256" dir="0" index="1" bw="1" slack="3"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_mux_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="4"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="21" slack="3"/>
<pin id="262" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="spec_select_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="4"/>
<pin id="266" dir="0" index="1" bw="21" slack="0"/>
<pin id="267" dir="0" index="2" bw="21" slack="2"/>
<pin id="268" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="spec_select_i/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="r_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="21" slack="0"/>
<pin id="273" dir="0" index="2" bw="21" slack="0"/>
<pin id="274" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="alpha_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="ireg_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="4"/>
<pin id="286" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="ireg "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln600_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="52" slack="1"/>
<pin id="296" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln600 "/>
</bind>
</comp>

<comp id="299" class="1005" name="cmp_i_i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="4"/>
<pin id="301" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="305" class="1005" name="sub_i_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="1"/>
<pin id="307" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="312" class="1005" name="cmp29_i_i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp29_i_i "/>
</bind>
</comp>

<comp id="318" class="1005" name="man_V_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="54" slack="1"/>
<pin id="320" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="cond_i_i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="1"/>
<pin id="325" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cond_i_i "/>
</bind>
</comp>

<comp id="329" class="1005" name="cmp32_i_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="3"/>
<pin id="331" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp32_i_i "/>
</bind>
</comp>

<comp id="334" class="1005" name="empty_37_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="21" slack="1"/>
<pin id="336" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="340" class="1005" name="cmp54_i_i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp54_i_i "/>
</bind>
</comp>

<comp id="345" class="1005" name="cmp40_i_i_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2"/>
<pin id="347" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp40_i_i "/>
</bind>
</comp>

<comp id="350" class="1005" name="sh_prom_i_cast_cast_i_cast_cast_cast_cast_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="54" slack="1"/>
<pin id="352" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="sh_prom_i_cast_cast_i_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="355" class="1005" name="ref_tmp61_1_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="21" slack="2"/>
<pin id="357" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="ref_tmp61_1_i "/>
</bind>
</comp>

<comp id="360" class="1005" name="shr_i_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="54" slack="1"/>
<pin id="362" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="shr_i_i "/>
</bind>
</comp>

<comp id="365" class="1005" name="r_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="21" slack="1"/>
<pin id="367" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="95"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="89" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="117"><net_src comp="104" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="89" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="92" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="114" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="164" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="157" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="174" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="196" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="196" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="229" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="239" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="247" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="254" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="258" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="282"><net_src comp="70" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="287"><net_src comp="89" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="292"><net_src comp="96" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="297"><net_src comp="118" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="302"><net_src comp="122" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="308"><net_src comp="128" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="315"><net_src comp="134" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="321"><net_src comp="157" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="326"><net_src comp="174" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="332"><net_src comp="181" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="337"><net_src comp="186" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="343"><net_src comp="190" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="348"><net_src comp="199" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="353"><net_src comp="204" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="358"><net_src comp="222" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="363"><net_src comp="208" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="368"><net_src comp="270" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: RStream | {6 7 }
 - Input state : 
	Port: response : alpha | {1 }
	Port: response : SxxStream | {6 7 }
	Port: response : SyyStream | {6 7 }
	Port: response : SxyStream | {6 7 }
  - Chain level:
	State 1
	State 2
		empty : 1
		tmp : 1
		exp_tmp3 : 1
		conv3_i_i_i36_i_i : 2
		trunc_ln600 : 1
		cmp_i_i : 2
		sub_i_i : 3
		cmp29_i_i : 4
	State 3
		zext_ln604 : 1
		man_V_1 : 2
		man_V_2 : 3
		cond_i_i : 1
		empty_37 : 4
		cmp54_i_i : 2
	State 4
		sh_prom_i_cast_cast_i_cast_cast_cast_cast : 1
		shr_i_i : 2
		cond_i_cast_icast : 1
		shl_i_i : 2
		ref_tmp61_1_i : 3
	State 5
	State 6
		p_cast_cast_i : 1
		ref_tmp61_0_i : 2
		spec_select_i : 3
		r_V : 4
		call_ln312 : 5
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76 |    88   |  12.704 |  10649  |   1640  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   ashr   |                           grp_fu_208                          |    0    |    0    |   214   |   209   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                         man_V_2_fu_157                        |    0    |    0    |    0    |    54   |
|          |                        cond_i_i_fu_174                        |    0    |    0    |    0    |    12   |
|          |                      ref_tmp61_1_i_fu_222                     |    0    |    0    |    0    |    21   |
|  select  |                      p_cast_cast_i_fu_239                     |    0    |    0    |    0    |    2    |
|          |                      ref_tmp61_0_i_fu_247                     |    0    |    0    |    0    |    21   |
|          |                         p_mux_i_fu_258                        |    0    |    0    |    0    |    21   |
|          |                      spec_select_i_fu_264                     |    0    |    0    |    0    |    21   |
|          |                           r_V_fu_270                          |    0    |    0    |    0    |    21   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                         sub_i_i_fu_128                        |    0    |    0    |    0    |    12   |
|    sub   |                         man_V_1_fu_151                        |    0    |    0    |    0    |    60   |
|          |                        sub31_i_i_fu_169                       |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                         cmp_i_i_fu_122                        |    0    |    0    |    0    |    28   |
|          |                        cmp29_i_i_fu_134                       |    0    |    0    |    0    |    12   |
|   icmp   |                        cmp32_i_i_fu_181                       |    0    |    0    |    0    |    12   |
|          |                        cmp54_i_i_fu_190                       |    0    |    0    |    0    |    12   |
|          |                        cmp40_i_i_fu_199                       |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                         shl_i_i_fu_217                        |    0    |    0    |    0    |    55   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                        sub30_i_i_fu_164                       |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                        brmerge_i_fu_254                       |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     alpha_read_read_fu_70                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                          empty_fu_92                          |    0    |    0    |    0    |    0    |
|          |                       trunc_ln600_fu_118                      |    0    |    0    |    0    |    0    |
|   trunc  |                        empty_37_fu_186                        |    0    |    0    |    0    |    0    |
|          |                    cond_i_cast_icast_fu_213                   |    0    |    0    |    0    |    0    |
|          |                        empty_38_fu_229                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                           tmp_fu_96                           |    0    |    0    |    0    |    0    |
|          |                         tmp_12_fu_232                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                        exp_tmp3_fu_104                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                    conv3_i_i_i36_i_i_fu_114                   |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln604_fu_147                       |    0    |    0    |    0    |    0    |
|          |        sh_prom_i_cast_cast_i_cast_cast_cast_cast_fu_204       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     zext_ln604_cast_fu_140                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                      cond_i_cast_i_fu_196                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    88   |  12.704 |  10863  |   2251  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|                alpha_read_reg_279               |   64   |
|                cmp29_i_i_reg_312                |    1   |
|                cmp32_i_i_reg_329                |    1   |
|                cmp40_i_i_reg_345                |    1   |
|                cmp54_i_i_reg_340                |    1   |
|                 cmp_i_i_reg_299                 |    1   |
|                 cond_i_i_reg_323                |   12   |
|                 empty_37_reg_334                |   21   |
|                   ireg_reg_284                  |   64   |
|                 man_V_2_reg_318                 |   54   |
|                   r_V_reg_365                   |   21   |
|              ref_tmp61_1_i_reg_355              |   21   |
|sh_prom_i_cast_cast_i_cast_cast_cast_cast_reg_350|   54   |
|                 shr_i_i_reg_360                 |   54   |
|                 sub_i_i_reg_305                 |   12   |
|                   tmp_reg_289                   |    1   |
|               trunc_ln600_reg_294               |   52   |
+-------------------------------------------------+--------+
|                      Total                      |   435  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76 |  p1  |   2  |  21  |   42   ||    9    |
|                           grp_fu_208                          |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   106  ||  3.176  ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   88   |   12   |  10863 |  2251  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   435  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   88   |   15   |  11298 |  2269  |
+-----------+--------+--------+--------+--------+
