#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun 29 22:01:08 2024
# Process ID: 22688
# Current directory: f:/FPGA_Project/IP_lib/prj/xilinx/template.runs/synth_1
# Command line: vivado.exe -log divider.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source divider.tcl
# Log file: f:/FPGA_Project/IP_lib/prj/xilinx/template.runs/synth_1/divider.vds
# Journal file: f:/FPGA_Project/IP_lib/prj/xilinx/template.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source divider.tcl -notrace
Command: synth_design -top divider -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15576 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 430.672 ; gain = 98.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider' [f:/FPGA_Project/IP_lib/user/src/math/fixed/divider.v:1]
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element recovery_remainder[31].remainder_reg[32] was removed.  [f:/FPGA_Project/IP_lib/user/src/math/fixed/divider.v:106]
WARNING: [Synth 8-6014] Unused sequential element recovery_remainder[31].divisor_in_reg[32] was removed.  [f:/FPGA_Project/IP_lib/user/src/math/fixed/divider.v:143]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [f:/FPGA_Project/IP_lib/user/src/math/fixed/divider.v:76]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [f:/FPGA_Project/IP_lib/user/src/math/fixed/divider.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 487.512 ; gain = 154.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 487.512 ; gain = 154.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 487.512 ; gain = 154.918
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 500.922 ; gain = 168.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 64    
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 64    
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divisor_in_reg[0][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remainder_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\recovery_remainder[30].divisor_in_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\recovery_remainder[30].divisor_in_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\recovery_remainder[30].remainder_reg[31][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 639.027 ; gain = 306.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 639.027 ; gain = 306.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 643.781 ; gain = 311.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   480|
|3     |LUT1   |   141|
|4     |LUT2   |  1029|
|5     |LUT3   |   781|
|6     |LUT4   |   744|
|7     |FDCE   |  2852|
|8     |IBUF   |    59|
|9     |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  6120|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 643.781 ; gain = 311.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'divider' is not ideal for floorplanning, since the cellview 'divider' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 743.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 743.988 ; gain = 424.410
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 743.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'f:/FPGA_Project/IP_lib/prj/xilinx/template.runs/synth_1/divider.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divider_utilization_synth.rpt -pb divider_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 29 22:01:25 2024...
