Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Fri Aug 14 18:24:37 2015
| Host         : dig-jobs running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_control_sets -verbose -file wbs_cordic_iter_top_control_sets_placed.rpt
| Design       : wbs_cordic_iter_top
| Device       : xc7a200t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    48 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |              25 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                       Enable Signal                       |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  cmp_wbs_cordic_iter/wrapper/r_to_source_valid_reg/G0 |                                                           |                                                  |                1 |              1 |
|  clk_i_IBUF_BUFG                                      |                                                           |                                                  |                2 |              3 |
|  clk_i_IBUF_BUFG                                      |                                                           | cmp_ce_gen/n_0_ce_counter[4]_i_1                 |                1 |              5 |
|  clk_i_IBUF_BUFG                                      | cmp_wbs_cordic_iter/cord/n_0_i_ix[4]_i_2                  | cmp_wbs_cordic_iter/wrapper/SR[0]                |                4 |              5 |
|  clk_i_IBUF_BUFG                                      | cmp_wbs_cordic_iter/cord/n_0_s_x_unrounded[7]_i_1         |                                                  |                3 |              6 |
|  clk_i_IBUF_BUFG                                      |                                                           | rst_i_IBUF                                       |                5 |              8 |
|  clk_i_IBUF_BUFG                                      | cmp_wbs_cordic_iter/wrapper/sink/E[0]                     | rst_i_IBUF                                       |                3 |              8 |
|  clk_i_IBUF_BUFG                                      | cmp_wbs_cordic_iter/wrapper/ce                            | cmp_wbs_cordic_iter/cord/n_0_s_x_toCordic[3]_i_1 |                8 |              9 |
|  clk_i_IBUF_BUFG                                      | cmp_wbs_cordic_iter/wrapper/source/n_0_r_src_adr_o[3]_i_1 | rst_i_IBUF                                       |                4 |             12 |
|  clk_i_IBUF_BUFG                                      | cmp_wbs_cordic_iter/wrapper/source/I9[0]                  | rst_i_IBUF                                       |                3 |             12 |
|  clk_i_IBUF_BUFG                                      | cmp_wbs_cordic_iter/wrapper/sink/n_0_r_adr_o[3]_i_1       | rst_i_IBUF                                       |                3 |             12 |
|  clk_i_IBUF_BUFG                                      | cmp_ce_gen/E[0]                                           | rst_i_IBUF                                       |                4 |             12 |
|  clk_i_IBUF_BUFG                                      | cmp_wbs_cordic_iter/wrapper/ce                            |                                                  |               10 |             19 |
+-------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+------------------+----------------+


