#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-36-gea26587b5)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5af3c4f858c0 .scope module, "uart_tx_only_tb" "uart_tx_only_tb" 2 3;
 .timescale -9 -11;
P_0x5af3c4f85a50 .param/l "c_BIT_PERIOD" 0 2 8, +C4<00000000000000011001011100001000>;
P_0x5af3c4f85a90 .param/l "c_CLKS_PER_BIT" 0 2 7, +C4<00000000000000000000010000010010>;
P_0x5af3c4f85ad0 .param/l "c_CLOCK_PERIOD_NS" 0 2 6, +C4<00000000000000000000000001100100>;
v0x5af3c4fbf490_0 .var/i "fail_count", 31 0;
v0x5af3c4fbf590_0 .var/i "i", 31 0;
v0x5af3c4fbf670_0 .var/i "pass_count", 31 0;
v0x5af3c4fbf760_0 .var "r_clock", 0 0;
v0x5af3c4fbf830_0 .var "r_tx_byte", 7 0;
v0x5af3c4fbf920_0 .var "r_tx_dv", 0 0;
v0x5af3c4fbf9f0 .array "test_bytes", 7 0, 7 0;
v0x5af3c4fbfa90_0 .var/i "test_count", 31 0;
v0x5af3c4fbfb50_0 .net "w_tx_active", 0 0, L_0x5af3c4f98ff0;  1 drivers
v0x5af3c4fbfc20_0 .net "w_tx_done", 0 0, L_0x5af3c4f99970;  1 drivers
v0x5af3c4fbfcf0_0 .net "w_tx_serial", 0 0, v0x5af3c4f9b4d0_0;  1 drivers
S_0x5af3c4f9f760 .scope module, "UART_TX_INST" "uart_tx" 2 30, 3 1 0, S_0x5af3c4f858c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_tx_dv";
    .port_info 2 /INPUT 8 "i_tx_byte";
    .port_info 3 /OUTPUT 1 "o_tx_active";
    .port_info 4 /OUTPUT 1 "o_tx_serial";
    .port_info 5 /OUTPUT 1 "o_tx_done";
P_0x5af3c4f9f8f0 .param/l "CLKS_PER_BIT" 0 3 2, +C4<00000000000000000000010000010010>;
P_0x5af3c4f9f930 .param/l "s_CLEANUP" 1 3 17, C4<100>;
P_0x5af3c4f9f970 .param/l "s_IDLE" 1 3 13, C4<000>;
P_0x5af3c4f9f9b0 .param/l "s_TX_DATA" 1 3 15, C4<010>;
P_0x5af3c4f9f9f0 .param/l "s_TX_START" 1 3 14, C4<001>;
P_0x5af3c4f9fa30 .param/l "s_TX_STOP" 1 3 16, C4<011>;
L_0x5af3c4f98ff0 .functor BUFZ 1, v0x5af3c4fbecc0_0, C4<0>, C4<0>, C4<0>;
L_0x5af3c4f99970 .functor BUFZ 1, v0x5af3c4fbee60_0, C4<0>, C4<0>, C4<0>;
v0x5af3c4f980c0_0 .net "i_clk", 0 0, v0x5af3c4fbf760_0;  1 drivers
v0x5af3c4f984e0_0 .net "i_tx_byte", 7 0, v0x5af3c4fbf830_0;  1 drivers
v0x5af3c4f99100_0 .net "i_tx_dv", 0 0, v0x5af3c4fbf920_0;  1 drivers
v0x5af3c4f99ac0_0 .net "o_tx_active", 0 0, L_0x5af3c4f98ff0;  alias, 1 drivers
v0x5af3c4f9ab10_0 .net "o_tx_done", 0 0, L_0x5af3c4f99970;  alias, 1 drivers
v0x5af3c4f9b4d0_0 .var "o_tx_serial", 0 0;
v0x5af3c4f69a30_0 .var "r_bit_count", 3 0;
v0x5af3c4fbeb00_0 .var "r_clk_count", 11 0;
v0x5af3c4fbebe0_0 .var "r_sm_main", 2 0;
v0x5af3c4fbecc0_0 .var "r_tx_active", 0 0;
v0x5af3c4fbed80_0 .var "r_tx_data", 7 0;
v0x5af3c4fbee60_0 .var "r_tx_done", 0 0;
E_0x5af3c4f7b900 .event posedge, v0x5af3c4f980c0_0;
S_0x5af3c4fbefe0 .scope task, "VERIFY_TX_TRANSMISSION" "VERIFY_TX_TRANSMISSION" 2 41, 2 41 0, S_0x5af3c4f858c0;
 .timescale -9 -11;
v0x5af3c4fbf1f0_0 .var/i "bit_count", 31 0;
v0x5af3c4fbf2f0_0 .var "captured_byte", 7 0;
v0x5af3c4fbf3d0_0 .var "expected", 7 0;
E_0x5af3c4f7c0c0 .event anyedge, v0x5af3c4f99ac0_0;
E_0x5af3c4f7a010 .event anyedge, v0x5af3c4f9ab10_0;
E_0x5af3c4f64740 .event anyedge, v0x5af3c4f9b4d0_0;
TD_uart_tx_only_tb.VERIFY_TX_TRANSMISSION ;
    %vpi_call 2 46 "$display", "Verifying TX transmission of 0x%02h", v0x5af3c4fbf3d0_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x5af3c4fbfb50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5af3c4f7c0c0;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 50 "$display", "TX became active" {0 0 0};
T_0.2 ;
    %load/vec4 v0x5af3c4fbfcf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x5af3c4f64740;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 54 "$display", "Start bit detected" {0 0 0};
    %delay 5210000, 0;
    %load/vec4 v0x5af3c4fbfcf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_0.4, 6;
    %vpi_call 2 58 "$display", "ERROR: Start bit verification failed" {0 0 0};
    %load/vec4 v0x5af3c4fbf490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5af3c4fbf490_0, 0, 32;
    %disable S_0x5af3c4fbefe0;
T_0.4 ;
    %delay 10420000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5af3c4fbf2f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5af3c4fbf1f0_0, 0, 32;
T_0.6 ; Top of for-loop
    %load/vec4 v0x5af3c4fbf1f0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_0.7, 5;
    %load/vec4 v0x5af3c4fbfcf0_0;
    %ix/getv/s 4, v0x5af3c4fbf1f0_0;
    %store/vec4 v0x5af3c4fbf2f0_0, 4, 1;
    %vpi_call 2 69 "$display", "Data bit %0d: %b", v0x5af3c4fbf1f0_0, v0x5af3c4fbfcf0_0 {0 0 0};
    %delay 10420000, 0;
T_0.8 ; for-loop step statement
    %load/vec4 v0x5af3c4fbf1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5af3c4fbf1f0_0, 0, 32;
    %jmp T_0.6;
T_0.7 ; for-loop exit label
    %load/vec4 v0x5af3c4fbfcf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_0.9, 6;
    %vpi_call 2 75 "$display", "ERROR: Stop bit verification failed" {0 0 0};
    %load/vec4 v0x5af3c4fbf490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5af3c4fbf490_0, 0, 32;
    %disable S_0x5af3c4fbefe0;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 79 "$display", "Stop bit verified" {0 0 0};
T_0.10 ;
T_0.11 ;
    %load/vec4 v0x5af3c4fbfc20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.12, 6;
    %wait E_0x5af3c4f7a010;
    %jmp T_0.11;
T_0.12 ;
    %vpi_call 2 84 "$display", "TX done signal received" {0 0 0};
    %load/vec4 v0x5af3c4fbfa90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5af3c4fbfa90_0, 0, 32;
    %load/vec4 v0x5af3c4fbf2f0_0;
    %load/vec4 v0x5af3c4fbf3d0_0;
    %cmp/e;
    %jmp/0xz  T_0.13, 4;
    %vpi_call 2 89 "$display", "PASS: TX correctly transmitted 0x%02h", v0x5af3c4fbf2f0_0 {0 0 0};
    %load/vec4 v0x5af3c4fbf670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5af3c4fbf670_0, 0, 32;
    %jmp T_0.14;
T_0.13 ;
    %vpi_call 2 92 "$display", "FAIL: TX transmitted 0x%02h, expected 0x%02h", v0x5af3c4fbf2f0_0, v0x5af3c4fbf3d0_0 {0 0 0};
    %load/vec4 v0x5af3c4fbf490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5af3c4fbf490_0, 0, 32;
T_0.14 ;
T_0.15 ;
    %load/vec4 v0x5af3c4fbfb50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.16, 6;
    %wait E_0x5af3c4f7c0c0;
    %jmp T_0.15;
T_0.16 ;
    %vpi_call 2 98 "$display", "TX became inactive\012" {0 0 0};
    %end;
    .scope S_0x5af3c4f9f760;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5af3c4fbebe0_0, 0, 3;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5af3c4fbeb00_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5af3c4f69a30_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5af3c4fbed80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af3c4fbee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af3c4fbecc0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5af3c4f9f760;
T_2 ;
    %wait E_0x5af3c4f7b900;
    %load/vec4 v0x5af3c4fbebe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x5af3c4f99100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x5af3c4f984e0_0;
    %assign/vec4 v0x5af3c4fbed80_0, 0;
    %vpi_call 3 55 "$display", "i_tx_byte = %8b", v0x5af3c4f984e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5af3c4f69a30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af3c4fbecc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5af3c4f9b4d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5af3c4fbebe0_0, 0;
    %vpi_call 3 61 "$display", "EXITING IDLE STATE" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5af3c4fbed80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5af3c4f69a30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5af3c4fbecc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af3c4f9b4d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5af3c4fbebe0_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5af3c4fbeb00_0;
    %pad/u 32;
    %cmpi/e 1041, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5af3c4fbebe0_0, 0;
    %vpi_call 3 80 "$display", "EXITING START BIT STATE" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x5af3c4fbeb00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5af3c4fbebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5af3c4f9b4d0_0, 0;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af3c4fbecc0_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5af3c4f69a30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5af3c4f69a30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5af3c4fbebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5af3c4f9b4d0_0, 0;
    %vpi_call 3 102 "$display", "Exiting DATA TRANSFER STATE" {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5af3c4fbeb00_0;
    %pad/u 32;
    %cmpi/e 1041, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x5af3c4f69a30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5af3c4f69a30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x5af3c4fbeb00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %load/vec4 v0x5af3c4fbed80_0;
    %load/vec4 v0x5af3c4f69a30_0;
    %part/u 1;
    %assign/vec4 v0x5af3c4f9b4d0_0, 0;
T_2.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5af3c4fbebe0_0, 0;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5af3c4fbeb00_0;
    %pad/u 32;
    %cmpi/e 1041, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5af3c4fbebe0_0, 0;
    %vpi_call 3 125 "$display", "exiting STOP BIT STATE" {0 0 0};
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x5af3c4fbeb00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af3c4f9b4d0_0, 0;
T_2.15 ;
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 3 134 "$display", "CLEANUP STATE" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5af3c4fbeb00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5af3c4fbebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af3c4f9b4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af3c4fbee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5af3c4fbecc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5af3c4fbed80_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5af3c4f858c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af3c4fbf760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af3c4fbf920_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5af3c4fbf830_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5af3c4fbfa90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5af3c4fbf670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5af3c4fbf490_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x5af3c4f858c0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x5af3c4fbf760_0;
    %nor/r;
    %assign/vec4 v0x5af3c4fbf760_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5af3c4f858c0;
T_5 ;
    %vpi_call 2 104 "$display", "Starting UART TX Only Tests..." {0 0 0};
    %vpi_call 2 105 "$dumpfile", "uart_tx_tb.vcd" {0 0 0};
    %vpi_call 2 106 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5af3c4f858c0 {0 0 0};
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5af3c4fbf9f0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5af3c4fbf9f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5af3c4fbf9f0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5af3c4fbf9f0, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5af3c4fbf9f0, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5af3c4fbf9f0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5af3c4fbf9f0, 4, 0;
    %pushi/vec4 195, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5af3c4fbf9f0, 4, 0;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %subi 1, 0, 32;
    %wait E_0x5af3c4f7b900;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 122 "$display", "=== Testing UART Transmitter Only ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5af3c4fbf590_0, 0, 32;
T_5.2 ; Top of for-loop
    %load/vec4 v0x5af3c4fbf590_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_5.3, 5;
    %wait E_0x5af3c4f7b900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af3c4fbf920_0, 0;
    %ix/getv/s 4, v0x5af3c4fbf590_0;
    %load/vec4a v0x5af3c4fbf9f0, 4;
    %assign/vec4 v0x5af3c4fbf830_0, 0;
    %load/vec4 v0x5af3c4fbf590_0;
    %addi 1, 0, 32;
    %vpi_call 2 129 "$display", "Starting transmission %0d: 0x%02h", S<0,vec4,s32>, &A<v0x5af3c4fbf9f0, v0x5af3c4fbf590_0 > {1 0 0};
    %wait E_0x5af3c4f7b900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5af3c4fbf920_0, 0;
    %ix/getv/s 4, v0x5af3c4fbf590_0;
    %load/vec4a v0x5af3c4fbf9f0, 4;
    %store/vec4 v0x5af3c4fbf3d0_0, 0, 8;
    %fork TD_uart_tx_only_tb.VERIFY_TX_TRANSMISSION, S_0x5af3c4fbefe0;
    %join;
    %pushi/vec4 100, 0, 32;
T_5.5 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_5.6, 5;
    %jmp/1 T_5.6, 4;
    %subi 1, 0, 32;
    %wait E_0x5af3c4f7b900;
    %jmp T_5.5;
T_5.6 ;
    %pop/vec4 1;
T_5.4 ; for-loop step statement
    %load/vec4 v0x5af3c4fbf590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5af3c4fbf590_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %vpi_call 2 142 "$display", "=== Testing Edge Cases ===" {0 0 0};
    %vpi_call 2 145 "$display", "Testing back-to-back transmissions..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5af3c4fbf590_0, 0, 32;
T_5.7 ; Top of for-loop
    %load/vec4 v0x5af3c4fbf590_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_5.8, 5;
    %fork t_1, S_0x5af3c4f858c0;
    %fork t_2, S_0x5af3c4f858c0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %wait E_0x5af3c4f7b900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af3c4fbf920_0, 0;
    %pushi/vec4 85, 0, 32;
    %load/vec4 v0x5af3c4fbf590_0;
    %add;
    %pad/u 8;
    %assign/vec4 v0x5af3c4fbf830_0, 0;
    %wait E_0x5af3c4f7b900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5af3c4fbf920_0, 0;
    %end;
t_2 ;
    %pushi/vec4 85, 0, 32;
    %load/vec4 v0x5af3c4fbf590_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x5af3c4fbf3d0_0, 0, 8;
    %fork TD_uart_tx_only_tb.VERIFY_TX_TRANSMISSION, S_0x5af3c4fbefe0;
    %join;
    %end;
    .scope S_0x5af3c4f858c0;
t_0 ;
T_5.9 ; for-loop step statement
    %load/vec4 v0x5af3c4fbf590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5af3c4fbf590_0, 0, 32;
    %jmp T_5.7;
T_5.8 ; for-loop exit label
    %vpi_call 2 162 "$display", "\012=== TX Test Results ===" {0 0 0};
    %vpi_call 2 163 "$display", "Total Tests: %0d", v0x5af3c4fbfa90_0 {0 0 0};
    %vpi_call 2 164 "$display", "Passed: %0d", v0x5af3c4fbf670_0 {0 0 0};
    %vpi_call 2 165 "$display", "Failed: %0d", v0x5af3c4fbf490_0 {0 0 0};
    %load/vec4 v0x5af3c4fbf490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %vpi_call 2 168 "$display", "*** ALL TX TESTS PASSED! ***" {0 0 0};
    %vpi_call 2 169 "$display", "You can now proceed to implement and test the RX module" {0 0 0};
    %jmp T_5.11;
T_5.10 ;
    %vpi_call 2 171 "$display", "*** TX TESTS FAILED ***" {0 0 0};
    %vpi_call 2 172 "$display", "Fix TX implementation before proceeding to RX" {0 0 0};
T_5.11 ;
    %vpi_call 2 175 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5af3c4f858c0;
T_6 ;
    %delay 1410065408, 2;
    %vpi_call 2 181 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call 2 182 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tx_tb.v";
    "uart_tx.v";
