{
    "slave_state_datasets": [
      {
        "no": 0,
        "name": "fl32_sync_1_data",
        "interrupt_time": 2,
        "timestamp": 1,
        "dataset_input": [
          {
            "data": 17,
            "fl32_alpha_1_act": 1,
            "fl32_f_1_act": 1,
            "fl32_u_1_pos_mag_act": 1,
            "fl32_u_1_pos_re_act": 1,
            "fl32_u_1_pos_im_act": 1,
            "fl32_u_1_neg_mag_act": 1,
            "fl32_u_1_neg_re_act": 1,
            "fl32_u_1_neg_im_act": 1,
            "fl32_u_1_zero_mag_act": 1,
            "fl32_u_1_zero_re_act": 1,
            "fl32_u_1_zero_im_act": 1,
            "fl32_i_pos_re_act": 1,
            "fl32_i_neg_re_act": 1,
            "fl32_i_zero_re_act": 1,
            "fl32_P_pos_act": 1,
            "fl32_P_neg_act": 1,
            "fl32_P_zero_act": 1,
            "norm": 17,
            "norm_fl32_alpha_1_act": 1,
            "norm_fl32_f_1_act": 1,
            "norm_fl32_u_1_pos_mag_act": 1,
            "norm_fl32_u_1_pos_re_act": 1,
            "norm_fl32_u_1_pos_im_act": 1,
            "norm_fl32_u_1_neg_mag_act": 1,
            "norm_fl32_u_1_neg_re_act": 1,
            "norm_fl32_u_1_neg_im_act": 1,
            "norm_fl32_u_1_zero_mag_act": 1,
            "norm_fl32_u_1_zero_re_act": 1,
            "norm_fl32_u_1_zero_im_act": 1,
            "norm_fl32_i_pos_re_act": 1,
            "norm_fl32_i_neg_re_act": 1,
            "norm_fl32_i_zero_re_act": 1,
            "norm_fl32_P_pos_act": 1,
            "norm_fl32_P_neg_act": 1,
            "norm_fl32_P_zero_act": 1,
            "status": 8,
            "bool_u_dip": 1,
            "bool_u_interrupt": 1,
            "bool_u_swell": 1,
            "bool_u_marked": 1,
            "bool_f_marked": 1,
            "bool_pwr_qual_00_dvalid": 1,
            "bool_pwr_qual_00_valid": 1,
            "bool_pwr_qual_00_interrupt": 1
          }
        ]
      },
      {
        "no": 1,
        "name": "fl32_sync_2_data",
        "interrupt_time": 2,
        "timestamp": 1,
        "dataset_input": [
          {
            "data": 17,
            "fl32_alpha_2_act": 1,
            "fl32_f_2_act": 1,
            "fl32_u_2_pos_mag_act": 1,
            "fl32_u_2_pos_re_act": 1,
            "fl32_u_2_pos_im_act": 1,
            "fl32_u_2_neg_mag_act": 1,
            "fl32_u_2_neg_re_act": 1,
            "fl32_u_2_neg_im_act": 1,
            "fl32_u_2_zero_mag_act": 1,
            "fl32_u_2_zero_re_act": 1,
            "fl32_u_2_zero_im_act": 1,
            "fl32_i_pos_im_act": 1,
            "fl32_i_neg_im_act": 1,
            "fl32_i_zero_im_act": 1,
            "fl32_Q_pos_act": 1,
            "fl32_Q_neg_act": 1,
            "fl32_Q_zero_act": 1,
            "norm": 17,
            "norm_fl32_alpha_2_act": 1,
            "norm_fl32_f_2_act": 1,
            "norm_fl32_u_2_pos_mag_act": 1,
            "norm_fl32_u_2_pos_re_act": 1,
            "norm_fl32_u_2_pos_im_act": 1,
            "norm_fl32_u_2_neg_mag_act": 1,
            "norm_fl32_u_2_neg_re_act": 1,
            "norm_fl32_u_2_neg_im_act": 1,
            "norm_fl32_u_2_zero_mag_act": 1,
            "norm_fl32_u_2_zero_re_act": 1,
            "norm_fl32_u_2_zero_im_act": 1,
            "norm_fl32_i_pos_im_act": 1,
            "norm_fl32_i_neg_im_act": 1,
            "norm_fl32_i_zero_im_act": 1,
            "norm_fl32_Q_pos_act": 1,
            "norm_fl32_Q_neg_act": 1,
            "norm_fl32_Q_zero_act": 1,
            "status": 8,
            "bool_u_dip": 1,
            "bool_u_interrupt": 1,
            "bool_u_swell": 1,
            "bool_u_marked": 1,
            "bool_f_marked": 1,
            "bool_pwr_qual_00_dvalid": 1,
            "bool_pwr_qual_00_valid": 1,
            "bool_pwr_qual_00_interrupt": 1
          }
        ]
      },
      {
        "no": 2,
        "name": "fl32_sync_3_data",
        "interrupt_time": 2,
        "timestamp": 1,
        "dataset_input": [
          {
            "data": 11,
            "fl32_alpha_diff12_act": 1,
            "fl32_f_diff12_act": 1,
            "fl32_u_diff12_pos_mag_act": 1,
            "fl32_u_diff12_pos_re_act": 1,
            "fl32_u_diff12_pos_im_act": 1,
            "fl32_u_diff12_neg_mag_act": 1,
            "fl32_u_diff12_neg_re_act": 1,
            "fl32_u_diff12_neg_im_act": 1,
            "fl32_u_diff12_zero_mag_act": 1,
            "fl32_u_diff12_zero_re_act": 1,
            "fl32_u_diff12_zero_im_act": 1,
            "fl32_i_pos_mag_act": 1,
            "fl32_i_neg_mag_act": 1,
            "fl32_i_zero_mag_act": 1,
            "fl32_spare_00": 1,
            "fl32_spare_01": 1,
            "fl32_spare_02": 1,
            "norm": 11,
            "norm_fl32_alpha_diff12_act": 1,
            "norm_fl32_f_diff12_act": 1,
            "norm_fl32_u_diff12_pos_mag_act": 1,
            "norm_fl32_u_diff12_pos_re_act": 1,
            "norm_fl32_u_diff12_pos_im_act": 1,
            "norm_fl32_u_diff12_neg_mag_act": 1,
            "norm_fl32_u_diff12_neg_re_act": 1,
            "norm_fl32_u_diff12_neg_im_act": 1,
            "norm_fl32_u_diff12_zero_mag_act": 1,
            "norm_fl32_u_diff12_zero_re_act": 1,
            "norm_fl32_u_diff12_zero_im_act": 1,
            "norm_fl32_i_pos_mag_act": 1,
            "norm_fl32_i_neg_mag_act": 1,
            "norm_fl32_i_zero_mag_act": 1,
            "norm_fl32_spare_00": 1,
            "norm_fl32_spare_01": 1,
            "norm_fl32_spare_02": 1,
            "status": 8,
            "bool_u_dip": 1,
            "bool_u_interrupt": 1,
            "bool_u_swell": 1,
            "bool_u_marked": 1,
            "bool_f_marked": 1,
            "bool_pwr_qual_00_dvalid": 1,
            "bool_pwr_qual_00_valid": 1,
            "bool_pwr_qual_00_interrupt": 1
          }
        ]
      }
    ]
  }