// Seed: 3172733000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1'b0;
  assign id_1 = 1;
  assign id_1 = id_6 & id_4;
  assign id_1 = 1;
  wire id_7;
  id_8(
      1 - 1 ^ id_1
  );
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1
);
  reg id_3;
  wire id_4, id_5;
  reg id_6;
  tri id_7;
  assign id_4 = 1;
  reg id_8;
  always_latch
    if ((1))
      if (id_1) id_8 <= id_4 & id_6;
      else id_6 <= id_8;
  id_9[1'b0 : 1] (
      {~1'b0{(1)}}
  ); module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
  if (1'b0 && {id_3 & 1'b0{id_7 ? id_1 : ~1}}) assign id_8 = id_3;
  else wire id_10;
endmodule
