<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 41st Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 41st Design Automation Conference" title="Proceedings of the 41st Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/2004/DAC-2004.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Sharad Malik, Limor Fix, Andrew B. Kahng<br/><em>Proceedings of the 41st Design Automation Conference</em><br/>DAC, 2004.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/2004">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+41st+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-2004,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=996566">996566</a>",
</span>	address       = "San Diego, California, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Sharad_Malik.html">Sharad Malik</a> and <a href="person/Limor_Fix.html">Limor Fix</a> and <a href="person/Andrew_B_Kahng.html">Andrew B. Kahng</a>",
<span id="isbn">	isbn          = "1-58113-828-8",
</span>	publisher     = "{ACM}",
	title         = "{Proceedings of the 41st Design Automation Conference}",
	year          = 2004,
}</pre>
</div>
<hr/>
<h3>Contents (197 items)</h3><dl class="toc"><div class="rbox"><span class="tag">36 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">22 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">17 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">14 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">12 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">11 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">11 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">10 ×<a href="tag/approach.html">#approach</a></span><br/><span class="tag">10 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">10 ×<a href="tag/scalability.html">#scalability</a></span><br/></div><dt><a href="DAC-2004-DahlbergKBGR.html">DAC-2004-DahlbergKBGR</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>EDA: this is serious business (<abbr title="Robert Dahlberg">RD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="R. Bingham">RB</abbr>, <abbr title="Aart J. de Geus">AJdG</abbr>, <abbr title="Walden C. Rhines">WCR</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-VassighiKNSYLCSD.html">DAC-2004-VassighiKNSYLCSD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Design optimizations for microprocessors at low temperature (<abbr title="Arman Vassighi">AV</abbr>, <abbr title="Ali Keshavarzi">AK</abbr>, <abbr title="Siva Narendra">SN</abbr>, <abbr title="Gerhard Schrom">GS</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="Seri Lee">SL</abbr>, <abbr title="Greg Chrysler">GC</abbr>, <abbr title="Manoj Sachdev">MS</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 2–5.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-AgarwalKMR.html">DAC-2004-AgarwalKMR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Leakage in nano-scale technologies: mechanisms, impact and design considerations (<abbr title="Amit Agarwal">AA</abbr>, <abbr title="Chris H. Kim">CHK</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 6–11.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-HeLS.html">DAC-2004-HeLS</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>System level leakage reduction considering the interdependence of temperature and leakage (<abbr title="Lei He">LH</abbr>, <abbr title="Weiping Liao">WL</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-RajaramHM.html">DAC-2004-RajaramHM</a> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Reducing clock skew variability via cross links (<abbr title="Anand Rajaram">AR</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-AlpertHHQ.html">DAC-2004-AlpertHHQ</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Fast and flexible buffer trees that navigate the physical layout environment (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Milos Hrkic">MH</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Stephen T. Quay">STQ</abbr>), pp. 24–29.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LiuPP.html">DAC-2004-LiuPP</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>Practical repeater insertion for low power: what repeater library do we need? (<abbr title="Xun Liu">XL</abbr>, <abbr title="Yuantao Peng">YP</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>), pp. 30–35.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-BehmLLRV.html">DAC-2004-BehmLLRV</a> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Industrial experience with test generation languages for processor verification (<abbr title="Michael L. Behm">MLB</abbr>, <abbr title="John M. Ludden">JML</abbr>, <abbr title="Yossi Lichtenstein">YL</abbr>, <abbr title="Michal Rimon">MR</abbr>, <abbr title="Michael Vinov">MV</abbr>), pp. 36–40.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2004-AsafMZ.html">DAC-2004-AsafMZ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>Defining coverage views to improve functional coverage analysis (<abbr title="Sigal Asaf">SA</abbr>, <abbr title="Eitan Marcus">EM</abbr>, <abbr title="Avi Ziv">AZ</abbr>), pp. 41–44.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-KwonKK.html">DAC-2004-KwonKK</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Systematic functional coverage metric synthesis from hierarchical temporal event relation graph (<abbr title="Young-Su Kwon">YSK</abbr>, <abbr title="Young-Il Kim">YIK</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 45–48.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-FineUZ.html">DAC-2004-FineUZ</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Probabilistic regression suites for functional verification (<abbr title="Shai Fine">SF</abbr>, <abbr title="Shmuel Ur">SU</abbr>, <abbr title="Avi Ziv">AZ</abbr>), pp. 49–54.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-RosenbandA.html">DAC-2004-RosenbandA</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Modular scheduling of guarded atomic actions (<abbr title="Daniel L. Rosenband">DLR</abbr>, <abbr title="Arvind">A</abbr>), pp. 55–60.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-KappS.html">DAC-2004-KappS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic correct scheduling of control flow intensive behavioral descriptions in formal synthesis (<abbr title="Kai Kapp">KK</abbr>, <abbr title="Viktor K. Sabelfeld">VKS</abbr>), pp. 61–66.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-MoB.html">DAC-2004-MoB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A timing-driven module-based chip design flow (<abbr title="Fan Mo">FM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 67–70.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-EdmanS.html">DAC-2004-EdmanS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Timing closure through a globally synchronous, timing partitioned design methodology (<abbr title="Anders Edman">AE</abbr>, <abbr title="Christer Svensson">CS</abbr>), pp. 71–74.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-BorkarKD.html">DAC-2004-BorkarKD</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design and reliability challenges in nanometer technologies (<abbr title="Shekhar Borkar">SB</abbr>, <abbr title="Tanay Karnik">TK</abbr>, <abbr title="Vivek De">VD</abbr>), p. 75.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-Shanbhag.html">DAC-2004-Shanbhag</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>A communication-theoretic design paradigm for reliable SOCs (<abbr title="Naresh R. Shanbhag">NRS</abbr>), p. 76.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-Micheli.html">DAC-2004-Micheli</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span></dt><dd>Reliable communication in systems on chips (<abbr title="Giovanni De Micheli">GDM</abbr>), p. 77.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-Austin.html">DAC-2004-Austin</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Designing robust microarchitectures (<abbr title="Todd M. Austin">TMA</abbr>), p. 78.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-Iyer.html">DAC-2004-Iyer</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Hierarchical application aware error detection and recovery (<abbr title="Ravishankar K. Iyer">RKI</abbr>), p. 79.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-StrojwasCGHKLNPT.html">DAC-2004-StrojwasCGHKLNPT</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>When IC yield missed the target, who is at fault? (<abbr title="Andreas J. Strojwas">AJS</abbr>, <abbr title="Michael Campbell">MC</abbr>, <abbr title="Vassilios Gerousis">VG</abbr>, <abbr title="Jim Hogan">JH</abbr>, <abbr title="John Kibarian">JK</abbr>, <abbr title="Marc Levitt">ML</abbr>, <abbr title="Walter Ng">WN</abbr>, <abbr title="Dipu Pramanik">DP</abbr>, <abbr title="Mark Templeton">MT</abbr>), p. 80.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-LyuhK.html">DAC-2004-LyuhK</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Memory access scheduling and binding considering energy minimization in multi-bank memory systems (<abbr title="Chun-Gi Lyuh">CGL</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-SeoKC.html">DAC-2004-SeoKC</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Profile-based optimal intra-task voltage scheduling for hard real-time applications (<abbr title="Jaewon Seo">JS</abbr>, <abbr title="Taewhan Kim">TK</abbr>, <abbr title="Ki-Seok Chung">KSC</abbr>), pp. 87–92.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-CarballoNYVCN.html">DAC-2004-CarballoNYVCN</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Requirement-based design methods for adaptive communications links (<abbr title="Juan Antonio Carballo">JAC</abbr>, <abbr title="Kevin J. Nowka">KJN</abbr>, <abbr title="Seung-Moon Yoo">SMY</abbr>, <abbr title="Ivan Vo">IV</abbr>, <abbr title="Clay Cranford">CC</abbr>, <abbr title="V. Robert Norman">VRN</abbr>), pp. 93–98.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-MuttrejaRRJ.html">DAC-2004-MuttrejaRRJ</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Automated energy/performance macromodeling of embedded software (<abbr title="Anish Muttreja">AM</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 99–102.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-SridharaS.html">DAC-2004-SridharaS</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Coding for system-on-chip networks: a unified framework (<abbr title="Srinivasa R. Sridhara">SRS</abbr>, <abbr title="Naresh R. Shanbhag">NRS</abbr>), pp. 103–106.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-SchueleS.html">DAC-2004-SchueleS</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Abstraction of assembler programs for symbolic worst case execution time analysis (<abbr title="Tobias Schüle">TS</abbr>, <abbr title="Klaus Schneider">KS</abbr>), pp. 107–112.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-PasrichaDB.html">DAC-2004-PasrichaDB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Extending the transaction level modeling approach for fast communication architecture exploration (<abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Mohamed Ben-Romdhane">MBR</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ResanoM.html">DAC-2004-ResanoM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware (<abbr title="Javier Resano">JR</abbr>, <abbr title="Daniel Mozos">DM</abbr>), pp. 119–124.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-Kandemir.html">DAC-2004-Kandemir</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>LODS: locality-oriented dynamic scheduling for on-chip multiprocessors (<abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 125–128.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-BrandoleseFS.html">DAC-2004-BrandoleseFS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An area estimation methodology for FPGA based designs at systemc-level (<abbr title="Carlo Brandolese">CB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Fabio Salice">FS</abbr>), pp. 129–132.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-VanderhaegenB.html">DAC-2004-VanderhaegenB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Automated design of operational transconductance amplifiers using reversed geometric programming (<abbr title="Johan P. Vanderhaegen">JPV</abbr>, <abbr title="Robert W. Brodersen">RWB</abbr>), pp. 133–138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-BhattacharyaJHS.html">DAC-2004-BhattacharyaJHS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Correct-by-construction layout-centric retargeting of large analog designs (<abbr title="Sambuddha Bhattacharya">SB</abbr>, <abbr title="Nuttorn Jangkrajarng">NJ</abbr>, <abbr title="Roy Hartono">RH</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 139–144.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-AgarwalSYV.html">DAC-2004-AgarwalSYV</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and accurate parasitic capacitance models for layout-aware (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 145–150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-XuPB.html">DAC-2004-XuPB</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>ORACLE: optimization with recourse of analog circuits including layout extraction (<abbr title="Yang Xu">YX</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>), pp. 151–154.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-ZhangDRRC.html">DAC-2004-ZhangDRRC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits (<abbr title="Gang Zhang">GZ</abbr>, <abbr title="E. Aykut Dengi">EAD</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 155–158.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-WangM.html">DAC-2004-WangM</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Buffer sizing for clock power minimization subject to general skew constraints (<abbr title="Kai Wang">KW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ZhaoFZSP.html">DAC-2004-ZhaoFZSP</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Optimal placement of power supply pads and pins (<abbr title="Min Zhao">MZ</abbr>, <abbr title="Yuhong Fu">YF</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>, <abbr title="Rajendran Panda">RP</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-PantBZSP.html">DAC-2004-PantBZSP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>A stochastic approach To power grid analysis (<abbr title="Sanjay Pant">SP</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>, <abbr title="Rajendran Panda">RP</abbr>), pp. 171–176.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-WuC.html">DAC-2004-WuC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient power/ground network analysis for power integrity-driven design methodology (<abbr title="Su-Wei Wu">SWW</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 177–180.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-JerkeLS.html">DAC-2004-JerkeLS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs (<abbr title="Göran Jerke">GJ</abbr>, <abbr title="Jens Lienig">JL</abbr>, <abbr title="Jürgen Scheible">JS</abbr>), pp. 181–184.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-DeoZBCGLRRS.html">DAC-2004-DeoZBCGLRRS</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>What happened to ASIC?: Go (recon)figure? (<abbr title="Nitin Deo">ND</abbr>, <abbr title="Behrooz Zahiri">BZ</abbr>, <abbr title="Ivo Bolsens">IB</abbr>, <abbr title="Jason Cong">JC</abbr>, <abbr title="Bhusan Gupta">BG</abbr>, <abbr title="Philip Lopresti">PL</abbr>, <abbr title="Christopher B. Reynolds">CBR</abbr>, <abbr title="Chris Rowen">CR</abbr>, <abbr title="Ray Simar">RS</abbr>), p. 185.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-HuangW.html">DAC-2004-HuangW</a> <span class="tag"><a href="tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>Optical proximity correction (OPC): friendly maze routing (<abbr title="Li-Da Huang">LDH</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 186–191.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ShenoyKC.html">DAC-2004-ShenoyKC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Design automation for mask programmable fabrics (<abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Jamil Kawa">JK</abbr>, <abbr title="Raul Camposano">RC</abbr>), pp. 192–197.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-RanM.html">DAC-2004-RanM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On designing via-configurable cell blocks for regular fabrics (<abbr title="Yajun Ran">YR</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 198–203.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-KheterpalSP.html">DAC-2004-KheterpalSP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Routing architecture exploration for regular fabrics (<abbr title="V. Kheterpal">VK</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 204–207.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-YoshidaDB.html">DAC-2004-YoshidaDB</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Accurate pre-layout estimation of standard cell characteristics (<abbr title="Hiroaki Yoshida">HY</abbr>, <abbr title="Kaushik De">KD</abbr>, <abbr title="Vamsi Boppana">VB</abbr>), pp. 208–211.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-ParthasarathyICW.html">DAC-2004-ParthasarathyICW</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>An efficient finite-domain constraint solver for circuits (<abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Li-C. Wang">LCW</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-AndrausS.html">DAC-2004-AndrausS</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic abstraction and verification of verilog models (<abbr title="Zaher S. Andraus">ZSA</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-MangH.html">DAC-2004-MangH</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Abstraction refinement by controllability and cooperativeness analysis (<abbr title="Freddy Y. C. Mang">FYCM</abbr>, <abbr title="Pei-Hsin Ho">PHH</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LuJ.html">DAC-2004-LuJ</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying a gigabit ethernet switch using SMV (<abbr title="Yuan Lu">YL</abbr>, <abbr title="Mike Jorda">MJ</abbr>), pp. 230–233.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-ShehataA.html">DAC-2004-ShehataA</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A general decomposition strategy for verifying register renaming (<abbr title="Hazem I. Shehata">HIS</abbr>, <abbr title="Mark Aagaard">MA</abbr>), pp. 234–237.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-FrancescoMABCM.html">DAC-2004-FrancescoMABCM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>An integrated hardware/software approach for run-time scratchpad management (<abbr title="Francesco Poletti">FP</abbr>, <abbr title="Paul Marchal">PM</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-NettoACA.html">DAC-2004-NettoACA</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-profile based code compression (<abbr title="Eduardo Wanderley Netto">EWN</abbr>, <abbr title="Rodolfo Azevedo">RA</abbr>, <abbr title="Paulo Centoducatte">PC</abbr>, <abbr title="Guido Araujo">GA</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-HanBBCJ.html">DAC-2004-HanBBCJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/data%20transfer.html" title="data transfer">#data transfer</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory (<abbr title="Sang-Il Han">SIH</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Marius Bonaciu">MB</abbr>, <abbr title="Soo-Ik Chae">SIC</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-NolletMVMV.html">DAC-2004-NolletMVMV</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Operating-system controlled network on chip (<abbr title="Vincent Nollet">VN</abbr>, <abbr title="Théodore Marescaux">TM</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Jean-Yves Mignolet">JYM</abbr>, <abbr title="Serge Vernalde">SV</abbr>), pp. 256–259.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-HuM.html">DAC-2004-HuM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>DyAD: smart routing for networks-on-chip (<abbr title="Jingcao Hu">JH</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 260–263.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-SentovichALR.html">DAC-2004-SentovichALR</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Competitive strategies for the electronics industry (<abbr title="Ellen Sentovich">ES</abbr>, <abbr title="Jaswinder Ahuja">JA</abbr>, <abbr title="Paul Lippe">PL</abbr>, <abbr title="Bernie Rosenthal">BR</abbr>), p. 264.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-SentovichCDK.html">DAC-2004-SentovichCDK</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Business models in IP, software licensing, and services (<abbr title="Ellen Sentovich">ES</abbr>, <abbr title="Raul Camposano">RC</abbr>, <abbr title="Jim Douglas">JD</abbr>, <abbr title="Aurangzeb Khan">AK</abbr>), p. 264.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-Kung.html">DAC-2004-Kung</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Timing closure for low-FO4 microprocessor design (<abbr title="David S. Kung">DSK</abbr>), pp. 265–266.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2004-Rodman.html">DAC-2004-Rodman</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Forest vs. trees: where’s the slack? (<abbr title="Paul K. Rodman">PKR</abbr>), p. 267.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-VujkovicWSS.html">DAC-2004-VujkovicWSS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient timing closure without timing driven placement and routing (<abbr title="Miodrag Vujkovic">MV</abbr>, <abbr title="David Wadkins">DW</abbr>, <abbr title="William Swartz">WS</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-BacchiniDBBNIY.html">DAC-2004-BacchiniDBBNIY</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>Verification: what works and what doesn’t (<abbr title="Francine Bacchini">FB</abbr>, <abbr title="Robert F. Damiano">RFD</abbr>, <abbr title="Bob Bentley">BB</abbr>, <abbr title="Kurt Baty">KB</abbr>, <abbr title="Kevin Normoyle">KN</abbr>, <abbr title="Makoto Ishii">MI</abbr>, <abbr title="Einat Yogev">EY</abbr>), p. 274.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-JejurikarPG.html">DAC-2004-JejurikarPG</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Leakage aware dynamic voltage scaling for real-time embedded systems (<abbr title="Ravindra Jejurikar">RJ</abbr>, <abbr title="Cristiano Pereira">CP</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 275–280.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-CaiGG.html">DAC-2004-CaiGG</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Retargetable profiling for rapid, early system-level design space exploration (<abbr title="Lukai Cai">LC</abbr>, <abbr title="Andreas Gerstlauer">AG</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 281–286.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-PieperMPTK.html">DAC-2004-PieperMPTK</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High level cache simulation for heterogeneous multiprocessors (<abbr title="Joshua J. Pieper">JJP</abbr>, <abbr title="Alain Mellan">AM</abbr>, <abbr title="JoAnn M. Paul">JMP</abbr>, <abbr title="Donald E. Thomas">DET</abbr>, <abbr title="Faraydon Karim">FK</abbr>), pp. 287–292.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-KimYKK.html">DAC-2004-KimYKK</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Communication-efficient hardware acceleration for fast functional simulation (<abbr title="Young-Il Kim">YIK</abbr>, <abbr title="Woo-Seung Yang">WSY</abbr>, <abbr title="Young-Su Kwon">YSK</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 293–298.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-NakamuraHKYY.html">DAC-2004-NakamuraHKYY</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication (<abbr title="Yuichi Nakamura">YN</abbr>, <abbr title="Kohei Hosokawa">KH</abbr>, <abbr title="Ichiro Kuroda">IK</abbr>, <abbr title="Ko Yoshikawa">KY</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LeeDBABM.html">DAC-2004-LeeDBABM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Circuit-aware architectural simulation (<abbr title="Seokwoo Lee">SL</abbr>, <abbr title="Shidhartha Das">SD</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Todd M. Austin">TMA</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-CapodieciGKSY.html">DAC-2004-CapodieciGKSY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward a methodology for manufacturability-driven design rule exploration (<abbr title="Luigi Capodieci">LC</abbr>, <abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Jie Yang">JY</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-McCullen.html">DAC-2004-McCullen</a></dt><dd>Phase correct routing for alternating phase shift masks (<abbr title="Kevin W. McCullen">KWM</abbr>), pp. 317–320.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-GuptaH.html">DAC-2004-GuptaH</a> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward a systematic-variation aware timing methodology (<abbr title="Puneet Gupta">PG</abbr>, <abbr title="Fook-Luen Heng">FLH</abbr>), pp. 321–326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-GuptaKSS.html">DAC-2004-GuptaKSS</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Selective gate-length biasing for cost-effective runtime leakage control (<abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Puneet Sharma">PS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 327–330.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-VisweswariahRKWN.html">DAC-2004-VisweswariahRKWN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/first-order.html" title="first-order">#first-order</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>First-order incremental block-based statistical timing analysis (<abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="K. Ravindran">KR</abbr>, <abbr title="K. Kalafala">KK</abbr>, <abbr title="Steven G. Walker">SGW</abbr>, <abbr title="S. Narayan">SN</abbr>), pp. 331–336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-OrshanskyB.html">DAC-2004-OrshanskyB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Fast statistical timing analysis handling arbitrary delay correlations (<abbr title="Michael Orshansky">MO</abbr>, <abbr title="Arnab Bandyopadhyay">AB</abbr>), pp. 337–342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LeLP.html">DAC-2004-LeLP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>STAC: statistical timing analysis with correlation (<abbr title="Jiayong Le">JL</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-BacchiniPBPBCB.html">DAC-2004-BacchiniPBPBCB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>System level design: six success stories in search of an industry (<abbr title="Francine Bacchini">FB</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="Raj Pawate">RP</abbr>, <abbr title="Arie Bernstein">AB</abbr>, <abbr title="Ramesh Chandra">RC</abbr>, <abbr title="Mohamed Ben-Romdhane">MBR</abbr>), pp. 349–350.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2004-XiuMFR.html">DAC-2004-XiuMFR</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Large-scale placement by grid-warping (<abbr title="Zhong Xiu">ZX</abbr>, <abbr title="James D. Z. Ma">JDZM</abbr>, <abbr title="Suzanne M. Fowler">SMF</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-KahngR.html">DAC-2004-KahngR</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/feedback.html" title="feedback">#feedback</a></span></dt><dd>Placement feedback: a concept and method for better min-cut placements (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 357–362.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-AntonelliCDHKKMN.html">DAC-2004-AntonelliCDHKKMN</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions (<abbr title="Dominic A. Antonelli">DAA</abbr>, <abbr title="Danny Z. Chen">DZC</abbr>, <abbr title="Timothy J. Dysart">TJD</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Peter M. Kogge">PMK</abbr>, <abbr title="Richard C. Murphy">RCM</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 363–368.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-WongBK.html">DAC-2004-WongBK</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Passivity-preserving model reduction via a computationally efficient project-and-balance scheme (<abbr title="Ngai Wong">NW</abbr>, <abbr title="Venkataramanan Balakrishnan">VB</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), pp. 369–374.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-WangHL.html">DAC-2004-WangHL</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>A linear fractional transform (LFT) based model for interconnect parametric uncertainty (<abbr title="Janet Meiling Wang">JMW</abbr>, <abbr title="Omar Hafiz">OH</abbr>, <abbr title="Jun Li">JL</abbr>), pp. 375–380.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-AgarwalSBLNV.html">DAC-2004-AgarwalSBLNV</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Variational delay metrics for interconnect timing analysis (<abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 381–384.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-SilveiraP.html">DAC-2004-SilveiraP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Exploiting input information in a model reduction algorithm for massively coupled parasitic networks (<abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>), pp. 385–388.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-MittalZTB.html">DAC-2004-MittalZTB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic translation of software binaries onto FPGAs (<abbr title="Gaurav Mittal">GM</abbr>, <abbr title="David Zaretsky">DZ</abbr>, <abbr title="Xiaoyong Tang">XT</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-BriskKS.html">DAC-2004-BriskKS</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Area-efficient instruction set synthesis for reconfigurable system-on-chip designs (<abbr title="Philip Brisk">PB</abbr>, <abbr title="Adam Kaplan">AK</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-OzturkKDCI.html">DAC-2004-OzturkKDCI</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Data compression for improving SPM behavior (<abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="I. Demirkiran">ID</abbr>, <abbr title="Guangyu Chen">GC</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 401–406.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-Smith.html">DAC-2004-Smith</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Platform based design: does it answer the entire SoC challenge? (<abbr title="Gary Smith">GS</abbr>), p. 407.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-Hopkins.html">DAC-2004-Hopkins</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Nomadic platform approach for wireless mobile multimedia (<abbr title="Mark Hopkins">MH</abbr>), p. 408.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-Sangiovanni-VincentelliCBS.html">DAC-2004-Sangiovanni-VincentelliCBS</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Benefits and challenges for platform-based design (<abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>, <abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Marco Sgroi">MS</abbr>), pp. 409–414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-Baron.html">DAC-2004-Baron</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>Trends in the use of re-configurable platforms (<abbr title="Max Baron">MB</abbr>), p. 415.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-BaneresCK.html">DAC-2004-BaneresCK</a> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>A recursive paradigm to solve Boolean relations (<abbr title="David Bañeres">DB</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>), pp. 416–421.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-SalujaK.html">DAC-2004-SalujaK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>A robust algorithm for approximate compatible observability don’t care (CODC) computation (<abbr title="Nikhil Saluja">NS</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 422–427.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-SasaoM.html">DAC-2004-SasaoM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A method to decompose multiple-output logic functions (<abbr title="Tsutomu Sasao">TS</abbr>, <abbr title="Munehiro Matsuura">MM</abbr>), pp. 428–433.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-WangC.html">DAC-2004-WangC</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Symmetry detection for incompletely specified functions (<abbr title="Kuo-Hua Wang">KHW</abbr>, <abbr title="Jia-Hung Chen">JHC</abbr>), pp. 434–437.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-KravetsK.html">DAC-2004-KravetsK</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Implicit enumeration of structural changes in circuit optimization (<abbr title="Victor N. Kravets">VNK</abbr>, <abbr title="Prabhakar Kudva">PK</abbr>), pp. 438–441.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-RaoDBS.html">DAC-2004-RaoDBS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Parametric yield estimation considering leakage variability (<abbr title="Rajeev R. Rao">RRR</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-RajVW.html">DAC-2004-RajVW</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A methodology to improve timing yield in the presence of process variations (<abbr title="Sreeja Raj">SR</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ChoiPR.html">DAC-2004-ChoiPR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Novel sizing algorithm for yield improvement under process variation in nanometer technology (<abbr title="Seung Hoon Choi">SHC</abbr>, <abbr title="Bipul Chandra Paul">BCP</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 454–459.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-NajmM.html">DAC-2004-NajmM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical timing analysis based on a timing yield model (<abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Noel Menezes">NM</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-DebJO.html">DAC-2004-DebJO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>System design for DSP applications in transaction level modeling paradigm (<abbr title="Abhijit K. Deb">AKD</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-WuZN.html">DAC-2004-WuZN</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An analytical approach for dynamic range estimation (<abbr title="Bin Wu">BW</abbr>, <abbr title="Jianwen Zhu">JZ</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ShiB.html">DAC-2004-ShiB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Automated fixed-point data-type optimization tool for signal processing and communication systems (<abbr title="Changchun Shi">CS</abbr>, <abbr title="Robert W. Brodersen">RWB</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-RoyB.html">DAC-2004-RoyB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="tag/float.html" title="float">#float</a></span> <span class="tag"><a href="tag/matlab.html" title="matlab">#matlab</a></span></dt><dd>An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design (<abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 484–487.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-MohiyuddinPAW.html">DAC-2004-MohiyuddinPAW</a></dt><dd>Synthesizing interconnect-efficient low density parity check codes (<abbr title="Marghoob Mohiyuddin">MM</abbr>, <abbr title="Amit Prakash">AP</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 488–491.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-WangMCA.html">DAC-2004-WangMCA</a> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On path-based learning and its applications in delay test and diagnosis (<abbr title="Li-C. Wang">LCW</abbr>, <abbr title="T. M. Mak">TMM</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-GoldmanKBBBCSV.html">DAC-2004-GoldmanKBBBCSV</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Is statistical timing statistically significant? (<abbr title="Richard Goldman">RG</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Clive Bittlestone">CB</abbr>, <abbr title="Ahsan Bootehsaz">AB</abbr>, <abbr title="Shekhar Y. Borkar">SYB</abbr>, <abbr title="E. Chen">EC</abbr>, <abbr title="Louis Scheffer">LS</abbr>, <abbr title="Chandramouli Visweswariah">CV</abbr>), p. 498.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-VermaDS.html">DAC-2004-VermaDS</a> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient on-line testing of FPGAs with provable diagnosabilities (<abbr title="Vinay Verma">VV</abbr>, <abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Vishal Suthar">VS</abbr>), pp. 498–503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LiRP.html">DAC-2004-LiRP</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On test generation for transition faults with minimized peak power dissipation (<abbr title="Wei Li">WL</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ParkCYC.html">DAC-2004-ParkCYC</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A new state assignment technique for testing and low power (<abbr title="Sungju Park">SP</abbr>, <abbr title="Sangwook Cho">SC</abbr>, <abbr title="Seiyang Yang">SY</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 510–513.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-VermeulenUG.html">DAC-2004-VermeulenUG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Automatic generation of breakpoint hardware for silicon debug (<abbr title="Bart Vermeulen">BV</abbr>, <abbr title="Mohammad Zalfany Urfianto">MZU</abbr>, <abbr title="Sandeep Kumar Goel">SKG</abbr>), pp. 514–517.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-OhMASM.html">DAC-2004-OhMASM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>AMUSE: a minimally-unsatisfiable subformula extractor (<abbr title="Yoonna Oh">YO</abbr>, <abbr title="Maher N. Mneimneh">MNM</abbr>, <abbr title="Zaher S. Andraus">ZSA</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ChauhanCK.html">DAC-2004-ChauhanCK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A SAT-based algorithm for reparameterization in symbolic simulation (<abbr title="Pankaj Chauhan">PC</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Daniel Kröning">DK</abbr>), pp. 524–529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-DargaLSM.html">DAC-2004-DargaLSM</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Exploiting structure in symmetry detection for CNF (<abbr title="Paul T. Darga">PTD</abbr>, <abbr title="Mark H. Liffiton">MHL</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 530–534.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2004-WangJHS.html">DAC-2004-WangJHS</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Refining the SAT decision ordering for bounded model checking (<abbr title="Chao Wang">CW</abbr>, <abbr title="HoonSang Jin">HJ</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 535–538.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-AnastasakisMP.html">DAC-2004-AnastasakisMP</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient equivalence checking with partitions and hierarchical cut-points (<abbr title="Demos Anastasakis">DA</abbr>, <abbr title="Lisa McIlwain">LM</abbr>, <abbr title="Slawomir Pilarski">SP</abbr>), pp. 539–542.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-RawatJJDGPMHS.html">DAC-2004-RawatJJDGPMHS</a></dt><dd>Were the good old days all that good?: EDA then and now (<abbr title="Shishpal Rawat">SR</abbr>, <abbr title="William H. Joyner Jr.">WHJJ</abbr>, <abbr title="John A. Darringer">JAD</abbr>, <abbr title="Daniel Gajski">DG</abbr>, <abbr title="Pat O. Pistilli">POP</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Carl Harris">CH</abbr>, <abbr title="James Solomon">JS</abbr>), p. 543.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-ChoiSP.html">DAC-2004-ChoiSP</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding (<abbr title="Kihwan Choi">KC</abbr>, <abbr title="Ramakrishna Soma">RS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ZhangDC.html">DAC-2004-ZhangDC</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Energy-aware deterministic fault tolerance in distributed real-time embedded systems (<abbr title="Ying Zhang">YZ</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 550–555.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-KejariwalGNDG.html">DAC-2004-KejariwalGNDG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices (<abbr title="Arun Kejariwal">AK</abbr>, <abbr title="Sumit Gupta">SG</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Nikil Dutt">ND</abbr>, <abbr title="Rajesh Gupta">RG</abbr>), pp. 556–561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-HuM04a.html">DAC-2004-HuM04a</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive data partitioning for ambient multimedia (<abbr title="Xiaoping Hu">XH</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 562–565.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-ChoudhuriM.html">DAC-2004-ChoudhuriM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy characterization of filesystems for diskless embedded systems (<abbr title="Siddharth Choudhuri">SC</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-NookalaS.html">DAC-2004-NookalaS</a></dt><dd>A method for correcting the functionality of a wire-pipelined circuit (<abbr title="Vidyasagar Nookala">VN</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 570–575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-CasuM.html">DAC-2004-CasuM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>A new approach to latency insensitive design (<abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Luca Macchiarulo">LM</abbr>), pp. 576–581.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LiuM.html">DAC-2004-LiuM</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Pre-layout wire length and congestion estimation (<abbr title="Qinghua Liu">QL</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 582–587.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-DavareLKS.html">DAC-2004-DavareLKS</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>The best of both worlds: the efficient asynchronous implementation of synchronous specifications (<abbr title="Abhijit Davare">AD</abbr>, <abbr title="Kelvin Lwin">KL</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 588–591.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-JeongN.html">DAC-2004-JeongN</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast hazard detection in combinational circuits (<abbr title="Cheoljoo Jeong">CJ</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 592–595.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-JacomeHVB.html">DAC-2004-JacomeHVB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Defect tolerant probabilistic design paradigm for nanotechnologies (<abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Chen He">CH</abbr>, <abbr title="Gustavo de Veciana">GdV</abbr>, <abbr title="Stephen Bijansky">SB</abbr>), pp. 596–601.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-CongFZ.html">DAC-2004-CongFZ</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Architecture-level synthesis for automatic interconnect pipelining (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yiping Fan">YF</abbr>, <abbr title="Zhiru Zhang">ZZ</abbr>), pp. 602–607.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-AbdiG.html">DAC-2004-AbdiG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Automatic generation of equivalent architecture model from functional specification (<abbr title="Samar Abdi">SA</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 608–613.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-YangKM.html">DAC-2004-YangKM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Divide-and-concatenate: an architecture level optimization technique for universal hash functions (<abbr title="Bo Yang">BY</abbr>, <abbr title="Ramesh Karri">RK</abbr>, <abbr title="David A. McGrew">DAM</abbr>), pp. 614–617.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-ContiCVOT.html">DAC-2004-ContiCVOT</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance analysis of different arbitration algorithms of the AMBA AHB bus (<abbr title="Massimo Conti">MC</abbr>, <abbr title="Marco Caldari">MC</abbr>, <abbr title="Giovanni B. Vece">GBV</abbr>, <abbr title="Simone Orcioni">SO</abbr>, <abbr title="Claudio Turchetti">CT</abbr>), pp. 618–621.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-KorsmeyerZG.html">DAC-2004-KorsmeyerZG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design tools for BioMEMS (<abbr title="Tom Korsmeyer">TK</abbr>, <abbr title="Jun Zeng">JZ</abbr>, <abbr title="Ken Greiner">KG</abbr>), pp. 622–628.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-2004-White.html">DAC-2004-White</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>CAD challenges in BioMEMS design (<abbr title="Jacob White">JW</abbr>), pp. 629–632.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-RutenbarBMPPSW.html">DAC-2004-RutenbarBMPPSW</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Will Moore’s Law rule in the land of analog? (<abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Anthony R. Bonaccio">ARB</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>, <abbr title="Ernesto Perea">EP</abbr>, <abbr title="Robert Pitts">RP</abbr>, <abbr title="Charles Sodini">CS</abbr>, <abbr title="Jim Wieser">JW</abbr>), p. 633.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2004-EkpanyapongMWLL.html">DAC-2004-EkpanyapongMWLL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Profile-guided microarchitectural floorplanning for deep submicron processor design (<abbr title="Mongkol Ekpanyapong">ME</abbr>, <abbr title="Jacob R. Minz">JRM</abbr>, <abbr title="Thaisiri Watewai">TW</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LongSLH.html">DAC-2004-LongSLH</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects (<abbr title="Changbo Long">CL</abbr>, <abbr title="Lucanus J. Simonson">LJS</abbr>, <abbr title="Weiping Liao">WL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LiYYYL.html">DAC-2004-LiYYYL</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation (<abbr title="Jing Li">JL</abbr>, <abbr title="Tan Yan">TY</abbr>, <abbr title="Bo Yang">BY</abbr>, <abbr title="Juebang Yu">JY</abbr>, <abbr title="Chunhui Li">CL</abbr>), pp. 646–651.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-KouroussisAN.html">DAC-2004-KouroussisAN</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case circuit delay taking into account power supply variations (<abbr title="Dionysios Kouroussis">DK</abbr>, <abbr title="Rubil Ahmadi">RA</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-AgarwalDB.html">DAC-2004-AgarwalDB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical gate delay model considering multiple input switching (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="Florentin Dartu">FD</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LeeZB.html">DAC-2004-LeeZB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Static timing analysis using backward signal propagation (<abbr title="Dongwoo Lee">DL</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ClabesFSDCPDMPFSLGWSRGRKMD.html">DAC-2004-ClabesFSDCPDMPFSLGWSRGRKMD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design and implementation of the POWER5 microprocessor (<abbr title="Joachim G. Clabes">JGC</abbr>, <abbr title="Joshua Friedrich">JF</abbr>, <abbr title="Mark Sweet">MS</abbr>, <abbr title="Jack DiLullo">JD</abbr>, <abbr title="Sam G. Chu">SGC</abbr>, <abbr title="Donald W. Plass">DWP</abbr>, <abbr title="James Dawson">JD</abbr>, <abbr title="Paul Muench">PM</abbr>, <abbr title="Larry Powell">LP</abbr>, <abbr title="Michael S. Floyd">MSF</abbr>, <abbr title="Balaram Sinharoy">BS</abbr>, <abbr title="Mike Lee">ML</abbr>, <abbr title="Michael Goulet">MG</abbr>, <abbr title="James Wagoner">JW</abbr>, <abbr title="Nicole S. Schwartz">NSS</abbr>, <abbr title="Stephen L. Runyon">SLR</abbr>, <abbr title="Gary Gorman">GG</abbr>, <abbr title="Phillip Restle">PR</abbr>, <abbr title="Ronald N. Kalla">RNK</abbr>, <abbr title="Joseph McGill">JM</abbr>, <abbr title="J. Steve Dodson">JSD</abbr>), pp. 670–672.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2004-TakayanagiSPSL.html">DAC-2004-TakayanagiSPSL</a></dt><dd>A dual-core 64b ultraSPARC microprocessor for dense server applications (<abbr title="Toshinari Takayanagi">TT</abbr>, <abbr title="Jinuk Luke Shin">JLS</abbr>, <abbr title="Bruce Petrick">BP</abbr>, <abbr title="Jeffrey Su">JS</abbr>, <abbr title="Ana Sonia Leon">ASL</abbr>), pp. 673–677.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2004-DeleganesBGKSW.html">DAC-2004-DeleganesBGKSW</a> <span class="tag"><a href="tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Low voltage swing logic circuits for a Pentium 4 processor integer core (<abbr title="Daniel J. Deleganes">DJD</abbr>, <abbr title="Micah Barany">MB</abbr>, <abbr title="George Geannopoulos">GG</abbr>, <abbr title="Kurt Kreitzer">KK</abbr>, <abbr title="Anant P. Singh">APS</abbr>, <abbr title="Sapumal Wijeratne">SW</abbr>), pp. 678–680.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2004-Wolf.html">DAC-2004-Wolf</a> <span class="tag"><a href="tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>The future of multiprocessor systems-on-chips (<abbr title="Wayne Wolf">WW</abbr>), pp. 681–685.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2004-KogelM.html">DAC-2004-KogelM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Heterogeneous MP-SoC: the solution to energy-efficient signal processing (<abbr title="Tim Kogel">TK</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-RowenL.html">DAC-2004-RowenL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Flexible architectures for engineering successful SOCs (<abbr title="Chris Rowen">CR</abbr>, <abbr title="Steve Leibson">SL</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-SaxenaH.html">DAC-2004-SaxenaH</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling repeaters explicitly within analytical placement (<abbr title="Prashant Saxena">PS</abbr>, <abbr title="Bill Halpin">BH</abbr>), pp. 699–704.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ObermeierJ.html">DAC-2004-ObermeierJ</a> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Quadratic placement using an improved timing model (<abbr title="Bernd Obermeier">BO</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 705–710.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-HrkicLB.html">DAC-2004-HrkicLB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/replication.html" title="replication">#replication</a></span></dt><dd>An approach to placement-coupled logic replication (<abbr title="Milos Hrkic">MH</abbr>, <abbr title="John Lillis">JL</abbr>, <abbr title="Giancarlo Beraudo">GB</abbr>), pp. 711–716.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-BraunNSCHSLM.html">DAC-2004-BraunNSCHSLM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel approach for flexible and consistent ADL-driven ASIP design (<abbr title="Gunnar Braun">GB</abbr>, <abbr title="Achim Nohl">AN</abbr>, <abbr title="Weihua Sheng">WS</abbr>, <abbr title="Jianjiang Ceng">JC</abbr>, <abbr title="Manuel Hohenauer">MH</abbr>, <abbr title="Hanno Scharwächter">HS</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-YuM.html">DAC-2004-YuM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Characterizing embedded applications for instruction-set extensible processors (<abbr title="Pan Yu">PY</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 723–728.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-BiswasCAPID.html">DAC-2004-BiswasCAPID</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Introduction of local memory elements in instruction set extensions (<abbr title="Partha Biswas">PB</abbr>, <abbr title="Vinay Choudhary">VC</abbr>, <abbr title="Kubilay Atasu">KA</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 729–734.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LiLH.html">DAC-2004-LiLH</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>FPGA power reduction using configurable dual-Vdd (<abbr title="Fei Li">FL</abbr>, <abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 735–740.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-SelvakkumaranRRK.html">DAC-2004-SelvakkumaranRRK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources (<abbr title="Navaratnasothie Selvakkumaran">NS</abbr>, <abbr title="Abhishek Ranjan">AR</abbr>, <abbr title="Salil Raje">SR</abbr>, <abbr title="George Karypis">GK</abbr>), pp. 741–746.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-OhbaT.html">DAC-2004-OhbaT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An SoC design methodology using FPGAs and embedded microprocessors (<abbr title="Nobuyuki Ohba">NO</abbr>, <abbr title="Kohji Takano">KT</abbr>), pp. 747–752.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-RaviKLMR.html">DAC-2004-RaviKLMR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>Security as a new dimension in embedded system design (<abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Paul C. Kocher">PCK</abbr>, <abbr title="Ruby B. Lee">RBL</abbr>, <abbr title="Gary McGraw">GM</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 753–760.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-2004-SultaniaSS.html">DAC-2004-SultaniaSS</a></dt><dd>Tradeoffs between date oxide leakage and delay for dual Tox circuits (<abbr title="Anup Kumar Sultania">AKS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ChopraV.html">DAC-2004-ChopraV</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Implicit pseudo boolean enumeration algorithms for input vector control (<abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 767–772.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-SrivastavaSB.html">DAC-2004-SrivastavaSB</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Statistical optimization of leakage power considering process variations using dual-Vth and sizing (<abbr title="Ashish Srivastava">AS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 773–778.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-DeogunRSB.html">DAC-2004-DeogunRSB</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Leakage-and crosstalk-aware bus encoding for total power reduction (<abbr title="Harmander Deogun">HD</abbr>, <abbr title="Rajeev R. Rao">RRR</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 779–782.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-SrivastavaSB04a.html">DAC-2004-SrivastavaSB04a</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment (<abbr title="Ashish Srivastava">AS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 783–787.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2004-YanSS.html">DAC-2004-YanSS</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics (<abbr title="Shu Yan">SY</abbr>, <abbr title="Vivek Sarin">VS</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 788–793.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-GopeCJ.html">DAC-2004-GopeCJ</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/rank.html" title="rank">#rank</a></span></dt><dd>A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS (<abbr title="Dipanjan Gope">DG</abbr>, <abbr title="Swagato Chakraborty">SC</abbr>, <abbr title="Vikram Jandhyala">VJ</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-GuptaP.html">DAC-2004-GuptaP</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>CHIME: coupled hierarchical inductance model evaluation (<abbr title="Satrajit Gupta">SG</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-KapurL.html">DAC-2004-KapurL</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Large-scale full-wave simulation (<abbr title="Sharad Kapur">SK</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 806–809.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-TanjiA.html">DAC-2004-TanjiA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects (<abbr title="Yuichi Tanji">YT</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 810–813.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-ChangHW.html">DAC-2004-ChangHW</a></dt><dd>Re-synthesis for delay variation tolerance (<abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Cheng-Tao Hsieh">CTH</abbr>, <abbr title="Kai-Chiang Wu">KCW</abbr>), pp. 814–819.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-CaoK.html">DAC-2004-CaoK</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Post-layout logic optimization of domino circuits (<abbr title="Aiqun Cao">AC</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), pp. 820–825.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-TummeltshammerHP.html">DAC-2004-TummeltshammerHP</a> <span class="tag"><a href="tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiple constant multiplication by time-multiplexed mapping of addition chains (<abbr title="Peter Tummeltshammer">PT</abbr>, <abbr title="James C. Hoe">JCH</abbr>, <abbr title="Markus Püschel">MP</abbr>), pp. 826–829.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-KapoorJ.html">DAC-2004-KapoorJ</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis (<abbr title="Hemangee K. Kapoor">HKK</abbr>, <abbr title="Mark B. Josephs">MBJ</abbr>), pp. 830–833.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-Kerntopf.html">DAC-2004-Kerntopf</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A new heuristic algorithm for reversible logic synthesis (<abbr title="Pawel Kerntopf">PK</abbr>), pp. 834–837.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-HungSYYP.html">DAC-2004-HungSYYP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Quantum logic synthesis by symbolic reachability analysis (<abbr title="William N. N. Hung">WNNH</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Guowu Yang">GY</abbr>, <abbr title="Jin Yang">JY</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 838–841.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-LiXLGP.html">DAC-2004-LiXLGP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A frequency relaxation approach for analog/RF system-level simulation (<abbr title="Xin Li">XL</abbr>, <abbr title="Yang Xu">YX</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Padmini Gopalakrishnan">PG</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 842–847.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-MeiRCHD.html">DAC-2004-MeiRCHD</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust, stable time-domain methods for solving MPDEs of fast/slow systems (<abbr title="Ting Mei">TM</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="Todd S. Coffey">TSC</abbr>, <abbr title="Scott A. Hutchinson">SAH</abbr>, <abbr title="David M. Day">DMD</abbr>), pp. 848–853.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-PlasBVDWDGM.html">DAC-2004-PlasBVDWDGM</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects (<abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 854–859.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-TanGQ.html">DAC-2004-TanGQ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Hierarchical approach to exact symbolic analysis of large analog circuits (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Weikun Guo">WG</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>), pp. 860–863.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-YangM.html">DAC-2004-YangM</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>An Essentially Non-Oscillatory (ENO) high-order accurate Adaptive table model for device modeling (<abbr title="Baolin Yang">BY</abbr>, <abbr title="Bruce McGaughy">BM</abbr>), pp. 864–867.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-ZhaiBSF.html">DAC-2004-ZhaiBSF</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Theoretical and practical limits of dynamic voltage scaling (<abbr title="Bo Zhai">BZ</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Krisztián Flautner">KF</abbr>), pp. 868–873.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-TaylorS.html">DAC-2004-TaylorS</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Enabling energy efficiency in via-patterned gate array devices (<abbr title="R. Reed Taylor">RRT</abbr>, <abbr title="Herman Schmit">HS</abbr>), pp. 874–878.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2004-HuangSSSGV.html">DAC-2004-HuangSSSGV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Compact thermal modeling for temperature-aware design (<abbr title="Wei Huang">WH</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>, <abbr title="Kevin Skadron">KS</abbr>, <abbr title="Karthik Sankaranarayanan">KS</abbr>, <abbr title="Shougata Ghosh">SG</abbr>, <abbr title="Sivakumar Velusamy">SV</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-BasuLWMB.html">DAC-2004-BasuLWMB</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era (<abbr title="Anirban Basu">AB</abbr>, <abbr title="Sheng-Chih Lin">SCL</abbr>, <abbr title="Vineet Wason">VW</abbr>, <abbr title="Amit Mehrotra">AM</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 884–887.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-KanjLAR.html">DAC-2004-KanjLAR</a></dt><dd>Noise characterization of static CMOS gates (<abbr title="Rouwaida Kanj">RK</abbr>, <abbr title="Timothy Lehner">TL</abbr>, <abbr title="Bhavna Agrawal">BA</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>), pp. 888–893.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ZhaoBD.html">DAC-2004-ZhaoBD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits (<abbr title="Chong Zhao">CZ</abbr>, <abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 894–899.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-DingM.html">DAC-2004-DingM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel technique to improve noise immunity of CMOS dynamic logic circuits (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 900–903.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-ZhangHC.html">DAC-2004-ZhangHC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining (<abbr title="Lizheng Zhang">LZ</abbr>, <abbr title="Yuhen Hu">YH</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 904–907.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-YoussefYSPJ.html">DAC-2004-YoussefYSPJ</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>Debugging HW/SW interface for MPSoC: video encoder system design case study (<abbr title="Mohamed-Wassim Youssef">MWY</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Arif Sasongko">AS</abbr>, <abbr title="Yanick Paviot">YP</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 908–913.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-MuraliM.html">DAC-2004-MuraliM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SUNMAP: a tool for automatic topology selection and generation for NoCs (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 914–919.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-ChengTM.html">DAC-2004-ChengTM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>FITS: framework-based instruction-set tuning synthesis for embedded application specific processors (<abbr title="Allen C. Cheng">ACC</abbr>, <abbr title="Gary S. Tyson">GST</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 920–923.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-KulkarniBS.html">DAC-2004-KulkarniBS</a> <span class="tag"><a href="tag/domain-specific%20language.html" title="domain-specific language">#domain-specific language</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Mapping a domain specific language to a platform FPGA (<abbr title="Chidamber Kulkarni">CK</abbr>, <abbr title="Gordon J. Brebner">GJB</abbr>, <abbr title="Graham Schelle">GS</abbr>), pp. 924–927.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-Pomeranz.html">DAC-2004-Pomeranz</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On the generation of scan-based test sets with reachable states for testing under functional operation conditions (<abbr title="Irith Pomeranz">IP</abbr>), pp. 928–933.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-WohlWP.html">DAC-2004-WohlWP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable selector architecture for x-tolerant deterministic BIST (<abbr title="Peter Wohl">PW</abbr>, <abbr title="John A. Waicukauski">JAW</abbr>, <abbr title="Sanjay Patel">SP</abbr>), pp. 934–939.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-Pomeranz04a.html">DAC-2004-Pomeranz04a</a></dt><dd>Scan-BIST based on transition probabilities (<abbr title="Irith Pomeranz">IP</abbr>), pp. 940–943.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-SunKV.html">DAC-2004-SunKV</a> <span class="tag"><a href="tag/taxonomy.html" title="taxonomy">#taxonomy</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Combining dictionary coding and LFSR reseeding for test data compression (<abbr title="Xiaoyun Sun">XS</abbr>, <abbr title="Larry L. Kinney">LLK</abbr>, <abbr title="Bapiraju Vinnakota">BV</abbr>), pp. 944–947.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2004-VuleticPI.html">DAC-2004-VuleticPI</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Virtual memory window for application-specific reconfigurable coprocessors (<abbr title="Miljan Vuletic">MV</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 948–953.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-LyseckyVT.html">DAC-2004-LyseckyVT</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Dynamic FPGA routing for just-in-time FPGA compilation (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>), pp. 954–959.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2004-HandaV.html">DAC-2004-HandaV</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient algorithm for finding empty space for online FPGA placement (<abbr title="Manish Handa">MH</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 960–965.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>