

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_0_1_x1'
================================================================
* Date:           Sun Sep 18 13:59:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5713|     5713|  19.041 us|  19.041 us|  5713|  5713|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_0_1_x1_loop_1_D_drain_IO_L1_out_wrapper_0_1_x1_loop_2   |     5712|     5712|       238|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_0_1_x1_loop_3_D_drain_IO_L1_out_wrapper_0_1_x1_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_0_1_x1_loop_6                                          |      105|      105|        35|          -|          -|     3|        no|
        |  ++ D_drain_IO_L1_out_wrapper_0_1_x1_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_0_1_x1_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      193|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      325|     -|
|Register             |        -|      -|      472|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      472|      518|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                   |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_919_fu_384_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_920_fu_467_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_921_fu_449_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_922_fu_461_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_331_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_77_fu_319_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln890_fu_307_p2                |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_443_p2               |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln890_849_fu_325_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_850_fu_337_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_851_fu_437_p2           |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_852_fu_473_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_853_fu_455_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_313_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln23544_fu_492_p2               |        or|   0|  0|   6|           6|           1|
    |select_ln890_45_fu_351_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_343_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 193|          91|          66|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  59|         11|    1|         11|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_45_phi_fu_289_p4                |   9|          2|    5|         10|
    |ap_phi_mux_c5_V_phi_fu_300_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_203_p4                   |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter2_v1_V_reg_221               |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_1781_reg_247          |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_1782_reg_234          |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_reg_260               |  14|          3|   32|         96|
    |c4_V_reg_273                                    |   9|          2|    3|          6|
    |c5_V_45_reg_285                                 |   9|          2|    5|         10|
    |c5_V_reg_296                                    |   9|          2|    5|         10|
    |c7_V_reg_199                                    |   9|          2|    4|          8|
    |c8_V_reg_210                                    |   9|          2|    5|         10|
    |fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_din    |  20|          4|  128|        512|
    |fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_1_0_x1142_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten7_reg_177                         |   9|          2|    5|         10|
    |indvar_flatten_reg_188                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 325|         69|  324|       1051|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_ln691_920_reg_603                   |    5|   0|    5|          0|
    |add_ln691_921_reg_589                   |    5|   0|    5|          0|
    |add_ln890_reg_507                       |    5|   0|    5|          0|
    |ap_CS_fsm                               |   10|   0|   10|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_v1_V_reg_221       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_1781_reg_247  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_1782_reg_234  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_reg_260       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v1_V_reg_221       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_1781_reg_247  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_1782_reg_234  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_reg_260       |   32|   0|   32|          0|
    |c4_V_reg_273                            |    3|   0|    3|          0|
    |c5_V_45_reg_285                         |    5|   0|    5|          0|
    |c5_V_reg_296                            |    5|   0|    5|          0|
    |c7_V_reg_199                            |    4|   0|    4|          0|
    |c8_V_reg_210                            |    5|   0|    5|          0|
    |icmp_ln890_849_reg_521                  |    1|   0|    1|          0|
    |icmp_ln890_849_reg_521_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln890_852_reg_608                  |    1|   0|    1|          0|
    |icmp_ln890_853_reg_594                  |    1|   0|    1|          0|
    |indvar_flatten7_reg_177                 |    5|   0|    5|          0|
    |indvar_flatten_reg_188                  |    8|   0|    8|          0|
    |local_D_V_addr_reg_534                  |    5|   0|    5|          0|
    |local_D_V_addr_reg_534_pp0_iter1_reg    |    5|   0|    5|          0|
    |local_D_V_load_1_reg_622                |  128|   0|  128|          0|
    |select_ln890_45_reg_525                 |    4|   0|    4|          0|
    |trunc_ln890_reg_530                     |    2|   0|    2|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |  472|   0|  472|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x1175|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x1175|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x1175|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x1174|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x1174|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x1174|       pointer|
|fifo_D_drain_PE_1_0_x1142_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_1_0_x1142|       pointer|
|fifo_D_drain_PE_1_0_x1142_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_1_0_x1142|       pointer|
|fifo_D_drain_PE_1_0_x1142_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_1_0_x1142|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 2, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 12 2 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 7 
12 --> 11 13 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x1174, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_0_x1142, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x1174, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_0_x1142, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:23496]   --->   Operation 21 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln23496 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:23496]   --->   Operation 22 'specmemcore' 'specmemcore_ln23496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln23499 = br void" [./dut.cpp:23499]   --->   Operation 23 'br' 'br_ln23499' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890, void %.loopexit426"   --->   Operation 24 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten7, i5 1"   --->   Operation 25 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 26 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 27 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_1_x1_loop_1_D_drain_IO_L1_out_wrapper_0_1_x1_loop_2_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1391"   --->   Operation 30 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln23508 = br void" [./dut.cpp:23508]   --->   Operation 31 'br' 'br_ln23508' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln23567 = ret" [./dut.cpp:23567]   --->   Operation 32 'ret' 'ret_ln23567' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split24, i8 %add_ln890_77, void %.split88"   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split24, i4 %select_ln890_45, void %.split88"   --->   Operation 34 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split24, i5 %add_ln691_919, void %.split88"   --->   Operation 35 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln890_77 = add i8 %indvar_flatten, i8 1"   --->   Operation 36 'add' 'add_ln890_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.58ns)   --->   "%icmp_ln890_849 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 37 'icmp' 'icmp_ln890_849' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_849, void %.split10, void %.preheader4.preheader"   --->   Operation 38 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = (!icmp_ln890_849)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln890_850 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 40 'icmp' 'icmp_ln890_850' <Predicate = (!icmp_ln890_849)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_850, i5 0, i5 %c8_V"   --->   Operation 41 'select' 'select_ln890' <Predicate = (!icmp_ln890_849)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln890_45 = select i1 %icmp_ln890_850, i4 %add_ln691, i4 %c7_V"   --->   Operation 42 'select' 'select_ln890_45' <Predicate = (!icmp_ln890_849)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_45, i32 2"   --->   Operation 43 'bitselect' 'tmp_490' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_45"   --->   Operation 44 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_490" [./dut.cpp:23518]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln23518 = zext i6 %tmp" [./dut.cpp:23518]   --->   Operation 46 'zext' 'zext_ln23518' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln23518" [./dut.cpp:23518]   --->   Operation 47 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:23518]   --->   Operation 48 'load' 'out_data_V' <Predicate = (!icmp_ln890_849)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691_919 = add i5 %select_ln890, i5 1"   --->   Operation 49 'add' 'add_ln691_919' <Predicate = (!icmp_ln890_849)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_1_x1_loop_3_D_drain_IO_L1_out_wrapper_0_1_x1_loop_4_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln23510 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:23510]   --->   Operation 52 'specpipeline' 'specpipeline_ln23510' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln23510 = specloopname void @_ssdm_op_SpecLoopName, void @empty_200" [./dut.cpp:23510]   --->   Operation 53 'specloopname' 'specloopname_ln23510' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.21ns)   --->   "%data_split_V_0_45 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_1_0_x1142" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'data_split_V_0_45' <Predicate = (!icmp_ln890_849)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 55 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:23518]   --->   Operation 55 'load' 'out_data_V' <Predicate = (!icmp_ln890_849)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 56 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 57 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 58 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 59 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.65ns)   --->   "%switch_ln23528 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split88, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:23528]   --->   Operation 60 'switch' 'switch_ln23528' <Predicate = (!icmp_ln890_849)> <Delay = 0.65>
ST_4 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln23528 = br void %.split88" [./dut.cpp:23528]   --->   Operation 61 'br' 'br_ln23528' <Predicate = (!icmp_ln890_849 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln23528 = br void %.split88" [./dut.cpp:23528]   --->   Operation 62 'br' 'br_ln23528' <Predicate = (!icmp_ln890_849 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln23528 = br void %.split88" [./dut.cpp:23528]   --->   Operation 63 'br' 'br_ln23528' <Predicate = (!icmp_ln890_849 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_45, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.split10"   --->   Operation 64 'phi' 'v1_V' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%v2_V_1782 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_45, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.split10"   --->   Operation 65 'phi' 'v2_V_1782' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%v2_V_1781 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_45, void %branch1, i32 %data_split_V_1, void %.split10"   --->   Operation 66 'phi' 'v2_V_1781' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_45, void %.split10"   --->   Operation 67 'phi' 'v2_V' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1782, i32 %v2_V_1781, i32 %v2_V"   --->   Operation 68 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.20ns)   --->   "%store_ln23530 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:23530]   --->   Operation 69 'store' 'store_ln23530' <Predicate = (!icmp_ln890_849)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln890_849)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader4"   --->   Operation 71 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.61>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_922, void %.loopexit, i3 1, void %.preheader4.preheader"   --->   Operation 72 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.49ns)   --->   "%icmp_ln890_851 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 73 'icmp' 'icmp_ln890_851' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln23534 = br i1 %icmp_ln890_851, void %.split20, void %.loopexit426" [./dut.cpp:23534]   --->   Operation 75 'br' 'br_ln23534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1371"   --->   Operation 76 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_851)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 1"   --->   Operation 77 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_851)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln23536 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader2.preheader" [./dut.cpp:23536]   --->   Operation 78 'br' 'br_ln23536' <Predicate = (!icmp_ln890_851)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = (!icmp_ln890_851 & !icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 80 'br' 'br_ln890' <Predicate = (!icmp_ln890_851 & icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_851)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%c5_V_45 = phi i5 %add_ln691_921, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 82 'phi' 'c5_V_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln691_921 = add i5 %c5_V_45, i5 1"   --->   Operation 83 'add' 'add_ln691_921' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln890_853 = icmp_eq  i5 %c5_V_45, i5 16"   --->   Operation 84 'icmp' 'icmp_ln890_853' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln23551 = br i1 %icmp_ln890_853, void %.split14, void %.loopexit.loopexit" [./dut.cpp:23551]   --->   Operation 86 'br' 'br_ln23551' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 87 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read' <Predicate = (!icmp_ln890_853)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 88 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x1174, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = (!icmp_ln890_853)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln23551 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:23551]   --->   Operation 89 'specpipeline' 'specpipeline_ln23551' <Predicate = (!icmp_ln890_853)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln23551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1289" [./dut.cpp:23551]   --->   Operation 90 'specloopname' 'specloopname_ln23551' <Predicate = (!icmp_ln890_853)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read_1' <Predicate = (!icmp_ln890_853)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 92 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x1174, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln890_853)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln890_853)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.57>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 95 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.57ns)   --->   "%add_ln691_922 = add i3 %c4_V, i3 1"   --->   Operation 96 'add' 'add_ln691_922' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.20>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_920, void %.split18, i5 0, void %.preheader2.preheader"   --->   Operation 98 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_920 = add i5 %c5_V, i5 1"   --->   Operation 99 'add' 'add_ln691_920' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.63ns)   --->   "%icmp_ln890_852 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 100 'icmp' 'icmp_ln890_852' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln23537 = br i1 %icmp_ln890_852, void %.split18, void %.loopexit.loopexit32" [./dut.cpp:23537]   --->   Operation 102 'br' 'br_ln23537' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:23544]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln23544 = zext i6 %tmp_s" [./dut.cpp:23544]   --->   Operation 104 'zext' 'zext_ln23544' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%local_D_V_addr_89 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln23544" [./dut.cpp:23544]   --->   Operation 105 'getelementptr' 'local_D_V_addr_89' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln23544 = or i6 %tmp_s, i6 1" [./dut.cpp:23544]   --->   Operation 106 'or' 'or_ln23544' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln23544" [./dut.cpp:23544]   --->   Operation 107 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%local_D_V_addr_90 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_99" [./dut.cpp:23544]   --->   Operation 108 'getelementptr' 'local_D_V_addr_90' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>
ST_12 : Operation 109 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_89" [./dut.cpp:23544]   --->   Operation 109 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_852)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 110 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_90" [./dut.cpp:23544]   --->   Operation 110 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_852)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 2.41>
ST_13 : Operation 111 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_89" [./dut.cpp:23544]   --->   Operation 111 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_852)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x1174, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890_852)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 113 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_90" [./dut.cpp:23544]   --->   Operation 113 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_852)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 14 <SV = 7> <Delay = 1.21>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln23537 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:23537]   --->   Operation 114 'specpipeline' 'specpipeline_ln23537' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln23537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1580" [./dut.cpp:23537]   --->   Operation 115 'specloopname' 'specloopname_ln23537' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x1174, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!icmp_ln890_852)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln890_852)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_2_x1175]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_1_x1174]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_1_0_x1142]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
local_D_V                                       (alloca           ) [ 001111111111111]
specmemcore_ln23496                             (specmemcore      ) [ 000000000000000]
br_ln23499                                      (br               ) [ 011111111111111]
indvar_flatten7                                 (phi              ) [ 001000000000000]
add_ln890                                       (add              ) [ 011111111111111]
icmp_ln890                                      (icmp             ) [ 001111111111111]
br_ln890                                        (br               ) [ 000000000000000]
specloopname_ln0                                (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
specloopname_ln1461                             (specloopname     ) [ 000000000000000]
br_ln23508                                      (br               ) [ 001111111111111]
ret_ln23567                                     (ret              ) [ 000000000000000]
indvar_flatten                                  (phi              ) [ 000100000000000]
c7_V                                            (phi              ) [ 000100000000000]
c8_V                                            (phi              ) [ 000100000000000]
add_ln890_77                                    (add              ) [ 001111111111111]
icmp_ln890_849                                  (icmp             ) [ 001111111111111]
br_ln890                                        (br               ) [ 000000000000000]
add_ln691                                       (add              ) [ 000000000000000]
icmp_ln890_850                                  (icmp             ) [ 000000000000000]
select_ln890                                    (select           ) [ 000000000000000]
select_ln890_45                                 (select           ) [ 001111111111111]
tmp_490                                         (bitselect        ) [ 000000000000000]
trunc_ln890                                     (trunc            ) [ 000111000000000]
tmp                                             (bitconcatenate   ) [ 000000000000000]
zext_ln23518                                    (zext             ) [ 000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 000111000000000]
add_ln691_919                                   (add              ) [ 001111111111111]
specloopname_ln0                                (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
specpipeline_ln23510                            (specpipeline     ) [ 000000000000000]
specloopname_ln23510                            (specloopname     ) [ 000000000000000]
data_split_V_0_45                               (read             ) [ 001111111111111]
out_data_V                                      (load             ) [ 000000000000000]
data_split_V_0                                  (trunc            ) [ 001111111111111]
data_split_V_1                                  (partselect       ) [ 001111111111111]
data_split_V_2                                  (partselect       ) [ 001111111111111]
data_split_V_3                                  (partselect       ) [ 001111111111111]
switch_ln23528                                  (switch           ) [ 001111111111111]
br_ln23528                                      (br               ) [ 001111111111111]
br_ln23528                                      (br               ) [ 001111111111111]
br_ln23528                                      (br               ) [ 001111111111111]
v1_V                                            (phi              ) [ 000101000000000]
v2_V_1782                                       (phi              ) [ 000101000000000]
v2_V_1781                                       (phi              ) [ 000101000000000]
v2_V                                            (phi              ) [ 000101000000000]
p_Result_s                                      (bitconcatenate   ) [ 000000000000000]
store_ln23530                                   (store            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
br_ln890                                        (br               ) [ 001111111111111]
c4_V                                            (phi              ) [ 000000011111111]
icmp_ln890_851                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln23534                                      (br               ) [ 000000000000000]
specloopname_ln1616                             (specloopname     ) [ 000000000000000]
icmp_ln870                                      (icmp             ) [ 001111111111111]
br_ln23536                                      (br               ) [ 000000000000000]
br_ln890                                        (br               ) [ 001111111111111]
br_ln890                                        (br               ) [ 001111111111111]
br_ln0                                          (br               ) [ 011111111111111]
c5_V_45                                         (phi              ) [ 000000001000000]
add_ln691_921                                   (add              ) [ 001111111111111]
icmp_ln890_853                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln23551                                      (br               ) [ 000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read   (read             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
specpipeline_ln23551                            (specpipeline     ) [ 000000000000000]
specloopname_ln23551                            (specloopname     ) [ 000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read_1 (read             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
br_ln0                                          (br               ) [ 000000000000000]
br_ln0                                          (br               ) [ 000000000000000]
add_ln691_922                                   (add              ) [ 001111111111111]
br_ln0                                          (br               ) [ 001111111111111]
c5_V                                            (phi              ) [ 000000000000100]
add_ln691_920                                   (add              ) [ 001111111111111]
icmp_ln890_852                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln23537                                      (br               ) [ 000000000000000]
tmp_s                                           (bitconcatenate   ) [ 000000000000000]
zext_ln23544                                    (zext             ) [ 000000000000000]
local_D_V_addr_89                               (getelementptr    ) [ 000000000000010]
or_ln23544                                      (or               ) [ 000000000000000]
tmp_99                                          (bitconcatenate   ) [ 000000000000000]
local_D_V_addr_90                               (getelementptr    ) [ 000000000000010]
local_D_V_load                                  (load             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
local_D_V_load_1                                (load             ) [ 000000000000101]
specpipeline_ln23537                            (specpipeline     ) [ 000000000000000]
specloopname_ln23537                            (specloopname     ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_2_x1175">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_2_x1175"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_1_x1174">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_1_x1174"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_1_0_x1142">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_1_0_x1142"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_1_x1_loop_1_D_drain_IO_L1_out_wrapper_0_1_x1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1391"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_1_x1_loop_3_D_drain_IO_L1_out_wrapper_0_1_x1_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_200"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1371"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1289"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1580"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="local_D_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_split_V_0_45_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0_45/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read/9 fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read_1/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="0" index="2" bw="128" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 write_ln174/10 write_ln174/13 write_ln174/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="local_D_V_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="5" slack="0"/>
<pin id="159" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="128" slack="0"/>
<pin id="161" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln23530/5 local_D_V_load/12 local_D_V_load_1/12 "/>
</bind>
</comp>

<comp id="162" class="1004" name="local_D_V_addr_89_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_89/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="local_D_V_addr_90_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_90/12 "/>
</bind>
</comp>

<comp id="177" class="1005" name="indvar_flatten7_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvar_flatten7_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c7_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="c7_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="c8_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="c8_V_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="v1_V_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="v1_V_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="32" slack="1"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="32" slack="1"/>
<pin id="232" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="v2_V_1782_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1782 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="v2_V_1782_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="32" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="4" bw="32" slack="1"/>
<pin id="243" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="6" bw="32" slack="1"/>
<pin id="245" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1782/5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="v2_V_1781_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1781 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="v2_V_1781_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="4" bw="32" slack="1"/>
<pin id="256" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="32" slack="1"/>
<pin id="258" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1781/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="v2_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="v2_V_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="4" bw="32" slack="1"/>
<pin id="269" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="32" slack="1"/>
<pin id="271" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="c4_V_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="c4_V_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/7 "/>
</bind>
</comp>

<comp id="285" class="1005" name="c5_V_45_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_45 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="c5_V_45_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_45/8 "/>
</bind>
</comp>

<comp id="296" class="1005" name="c5_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="c5_V_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/12 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln890_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln890_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln890_77_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_77/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln890_849_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_849/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln691_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln890_850_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_850/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln890_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln890_45_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_45/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_490_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_490/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln890_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln23518_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23518/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln691_919_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_919/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="data_split_V_0_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="128" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="data_split_V_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="128" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="data_split_V_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="128" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="0" index="3" bw="8" slack="0"/>
<pin id="409" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="data_split_V_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="128" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="0" index="3" bw="8" slack="0"/>
<pin id="419" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Result_s_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="128" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="32" slack="0"/>
<pin id="428" dir="0" index="3" bw="32" slack="0"/>
<pin id="429" dir="0" index="4" bw="32" slack="0"/>
<pin id="430" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln890_851_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_851/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln870_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln691_921_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_921/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln890_853_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_853/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln691_922_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="2"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_922/11 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln691_920_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_920/12 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln890_852_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_852/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_s_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln23544_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23544/12 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln23544_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23544/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_99_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="6" slack="0"/>
<pin id="502" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99/12 "/>
</bind>
</comp>

<comp id="507" class="1005" name="add_ln890_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln890_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="516" class="1005" name="add_ln890_77_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_77 "/>
</bind>
</comp>

<comp id="521" class="1005" name="icmp_ln890_849_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_849 "/>
</bind>
</comp>

<comp id="525" class="1005" name="select_ln890_45_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_45 "/>
</bind>
</comp>

<comp id="530" class="1005" name="trunc_ln890_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="1"/>
<pin id="532" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="534" class="1005" name="local_D_V_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="1"/>
<pin id="536" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_ln691_919_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_919 "/>
</bind>
</comp>

<comp id="545" class="1005" name="data_split_V_0_45_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_45 "/>
</bind>
</comp>

<comp id="553" class="1005" name="data_split_V_0_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="560" class="1005" name="data_split_V_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="data_split_V_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="data_split_V_3_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="icmp_ln890_851_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_851 "/>
</bind>
</comp>

<comp id="585" class="1005" name="icmp_ln870_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="589" class="1005" name="add_ln691_921_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_921 "/>
</bind>
</comp>

<comp id="594" class="1005" name="icmp_ln890_853_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_853 "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_ln691_922_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="1"/>
<pin id="600" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_922 "/>
</bind>
</comp>

<comp id="603" class="1005" name="add_ln691_920_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_920 "/>
</bind>
</comp>

<comp id="608" class="1005" name="icmp_ln890_852_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_852 "/>
</bind>
</comp>

<comp id="612" class="1005" name="local_D_V_addr_89_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="1"/>
<pin id="614" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_89 "/>
</bind>
</comp>

<comp id="617" class="1005" name="local_D_V_addr_90_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="1"/>
<pin id="619" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_90 "/>
</bind>
</comp>

<comp id="622" class="1005" name="local_D_V_load_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="128" slack="1"/>
<pin id="624" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="106" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="108" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="132" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="60" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="152" pin="7"/><net_sink comp="138" pin=2"/></net>

<net id="175"><net_src comp="162" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="276"><net_src comp="96" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="181" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="181" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="192" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="192" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="203" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="214" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="214" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="337" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="331" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="203" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="351" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="351" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="343" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="359" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="388"><net_src comp="343" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="152" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="152" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="78" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="152" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="80" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="152" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="84" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="86" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="431"><net_src comp="94" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="224" pin="8"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="237" pin="8"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="250" pin="8"/><net_sink comp="424" pin=3"/></net>

<net id="435"><net_src comp="263" pin="8"/><net_sink comp="424" pin=4"/></net>

<net id="436"><net_src comp="424" pin="5"/><net_sink comp="152" pin=4"/></net>

<net id="441"><net_src comp="277" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="98" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="277" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="289" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="289" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="273" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="96" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="300" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="28" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="300" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="52" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="300" pin="4"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="112" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="496"><net_src comp="479" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="114" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="116" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="118" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="498" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="510"><net_src comp="307" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="515"><net_src comp="313" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="319" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="524"><net_src comp="325" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="351" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="533"><net_src comp="367" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="146" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="543"><net_src comp="384" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="548"><net_src comp="126" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="263" pin=6"/></net>

<net id="556"><net_src comp="390" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="563"><net_src comp="394" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="570"><net_src comp="404" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="237" pin=6"/></net>

<net id="577"><net_src comp="414" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="224" pin=6"/></net>

<net id="584"><net_src comp="437" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="443" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="449" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="597"><net_src comp="455" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="461" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="606"><net_src comp="467" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="611"><net_src comp="473" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="162" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="620"><net_src comp="168" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="625"><net_src comp="152" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_0_1_x1174 | {9 10 13 14 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_0_1_x1 : fifo_D_drain_D_drain_IO_L1_out_0_2_x1175 | {9 10 }
	Port: D_drain_IO_L1_out_wrapper_0_1_x1 : fifo_D_drain_PE_1_0_x1142 | {4 }
  - Chain level:
	State 1
		specmemcore_ln23496 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
	State 3
		add_ln890_77 : 1
		icmp_ln890_849 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_850 : 1
		select_ln890 : 2
		select_ln890_45 : 2
		tmp_490 : 3
		trunc_ln890 : 3
		tmp : 4
		zext_ln23518 : 5
		local_D_V_addr : 6
		out_data_V : 7
		add_ln691_919 : 3
	State 4
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
	State 5
		p_Result_s : 1
		store_ln23530 : 2
	State 6
	State 7
		icmp_ln890_851 : 1
		br_ln23534 : 2
		icmp_ln870 : 1
		br_ln23536 : 2
	State 8
		add_ln691_921 : 1
		icmp_ln890_853 : 1
		br_ln23551 : 2
	State 9
	State 10
	State 11
	State 12
		add_ln691_920 : 1
		icmp_ln890_852 : 1
		br_ln23537 : 2
		tmp_s : 1
		zext_ln23544 : 2
		local_D_V_addr_89 : 3
		or_ln23544 : 2
		tmp_99 : 2
		local_D_V_addr_90 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 13
		write_ln174 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln890_fu_307       |    0    |    12   |
|          |      add_ln890_77_fu_319      |    0    |    15   |
|          |        add_ln691_fu_331       |    0    |    12   |
|    add   |      add_ln691_919_fu_384     |    0    |    12   |
|          |      add_ln691_921_fu_449     |    0    |    12   |
|          |      add_ln691_922_fu_461     |    0    |    10   |
|          |      add_ln691_920_fu_467     |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln890_fu_313       |    0    |    9    |
|          |     icmp_ln890_849_fu_325     |    0    |    11   |
|          |     icmp_ln890_850_fu_337     |    0    |    9    |
|   icmp   |     icmp_ln890_851_fu_437     |    0    |    8    |
|          |       icmp_ln870_fu_443       |    0    |    8    |
|          |     icmp_ln890_853_fu_455     |    0    |    9    |
|          |     icmp_ln890_852_fu_473     |    0    |    9    |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln890_fu_343      |    0    |    5    |
|          |     select_ln890_45_fu_351    |    0    |    4    |
|----------|-------------------------------|---------|---------|
|   read   | data_split_V_0_45_read_fu_126 |    0    |    0    |
|          |        grp_read_fu_132        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_138       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_490_fu_359        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln890_fu_367      |    0    |    0    |
|          |     data_split_V_0_fu_390     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_371          |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_424       |    0    |    0    |
|          |          tmp_s_fu_479         |    0    |    0    |
|          |         tmp_99_fu_498         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |      zext_ln23518_fu_379      |    0    |    0    |
|          |      zext_ln23544_fu_487      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     data_split_V_1_fu_394     |    0    |    0    |
|partselect|     data_split_V_2_fu_404     |    0    |    0    |
|          |     data_split_V_3_fu_414     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    or    |       or_ln23544_fu_492       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   157   |
|----------|-------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    4   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln691_919_reg_540  |    5   |
|  add_ln691_920_reg_603  |    5   |
|  add_ln691_921_reg_589  |    5   |
|  add_ln691_922_reg_598  |    3   |
|   add_ln890_77_reg_516  |    8   |
|    add_ln890_reg_507    |    5   |
|       c4_V_reg_273      |    3   |
|     c5_V_45_reg_285     |    5   |
|       c5_V_reg_296      |    5   |
|       c7_V_reg_199      |    4   |
|       c8_V_reg_210      |    5   |
|data_split_V_0_45_reg_545|   32   |
|  data_split_V_0_reg_553 |   32   |
|  data_split_V_1_reg_560 |   32   |
|  data_split_V_2_reg_567 |   32   |
|  data_split_V_3_reg_574 |   32   |
|    icmp_ln870_reg_585   |    1   |
|  icmp_ln890_849_reg_521 |    1   |
|  icmp_ln890_851_reg_581 |    1   |
|  icmp_ln890_852_reg_608 |    1   |
|  icmp_ln890_853_reg_594 |    1   |
|    icmp_ln890_reg_512   |    1   |
| indvar_flatten7_reg_177 |    5   |
|  indvar_flatten_reg_188 |    8   |
|local_D_V_addr_89_reg_612|    5   |
|local_D_V_addr_90_reg_617|    5   |
|  local_D_V_addr_reg_534 |    5   |
| local_D_V_load_1_reg_622|   128  |
| select_ln890_45_reg_525 |    4   |
|   trunc_ln890_reg_530   |    2   |
|       v1_V_reg_221      |   32   |
|    v2_V_1781_reg_247    |   32   |
|    v2_V_1782_reg_234    |   32   |
|       v2_V_reg_260      |   32   |
+-------------------------+--------+
|          Total          |   509  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_138 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_152 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_152 |  p2  |   3  |   0  |    0   ||    14   |
|    c4_V_reg_273   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   410  || 1.67943 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   157  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   57   |
|  Register |    -   |    -   |   509  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   509  |   214  |
+-----------+--------+--------+--------+--------+
