Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4314164 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4314164 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4314164 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus BCD<14 : 8> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus BCD<14 : 8> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus BCD<14 : 8> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus BCD<14 : 8> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus BCD<14 : 8> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus BCD<14 : 8> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus BCD<14 : 8> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus BCD<14 : 0> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus d0/BCD<13 : 0> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus d0/BCD<13 : 0> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus d0/BCD<13 : 0> on block top_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 4318260 kilobytes

