// Seed: 136556247
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd41
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  input wire _id_2;
  output supply0 id_1;
  assign id_4[1 :-1] = id_3;
  assign id_1 = 1;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic id_6 = -1 + ~id_6;
endmodule
