<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1767147232" />
    <testcase name="test_uart_tx_reset" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="133" time="7.700920104980469e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_single_byte" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="143" time="3.695487976074219e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_multiple_bytes" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="154" time="3.1948089599609375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_edge_cases" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="172" time="3.0994415283203125e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_timing" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="184" time="3.0994415283203125e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_reset" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="201" time="0.0002841949462890625" sim_time_ns="50.0" ratio_time="175935.57046979867" />
    <testcase name="test_uart_rx_single_byte" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="211" time="0.09597015380859375" sim_time_ns="86880.0" ratio_time="905281.4500357739" />
    <testcase name="test_uart_rx_multiple_bytes" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="226" time="0.38104724884033203" sim_time_ns="347340.0" ratio_time="911540.5007045303" />
    <testcase name="test_uart_rx_edge_cases" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="242" time="0.190108060836792" sim_time_ns="173700.00000000006" ratio_time="913690.8726301813" />
    <testcase name="test_uart_rx_false_start" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="256" time="0.03107595443725586" sim_time_ns="52140.0" ratio_time="1677824.573506621" />
    <testcase name="test_uart_rx_framing_error" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="272" time="0.10226082801818848" sim_time_ns="104210.0" ratio_time="1019060.7881784884" />
    <testcase name="test_uart_loopback_single" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="288" time="0.1239628791809082" sim_time_ns="86860.0" ratio_time="700693.6316253091" />
    <testcase name="test_uart_loopback_multiple" classname="tests.test_uart" file="/Users/alanma/Downloads/tinytinyTPU-co/sim/tests/test_uart.py" lineno="307" time="0.2856631278991699" sim_time_ns="260520.00000000012" ratio_time="911983.2927543784" />
  </testsuite>
</testsuites>