<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="0" showResetDomains="0">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1040" x="-7" y="0" />
 <generation
   synthesis="VHDL"
   path="C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final" />
 <hdlexample language="VHDL" />
</preferences>
