library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

--Eloise dos Santos Ruiz - 24002341
--Pedro Henrique Coan Zin – 24026585
--Tiago Aureliano Lança Rodriguez – 25004196


entity ula_board is
    port (
        SW   : in  std_logic_vector(17 downto 0);
        LEDR : out std_logic_vector(17 downto 0);
        LEDG : out std_logic_vector(2 downto 0);

        HEX0 : out std_logic_vector(6 downto 0);
        HEX1 : out std_logic_vector(6 downto 0);
        HEX2 : out std_logic_vector(6 downto 0);
        HEX3 : out std_logic_vector(6 downto 0)
    );
end entity ula_board;

architecture funcionamento of ula_board is

    signal A_ext  : std_logic_vector(15 downto 0);
    signal B_ext  : std_logic_vector(15 downto 0);
    signal op_ctl : std_logic_vector(2 downto 0);
    signal R_sig  : std_logic_vector(15 downto 0);

    function to_7seg(valor : std_logic_vector(3 downto 0))
        return std_logic_vector is
    begin
        case valor is
            when "0000" => return "1000000";
            when "0001" => return "1111001";
            when "0010" => return "0100100";
            when "0011" => return "0110000";
            when "0100" => return "0011001";
            when "0101" => return "0010010";
            when "0110" => return "0000010";
            when "0111" => return "1111000";
            when "1000" => return "0000000";
            when "1001" => return "0010000";
            when "1010" => return "0001000";
            when "1011" => return "0000011";
            when "1100" => return "1000110";
            when "1101" => return "0100001";
            when "1110" => return "0000110";
            when "1111" => return "0001110";
            when others => return "1111111";
        end case;
    end function;

begin

    op_ctl <= SW(17 downto 15);

    A_ext(6 downto 0) <= SW(13 downto 7);
    A_ext(15 downto 7) <= (others => SW(13));

    B_ext(6 downto 0) <= SW(6 downto 0);
    B_ext(15 downto 7) <= (others => SW(6));

    UUT: entity work.ULA
    port map (
        A        => A_ext,
        B        => B_ext,
        ULACtl   => op_ctl,
        R        => R_sig,
        Zero     => LEDG(0),
        Overflow => LEDG(1),
        Cout     => LEDG(2)
    );

    LEDR <= SW;

    HEX0 <= to_7seg(R_sig(3 downto 0));
    HEX1 <= to_7seg(R_sig(7 downto 4));
    HEX2 <= to_7seg(R_sig(11 downto 8));
    HEX3 <= to_7seg(R_sig(15 downto 12));

end architecture funcionamento;