use std::sync::Arc;

use crate::{
    EventRef, IOContext, RuntimeErrorCode,
    backend::{JitBackend, MemoryLayout, SharedJitCode},
    ir::{InstancePath, Program, SignalRef, VariableInfo},
};
use malachite_bigint::BigUint;

mod builder;
mod error;

pub use builder::{DeadStorePolicy, SimulatorBuilder, SimulatorOptions};
pub use error::render_diagnostic;
pub use error::{SimulatorError, SimulatorErrorKind};

/// Hierarchical instance tree with resolved signals.
#[derive(Debug, Clone)]
pub struct InstanceHierarchy {
    pub module_name: String,
    pub signals: Vec<NamedSignal>,
    pub children: Vec<(String, Vec<InstanceHierarchy>)>,
}

/// A named signal with its resolved memory reference and metadata.
#[derive(Debug, Clone)]
pub struct NamedSignal {
    pub name: String,
    pub signal: SignalRef,
    pub info: VariableInfo,
    /// For reset signals, the name of the associated clock (from FfDeclaration).
    pub associated_clock: Option<String>,
}

/// A named event with its resolved ID and event reference.
#[derive(Debug, Clone)]
pub struct NamedEvent {
    pub name: String,
    pub id: usize,
    pub event_ref: EventRef,
}

/// The core logic evaluation engine.
///
/// Encapsulates the JIT-compiled backend, the original SIR program,
/// and an optional VCD writer. Provides low-level, event-driven control.
pub struct Simulator {
    pub(crate) backend: JitBackend,
    pub(crate) program: Program,
    pub(crate) vcd_writer: Option<crate::vcd::VcdWriter>,
    pub(crate) dirty: bool,
    pub(crate) warnings: Vec<veryl_analyzer::AnalyzerError>,
}

impl std::fmt::Debug for Simulator {
    fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
        f.debug_struct("Simulator").finish()
    }
}

impl Simulator {
    pub fn builder<'a>(code: &'a str, top: &'a str) -> SimulatorBuilder<'a, Simulator> {
        SimulatorBuilder::<Simulator>::new(code, top)
    }

    pub fn from_sources<'a>(
        sources: Vec<(&'a str, &'a std::path::Path)>,
        top: &'a str,
    ) -> SimulatorBuilder<'a, Simulator> {
        SimulatorBuilder::<Simulator>::from_sources(sources, top)
    }

    pub(crate) fn with_backend_and_program(
        backend: JitBackend,
        program: Program,
        warnings: Vec<veryl_analyzer::AnalyzerError>,
    ) -> Self {
        Self {
            backend,
            program,
            vcd_writer: None,
            dirty: false,
            warnings,
        }
    }

    /// Returns the shared compiled JIT code, allowing it to be reused
    /// for creating additional simulator instances without recompilation.
    pub fn shared_code(&self) -> Arc<SharedJitCode> {
        self.backend.shared_code()
    }

    /// Returns analyzer warnings emitted during compilation.
    pub fn warnings(&self) -> &[veryl_analyzer::AnalyzerError] {
        &self.warnings
    }

    /// Captures the current state of all signals and writes them to the VCD file.
    pub fn dump(&mut self, timestamp: u64) {
        if self.dirty {
            self.backend.eval_comb().unwrap();
            self.dirty = false;
        }
        if let Some(ref mut writer) = self.vcd_writer {
            let backend = &self.backend;
            writer
                .dump(timestamp, |addr| {
                    let signal = backend.resolve_signal(addr);
                    if signal.is_4state {
                        backend.get_four_state(signal)
                    } else {
                        (backend.get(signal), BigUint::from(0u32))
                    }
                })
                .unwrap();
        }
    }

    /// Sets a signal value and marks combinational logic as dirty.
    pub fn set<T: Copy>(&mut self, signal: SignalRef, val: T) {
        self.backend.set(signal, val);
        self.dirty = true;
    }

    /// Sets a wide signal value and marks combinational logic as dirty.
    pub fn set_wide(&mut self, signal: SignalRef, val: BigUint) {
        self.backend.set_wide(signal, val);
        self.dirty = true;
    }

    /// Sets a four-state signal value and marks combinational logic as dirty.
    pub fn set_four_state(&mut self, signal: SignalRef, val: BigUint, mask: BigUint) {
        self.backend.set_four_state(signal, val, mask);
        self.dirty = true;
    }

    /// Modifies internal state via a callback and marks combinational logic as dirty.
    pub fn modify<F>(&mut self, f: F) -> Result<(), RuntimeErrorCode>
    where
        F: FnOnce(&mut IOContext),
    {
        let mut ctx = IOContext {
            backend: &mut self.backend,
        };
        f(&mut ctx);
        self.dirty = true;
        Ok(())
    }

    /// Manually triggers a clock or event to process sequential logic.
    pub fn tick(&mut self, event: EventRef) -> Result<(), RuntimeErrorCode> {
        if self.dirty {
            self.backend.eval_comb()?;
        }
        self.backend.eval_apply_ff_at(event)?;
        self.backend.eval_comb()?;
        self.dirty = false;
        Ok(())
    }

    /// Resolves a signal path into a performance-optimized [`SignalRef`].
    /// This handle allows for direct memory access without `HashMap` lookups.
    pub fn signal(&self, path: &str) -> SignalRef {
        let addr = self.program.get_addr(&[], &[path]);
        self.backend.resolve_signal(&addr)
    }

    /// Resolve a port name to an [`EventRef`] handle.
    pub fn event(&self, port: &str) -> EventRef {
        let addr = self.program.get_addr(&[], &[port]);
        self.backend.resolve_event(&addr)
    }

    /// Retrieves the current value as a fixed-size type without `BigUint` allocation.
    /// Lazily evaluates combinational logic if the state is dirty.
    pub fn get_as<T: Default + Copy>(&mut self, signal: SignalRef) -> T {
        if self.dirty {
            self.backend.eval_comb().unwrap();
            self.dirty = false;
        }
        self.backend.get_as(signal)
    }

    /// Retrieves the current value of a variable using a pre-resolved [`SignalRef`] handle.
    /// Lazily evaluates combinational logic if the state is dirty.
    pub fn get(&mut self, signal: SignalRef) -> BigUint {
        if self.dirty {
            self.backend.eval_comb().unwrap();
            self.dirty = false;
        }
        self.backend.get(signal)
    }

    /// Retrieves the current 4-state value (value, mask) of a variable using a [`SignalRef`] handle.
    /// Lazily evaluates combinational logic if the state is dirty.
    pub fn get_four_state(&mut self, signal: SignalRef) -> (BigUint, BigUint) {
        if self.dirty {
            self.backend.eval_comb().unwrap();
            self.dirty = false;
        }
        self.backend.get_four_state(signal)
    }

    /// Directly execute combinational logic evaluation.
    pub fn eval_comb(&mut self) -> Result<(), RuntimeErrorCode> {
        self.backend.eval_comb()?;
        self.dirty = false;
        Ok(())
    }

    /// Returns a raw pointer to the JIT memory and its total size in bytes.
    pub fn memory_as_ptr(&self) -> (*const u8, usize) {
        self.backend.memory_as_ptr()
    }

    /// Returns a mutable raw pointer to the JIT memory and its total size in bytes.
    pub fn memory_as_mut_ptr(&mut self) -> (*mut u8, usize) {
        self.backend.memory_as_mut_ptr()
    }

    /// Returns the stable region size in bytes.
    pub fn stable_region_size(&self) -> usize {
        self.backend.stable_region_size()
    }

    /// Returns a reference to the memory layout.
    pub fn layout(&self) -> &MemoryLayout {
        self.backend.layout()
    }

    /// Returns all ports of the top-level module with their resolved signal references.
    pub fn named_signals(&self) -> Vec<NamedSignal> {
        let top_instance_id = self
            .program
            .instance_ids
            .get(&InstancePath(vec![]))
            .expect("top-level instance not found");
        self.build_signals_for_instance(*top_instance_id)
    }

    /// Returns all signals for the instance at the given hierarchical path.
    ///
    /// The path is specified as a slice of `(instance_name, index)` pairs.
    /// Returns an empty `Vec` if the path does not exist.
    pub fn instance_signals(&self, instance_path: &[(&str, usize)]) -> Vec<NamedSignal> {
        let path_str_ids: Vec<_> = instance_path
            .iter()
            .map(|(name, idx)| (veryl_parser::resource_table::insert_str(name), *idx))
            .collect();
        match self.program.instance_ids.get(&InstancePath(path_str_ids)) {
            Some(&instance_id) => self.build_signals_for_instance(instance_id),
            None => Vec::new(),
        }
    }

    /// Builds the list of named signals for a given instance.
    fn build_signals_for_instance(&self, instance_id: crate::ir::InstanceId) -> Vec<NamedSignal> {
        let module_id = &self.program.instance_module[&instance_id];
        let module_vars = &self.program.module_variables[module_id];

        let mut result = Vec::new();
        for (var_path, info) in module_vars {
            let name = var_path
                .0
                .iter()
                .map(|s| {
                    veryl_parser::resource_table::get_str_value(*s)
                        .unwrap()
                        .to_string()
                })
                .collect::<Vec<_>>()
                .join(".");
            let addr = crate::ir::AbsoluteAddr {
                instance_id,
                var_id: info.id,
            };
            let signal = self.backend.resolve_signal(&addr);

            // Resolve associated clock for reset signals
            let associated_clock = self
                .program
                .reset_clock_map
                .get(&addr)
                .map(|clock_addr| self.program.get_path(clock_addr));

            result.push(NamedSignal {
                name,
                signal,
                info: info.clone(),
                associated_clock,
            });
        }
        result
    }

    /// Returns all events (clock/reset signals) with their IDs and event references.
    pub fn named_events(&self) -> Vec<NamedEvent> {
        let mut result = Vec::new();
        for (id, addr) in self.backend.id_to_addr_slice().iter().enumerate() {
            let name = self.program.get_path(addr);
            if let Some(ev) = self.backend.resolve_event_opt(addr) {
                result.push(NamedEvent {
                    name,
                    id,
                    event_ref: ev,
                });
            }
        }
        result
    }

    /// Triggers a clock/event by its numeric ID.
    pub fn tick_by_id(&mut self, event_id: usize) -> Result<(), RuntimeErrorCode> {
        let event = self.backend.id_to_event_slice()[event_id];
        self.tick(event)
    }

    /// Triggers a clock/event N times by its numeric ID.
    /// Avoids repeated cross-boundary calls when used from FFI.
    pub fn tick_by_id_n(&mut self, event_id: usize, count: u32) -> Result<(), RuntimeErrorCode> {
        let event = self.backend.id_to_event_slice()[event_id];
        for _ in 0..count {
            self.tick(event)?;
        }
        Ok(())
    }

    /// Resolves a signal inside a child instance.
    pub fn child_signal(&self, instance_path: &[(&str, usize)], var: &str) -> SignalRef {
        let addr = self.program.get_addr(instance_path, &[var]);
        self.backend.resolve_signal(&addr)
    }

    /// Returns the full instance hierarchy starting from the top module.
    pub fn named_hierarchy(&self) -> InstanceHierarchy {
        self.build_hierarchy(&[])
    }

    fn build_hierarchy(
        &self,
        current_path: &[(veryl_parser::resource_table::StrId, usize)],
    ) -> InstanceHierarchy {
        let instance_id = self
            .program
            .instance_ids
            .get(&InstancePath(current_path.to_vec()))
            .expect("instance not found");
        let module_id = &self.program.instance_module[instance_id];
        let module_name = self
            .program
            .module_names
            .get(module_id)
            .and_then(|name| veryl_parser::resource_table::get_str_value(*name))
            .map(|s| s.to_string())
            .unwrap_or_else(|| format!("{}", module_id));

        let signals = self.build_signals_for_instance(*instance_id);

        // Find direct children: instance paths that extend current by exactly 1 segment
        let current_len = current_path.len();
        let mut children_map: crate::HashMap<String, Vec<(usize, InstanceHierarchy)>> =
            crate::HashMap::default();

        for path in self.program.instance_ids.keys() {
            if path.0.len() == current_len + 1 && path.0.starts_with(current_path) {
                let (child_name_id, child_index) = path.0[current_len];
                let child_name = veryl_parser::resource_table::get_str_value(child_name_id)
                    .unwrap()
                    .to_string();
                let child_hierarchy = self.build_hierarchy(&path.0);
                children_map
                    .entry(child_name)
                    .or_default()
                    .push((child_index, child_hierarchy));
            }
        }

        // Sort children by index within each group
        let mut children: Vec<(String, Vec<InstanceHierarchy>)> = children_map
            .into_iter()
            .map(|(name, mut instances)| {
                instances.sort_by_key(|(idx, _)| *idx);
                let sorted = instances.into_iter().map(|(_, h)| h).collect();
                (name, sorted)
            })
            .collect();
        children.sort_by(|(a, _), (b, _)| a.cmp(b));

        InstanceHierarchy {
            module_name,
            signals,
            children,
        }
    }
}
