
multimeter Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a21c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  0800a3b0  0800a3b0  0000b3b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a880  0800a880  0000c1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a880  0800a880  0000b880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a888  0800a888  0000c1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a888  0800a888  0000b888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a88c  0800a88c  0000b88c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800a890  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  200001e8  0800aa74  0000c1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  0800aa74  0000c4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f18e  00000000  00000000  0000c214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000255f  00000000  00000000  0001b3a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  0001d908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc8  00000000  00000000  0001e878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028927  00000000  00000000  0001f440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011473  00000000  00000000  00047d67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fac86  00000000  00000000  000591da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00153e60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005530  00000000  00000000  00153ea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  001593d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a394 	.word	0x0800a394

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800a394 	.word	0x0800a394

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000cfe:	4a38      	ldr	r2, [pc, #224]	@ (8000de0 <HD44780_Init+0xec>)
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000d04:	4b37      	ldr	r3, [pc, #220]	@ (8000de4 <HD44780_Init+0xf0>)
 8000d06:	2208      	movs	r2, #8
 8000d08:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000d0a:	4b37      	ldr	r3, [pc, #220]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000d10:	4b33      	ldr	r3, [pc, #204]	@ (8000de0 <HD44780_Init+0xec>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d907      	bls.n	8000d28 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000d18:	4b33      	ldr	r3, [pc, #204]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	f043 0308 	orr.w	r3, r3, #8
 8000d20:	b2da      	uxtb	r2, r3
 8000d22:	4b31      	ldr	r3, [pc, #196]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e006      	b.n	8000d36 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000d28:	4b2f      	ldr	r3, [pc, #188]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	f043 0304 	orr.w	r3, r3, #4
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	4b2d      	ldr	r3, [pc, #180]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d34:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000d36:	f000 f9db 	bl	80010f0 <DelayInit>
  HAL_Delay(50);
 8000d3a:	2032      	movs	r0, #50	@ 0x32
 8000d3c:	f001 f96a 	bl	8002014 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000d40:	4b28      	ldr	r3, [pc, #160]	@ (8000de4 <HD44780_Init+0xf0>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f000 f999 	bl	800107c <ExpanderWrite>
  HAL_Delay(1000);
 8000d4a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d4e:	f001 f961 	bl	8002014 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000d52:	2030      	movs	r0, #48	@ 0x30
 8000d54:	f000 f981 	bl	800105a <Write4Bits>
  DelayUS(4500);
 8000d58:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000d5c:	f000 f9f2 	bl	8001144 <DelayUS>

  Write4Bits(0x03 << 4);
 8000d60:	2030      	movs	r0, #48	@ 0x30
 8000d62:	f000 f97a 	bl	800105a <Write4Bits>
  DelayUS(4500);
 8000d66:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000d6a:	f000 f9eb 	bl	8001144 <DelayUS>

  Write4Bits(0x03 << 4);
 8000d6e:	2030      	movs	r0, #48	@ 0x30
 8000d70:	f000 f973 	bl	800105a <Write4Bits>
  DelayUS(4500);
 8000d74:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000d78:	f000 f9e4 	bl	8001144 <DelayUS>

  Write4Bits(0x02 << 4);
 8000d7c:	2020      	movs	r0, #32
 8000d7e:	f000 f96c 	bl	800105a <Write4Bits>
  DelayUS(100);
 8000d82:	2064      	movs	r0, #100	@ 0x64
 8000d84:	f000 f9de 	bl	8001144 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000d88:	4b17      	ldr	r3, [pc, #92]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	f043 0320 	orr.w	r3, r3, #32
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 f924 	bl	8000fe0 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000d98:	4b14      	ldr	r3, [pc, #80]	@ (8000dec <HD44780_Init+0xf8>)
 8000d9a:	2204      	movs	r2, #4
 8000d9c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000d9e:	f000 f875 	bl	8000e8c <HD44780_Display>
  HD44780_Clear();
 8000da2:	f000 f82b 	bl	8000dfc <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000da6:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <HD44780_Init+0xfc>)
 8000da8:	2202      	movs	r2, #2
 8000daa:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000dac:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <HD44780_Init+0xfc>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 f912 	bl	8000fe0 <SendCommand>
  DelayUS(4500);
 8000dbc:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000dc0:	f000 f9c0 	bl	8001144 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000dc4:	490b      	ldr	r1, [pc, #44]	@ (8000df4 <HD44780_Init+0x100>)
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f000 f876 	bl	8000eb8 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000dcc:	490a      	ldr	r1, [pc, #40]	@ (8000df8 <HD44780_Init+0x104>)
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f000 f872 	bl	8000eb8 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000dd4:	f000 f81d 	bl	8000e12 <HD44780_Home>
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000207 	.word	0x20000207
 8000de4:	20000208 	.word	0x20000208
 8000de8:	20000204 	.word	0x20000204
 8000dec:	20000205 	.word	0x20000205
 8000df0:	20000206 	.word	0x20000206
 8000df4:	20000000 	.word	0x20000000
 8000df8:	20000008 	.word	0x20000008

08000dfc <HD44780_Clear>:

void HD44780_Clear()
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000e00:	2001      	movs	r0, #1
 8000e02:	f000 f8ed 	bl	8000fe0 <SendCommand>
  DelayUS(2000);
 8000e06:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e0a:	f000 f99b 	bl	8001144 <DelayUS>
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HD44780_Home>:

void HD44780_Home()
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000e16:	2002      	movs	r0, #2
 8000e18:	f000 f8e2 	bl	8000fe0 <SendCommand>
  DelayUS(2000);
 8000e1c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e20:	f000 f990 	bl	8001144 <DelayUS>
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000e28:	b590      	push	{r4, r7, lr}
 8000e2a:	b087      	sub	sp, #28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	460a      	mov	r2, r1
 8000e32:	71fb      	strb	r3, [r7, #7]
 8000e34:	4613      	mov	r3, r2
 8000e36:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000e38:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <HD44780_SetCursor+0x5c>)
 8000e3a:	f107 0408 	add.w	r4, r7, #8
 8000e3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000e44:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <HD44780_SetCursor+0x60>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	79ba      	ldrb	r2, [r7, #6]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d303      	bcc.n	8000e56 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <HD44780_SetCursor+0x60>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	3b01      	subs	r3, #1
 8000e54:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000e56:	79bb      	ldrb	r3, [r7, #6]
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	3318      	adds	r3, #24
 8000e5c:	443b      	add	r3, r7
 8000e5e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	4413      	add	r3, r2
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	b25b      	sxtb	r3, r3
 8000e6c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e70:	b25b      	sxtb	r3, r3
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	4618      	mov	r0, r3
 8000e76:	f000 f8b3 	bl	8000fe0 <SendCommand>
}
 8000e7a:	bf00      	nop
 8000e7c:	371c      	adds	r7, #28
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd90      	pop	{r4, r7, pc}
 8000e82:	bf00      	nop
 8000e84:	0800a3b0 	.word	0x0800a3b0
 8000e88:	20000207 	.word	0x20000207

08000e8c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000e90:	4b08      	ldr	r3, [pc, #32]	@ (8000eb4 <HD44780_Display+0x28>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	f043 0304 	orr.w	r3, r3, #4
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <HD44780_Display+0x28>)
 8000e9c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000e9e:	4b05      	ldr	r3, [pc, #20]	@ (8000eb4 <HD44780_Display+0x28>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	f043 0308 	orr.w	r3, r3, #8
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 f899 	bl	8000fe0 <SendCommand>
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000205 	.word	0x20000205

08000eb8 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	00db      	lsls	r3, r3, #3
 8000ed0:	b25b      	sxtb	r3, r3
 8000ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ed6:	b25b      	sxtb	r3, r3
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 f880 	bl	8000fe0 <SendCommand>
  for (int i=0; i<8; i++)
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e009      	b.n	8000efa <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	683a      	ldr	r2, [r7, #0]
 8000eea:	4413      	add	r3, r2
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 f884 	bl	8000ffc <SendChar>
  for (int i=0; i<8; i++)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2b07      	cmp	r3, #7
 8000efe:	ddf2      	ble.n	8000ee6 <HD44780_CreateSpecialChar+0x2e>
  }
}
 8000f00:	bf00      	nop
 8000f02:	bf00      	nop
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HD44780_PrintSpecialChar>:

void HD44780_PrintSpecialChar(uint8_t index)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	4603      	mov	r3, r0
 8000f12:	71fb      	strb	r3, [r7, #7]
  SendChar(index);
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 f870 	bl	8000ffc <SendChar>
}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000f2c:	e006      	b.n	8000f3c <HD44780_PrintStr+0x18>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	1c5a      	adds	r2, r3, #1
 8000f32:	607a      	str	r2, [r7, #4]
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 f860 	bl	8000ffc <SendChar>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d1f4      	bne.n	8000f2e <HD44780_PrintStr+0xa>
}
 8000f44:	bf00      	nop
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HD44780_Float>:

//user-defined LCD function (BuildYourCNC Youtube)
void HD44780_Float(double FloattoBeDisplayed, uint8_t MaxLengthOfDigits)
{
 8000f50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f54:	b089      	sub	sp, #36	@ 0x24
 8000f56:	af02      	add	r7, sp, #8
 8000f58:	ed87 0b02 	vstr	d0, [r7, #8]
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	71fb      	strb	r3, [r7, #7]
 8000f60:	466b      	mov	r3, sp
 8000f62:	461e      	mov	r6, r3
	char StringNumber[MaxLengthOfDigits];
 8000f64:	79f9      	ldrb	r1, [r7, #7]
 8000f66:	460b      	mov	r3, r1
 8000f68:	3b01      	subs	r3, #1
 8000f6a:	617b      	str	r3, [r7, #20]
 8000f6c:	b2cb      	uxtb	r3, r1
 8000f6e:	2200      	movs	r2, #0
 8000f70:	4698      	mov	r8, r3
 8000f72:	4691      	mov	r9, r2
 8000f74:	f04f 0200 	mov.w	r2, #0
 8000f78:	f04f 0300 	mov.w	r3, #0
 8000f7c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000f80:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000f84:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f88:	b2cb      	uxtb	r3, r1
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	461c      	mov	r4, r3
 8000f8e:	4615      	mov	r5, r2
 8000f90:	f04f 0200 	mov.w	r2, #0
 8000f94:	f04f 0300 	mov.w	r3, #0
 8000f98:	00eb      	lsls	r3, r5, #3
 8000f9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000f9e:	00e2      	lsls	r2, r4, #3
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	3307      	adds	r3, #7
 8000fa4:	08db      	lsrs	r3, r3, #3
 8000fa6:	00db      	lsls	r3, r3, #3
 8000fa8:	ebad 0d03 	sub.w	sp, sp, r3
 8000fac:	ab02      	add	r3, sp, #8
 8000fae:	3300      	adds	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
	snprintf(StringNumber, MaxLengthOfDigits + 1, "%f", FloattoBeDisplayed);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000fbc:	e9cd 2300 	strd	r2, r3, [sp]
 8000fc0:	4a06      	ldr	r2, [pc, #24]	@ (8000fdc <HD44780_Float+0x8c>)
 8000fc2:	6938      	ldr	r0, [r7, #16]
 8000fc4:	f005 fd7a 	bl	8006abc <sniprintf>
	HD44780_PrintStr(StringNumber);
 8000fc8:	6938      	ldr	r0, [r7, #16]
 8000fca:	f7ff ffab 	bl	8000f24 <HD44780_PrintStr>
 8000fce:	46b5      	mov	sp, r6
}
 8000fd0:	bf00      	nop
 8000fd2:	371c      	adds	r7, #28
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fda:	bf00      	nop
 8000fdc:	0800a3c0 	.word	0x0800a3c0

08000fe0 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 f812 	bl	8001018 <Send>
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <SendChar>:

static void SendChar(uint8_t ch)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	2101      	movs	r1, #1
 800100a:	4618      	mov	r0, r3
 800100c:	f000 f804 	bl	8001018 <Send>
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	460a      	mov	r2, r1
 8001022:	71fb      	strb	r3, [r7, #7]
 8001024:	4613      	mov	r3, r2
 8001026:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	f023 030f 	bic.w	r3, r3, #15
 800102e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	011b      	lsls	r3, r3, #4
 8001034:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001036:	7bfa      	ldrb	r2, [r7, #15]
 8001038:	79bb      	ldrb	r3, [r7, #6]
 800103a:	4313      	orrs	r3, r2
 800103c:	b2db      	uxtb	r3, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f000 f80b 	bl	800105a <Write4Bits>
  Write4Bits((lownib)|mode);
 8001044:	7bba      	ldrb	r2, [r7, #14]
 8001046:	79bb      	ldrb	r3, [r7, #6]
 8001048:	4313      	orrs	r3, r2
 800104a:	b2db      	uxtb	r3, r3
 800104c:	4618      	mov	r0, r3
 800104e:	f000 f804 	bl	800105a <Write4Bits>
}
 8001052:	bf00      	nop
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	4603      	mov	r3, r0
 8001062:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	4618      	mov	r0, r3
 8001068:	f000 f808 	bl	800107c <ExpanderWrite>
  PulseEnable(value);
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	4618      	mov	r0, r3
 8001070:	f000 f820 	bl	80010b4 <PulseEnable>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af02      	add	r7, sp, #8
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001086:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <ExpanderWrite+0x30>)
 8001088:	781a      	ldrb	r2, [r3, #0]
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	4313      	orrs	r3, r2
 800108e:	b2db      	uxtb	r3, r3
 8001090:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8001092:	f107 020f 	add.w	r2, r7, #15
 8001096:	230a      	movs	r3, #10
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2301      	movs	r3, #1
 800109c:	214e      	movs	r1, #78	@ 0x4e
 800109e:	4804      	ldr	r0, [pc, #16]	@ (80010b0 <ExpanderWrite+0x34>)
 80010a0:	f002 ff36 	bl	8003f10 <HAL_I2C_Master_Transmit>
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000208 	.word	0x20000208
 80010b0:	200002d4 	.word	0x200002d4

080010b4 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff ffd8 	bl	800107c <ExpanderWrite>
  DelayUS(20);
 80010cc:	2014      	movs	r0, #20
 80010ce:	f000 f839 	bl	8001144 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	f023 0304 	bic.w	r3, r3, #4
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ffce 	bl	800107c <ExpanderWrite>
  DelayUS(20);
 80010e0:	2014      	movs	r0, #20
 80010e2:	f000 f82f 	bl	8001144 <DelayUS>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <DelayInit>:

static void DelayInit(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80010f4:	4b11      	ldr	r3, [pc, #68]	@ (800113c <DelayInit+0x4c>)
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	4a10      	ldr	r2, [pc, #64]	@ (800113c <DelayInit+0x4c>)
 80010fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80010fe:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001100:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <DelayInit+0x4c>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	4a0d      	ldr	r2, [pc, #52]	@ (800113c <DelayInit+0x4c>)
 8001106:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800110a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <DelayInit+0x50>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a0b      	ldr	r2, [pc, #44]	@ (8001140 <DelayInit+0x50>)
 8001112:	f023 0301 	bic.w	r3, r3, #1
 8001116:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001118:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <DelayInit+0x50>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a08      	ldr	r2, [pc, #32]	@ (8001140 <DelayInit+0x50>)
 800111e:	f043 0301 	orr.w	r3, r3, #1
 8001122:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001124:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <DelayInit+0x50>)
 8001126:	2200      	movs	r2, #0
 8001128:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800112a:	bf00      	nop
  __ASM volatile ("NOP");
 800112c:	bf00      	nop
  __ASM volatile ("NOP");
 800112e:	bf00      	nop
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	e000edf0 	.word	0xe000edf0
 8001140:	e0001000 	.word	0xe0001000

08001144 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001144:	b480      	push	{r7}
 8001146:	b087      	sub	sp, #28
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <DelayUS+0x44>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a0e      	ldr	r2, [pc, #56]	@ (800118c <DelayUS+0x48>)
 8001152:	fba2 2303 	umull	r2, r3, r2, r3
 8001156:	0c9a      	lsrs	r2, r3, #18
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	fb02 f303 	mul.w	r3, r2, r3
 800115e:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001160:	4b0b      	ldr	r3, [pc, #44]	@ (8001190 <DelayUS+0x4c>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8001166:	4b0a      	ldr	r3, [pc, #40]	@ (8001190 <DelayUS+0x4c>)
 8001168:	685a      	ldr	r2, [r3, #4]
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	697a      	ldr	r2, [r7, #20]
 8001174:	429a      	cmp	r2, r3
 8001176:	d8f6      	bhi.n	8001166 <DelayUS+0x22>
}
 8001178:	bf00      	nop
 800117a:	bf00      	nop
 800117c:	371c      	adds	r7, #28
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	20000010 	.word	0x20000010
 800118c:	431bde83 	.word	0x431bde83
 8001190:	e0001000 	.word	0xe0001000

08001194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800119e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	db0b      	blt.n	80011be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	f003 021f 	and.w	r2, r3, #31
 80011ac:	4907      	ldr	r1, [pc, #28]	@ (80011cc <__NVIC_EnableIRQ+0x38>)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	095b      	lsrs	r3, r3, #5
 80011b4:	2001      	movs	r0, #1
 80011b6:	fa00 f202 	lsl.w	r2, r0, r2
 80011ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000e100 	.word	0xe000e100

080011d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d4:	f000 fea2 	bl	8001f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d8:	f000 f83e 	bl	8001258 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80011dc:	f000 f88d 	bl	80012fa <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e0:	f000 f9d0 	bl	8001584 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011e4:	f000 f98e 	bl	8001504 <MX_I2C1_Init>
  MX_ADC1_Init();
 80011e8:	f000 f8b2 	bl	8001350 <MX_ADC1_Init>
  MX_ADC2_Init();
 80011ec:	f000 f926 	bl	800143c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  //configure_pushButton_pin();
  configure_EXTI();
 80011f0:	f000 fa50 	bl	8001694 <configure_EXTI>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80011f4:	2200      	movs	r2, #0
 80011f6:	2100      	movs	r1, #0
 80011f8:	2008      	movs	r0, #8
 80011fa:	f002 fbca 	bl	8003992 <HAL_NVIC_SetPriority>

  HD44780_Init(2);	//initializing LCD
 80011fe:	2002      	movs	r0, #2
 8001200:	f7ff fd78 	bl	8000cf4 <HD44780_Init>
  HD44780_Clear();	//Clear LCD
 8001204:	f7ff fdfa 	bl	8000dfc <HD44780_Clear>
  HD44780_SetCursor(5,0);
 8001208:	2100      	movs	r1, #0
 800120a:	2005      	movs	r0, #5
 800120c:	f7ff fe0c 	bl	8000e28 <HD44780_SetCursor>
  HD44780_PrintStr("Welcome");
 8001210:	480f      	ldr	r0, [pc, #60]	@ (8001250 <main+0x80>)
 8001212:	f7ff fe87 	bl	8000f24 <HD44780_PrintStr>
  HAL_Delay(1000);
 8001216:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800121a:	f000 fefb 	bl	8002014 <HAL_Delay>
  HD44780_Clear();
 800121e:	f7ff fded 	bl	8000dfc <HD44780_Clear>

  //Configuring Systick to interrupt every 80 MHz
  HAL_SYSTICK_Config(SystemCoreClock);
 8001222:	4b0c      	ldr	r3, [pc, #48]	@ (8001254 <main+0x84>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f002 fbdd 	bl	80039e6 <HAL_SYSTICK_Config>
  //Start timer
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800122c:	2004      	movs	r0, #4
 800122e:	f002 fbe7 	bl	8003a00 <HAL_SYSTICK_CLKSourceConfig>
  //Setting Systick Priority lower than the Button interrupt
  HAL_NVIC_SetPriority(SysTick_IRQn, 2, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2102      	movs	r1, #2
 8001236:	f04f 30ff 	mov.w	r0, #4294967295
 800123a:	f002 fbaa 	bl	8003992 <HAL_NVIC_SetPriority>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //SetLCD();
	  //HAL_Delay(100);
	  getVoltage();
 800123e:	f000 fb03 	bl	8001848 <getVoltage>
	  getCurrent();
 8001242:	f000 fb7d 	bl	8001940 <getCurrent>
	  //getContinuity();
	  SetLCD();
 8001246:	f000 fa75 	bl	8001734 <SetLCD>
	  getVoltage();
 800124a:	bf00      	nop
 800124c:	e7f7      	b.n	800123e <main+0x6e>
 800124e:	bf00      	nop
 8001250:	0800a3c4 	.word	0x0800a3c4
 8001254:	20000010 	.word	0x20000010

08001258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b096      	sub	sp, #88	@ 0x58
 800125c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	2244      	movs	r2, #68	@ 0x44
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f005 fcbf 	bl	8006bea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800126c:	463b      	mov	r3, r7
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800127a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800127e:	f003 fa15 	bl	80046ac <HAL_PWREx_ControlVoltageScaling>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001288:	f000 fc0a 	bl	8001aa0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800128c:	2302      	movs	r3, #2
 800128e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001290:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001294:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001296:	2310      	movs	r3, #16
 8001298:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129a:	2302      	movs	r3, #2
 800129c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800129e:	2302      	movs	r3, #2
 80012a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012a2:	2301      	movs	r3, #1
 80012a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80012a6:	230a      	movs	r3, #10
 80012a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012aa:	2307      	movs	r3, #7
 80012ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012ae:	2302      	movs	r3, #2
 80012b0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012b2:	2302      	movs	r3, #2
 80012b4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4618      	mov	r0, r3
 80012bc:	f003 fa4c 	bl	8004758 <HAL_RCC_OscConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0x72>
  {
    Error_Handler();
 80012c6:	f000 fbeb 	bl	8001aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ca:	230f      	movs	r3, #15
 80012cc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ce:	2303      	movs	r3, #3
 80012d0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012da:	2300      	movs	r3, #0
 80012dc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012de:	463b      	mov	r3, r7
 80012e0:	2104      	movs	r1, #4
 80012e2:	4618      	mov	r0, r3
 80012e4:	f003 fe14 	bl	8004f10 <HAL_RCC_ClockConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012ee:	f000 fbd7 	bl	8001aa0 <Error_Handler>
  }
}
 80012f2:	bf00      	nop
 80012f4:	3758      	adds	r7, #88	@ 0x58
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b0a2      	sub	sp, #136	@ 0x88
 80012fe:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001300:	463b      	mov	r3, r7
 8001302:	2288      	movs	r2, #136	@ 0x88
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f005 fc6f 	bl	8006bea <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800130c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001310:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001312:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001316:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001318:	2302      	movs	r3, #2
 800131a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800131c:	2301      	movs	r3, #1
 800131e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001320:	2308      	movs	r3, #8
 8001322:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001324:	2307      	movs	r3, #7
 8001326:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001328:	2302      	movs	r3, #2
 800132a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800132c:	2302      	movs	r3, #2
 800132e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001330:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001334:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001336:	463b      	mov	r3, r7
 8001338:	4618      	mov	r0, r3
 800133a:	f003 ffd5 	bl	80052e8 <HAL_RCCEx_PeriphCLKConfig>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8001344:	f000 fbac 	bl	8001aa0 <Error_Handler>
  }
}
 8001348:	bf00      	nop
 800134a:	3788      	adds	r7, #136	@ 0x88
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	@ 0x28
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001356:	f107 031c 	add.w	r3, r7, #28
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
 8001370:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001372:	4b2f      	ldr	r3, [pc, #188]	@ (8001430 <MX_ADC1_Init+0xe0>)
 8001374:	4a2f      	ldr	r2, [pc, #188]	@ (8001434 <MX_ADC1_Init+0xe4>)
 8001376:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001378:	4b2d      	ldr	r3, [pc, #180]	@ (8001430 <MX_ADC1_Init+0xe0>)
 800137a:	2200      	movs	r2, #0
 800137c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800137e:	4b2c      	ldr	r3, [pc, #176]	@ (8001430 <MX_ADC1_Init+0xe0>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001384:	4b2a      	ldr	r3, [pc, #168]	@ (8001430 <MX_ADC1_Init+0xe0>)
 8001386:	2200      	movs	r2, #0
 8001388:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800138a:	4b29      	ldr	r3, [pc, #164]	@ (8001430 <MX_ADC1_Init+0xe0>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001390:	4b27      	ldr	r3, [pc, #156]	@ (8001430 <MX_ADC1_Init+0xe0>)
 8001392:	2208      	movs	r2, #8
 8001394:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001396:	4b26      	ldr	r3, [pc, #152]	@ (8001430 <MX_ADC1_Init+0xe0>)
 8001398:	2200      	movs	r2, #0
 800139a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800139c:	4b24      	ldr	r3, [pc, #144]	@ (8001430 <MX_ADC1_Init+0xe0>)
 800139e:	2200      	movs	r2, #0
 80013a0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80013a2:	4b23      	ldr	r3, [pc, #140]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013a8:	4b21      	ldr	r3, [pc, #132]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013be:	2200      	movs	r2, #0
 80013c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80013ca:	4b19      	ldr	r3, [pc, #100]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013d2:	4817      	ldr	r0, [pc, #92]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013d4:	f001 f874 	bl	80024c0 <HAL_ADC_Init>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80013de:	f000 fb5f 	bl	8001aa0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80013e6:	f107 031c 	add.w	r3, r7, #28
 80013ea:	4619      	mov	r1, r3
 80013ec:	4810      	ldr	r0, [pc, #64]	@ (8001430 <MX_ADC1_Init+0xe0>)
 80013ee:	f002 f945 	bl	800367c <HAL_ADCEx_MultiModeConfigChannel>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80013f8:	f000 fb52 	bl	8001aa0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80013fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <MX_ADC1_Init+0xe8>)
 80013fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001400:	2306      	movs	r3, #6
 8001402:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001404:	2300      	movs	r3, #0
 8001406:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001408:	237f      	movs	r3, #127	@ 0x7f
 800140a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800140c:	2304      	movs	r3, #4
 800140e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	4619      	mov	r1, r3
 8001418:	4805      	ldr	r0, [pc, #20]	@ (8001430 <MX_ADC1_Init+0xe0>)
 800141a:	f001 fb75 	bl	8002b08 <HAL_ADC_ConfigChannel>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001424:	f000 fb3c 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	3728      	adds	r7, #40	@ 0x28
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	2000020c 	.word	0x2000020c
 8001434:	50040000 	.word	0x50040000
 8001438:	2e300800 	.word	0x2e300800

0800143c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001442:	463b      	mov	r3, r7
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
 8001450:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001452:	4b29      	ldr	r3, [pc, #164]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 8001454:	4a29      	ldr	r2, [pc, #164]	@ (80014fc <MX_ADC2_Init+0xc0>)
 8001456:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001458:	4b27      	ldr	r3, [pc, #156]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 800145a:	2200      	movs	r2, #0
 800145c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800145e:	4b26      	ldr	r3, [pc, #152]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001464:	4b24      	ldr	r3, [pc, #144]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800146a:	4b23      	ldr	r3, [pc, #140]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001470:	4b21      	ldr	r3, [pc, #132]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 8001472:	2204      	movs	r2, #4
 8001474:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001476:	4b20      	ldr	r3, [pc, #128]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 8001478:	2200      	movs	r2, #0
 800147a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800147c:	4b1e      	ldr	r3, [pc, #120]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 800147e:	2200      	movs	r2, #0
 8001480:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001482:	4b1d      	ldr	r3, [pc, #116]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 8001484:	2201      	movs	r2, #1
 8001486:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001488:	4b1b      	ldr	r3, [pc, #108]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 800148a:	2200      	movs	r2, #0
 800148c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001490:	4b19      	ldr	r3, [pc, #100]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 8001492:	2200      	movs	r2, #0
 8001494:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001496:	4b18      	ldr	r3, [pc, #96]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 8001498:	2200      	movs	r2, #0
 800149a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800149c:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014a4:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80014aa:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80014b2:	4811      	ldr	r0, [pc, #68]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 80014b4:	f001 f804 	bl	80024c0 <HAL_ADC_Init>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 80014be:	f000 faef 	bl	8001aa0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80014c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <MX_ADC2_Init+0xc4>)
 80014c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014c6:	2306      	movs	r3, #6
 80014c8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014ce:	237f      	movs	r3, #127	@ 0x7f
 80014d0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014d2:	2304      	movs	r3, #4
 80014d4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014da:	463b      	mov	r3, r7
 80014dc:	4619      	mov	r1, r3
 80014de:	4806      	ldr	r0, [pc, #24]	@ (80014f8 <MX_ADC2_Init+0xbc>)
 80014e0:	f001 fb12 	bl	8002b08 <HAL_ADC_ConfigChannel>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 80014ea:	f000 fad9 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000270 	.word	0x20000270
 80014fc:	50040100 	.word	0x50040100
 8001500:	32601000 	.word	0x32601000

08001504 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001508:	4b1b      	ldr	r3, [pc, #108]	@ (8001578 <MX_I2C1_Init+0x74>)
 800150a:	4a1c      	ldr	r2, [pc, #112]	@ (800157c <MX_I2C1_Init+0x78>)
 800150c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 800150e:	4b1a      	ldr	r3, [pc, #104]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001510:	4a1b      	ldr	r2, [pc, #108]	@ (8001580 <MX_I2C1_Init+0x7c>)
 8001512:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001514:	4b18      	ldr	r3, [pc, #96]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800151a:	4b17      	ldr	r3, [pc, #92]	@ (8001578 <MX_I2C1_Init+0x74>)
 800151c:	2201      	movs	r2, #1
 800151e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001520:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001526:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001528:	2200      	movs	r2, #0
 800152a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800152c:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <MX_I2C1_Init+0x74>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001532:	4b11      	ldr	r3, [pc, #68]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001534:	2200      	movs	r2, #0
 8001536:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001538:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <MX_I2C1_Init+0x74>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800153e:	480e      	ldr	r0, [pc, #56]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001540:	f002 fc4a 	bl	8003dd8 <HAL_I2C_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800154a:	f000 faa9 	bl	8001aa0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800154e:	2100      	movs	r1, #0
 8001550:	4809      	ldr	r0, [pc, #36]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001552:	f003 f805 	bl	8004560 <HAL_I2CEx_ConfigAnalogFilter>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800155c:	f000 faa0 	bl	8001aa0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001560:	2100      	movs	r1, #0
 8001562:	4805      	ldr	r0, [pc, #20]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001564:	f003 f847 	bl	80045f6 <HAL_I2CEx_ConfigDigitalFilter>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800156e:	f000 fa97 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200002d4 	.word	0x200002d4
 800157c:	40005400 	.word	0x40005400
 8001580:	10909cec 	.word	0x10909cec

08001584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158a:	f107 030c 	add.w	r3, r7, #12
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800159a:	4b2f      	ldr	r3, [pc, #188]	@ (8001658 <MX_GPIO_Init+0xd4>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159e:	4a2e      	ldr	r2, [pc, #184]	@ (8001658 <MX_GPIO_Init+0xd4>)
 80015a0:	f043 0304 	orr.w	r3, r3, #4
 80015a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001658 <MX_GPIO_Init+0xd4>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015aa:	f003 0304 	and.w	r3, r3, #4
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	4b29      	ldr	r3, [pc, #164]	@ (8001658 <MX_GPIO_Init+0xd4>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b6:	4a28      	ldr	r2, [pc, #160]	@ (8001658 <MX_GPIO_Init+0xd4>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015be:	4b26      	ldr	r3, [pc, #152]	@ (8001658 <MX_GPIO_Init+0xd4>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	4b23      	ldr	r3, [pc, #140]	@ (8001658 <MX_GPIO_Init+0xd4>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	4a22      	ldr	r2, [pc, #136]	@ (8001658 <MX_GPIO_Init+0xd4>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d6:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <MX_GPIO_Init+0xd4>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Continuity_Output_GPIO_Port, Continuity_Output_Pin, GPIO_PIN_SET);
 80015e2:	2201      	movs	r2, #1
 80015e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015e8:	481c      	ldr	r0, [pc, #112]	@ (800165c <MX_GPIO_Init+0xd8>)
 80015ea:	f002 fbdd 	bl	8003da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Pushbutton_Pin */
  GPIO_InitStruct.Pin = Pushbutton_Pin;
 80015ee:	2304      	movs	r3, #4
 80015f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Pushbutton_GPIO_Port, &GPIO_InitStruct);
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	4619      	mov	r1, r3
 8001602:	4816      	ldr	r0, [pc, #88]	@ (800165c <MX_GPIO_Init+0xd8>)
 8001604:	f002 fa26 	bl	8003a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : Continuity_Output_Pin */
  GPIO_InitStruct.Pin = Continuity_Output_Pin;
 8001608:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800160c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160e:	2301      	movs	r3, #1
 8001610:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001616:	2301      	movs	r3, #1
 8001618:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Continuity_Output_GPIO_Port, &GPIO_InitStruct);
 800161a:	f107 030c 	add.w	r3, r7, #12
 800161e:	4619      	mov	r1, r3
 8001620:	480e      	ldr	r0, [pc, #56]	@ (800165c <MX_GPIO_Init+0xd8>)
 8001622:	f002 fa17 	bl	8003a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : Continuity_Input_Pin */
  GPIO_InitStruct.Pin = Continuity_Input_Pin;
 8001626:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800162a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162c:	2300      	movs	r3, #0
 800162e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Continuity_Input_GPIO_Port, &GPIO_InitStruct);
 8001634:	f107 030c 	add.w	r3, r7, #12
 8001638:	4619      	mov	r1, r3
 800163a:	4808      	ldr	r0, [pc, #32]	@ (800165c <MX_GPIO_Init+0xd8>)
 800163c:	f002 fa0a 	bl	8003a54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001640:	2200      	movs	r2, #0
 8001642:	2100      	movs	r1, #0
 8001644:	2008      	movs	r0, #8
 8001646:	f002 f9a4 	bl	8003992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800164a:	2008      	movs	r0, #8
 800164c:	f002 f9bd 	bl	80039ca <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001650:	bf00      	nop
 8001652:	3720      	adds	r7, #32
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40021000 	.word	0x40021000
 800165c:	48000800 	.word	0x48000800

08001660 <switchModes>:

/* USER CODE BEGIN 4 */

void switchModes(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
	current_mode = (current_mode + 1) % 3;
 8001664:	4b09      	ldr	r3, [pc, #36]	@ (800168c <switchModes+0x2c>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	1c5a      	adds	r2, r3, #1
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <switchModes+0x30>)
 800166c:	fb83 3102 	smull	r3, r1, r3, r2
 8001670:	17d3      	asrs	r3, r2, #31
 8001672:	1ac9      	subs	r1, r1, r3
 8001674:	460b      	mov	r3, r1
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	440b      	add	r3, r1
 800167a:	1ad1      	subs	r1, r2, r3
 800167c:	b2ca      	uxtb	r2, r1
 800167e:	4b03      	ldr	r3, [pc, #12]	@ (800168c <switchModes+0x2c>)
 8001680:	701a      	strb	r2, [r3, #0]
}
 8001682:	bf00      	nop
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	20000328 	.word	0x20000328
 8001690:	55555556 	.word	0x55555556

08001694 <configure_EXTI>:


void configure_EXTI(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
//Enable specific interrupt in NVIC
	NVIC_EnableIRQ(EXTI2_IRQn);
 8001698:	2008      	movs	r0, #8
 800169a:	f7ff fd7b 	bl	8001194 <__NVIC_EnableIRQ>
//enable clock to syscfg
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800169e:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <configure_EXTI+0x58>)
 80016a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a2:	4a12      	ldr	r2, [pc, #72]	@ (80016ec <configure_EXTI+0x58>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6613      	str	r3, [r2, #96]	@ 0x60
//clear and set bits to setup the interrupt source
	SYSCFG->EXTICR[0] &= ~SYSCFG_EXTICR1_EXTI2;	//MIGHT NEED TO CHECK THIS LINE WITH ALEX
 80016aa:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <configure_EXTI+0x5c>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	4a10      	ldr	r2, [pc, #64]	@ (80016f0 <configure_EXTI+0x5c>)
 80016b0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80016b4:	6093      	str	r3, [r2, #8]
	SYSCFG->EXTICR[0] |=  SYSCFG_EXTICR1_EXTI2_PC;
 80016b6:	4b0e      	ldr	r3, [pc, #56]	@ (80016f0 <configure_EXTI+0x5c>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	4a0d      	ldr	r2, [pc, #52]	@ (80016f0 <configure_EXTI+0x5c>)
 80016bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016c0:	6093      	str	r3, [r2, #8]
//enable interrupt
	EXTI->IMR1 |= (1<<2);
 80016c2:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <configure_EXTI+0x60>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a0b      	ldr	r2, [pc, #44]	@ (80016f4 <configure_EXTI+0x60>)
 80016c8:	f043 0304 	orr.w	r3, r3, #4
 80016cc:	6013      	str	r3, [r2, #0]
//enable interrupt trigger for rising and falling edges
	EXTI->RTSR1 |= (1<<2);  //Rising trigger selection register (RTSR):0 = disabled, 1 = enabled
 80016ce:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <configure_EXTI+0x60>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	4a08      	ldr	r2, [pc, #32]	@ (80016f4 <configure_EXTI+0x60>)
 80016d4:	f043 0304 	orr.w	r3, r3, #4
 80016d8:	6093      	str	r3, [r2, #8]
	EXTI->FTSR1 |= (1<<2);
 80016da:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <configure_EXTI+0x60>)
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	4a05      	ldr	r2, [pc, #20]	@ (80016f4 <configure_EXTI+0x60>)
 80016e0:	f043 0304 	orr.w	r3, r3, #4
 80016e4:	60d3      	str	r3, [r2, #12]
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40010000 	.word	0x40010000
 80016f4:	40010400 	.word	0x40010400

080016f8 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
//Check if the pending interrupt is triggered by the pushbutton
	if ((EXTI->PR1 & EXTI_PR1_PIF2) == EXTI_PR1_PIF2)
 80016fc:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <EXTI2_IRQHandler+0x34>)
 80016fe:	695b      	ldr	r3, [r3, #20]
 8001700:	f003 0304 	and.w	r3, r3, #4
 8001704:	2b04      	cmp	r3, #4
 8001706:	d10f      	bne.n	8001728 <EXTI2_IRQHandler+0x30>
		{
			//Check if the pushbutton was pressed
			if ((GPIOC->IDR & (1<<2)) == 0)
 8001708:	4b09      	ldr	r3, [pc, #36]	@ (8001730 <EXTI2_IRQHandler+0x38>)
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	2b00      	cmp	r3, #0
 8001712:	d103      	bne.n	800171c <EXTI2_IRQHandler+0x24>
			{
				switchModes();
 8001714:	f7ff ffa4 	bl	8001660 <switchModes>
				SetLCD();
 8001718:	f000 f80c 	bl	8001734 <SetLCD>
			}
			EXTI->PR1 |= EXTI_PR1_PIF2;	//clear pending interrupt
 800171c:	4b03      	ldr	r3, [pc, #12]	@ (800172c <EXTI2_IRQHandler+0x34>)
 800171e:	695b      	ldr	r3, [r3, #20]
 8001720:	4a02      	ldr	r2, [pc, #8]	@ (800172c <EXTI2_IRQHandler+0x34>)
 8001722:	f043 0304 	orr.w	r3, r3, #4
 8001726:	6153      	str	r3, [r2, #20]
		}
}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40010400 	.word	0x40010400
 8001730:	48000800 	.word	0x48000800

08001734 <SetLCD>:


void SetLCD(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
	HD44780_Clear();
 8001738:	f7ff fb60 	bl	8000dfc <HD44780_Clear>
	if (current_mode == MODE_VOLTMETER)
 800173c:	4b35      	ldr	r3, [pc, #212]	@ (8001814 <SetLCD+0xe0>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d11c      	bne.n	800177e <SetLCD+0x4a>
	{
		//Display Mode
		HD44780_SetCursor(4,0);
 8001744:	2100      	movs	r1, #0
 8001746:	2004      	movs	r0, #4
 8001748:	f7ff fb6e 	bl	8000e28 <HD44780_SetCursor>
		HD44780_PrintStr("Voltmeter");
 800174c:	4832      	ldr	r0, [pc, #200]	@ (8001818 <SetLCD+0xe4>)
 800174e:	f7ff fbe9 	bl	8000f24 <HD44780_PrintStr>

		//Display Data
		HD44780_SetCursor(5,1);
 8001752:	2101      	movs	r1, #1
 8001754:	2005      	movs	r0, #5
 8001756:	f7ff fb67 	bl	8000e28 <HD44780_SetCursor>
		HD44780_Float(voltageFinal, 5);
 800175a:	4b30      	ldr	r3, [pc, #192]	@ (800181c <SetLCD+0xe8>)
 800175c:	ed93 7b00 	vldr	d7, [r3]
 8001760:	2005      	movs	r0, #5
 8001762:	eeb0 0a47 	vmov.f32	s0, s14
 8001766:	eef0 0a67 	vmov.f32	s1, s15
 800176a:	f7ff fbf1 	bl	8000f50 <HD44780_Float>

		//Variable
		HD44780_SetCursor(15,1);
 800176e:	2101      	movs	r1, #1
 8001770:	200f      	movs	r0, #15
 8001772:	f7ff fb59 	bl	8000e28 <HD44780_SetCursor>
		HD44780_PrintStr("V");
 8001776:	482a      	ldr	r0, [pc, #168]	@ (8001820 <SetLCD+0xec>)
 8001778:	f7ff fbd4 	bl	8000f24 <HD44780_PrintStr>
			HD44780_SetCursor(6,1);
			HD44780_PrintStr("Open");
		}

	}
}
 800177c:	e047      	b.n	800180e <SetLCD+0xda>
	} else if (current_mode == MODE_AMPMETER)
 800177e:	4b25      	ldr	r3, [pc, #148]	@ (8001814 <SetLCD+0xe0>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d125      	bne.n	80017d2 <SetLCD+0x9e>
		HD44780_SetCursor(4,0);
 8001786:	2100      	movs	r1, #0
 8001788:	2004      	movs	r0, #4
 800178a:	f7ff fb4d 	bl	8000e28 <HD44780_SetCursor>
		HD44780_PrintStr("Ampmeter");
 800178e:	4825      	ldr	r0, [pc, #148]	@ (8001824 <SetLCD+0xf0>)
 8001790:	f7ff fbc8 	bl	8000f24 <HD44780_PrintStr>
		HD44780_SetCursor(5,1);
 8001794:	2101      	movs	r1, #1
 8001796:	2005      	movs	r0, #5
 8001798:	f7ff fb46 	bl	8000e28 <HD44780_SetCursor>
		HD44780_Float(currentFinal, 5);
 800179c:	4b22      	ldr	r3, [pc, #136]	@ (8001828 <SetLCD+0xf4>)
 800179e:	ed93 7b00 	vldr	d7, [r3]
 80017a2:	2005      	movs	r0, #5
 80017a4:	eeb0 0a47 	vmov.f32	s0, s14
 80017a8:	eef0 0a67 	vmov.f32	s1, s15
 80017ac:	f7ff fbd0 	bl	8000f50 <HD44780_Float>
		HD44780_SetCursor(14,1);
 80017b0:	2101      	movs	r1, #1
 80017b2:	200e      	movs	r0, #14
 80017b4:	f7ff fb38 	bl	8000e28 <HD44780_SetCursor>
		HD44780_PrintSpecialChar("");
 80017b8:	4b1c      	ldr	r3, [pc, #112]	@ (800182c <SetLCD+0xf8>)
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fba4 	bl	8000f0a <HD44780_PrintSpecialChar>
		HD44780_SetCursor(15,1);
 80017c2:	2101      	movs	r1, #1
 80017c4:	200f      	movs	r0, #15
 80017c6:	f7ff fb2f 	bl	8000e28 <HD44780_SetCursor>
		HD44780_PrintStr("A");
 80017ca:	4819      	ldr	r0, [pc, #100]	@ (8001830 <SetLCD+0xfc>)
 80017cc:	f7ff fbaa 	bl	8000f24 <HD44780_PrintStr>
}
 80017d0:	e01d      	b.n	800180e <SetLCD+0xda>
	} else if (current_mode == MODE_CONTINUITY)
 80017d2:	4b10      	ldr	r3, [pc, #64]	@ (8001814 <SetLCD+0xe0>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d119      	bne.n	800180e <SetLCD+0xda>
		HD44780_SetCursor(3,0);
 80017da:	2100      	movs	r1, #0
 80017dc:	2003      	movs	r0, #3
 80017de:	f7ff fb23 	bl	8000e28 <HD44780_SetCursor>
		HD44780_PrintStr("Continuity");
 80017e2:	4814      	ldr	r0, [pc, #80]	@ (8001834 <SetLCD+0x100>)
 80017e4:	f7ff fb9e 	bl	8000f24 <HD44780_PrintStr>
		if (continuity == 1)
 80017e8:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <SetLCD+0x104>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d107      	bne.n	8001800 <SetLCD+0xcc>
			HD44780_SetCursor(3,1);
 80017f0:	2101      	movs	r1, #1
 80017f2:	2003      	movs	r0, #3
 80017f4:	f7ff fb18 	bl	8000e28 <HD44780_SetCursor>
			HD44780_PrintStr("Continuous");
 80017f8:	4810      	ldr	r0, [pc, #64]	@ (800183c <SetLCD+0x108>)
 80017fa:	f7ff fb93 	bl	8000f24 <HD44780_PrintStr>
}
 80017fe:	e006      	b.n	800180e <SetLCD+0xda>
			HD44780_SetCursor(6,1);
 8001800:	2101      	movs	r1, #1
 8001802:	2006      	movs	r0, #6
 8001804:	f7ff fb10 	bl	8000e28 <HD44780_SetCursor>
			HD44780_PrintStr("Open");
 8001808:	480d      	ldr	r0, [pc, #52]	@ (8001840 <SetLCD+0x10c>)
 800180a:	f7ff fb8b 	bl	8000f24 <HD44780_PrintStr>
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000328 	.word	0x20000328
 8001818:	0800a3cc 	.word	0x0800a3cc
 800181c:	20000350 	.word	0x20000350
 8001820:	0800a3d8 	.word	0x0800a3d8
 8001824:	0800a3dc 	.word	0x0800a3dc
 8001828:	20000358 	.word	0x20000358
 800182c:	0800a3e8 	.word	0x0800a3e8
 8001830:	0800a3ec 	.word	0x0800a3ec
 8001834:	0800a3f0 	.word	0x0800a3f0
 8001838:	20000360 	.word	0x20000360
 800183c:	0800a3fc 	.word	0x0800a3fc
 8001840:	0800a408 	.word	0x0800a408
 8001844:	00000000 	.word	0x00000000

08001848 <getVoltage>:


void getVoltage()
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
	//Start ADC conversion
	HAL_ADC_Start(&hadc1);
 800184c:	4836      	ldr	r0, [pc, #216]	@ (8001928 <getVoltage+0xe0>)
 800184e:	f000 ff87 	bl	8002760 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 8001852:	4836      	ldr	r0, [pc, #216]	@ (800192c <getVoltage+0xe4>)
 8001854:	f000 ff84 	bl	8002760 <HAL_ADC_Start>

	//HAL Function to Poll to see if Conversion has finished
	HAL_ADC_PollForConversion(&hadc1, 20);
 8001858:	2114      	movs	r1, #20
 800185a:	4833      	ldr	r0, [pc, #204]	@ (8001928 <getVoltage+0xe0>)
 800185c:	f001 f86e 	bl	800293c <HAL_ADC_PollForConversion>
	HAL_ADC_PollForConversion(&hadc2, 20);
 8001860:	2114      	movs	r1, #20
 8001862:	4832      	ldr	r0, [pc, #200]	@ (800192c <getVoltage+0xe4>)
 8001864:	f001 f86a 	bl	800293c <HAL_ADC_PollForConversion>

	//setting variables to Conversion
	voltage = HAL_ADC_GetValue(&hadc1);
 8001868:	482f      	ldr	r0, [pc, #188]	@ (8001928 <getVoltage+0xe0>)
 800186a:	f001 f93f 	bl	8002aec <HAL_ADC_GetValue>
 800186e:	4603      	mov	r3, r0
 8001870:	4618      	mov	r0, r3
 8001872:	f7fe fe47 	bl	8000504 <__aeabi_ui2d>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	492d      	ldr	r1, [pc, #180]	@ (8001930 <getVoltage+0xe8>)
 800187c:	e9c1 2300 	strd	r2, r3, [r1]
	voltage2 = HAL_ADC_GetValue(&hadc2);
 8001880:	482a      	ldr	r0, [pc, #168]	@ (800192c <getVoltage+0xe4>)
 8001882:	f001 f933 	bl	8002aec <HAL_ADC_GetValue>
 8001886:	4603      	mov	r3, r0
 8001888:	4618      	mov	r0, r3
 800188a:	f7fe fe3b 	bl	8000504 <__aeabi_ui2d>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4928      	ldr	r1, [pc, #160]	@ (8001934 <getVoltage+0xec>)
 8001894:	e9c1 2300 	strd	r2, r3, [r1]

	//Converting Data
	voltage = (voltage / 4096.0) * 3.3;
 8001898:	4b25      	ldr	r3, [pc, #148]	@ (8001930 <getVoltage+0xe8>)
 800189a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800189e:	f04f 0200 	mov.w	r2, #0
 80018a2:	4b25      	ldr	r3, [pc, #148]	@ (8001938 <getVoltage+0xf0>)
 80018a4:	f7fe ffd2 	bl	800084c <__aeabi_ddiv>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4610      	mov	r0, r2
 80018ae:	4619      	mov	r1, r3
 80018b0:	a31b      	add	r3, pc, #108	@ (adr r3, 8001920 <getVoltage+0xd8>)
 80018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b6:	f7fe fe9f 	bl	80005f8 <__aeabi_dmul>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	491c      	ldr	r1, [pc, #112]	@ (8001930 <getVoltage+0xe8>)
 80018c0:	e9c1 2300 	strd	r2, r3, [r1]
	voltage2 = (voltage2 / 4096.0) * 3.3;
 80018c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001934 <getVoltage+0xec>)
 80018c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <getVoltage+0xf0>)
 80018d0:	f7fe ffbc 	bl	800084c <__aeabi_ddiv>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	a310      	add	r3, pc, #64	@ (adr r3, 8001920 <getVoltage+0xd8>)
 80018de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e2:	f7fe fe89 	bl	80005f8 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4912      	ldr	r1, [pc, #72]	@ (8001934 <getVoltage+0xec>)
 80018ec:	e9c1 2300 	strd	r2, r3, [r1]

	//Difference of Probes
	voltageFinal = voltage - voltage2;
 80018f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001930 <getVoltage+0xe8>)
 80018f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001934 <getVoltage+0xec>)
 80018f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fc:	f7fe fcc4 	bl	8000288 <__aeabi_dsub>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	490d      	ldr	r1, [pc, #52]	@ (800193c <getVoltage+0xf4>)
 8001906:	e9c1 2300 	strd	r2, r3, [r1]

	//Stop ADC Collection, Delay for LCD Readability
	HAL_ADC_Stop(&hadc1);
 800190a:	4807      	ldr	r0, [pc, #28]	@ (8001928 <getVoltage+0xe0>)
 800190c:	f000 ffe2 	bl	80028d4 <HAL_ADC_Stop>
	HAL_Delay(100);
 8001910:	2064      	movs	r0, #100	@ 0x64
 8001912:	f000 fb7f 	bl	8002014 <HAL_Delay>
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	f3af 8000 	nop.w
 8001920:	66666666 	.word	0x66666666
 8001924:	400a6666 	.word	0x400a6666
 8001928:	2000020c 	.word	0x2000020c
 800192c:	20000270 	.word	0x20000270
 8001930:	20000330 	.word	0x20000330
 8001934:	20000340 	.word	0x20000340
 8001938:	40b00000 	.word	0x40b00000
 800193c:	20000350 	.word	0x20000350

08001940 <getCurrent>:


void getCurrent()
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	//Start ADC conversion
	HAL_ADC_Start(&hadc1);
 8001944:	4844      	ldr	r0, [pc, #272]	@ (8001a58 <getCurrent+0x118>)
 8001946:	f000 ff0b 	bl	8002760 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 800194a:	4844      	ldr	r0, [pc, #272]	@ (8001a5c <getCurrent+0x11c>)
 800194c:	f000 ff08 	bl	8002760 <HAL_ADC_Start>

	//HAL Function to Poll to see if Conversion has finished
	HAL_ADC_PollForConversion(&hadc1, 20);
 8001950:	2114      	movs	r1, #20
 8001952:	4841      	ldr	r0, [pc, #260]	@ (8001a58 <getCurrent+0x118>)
 8001954:	f000 fff2 	bl	800293c <HAL_ADC_PollForConversion>
	HAL_ADC_PollForConversion(&hadc2, 20);
 8001958:	2114      	movs	r1, #20
 800195a:	4840      	ldr	r0, [pc, #256]	@ (8001a5c <getCurrent+0x11c>)
 800195c:	f000 ffee 	bl	800293c <HAL_ADC_PollForConversion>

	//setting variables to Conversion
	current = HAL_ADC_GetValue(&hadc1);
 8001960:	483d      	ldr	r0, [pc, #244]	@ (8001a58 <getCurrent+0x118>)
 8001962:	f001 f8c3 	bl	8002aec <HAL_ADC_GetValue>
 8001966:	4603      	mov	r3, r0
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fdcb 	bl	8000504 <__aeabi_ui2d>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	493b      	ldr	r1, [pc, #236]	@ (8001a60 <getCurrent+0x120>)
 8001974:	e9c1 2300 	strd	r2, r3, [r1]
	current2 = HAL_ADC_GetValue(&hadc2);
 8001978:	4838      	ldr	r0, [pc, #224]	@ (8001a5c <getCurrent+0x11c>)
 800197a:	f001 f8b7 	bl	8002aec <HAL_ADC_GetValue>
 800197e:	4603      	mov	r3, r0
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fdbf 	bl	8000504 <__aeabi_ui2d>
 8001986:	4602      	mov	r2, r0
 8001988:	460b      	mov	r3, r1
 800198a:	4936      	ldr	r1, [pc, #216]	@ (8001a64 <getCurrent+0x124>)
 800198c:	e9c1 2300 	strd	r2, r3, [r1]

	//Converting Data
	current = (current / 4096.0) * 3.3; //0.150;
 8001990:	4b33      	ldr	r3, [pc, #204]	@ (8001a60 <getCurrent+0x120>)
 8001992:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	4b33      	ldr	r3, [pc, #204]	@ (8001a68 <getCurrent+0x128>)
 800199c:	f7fe ff56 	bl	800084c <__aeabi_ddiv>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	a327      	add	r3, pc, #156	@ (adr r3, 8001a48 <getCurrent+0x108>)
 80019aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ae:	f7fe fe23 	bl	80005f8 <__aeabi_dmul>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	492a      	ldr	r1, [pc, #168]	@ (8001a60 <getCurrent+0x120>)
 80019b8:	e9c1 2300 	strd	r2, r3, [r1]
	current2 = (current2 / 4096.0) * 3.3; //0.150;
 80019bc:	4b29      	ldr	r3, [pc, #164]	@ (8001a64 <getCurrent+0x124>)
 80019be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	4b28      	ldr	r3, [pc, #160]	@ (8001a68 <getCurrent+0x128>)
 80019c8:	f7fe ff40 	bl	800084c <__aeabi_ddiv>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	a31c      	add	r3, pc, #112	@ (adr r3, 8001a48 <getCurrent+0x108>)
 80019d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019da:	f7fe fe0d 	bl	80005f8 <__aeabi_dmul>
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	4920      	ldr	r1, [pc, #128]	@ (8001a64 <getCurrent+0x124>)
 80019e4:	e9c1 2300 	strd	r2, r3, [r1]

	//Convert voltage value into current with 0.01 ohm shunt
	current = current / 0.01;
 80019e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a60 <getCurrent+0x120>)
 80019ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019ee:	a318      	add	r3, pc, #96	@ (adr r3, 8001a50 <getCurrent+0x110>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	f7fe ff2a 	bl	800084c <__aeabi_ddiv>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4918      	ldr	r1, [pc, #96]	@ (8001a60 <getCurrent+0x120>)
 80019fe:	e9c1 2300 	strd	r2, r3, [r1]
	current2 = current2/ 0.01;
 8001a02:	4b18      	ldr	r3, [pc, #96]	@ (8001a64 <getCurrent+0x124>)
 8001a04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a08:	a311      	add	r3, pc, #68	@ (adr r3, 8001a50 <getCurrent+0x110>)
 8001a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a0e:	f7fe ff1d 	bl	800084c <__aeabi_ddiv>
 8001a12:	4602      	mov	r2, r0
 8001a14:	460b      	mov	r3, r1
 8001a16:	4913      	ldr	r1, [pc, #76]	@ (8001a64 <getCurrent+0x124>)
 8001a18:	e9c1 2300 	strd	r2, r3, [r1]

	currentFinal = (current - current2);
 8001a1c:	4b10      	ldr	r3, [pc, #64]	@ (8001a60 <getCurrent+0x120>)
 8001a1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a22:	4b10      	ldr	r3, [pc, #64]	@ (8001a64 <getCurrent+0x124>)
 8001a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a28:	f7fe fc2e 	bl	8000288 <__aeabi_dsub>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	490e      	ldr	r1, [pc, #56]	@ (8001a6c <getCurrent+0x12c>)
 8001a32:	e9c1 2300 	strd	r2, r3, [r1]

	//Stop ADC Collection, Delay for LCD Readability
	HAL_ADC_Stop(&hadc1);
 8001a36:	4808      	ldr	r0, [pc, #32]	@ (8001a58 <getCurrent+0x118>)
 8001a38:	f000 ff4c 	bl	80028d4 <HAL_ADC_Stop>
	HAL_Delay(100);
 8001a3c:	2064      	movs	r0, #100	@ 0x64
 8001a3e:	f000 fae9 	bl	8002014 <HAL_Delay>
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	66666666 	.word	0x66666666
 8001a4c:	400a6666 	.word	0x400a6666
 8001a50:	47ae147b 	.word	0x47ae147b
 8001a54:	3f847ae1 	.word	0x3f847ae1
 8001a58:	2000020c 	.word	0x2000020c
 8001a5c:	20000270 	.word	0x20000270
 8001a60:	20000338 	.word	0x20000338
 8001a64:	20000348 	.word	0x20000348
 8001a68:	40b00000 	.word	0x40b00000
 8001a6c:	20000358 	.word	0x20000358

08001a70 <getContinuity>:

//maybe make input pin pull up to ensure that you don't get accidental continuous
void getContinuity()
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
	if((GPIOC->IDR & (1<<9)) != 0)
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <getContinuity+0x28>)
 8001a76:	691b      	ldr	r3, [r3, #16]
 8001a78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <getContinuity+0x18>
	{
		continuity = 1;
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <getContinuity+0x2c>)
 8001a82:	2201      	movs	r2, #1
 8001a84:	601a      	str	r2, [r3, #0]
	}
	else
	{
	continuity = 0;
	}
}
 8001a86:	e002      	b.n	8001a8e <getContinuity+0x1e>
	continuity = 0;
 8001a88:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <getContinuity+0x2c>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	48000800 	.word	0x48000800
 8001a9c:	20000360 	.word	0x20000360

08001aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa4:	b672      	cpsid	i
}
 8001aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <Error_Handler+0x8>

08001aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <HAL_MspInit+0x44>)
 8001ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ab6:	4a0e      	ldr	r2, [pc, #56]	@ (8001af0 <HAL_MspInit+0x44>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001abe:	4b0c      	ldr	r3, [pc, #48]	@ (8001af0 <HAL_MspInit+0x44>)
 8001ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	607b      	str	r3, [r7, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aca:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <HAL_MspInit+0x44>)
 8001acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ace:	4a08      	ldr	r2, [pc, #32]	@ (8001af0 <HAL_MspInit+0x44>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ad6:	4b06      	ldr	r3, [pc, #24]	@ (8001af0 <HAL_MspInit+0x44>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ade:	603b      	str	r3, [r7, #0]
 8001ae0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	40021000 	.word	0x40021000

08001af4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08c      	sub	sp, #48	@ 0x30
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a34      	ldr	r2, [pc, #208]	@ (8001be4 <HAL_ADC_MspInit+0xf0>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d12e      	bne.n	8001b74 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001b16:	4b34      	ldr	r3, [pc, #208]	@ (8001be8 <HAL_ADC_MspInit+0xf4>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	4a32      	ldr	r2, [pc, #200]	@ (8001be8 <HAL_ADC_MspInit+0xf4>)
 8001b1e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001b20:	4b31      	ldr	r3, [pc, #196]	@ (8001be8 <HAL_ADC_MspInit+0xf4>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d10b      	bne.n	8001b40 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001b28:	4b30      	ldr	r3, [pc, #192]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2c:	4a2f      	ldr	r2, [pc, #188]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b2e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b34:	4b2d      	ldr	r3, [pc, #180]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b3c:	61bb      	str	r3, [r7, #24]
 8001b3e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b40:	4b2a      	ldr	r3, [pc, #168]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b44:	4a29      	ldr	r2, [pc, #164]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b4c:	4b27      	ldr	r3, [pc, #156]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = Probe_Positive_Pin;
 8001b58:	2340      	movs	r3, #64	@ 0x40
 8001b5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b5c:	230b      	movs	r3, #11
 8001b5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Probe_Positive_GPIO_Port, &GPIO_InitStruct);
 8001b64:	f107 031c 	add.w	r3, r7, #28
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b6e:	f001 ff71 	bl	8003a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001b72:	e032      	b.n	8001bda <HAL_ADC_MspInit+0xe6>
  else if(hadc->Instance==ADC2)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf0 <HAL_ADC_MspInit+0xfc>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d12d      	bne.n	8001bda <HAL_ADC_MspInit+0xe6>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001be8 <HAL_ADC_MspInit+0xf4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	3301      	adds	r3, #1
 8001b84:	4a18      	ldr	r2, [pc, #96]	@ (8001be8 <HAL_ADC_MspInit+0xf4>)
 8001b86:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001b88:	4b17      	ldr	r3, [pc, #92]	@ (8001be8 <HAL_ADC_MspInit+0xf4>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d10b      	bne.n	8001ba8 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001b90:	4b16      	ldr	r3, [pc, #88]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b94:	4a15      	ldr	r2, [pc, #84]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b96:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b9c:	4b13      	ldr	r3, [pc, #76]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba8:	4b10      	ldr	r3, [pc, #64]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bac:	4a0f      	ldr	r2, [pc, #60]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bec <HAL_ADC_MspInit+0xf8>)
 8001bb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb8:	f003 0301 	and.w	r3, r3, #1
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bc0:	2380      	movs	r3, #128	@ 0x80
 8001bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001bc4:	230b      	movs	r3, #11
 8001bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd6:	f001 ff3d 	bl	8003a54 <HAL_GPIO_Init>
}
 8001bda:	bf00      	nop
 8001bdc:	3730      	adds	r7, #48	@ 0x30
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	50040000 	.word	0x50040000
 8001be8:	20000364 	.word	0x20000364
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	50040100 	.word	0x50040100

08001bf4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b0ac      	sub	sp, #176	@ 0xb0
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c0c:	f107 0314 	add.w	r3, r7, #20
 8001c10:	2288      	movs	r2, #136	@ 0x88
 8001c12:	2100      	movs	r1, #0
 8001c14:	4618      	mov	r0, r3
 8001c16:	f004 ffe8 	bl	8006bea <memset>
  if(hi2c->Instance==I2C1)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a21      	ldr	r2, [pc, #132]	@ (8001ca4 <HAL_I2C_MspInit+0xb0>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d13b      	bne.n	8001c9c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c24:	2340      	movs	r3, #64	@ 0x40
 8001c26:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4618      	mov	r0, r3
 8001c32:	f003 fb59 	bl	80052e8 <HAL_RCCEx_PeriphCLKConfig>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c3c:	f7ff ff30 	bl	8001aa0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c40:	4b19      	ldr	r3, [pc, #100]	@ (8001ca8 <HAL_I2C_MspInit+0xb4>)
 8001c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c44:	4a18      	ldr	r2, [pc, #96]	@ (8001ca8 <HAL_I2C_MspInit+0xb4>)
 8001c46:	f043 0302 	orr.w	r3, r3, #2
 8001c4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c4c:	4b16      	ldr	r3, [pc, #88]	@ (8001ca8 <HAL_I2C_MspInit+0xb4>)
 8001c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c58:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c60:	2312      	movs	r3, #18
 8001c62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c72:	2304      	movs	r3, #4
 8001c74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c78:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	480b      	ldr	r0, [pc, #44]	@ (8001cac <HAL_I2C_MspInit+0xb8>)
 8001c80:	f001 fee8 	bl	8003a54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c84:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <HAL_I2C_MspInit+0xb4>)
 8001c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c88:	4a07      	ldr	r2, [pc, #28]	@ (8001ca8 <HAL_I2C_MspInit+0xb4>)
 8001c8a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c90:	4b05      	ldr	r3, [pc, #20]	@ (8001ca8 <HAL_I2C_MspInit+0xb4>)
 8001c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c9c:	bf00      	nop
 8001c9e:	37b0      	adds	r7, #176	@ 0xb0
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40005400 	.word	0x40005400
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	48000400 	.word	0x48000400

08001cb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cb4:	bf00      	nop
 8001cb6:	e7fd      	b.n	8001cb4 <NMI_Handler+0x4>

08001cb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cbc:	bf00      	nop
 8001cbe:	e7fd      	b.n	8001cbc <HardFault_Handler+0x4>

08001cc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc4:	bf00      	nop
 8001cc6:	e7fd      	b.n	8001cc4 <MemManage_Handler+0x4>

08001cc8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <BusFault_Handler+0x4>

08001cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <UsageFault_Handler+0x4>

08001cd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr

08001d02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  //getVoltage();
	//getCurrent();
	getContinuity();
 8001d06:	f7ff feb3 	bl	8001a70 <getContinuity>
	//getData();

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d0a:	f000 f963 	bl	8001fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001d0e:	f001 fe93 	bl	8003a38 <HAL_SYSTICK_IRQHandler>
  //getData();
  /* USER CODE END SysTick_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d16:	b480      	push	{r7}
 8001d18:	af00      	add	r7, sp, #0
  return 1;
 8001d1a:	2301      	movs	r3, #1
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <_kill>:

int _kill(int pid, int sig)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
 8001d2e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d30:	f004 ffae 	bl	8006c90 <__errno>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2216      	movs	r2, #22
 8001d38:	601a      	str	r2, [r3, #0]
  return -1;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <_exit>:

void _exit (int status)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b082      	sub	sp, #8
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d4e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff ffe7 	bl	8001d26 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <_exit+0x12>

08001d5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	e00a      	b.n	8001d84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d6e:	f3af 8000 	nop.w
 8001d72:	4601      	mov	r1, r0
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	1c5a      	adds	r2, r3, #1
 8001d78:	60ba      	str	r2, [r7, #8]
 8001d7a:	b2ca      	uxtb	r2, r1
 8001d7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	3301      	adds	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	dbf0      	blt.n	8001d6e <_read+0x12>
  }

  return len;
 8001d8c:	687b      	ldr	r3, [r7, #4]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b086      	sub	sp, #24
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	60f8      	str	r0, [r7, #12]
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
 8001da6:	e009      	b.n	8001dbc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	60ba      	str	r2, [r7, #8]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3301      	adds	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	dbf1      	blt.n	8001da8 <_write+0x12>
  }
  return len;
 8001dc4:	687b      	ldr	r3, [r7, #4]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <_close>:

int _close(int file)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b083      	sub	sp, #12
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
 8001dee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001df6:	605a      	str	r2, [r3, #4]
  return 0;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr

08001e06 <_isatty>:

int _isatty(int file)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e0e:	2301      	movs	r3, #1
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e40:	4a14      	ldr	r2, [pc, #80]	@ (8001e94 <_sbrk+0x5c>)
 8001e42:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <_sbrk+0x60>)
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e4c:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <_sbrk+0x64>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d102      	bne.n	8001e5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e54:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <_sbrk+0x64>)
 8001e56:	4a12      	ldr	r2, [pc, #72]	@ (8001ea0 <_sbrk+0x68>)
 8001e58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e5a:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <_sbrk+0x64>)
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4413      	add	r3, r2
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d207      	bcs.n	8001e78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e68:	f004 ff12 	bl	8006c90 <__errno>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	220c      	movs	r2, #12
 8001e70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e72:	f04f 33ff 	mov.w	r3, #4294967295
 8001e76:	e009      	b.n	8001e8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e78:	4b08      	ldr	r3, [pc, #32]	@ (8001e9c <_sbrk+0x64>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e7e:	4b07      	ldr	r3, [pc, #28]	@ (8001e9c <_sbrk+0x64>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	4a05      	ldr	r2, [pc, #20]	@ (8001e9c <_sbrk+0x64>)
 8001e88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20018000 	.word	0x20018000
 8001e98:	00000400 	.word	0x00000400
 8001e9c:	20000368 	.word	0x20000368
 8001ea0:	200004c0 	.word	0x200004c0

08001ea4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ea8:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <SystemInit+0x20>)
 8001eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eae:	4a05      	ldr	r2, [pc, #20]	@ (8001ec4 <SystemInit+0x20>)
 8001eb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001eb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ec8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f00 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ecc:	f7ff ffea 	bl	8001ea4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed0:	480c      	ldr	r0, [pc, #48]	@ (8001f04 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ed2:	490d      	ldr	r1, [pc, #52]	@ (8001f08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f0c <LoopForever+0xe>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed8:	e002      	b.n	8001ee0 <LoopCopyDataInit>

08001eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ede:	3304      	adds	r3, #4

08001ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee4:	d3f9      	bcc.n	8001eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ee8:	4c0a      	ldr	r4, [pc, #40]	@ (8001f14 <LoopForever+0x16>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eec:	e001      	b.n	8001ef2 <LoopFillZerobss>

08001eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef0:	3204      	adds	r2, #4

08001ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef4:	d3fb      	bcc.n	8001eee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ef6:	f004 fed1 	bl	8006c9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001efa:	f7ff f969 	bl	80011d0 <main>

08001efe <LoopForever>:

LoopForever:
    b LoopForever
 8001efe:	e7fe      	b.n	8001efe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f00:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f08:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001f0c:	0800a890 	.word	0x0800a890
  ldr r2, =_sbss
 8001f10:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001f14:	200004bc 	.word	0x200004bc

08001f18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f18:	e7fe      	b.n	8001f18 <ADC1_2_IRQHandler>
	...

08001f1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f22:	2300      	movs	r3, #0
 8001f24:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f26:	4b0c      	ldr	r3, [pc, #48]	@ (8001f58 <HAL_Init+0x3c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f58 <HAL_Init+0x3c>)
 8001f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f30:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f32:	2003      	movs	r0, #3
 8001f34:	f001 fd22 	bl	800397c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f000 f80f 	bl	8001f5c <HAL_InitTick>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d002      	beq.n	8001f4a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	71fb      	strb	r3, [r7, #7]
 8001f48:	e001      	b.n	8001f4e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f4a:	f7ff fdaf 	bl	8001aac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40022000 	.word	0x40022000

08001f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f64:	2300      	movs	r3, #0
 8001f66:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f68:	4b17      	ldr	r3, [pc, #92]	@ (8001fc8 <HAL_InitTick+0x6c>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d023      	beq.n	8001fb8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f70:	4b16      	ldr	r3, [pc, #88]	@ (8001fcc <HAL_InitTick+0x70>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4b14      	ldr	r3, [pc, #80]	@ (8001fc8 <HAL_InitTick+0x6c>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f86:	4618      	mov	r0, r3
 8001f88:	f001 fd2d 	bl	80039e6 <HAL_SYSTICK_Config>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d10f      	bne.n	8001fb2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b0f      	cmp	r3, #15
 8001f96:	d809      	bhi.n	8001fac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa0:	f001 fcf7 	bl	8003992 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd0 <HAL_InitTick+0x74>)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	e007      	b.n	8001fbc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	73fb      	strb	r3, [r7, #15]
 8001fb0:	e004      	b.n	8001fbc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	73fb      	strb	r3, [r7, #15]
 8001fb6:	e001      	b.n	8001fbc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000018 	.word	0x20000018
 8001fcc:	20000010 	.word	0x20000010
 8001fd0:	20000014 	.word	0x20000014

08001fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <HAL_IncTick+0x20>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	4b06      	ldr	r3, [pc, #24]	@ (8001ff8 <HAL_IncTick+0x24>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	4a04      	ldr	r2, [pc, #16]	@ (8001ff8 <HAL_IncTick+0x24>)
 8001fe6:	6013      	str	r3, [r2, #0]
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	20000018 	.word	0x20000018
 8001ff8:	2000036c 	.word	0x2000036c

08001ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8002000:	4b03      	ldr	r3, [pc, #12]	@ (8002010 <HAL_GetTick+0x14>)
 8002002:	681b      	ldr	r3, [r3, #0]
}
 8002004:	4618      	mov	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	2000036c 	.word	0x2000036c

08002014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800201c:	f7ff ffee 	bl	8001ffc <HAL_GetTick>
 8002020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800202c:	d005      	beq.n	800203a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800202e:	4b0a      	ldr	r3, [pc, #40]	@ (8002058 <HAL_Delay+0x44>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4413      	add	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800203a:	bf00      	nop
 800203c:	f7ff ffde 	bl	8001ffc <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	429a      	cmp	r2, r3
 800204a:	d8f7      	bhi.n	800203c <HAL_Delay+0x28>
  {
  }
}
 800204c:	bf00      	nop
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000018 	.word	0x20000018

0800205c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	431a      	orrs	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	609a      	str	r2, [r3, #8]
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	609a      	str	r2, [r3, #8]
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
 80020d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	3360      	adds	r3, #96	@ 0x60
 80020d6:	461a      	mov	r2, r3
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <LL_ADC_SetOffset+0x44>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80020ee:	683a      	ldr	r2, [r7, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	4313      	orrs	r3, r2
 80020f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020fc:	bf00      	nop
 80020fe:	371c      	adds	r7, #28
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	03fff000 	.word	0x03fff000

0800210c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	3360      	adds	r3, #96	@ 0x60
 800211a:	461a      	mov	r2, r3
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800212c:	4618      	mov	r0, r3
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002138:	b480      	push	{r7}
 800213a:	b087      	sub	sp, #28
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	3360      	adds	r3, #96	@ 0x60
 8002148:	461a      	mov	r2, r3
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	4413      	add	r3, r2
 8002150:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	431a      	orrs	r2, r3
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002162:	bf00      	nop
 8002164:	371c      	adds	r7, #28
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002182:	2301      	movs	r3, #1
 8002184:	e000      	b.n	8002188 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002194:	b480      	push	{r7}
 8002196:	b087      	sub	sp, #28
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3330      	adds	r3, #48	@ 0x30
 80021a4:	461a      	mov	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	0a1b      	lsrs	r3, r3, #8
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	f003 030c 	and.w	r3, r3, #12
 80021b0:	4413      	add	r3, r2
 80021b2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	f003 031f 	and.w	r3, r3, #31
 80021be:	211f      	movs	r1, #31
 80021c0:	fa01 f303 	lsl.w	r3, r1, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	401a      	ands	r2, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	0e9b      	lsrs	r3, r3, #26
 80021cc:	f003 011f 	and.w	r1, r3, #31
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	f003 031f 	and.w	r3, r3, #31
 80021d6:	fa01 f303 	lsl.w	r3, r1, r3
 80021da:	431a      	orrs	r2, r3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021e0:	bf00      	nop
 80021e2:	371c      	adds	r7, #28
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b087      	sub	sp, #28
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	3314      	adds	r3, #20
 80021fc:	461a      	mov	r2, r3
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	0e5b      	lsrs	r3, r3, #25
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	4413      	add	r3, r2
 800220a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	0d1b      	lsrs	r3, r3, #20
 8002214:	f003 031f 	and.w	r3, r3, #31
 8002218:	2107      	movs	r1, #7
 800221a:	fa01 f303 	lsl.w	r3, r1, r3
 800221e:	43db      	mvns	r3, r3
 8002220:	401a      	ands	r2, r3
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	0d1b      	lsrs	r3, r3, #20
 8002226:	f003 031f 	and.w	r3, r3, #31
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	fa01 f303 	lsl.w	r3, r1, r3
 8002230:	431a      	orrs	r2, r3
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002236:	bf00      	nop
 8002238:	371c      	adds	r7, #28
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800225c:	43db      	mvns	r3, r3
 800225e:	401a      	ands	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f003 0318 	and.w	r3, r3, #24
 8002266:	4908      	ldr	r1, [pc, #32]	@ (8002288 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002268:	40d9      	lsrs	r1, r3
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	400b      	ands	r3, r1
 800226e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002272:	431a      	orrs	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800227a:	bf00      	nop
 800227c:	3714      	adds	r7, #20
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	0007ffff 	.word	0x0007ffff

0800228c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f003 031f 	and.w	r3, r3, #31
}
 800229c:	4618      	mov	r0, r3
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80022d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6093      	str	r3, [r2, #8]
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80022f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022fc:	d101      	bne.n	8002302 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002320:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002324:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002348:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800234c:	d101      	bne.n	8002352 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002370:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002374:	f043 0201 	orr.w	r2, r3, #1
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002398:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800239c:	f043 0202 	orr.w	r2, r3, #2
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <LL_ADC_IsEnabled+0x18>
 80023c4:	2301      	movs	r3, #1
 80023c6:	e000      	b.n	80023ca <LL_ADC_IsEnabled+0x1a>
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d101      	bne.n	80023ee <LL_ADC_IsDisableOngoing+0x18>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <LL_ADC_IsDisableOngoing+0x1a>
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800240c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002410:	f043 0204 	orr.w	r2, r3, #4
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002434:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002438:	f043 0210 	orr.w	r2, r3, #16
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	2b04      	cmp	r3, #4
 800245e:	d101      	bne.n	8002464 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002460:	2301      	movs	r3, #1
 8002462:	e000      	b.n	8002466 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002482:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002486:	f043 0220 	orr.w	r2, r3, #32
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f003 0308 	and.w	r3, r3, #8
 80024aa:	2b08      	cmp	r3, #8
 80024ac:	d101      	bne.n	80024b2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80024ae:	2301      	movs	r3, #1
 80024b0:	e000      	b.n	80024b4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024c0:	b590      	push	{r4, r7, lr}
 80024c2:	b089      	sub	sp, #36	@ 0x24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e130      	b.n	800273c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	691b      	ldr	r3, [r3, #16]
 80024de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d109      	bne.n	80024fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff fb03 	bl	8001af4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff fef1 	bl	80022e8 <LL_ADC_IsDeepPowerDownEnabled>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d004      	beq.n	8002516 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fed7 	bl	80022c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff ff0c 	bl	8002338 <LL_ADC_IsInternalRegulatorEnabled>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d115      	bne.n	8002552 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fef0 	bl	8002310 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002530:	4b84      	ldr	r3, [pc, #528]	@ (8002744 <HAL_ADC_Init+0x284>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	099b      	lsrs	r3, r3, #6
 8002536:	4a84      	ldr	r2, [pc, #528]	@ (8002748 <HAL_ADC_Init+0x288>)
 8002538:	fba2 2303 	umull	r2, r3, r2, r3
 800253c:	099b      	lsrs	r3, r3, #6
 800253e:	3301      	adds	r3, #1
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002544:	e002      	b.n	800254c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	3b01      	subs	r3, #1
 800254a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1f9      	bne.n	8002546 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff feee 	bl	8002338 <LL_ADC_IsInternalRegulatorEnabled>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10d      	bne.n	800257e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002566:	f043 0210 	orr.w	r2, r3, #16
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002572:	f043 0201 	orr.w	r2, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff ff62 	bl	800244c <LL_ADC_REG_IsConversionOngoing>
 8002588:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800258e:	f003 0310 	and.w	r3, r3, #16
 8002592:	2b00      	cmp	r3, #0
 8002594:	f040 80c9 	bne.w	800272a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	2b00      	cmp	r3, #0
 800259c:	f040 80c5 	bne.w	800272a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80025a8:	f043 0202 	orr.w	r2, r3, #2
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fefb 	bl	80023b0 <LL_ADC_IsEnabled>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d115      	bne.n	80025ec <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025c0:	4862      	ldr	r0, [pc, #392]	@ (800274c <HAL_ADC_Init+0x28c>)
 80025c2:	f7ff fef5 	bl	80023b0 <LL_ADC_IsEnabled>
 80025c6:	4604      	mov	r4, r0
 80025c8:	4861      	ldr	r0, [pc, #388]	@ (8002750 <HAL_ADC_Init+0x290>)
 80025ca:	f7ff fef1 	bl	80023b0 <LL_ADC_IsEnabled>
 80025ce:	4603      	mov	r3, r0
 80025d0:	431c      	orrs	r4, r3
 80025d2:	4860      	ldr	r0, [pc, #384]	@ (8002754 <HAL_ADC_Init+0x294>)
 80025d4:	f7ff feec 	bl	80023b0 <LL_ADC_IsEnabled>
 80025d8:	4603      	mov	r3, r0
 80025da:	4323      	orrs	r3, r4
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d105      	bne.n	80025ec <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4619      	mov	r1, r3
 80025e6:	485c      	ldr	r0, [pc, #368]	@ (8002758 <HAL_ADC_Init+0x298>)
 80025e8:	f7ff fd38 	bl	800205c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7e5b      	ldrb	r3, [r3, #25]
 80025f0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025f6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80025fc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002602:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 3020 	ldrb.w	r3, [r3, #32]
 800260a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800260c:	4313      	orrs	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d106      	bne.n	8002628 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261e:	3b01      	subs	r3, #1
 8002620:	045b      	lsls	r3, r3, #17
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800262c:	2b00      	cmp	r3, #0
 800262e:	d009      	beq.n	8002644 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002634:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4313      	orrs	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	4b44      	ldr	r3, [pc, #272]	@ (800275c <HAL_ADC_Init+0x29c>)
 800264c:	4013      	ands	r3, r2
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	69b9      	ldr	r1, [r7, #24]
 8002654:	430b      	orrs	r3, r1
 8002656:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ff1c 	bl	800249a <LL_ADC_INJ_IsConversionOngoing>
 8002662:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d13d      	bne.n	80026e6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d13a      	bne.n	80026e6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002674:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800267c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800267e:	4313      	orrs	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800268c:	f023 0302 	bic.w	r3, r3, #2
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	69b9      	ldr	r1, [r7, #24]
 8002696:	430b      	orrs	r3, r1
 8002698:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d118      	bne.n	80026d6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80026ae:	f023 0304 	bic.w	r3, r3, #4
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80026ba:	4311      	orrs	r1, r2
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80026c0:	4311      	orrs	r1, r2
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80026c6:	430a      	orrs	r2, r1
 80026c8:	431a      	orrs	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f042 0201 	orr.w	r2, r2, #1
 80026d2:	611a      	str	r2, [r3, #16]
 80026d4:	e007      	b.n	80026e6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	691a      	ldr	r2, [r3, #16]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 0201 	bic.w	r2, r2, #1
 80026e4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d10c      	bne.n	8002708 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f4:	f023 010f 	bic.w	r1, r3, #15
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	1e5a      	subs	r2, r3, #1
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	631a      	str	r2, [r3, #48]	@ 0x30
 8002706:	e007      	b.n	8002718 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f022 020f 	bic.w	r2, r2, #15
 8002716:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800271c:	f023 0303 	bic.w	r3, r3, #3
 8002720:	f043 0201 	orr.w	r2, r3, #1
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	655a      	str	r2, [r3, #84]	@ 0x54
 8002728:	e007      	b.n	800273a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272e:	f043 0210 	orr.w	r2, r3, #16
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800273a:	7ffb      	ldrb	r3, [r7, #31]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3724      	adds	r7, #36	@ 0x24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd90      	pop	{r4, r7, pc}
 8002744:	20000010 	.word	0x20000010
 8002748:	053e2d63 	.word	0x053e2d63
 800274c:	50040000 	.word	0x50040000
 8002750:	50040100 	.word	0x50040100
 8002754:	50040200 	.word	0x50040200
 8002758:	50040300 	.word	0x50040300
 800275c:	fff0c007 	.word	0xfff0c007

08002760 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002768:	4857      	ldr	r0, [pc, #348]	@ (80028c8 <HAL_ADC_Start+0x168>)
 800276a:	f7ff fd8f 	bl	800228c <LL_ADC_GetMultimode>
 800276e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff fe69 	bl	800244c <LL_ADC_REG_IsConversionOngoing>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	f040 809c 	bne.w	80028ba <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002788:	2b01      	cmp	r3, #1
 800278a:	d101      	bne.n	8002790 <HAL_ADC_Start+0x30>
 800278c:	2302      	movs	r3, #2
 800278e:	e097      	b.n	80028c0 <HAL_ADC_Start+0x160>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 fe63 	bl	8003464 <ADC_Enable>
 800279e:	4603      	mov	r3, r0
 80027a0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80027a2:	7dfb      	ldrb	r3, [r7, #23]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	f040 8083 	bne.w	80028b0 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80027b2:	f023 0301 	bic.w	r3, r3, #1
 80027b6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a42      	ldr	r2, [pc, #264]	@ (80028cc <HAL_ADC_Start+0x16c>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d002      	beq.n	80027ce <HAL_ADC_Start+0x6e>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	e000      	b.n	80027d0 <HAL_ADC_Start+0x70>
 80027ce:	4b40      	ldr	r3, [pc, #256]	@ (80028d0 <HAL_ADC_Start+0x170>)
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	6812      	ldr	r2, [r2, #0]
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d002      	beq.n	80027de <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d105      	bne.n	80027ea <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027f6:	d106      	bne.n	8002806 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027fc:	f023 0206 	bic.w	r2, r3, #6
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	659a      	str	r2, [r3, #88]	@ 0x58
 8002804:	e002      	b.n	800280c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	221c      	movs	r2, #28
 8002812:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a2a      	ldr	r2, [pc, #168]	@ (80028cc <HAL_ADC_Start+0x16c>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d002      	beq.n	800282c <HAL_ADC_Start+0xcc>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	e000      	b.n	800282e <HAL_ADC_Start+0xce>
 800282c:	4b28      	ldr	r3, [pc, #160]	@ (80028d0 <HAL_ADC_Start+0x170>)
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	4293      	cmp	r3, r2
 8002834:	d008      	beq.n	8002848 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	2b05      	cmp	r3, #5
 8002840:	d002      	beq.n	8002848 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	2b09      	cmp	r3, #9
 8002846:	d114      	bne.n	8002872 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d007      	beq.n	8002866 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800285a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800285e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff fdc6 	bl	80023fc <LL_ADC_REG_StartConversion>
 8002870:	e025      	b.n	80028be <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002876:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a12      	ldr	r2, [pc, #72]	@ (80028cc <HAL_ADC_Start+0x16c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d002      	beq.n	800288e <HAL_ADC_Start+0x12e>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	e000      	b.n	8002890 <HAL_ADC_Start+0x130>
 800288e:	4b10      	ldr	r3, [pc, #64]	@ (80028d0 <HAL_ADC_Start+0x170>)
 8002890:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00f      	beq.n	80028be <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54
 80028ae:	e006      	b.n	80028be <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80028b8:	e001      	b.n	80028be <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028ba:	2302      	movs	r3, #2
 80028bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028be:	7dfb      	ldrb	r3, [r7, #23]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	50040300 	.word	0x50040300
 80028cc:	50040100 	.word	0x50040100
 80028d0:	50040000 	.word	0x50040000

080028d4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d101      	bne.n	80028ea <HAL_ADC_Stop+0x16>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e023      	b.n	8002932 <HAL_ADC_Stop+0x5e>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80028f2:	2103      	movs	r1, #3
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 fcf9 	bl	80032ec <ADC_ConversionStop>
 80028fa:	4603      	mov	r3, r0
 80028fc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d111      	bne.n	8002928 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 fe33 	bl	8003570 <ADC_Disable>
 800290a:	4603      	mov	r3, r0
 800290c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d109      	bne.n	8002928 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002918:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800291c:	f023 0301 	bic.w	r3, r3, #1
 8002920:	f043 0201 	orr.w	r2, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002930:	7bfb      	ldrb	r3, [r7, #15]
}
 8002932:	4618      	mov	r0, r3
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
	...

0800293c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002946:	4866      	ldr	r0, [pc, #408]	@ (8002ae0 <HAL_ADC_PollForConversion+0x1a4>)
 8002948:	f7ff fca0 	bl	800228c <LL_ADC_GetMultimode>
 800294c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	2b08      	cmp	r3, #8
 8002954:	d102      	bne.n	800295c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002956:	2308      	movs	r3, #8
 8002958:	61fb      	str	r3, [r7, #28]
 800295a:	e02a      	b.n	80029b2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d005      	beq.n	800296e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2b05      	cmp	r3, #5
 8002966:	d002      	beq.n	800296e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b09      	cmp	r3, #9
 800296c:	d111      	bne.n	8002992 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b00      	cmp	r3, #0
 800297a:	d007      	beq.n	800298c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002980:	f043 0220 	orr.w	r2, r3, #32
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e0a4      	b.n	8002ad6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800298c:	2304      	movs	r3, #4
 800298e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002990:	e00f      	b.n	80029b2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002992:	4853      	ldr	r0, [pc, #332]	@ (8002ae0 <HAL_ADC_PollForConversion+0x1a4>)
 8002994:	f7ff fc88 	bl	80022a8 <LL_ADC_GetMultiDMATransfer>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d007      	beq.n	80029ae <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a2:	f043 0220 	orr.w	r2, r3, #32
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e093      	b.n	8002ad6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80029ae:	2304      	movs	r3, #4
 80029b0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80029b2:	f7ff fb23 	bl	8001ffc <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029b8:	e021      	b.n	80029fe <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c0:	d01d      	beq.n	80029fe <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80029c2:	f7ff fb1b 	bl	8001ffc <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d302      	bcc.n	80029d8 <HAL_ADC_PollForConversion+0x9c>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d112      	bne.n	80029fe <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10b      	bne.n	80029fe <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ea:	f043 0204 	orr.w	r2, r3, #4
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e06b      	b.n	8002ad6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	4013      	ands	r3, r2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0d6      	beq.n	80029ba <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff fba6 	bl	800216e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d01c      	beq.n	8002a62 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	7e5b      	ldrb	r3, [r3, #25]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d118      	bne.n	8002a62 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d111      	bne.n	8002a62 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a42:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d105      	bne.n	8002a62 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a5a:	f043 0201 	orr.w	r2, r3, #1
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae4 <HAL_ADC_PollForConversion+0x1a8>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d002      	beq.n	8002a72 <HAL_ADC_PollForConversion+0x136>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	e000      	b.n	8002a74 <HAL_ADC_PollForConversion+0x138>
 8002a72:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae8 <HAL_ADC_PollForConversion+0x1ac>)
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6812      	ldr	r2, [r2, #0]
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d008      	beq.n	8002a8e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d005      	beq.n	8002a8e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	2b05      	cmp	r3, #5
 8002a86:	d002      	beq.n	8002a8e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	2b09      	cmp	r3, #9
 8002a8c:	d104      	bne.n	8002a98 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	61bb      	str	r3, [r7, #24]
 8002a96:	e00c      	b.n	8002ab2 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a11      	ldr	r2, [pc, #68]	@ (8002ae4 <HAL_ADC_PollForConversion+0x1a8>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d002      	beq.n	8002aa8 <HAL_ADC_PollForConversion+0x16c>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	e000      	b.n	8002aaa <HAL_ADC_PollForConversion+0x16e>
 8002aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae8 <HAL_ADC_PollForConversion+0x1ac>)
 8002aaa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d104      	bne.n	8002ac2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2208      	movs	r2, #8
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	e008      	b.n	8002ad4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d103      	bne.n	8002ad4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	220c      	movs	r2, #12
 8002ad2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3720      	adds	r7, #32
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	50040300 	.word	0x50040300
 8002ae4:	50040100 	.word	0x50040100
 8002ae8:	50040000 	.word	0x50040000

08002aec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
	...

08002b08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b0b6      	sub	sp, #216	@ 0xd8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b12:	2300      	movs	r3, #0
 8002b14:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d101      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x22>
 8002b26:	2302      	movs	r3, #2
 8002b28:	e3c9      	b.n	80032be <HAL_ADC_ConfigChannel+0x7b6>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7ff fc88 	bl	800244c <LL_ADC_REG_IsConversionOngoing>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f040 83aa 	bne.w	8003298 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b05      	cmp	r3, #5
 8002b52:	d824      	bhi.n	8002b9e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	3b02      	subs	r3, #2
 8002b5a:	2b03      	cmp	r3, #3
 8002b5c:	d81b      	bhi.n	8002b96 <HAL_ADC_ConfigChannel+0x8e>
 8002b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b64 <HAL_ADC_ConfigChannel+0x5c>)
 8002b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b64:	08002b75 	.word	0x08002b75
 8002b68:	08002b7d 	.word	0x08002b7d
 8002b6c:	08002b85 	.word	0x08002b85
 8002b70:	08002b8d 	.word	0x08002b8d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002b74:	230c      	movs	r3, #12
 8002b76:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002b7a:	e010      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002b7c:	2312      	movs	r3, #18
 8002b7e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002b82:	e00c      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002b84:	2318      	movs	r3, #24
 8002b86:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002b8a:	e008      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002b8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002b94:	e003      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002b96:	2306      	movs	r3, #6
 8002b98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002b9c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6818      	ldr	r0, [r3, #0]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002bac:	f7ff faf2 	bl	8002194 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff fc49 	bl	800244c <LL_ADC_REG_IsConversionOngoing>
 8002bba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff fc69 	bl	800249a <LL_ADC_INJ_IsConversionOngoing>
 8002bc8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f040 81a4 	bne.w	8002f1e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bd6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 819f 	bne.w	8002f1e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6818      	ldr	r0, [r3, #0]
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	6819      	ldr	r1, [r3, #0]
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	461a      	mov	r2, r3
 8002bee:	f7ff fafd 	bl	80021ec <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	695a      	ldr	r2, [r3, #20]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	08db      	lsrs	r3, r3, #3
 8002bfe:	f003 0303 	and.w	r3, r3, #3
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	2b04      	cmp	r3, #4
 8002c12:	d00a      	beq.n	8002c2a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	6919      	ldr	r1, [r3, #16]
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c24:	f7ff fa4e 	bl	80020c4 <LL_ADC_SetOffset>
 8002c28:	e179      	b.n	8002f1e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff fa6b 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002c36:	4603      	mov	r3, r0
 8002c38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10a      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x14e>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2100      	movs	r1, #0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff fa60 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	0e9b      	lsrs	r3, r3, #26
 8002c50:	f003 021f 	and.w	r2, r3, #31
 8002c54:	e01e      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x18c>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff fa55 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002c62:	4603      	mov	r3, r0
 8002c64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c68:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002c6c:	fa93 f3a3 	rbit	r3, r3
 8002c70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c78:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002c7c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002c84:	2320      	movs	r3, #32
 8002c86:	e004      	b.n	8002c92 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002c88:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002c8c:	fab3 f383 	clz	r3, r3
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d105      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x1a4>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	0e9b      	lsrs	r3, r3, #26
 8002ca6:	f003 031f 	and.w	r3, r3, #31
 8002caa:	e018      	b.n	8002cde <HAL_ADC_ConfigChannel+0x1d6>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cb8:	fa93 f3a3 	rbit	r3, r3
 8002cbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002cc0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002cc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002cc8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002cd0:	2320      	movs	r3, #32
 8002cd2:	e004      	b.n	8002cde <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002cd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002cd8:	fab3 f383 	clz	r3, r3
 8002cdc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d106      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2100      	movs	r1, #0
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff fa24 	bl	8002138 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff fa08 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d10a      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x214>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff f9fd 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002d12:	4603      	mov	r3, r0
 8002d14:	0e9b      	lsrs	r3, r3, #26
 8002d16:	f003 021f 	and.w	r2, r3, #31
 8002d1a:	e01e      	b.n	8002d5a <HAL_ADC_ConfigChannel+0x252>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2101      	movs	r1, #1
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff f9f2 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d32:	fa93 f3a3 	rbit	r3, r3
 8002d36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002d3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002d42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002d4a:	2320      	movs	r3, #32
 8002d4c:	e004      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002d4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d52:	fab3 f383 	clz	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d105      	bne.n	8002d72 <HAL_ADC_ConfigChannel+0x26a>
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	0e9b      	lsrs	r3, r3, #26
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	e018      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x29c>
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d7e:	fa93 f3a3 	rbit	r3, r3
 8002d82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002d86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d8a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002d8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002d96:	2320      	movs	r3, #32
 8002d98:	e004      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002d9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d9e:	fab3 f383 	clz	r3, r3
 8002da2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d106      	bne.n	8002db6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2200      	movs	r2, #0
 8002dae:	2101      	movs	r1, #1
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff f9c1 	bl	8002138 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2102      	movs	r1, #2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff f9a5 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10a      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x2da>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2102      	movs	r1, #2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff f99a 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	0e9b      	lsrs	r3, r3, #26
 8002ddc:	f003 021f 	and.w	r2, r3, #31
 8002de0:	e01e      	b.n	8002e20 <HAL_ADC_ConfigChannel+0x318>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2102      	movs	r1, #2
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff f98f 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002dee:	4603      	mov	r3, r0
 8002df0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002df8:	fa93 f3a3 	rbit	r3, r3
 8002dfc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002e00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002e08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002e10:	2320      	movs	r3, #32
 8002e12:	e004      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002e14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e18:	fab3 f383 	clz	r3, r3
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d105      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x330>
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	0e9b      	lsrs	r3, r3, #26
 8002e32:	f003 031f 	and.w	r3, r3, #31
 8002e36:	e014      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x35a>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e40:	fa93 f3a3 	rbit	r3, r3
 8002e44:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002e46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002e4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d101      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002e54:	2320      	movs	r3, #32
 8002e56:	e004      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002e58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e5c:	fab3 f383 	clz	r3, r3
 8002e60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d106      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2102      	movs	r1, #2
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff f962 	bl	8002138 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2103      	movs	r1, #3
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff f946 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10a      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x398>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2103      	movs	r1, #3
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff f93b 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002e96:	4603      	mov	r3, r0
 8002e98:	0e9b      	lsrs	r3, r3, #26
 8002e9a:	f003 021f 	and.w	r2, r3, #31
 8002e9e:	e017      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x3c8>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2103      	movs	r1, #3
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff f930 	bl	800210c <LL_ADC_GetOffsetChannel>
 8002eac:	4603      	mov	r3, r0
 8002eae:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002eb2:	fa93 f3a3 	rbit	r3, r3
 8002eb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002eb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eba:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002ebc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002ec2:	2320      	movs	r3, #32
 8002ec4:	e003      	b.n	8002ece <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002ec6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ec8:	fab3 f383 	clz	r3, r3
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d105      	bne.n	8002ee8 <HAL_ADC_ConfigChannel+0x3e0>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	0e9b      	lsrs	r3, r3, #26
 8002ee2:	f003 031f 	and.w	r3, r3, #31
 8002ee6:	e011      	b.n	8002f0c <HAL_ADC_ConfigChannel+0x404>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ef0:	fa93 f3a3 	rbit	r3, r3
 8002ef4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002ef6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002efa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002f00:	2320      	movs	r3, #32
 8002f02:	e003      	b.n	8002f0c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002f04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f06:	fab3 f383 	clz	r3, r3
 8002f0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d106      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2200      	movs	r2, #0
 8002f16:	2103      	movs	r1, #3
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff f90d 	bl	8002138 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7ff fa44 	bl	80023b0 <LL_ADC_IsEnabled>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f040 8140 	bne.w	80031b0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6818      	ldr	r0, [r3, #0]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	6819      	ldr	r1, [r3, #0]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	f7ff f981 	bl	8002244 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	4a8f      	ldr	r2, [pc, #572]	@ (8003184 <HAL_ADC_ConfigChannel+0x67c>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	f040 8131 	bne.w	80031b0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10b      	bne.n	8002f76 <HAL_ADC_ConfigChannel+0x46e>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	0e9b      	lsrs	r3, r3, #26
 8002f64:	3301      	adds	r3, #1
 8002f66:	f003 031f 	and.w	r3, r3, #31
 8002f6a:	2b09      	cmp	r3, #9
 8002f6c:	bf94      	ite	ls
 8002f6e:	2301      	movls	r3, #1
 8002f70:	2300      	movhi	r3, #0
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	e019      	b.n	8002faa <HAL_ADC_ConfigChannel+0x4a2>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f7e:	fa93 f3a3 	rbit	r3, r3
 8002f82:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002f84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002f88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002f8e:	2320      	movs	r3, #32
 8002f90:	e003      	b.n	8002f9a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002f92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f94:	fab3 f383 	clz	r3, r3
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	f003 031f 	and.w	r3, r3, #31
 8002fa0:	2b09      	cmp	r3, #9
 8002fa2:	bf94      	ite	ls
 8002fa4:	2301      	movls	r3, #1
 8002fa6:	2300      	movhi	r3, #0
 8002fa8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d079      	beq.n	80030a2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d107      	bne.n	8002fca <HAL_ADC_ConfigChannel+0x4c2>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	0e9b      	lsrs	r3, r3, #26
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	069b      	lsls	r3, r3, #26
 8002fc4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fc8:	e015      	b.n	8002ff6 <HAL_ADC_ConfigChannel+0x4ee>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fd2:	fa93 f3a3 	rbit	r3, r3
 8002fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002fd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fda:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002fdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002fe2:	2320      	movs	r3, #32
 8002fe4:	e003      	b.n	8002fee <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002fe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fe8:	fab3 f383 	clz	r3, r3
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	069b      	lsls	r3, r3, #26
 8002ff2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d109      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x50e>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	0e9b      	lsrs	r3, r3, #26
 8003008:	3301      	adds	r3, #1
 800300a:	f003 031f 	and.w	r3, r3, #31
 800300e:	2101      	movs	r1, #1
 8003010:	fa01 f303 	lsl.w	r3, r1, r3
 8003014:	e017      	b.n	8003046 <HAL_ADC_ConfigChannel+0x53e>
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800301e:	fa93 f3a3 	rbit	r3, r3
 8003022:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003024:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003026:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003028:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800302e:	2320      	movs	r3, #32
 8003030:	e003      	b.n	800303a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003034:	fab3 f383 	clz	r3, r3
 8003038:	b2db      	uxtb	r3, r3
 800303a:	3301      	adds	r3, #1
 800303c:	f003 031f 	and.w	r3, r3, #31
 8003040:	2101      	movs	r1, #1
 8003042:	fa01 f303 	lsl.w	r3, r1, r3
 8003046:	ea42 0103 	orr.w	r1, r2, r3
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10a      	bne.n	800306c <HAL_ADC_ConfigChannel+0x564>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	0e9b      	lsrs	r3, r3, #26
 800305c:	3301      	adds	r3, #1
 800305e:	f003 021f 	and.w	r2, r3, #31
 8003062:	4613      	mov	r3, r2
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	4413      	add	r3, r2
 8003068:	051b      	lsls	r3, r3, #20
 800306a:	e018      	b.n	800309e <HAL_ADC_ConfigChannel+0x596>
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003074:	fa93 f3a3 	rbit	r3, r3
 8003078:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800307a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800307c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800307e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003084:	2320      	movs	r3, #32
 8003086:	e003      	b.n	8003090 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800308a:	fab3 f383 	clz	r3, r3
 800308e:	b2db      	uxtb	r3, r3
 8003090:	3301      	adds	r3, #1
 8003092:	f003 021f 	and.w	r2, r3, #31
 8003096:	4613      	mov	r3, r2
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	4413      	add	r3, r2
 800309c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800309e:	430b      	orrs	r3, r1
 80030a0:	e081      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d107      	bne.n	80030be <HAL_ADC_ConfigChannel+0x5b6>
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	0e9b      	lsrs	r3, r3, #26
 80030b4:	3301      	adds	r3, #1
 80030b6:	069b      	lsls	r3, r3, #26
 80030b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030bc:	e015      	b.n	80030ea <HAL_ADC_ConfigChannel+0x5e2>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030c6:	fa93 f3a3 	rbit	r3, r3
 80030ca:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80030cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80030d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80030d6:	2320      	movs	r3, #32
 80030d8:	e003      	b.n	80030e2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80030da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030dc:	fab3 f383 	clz	r3, r3
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	3301      	adds	r3, #1
 80030e4:	069b      	lsls	r3, r3, #26
 80030e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d109      	bne.n	800310a <HAL_ADC_ConfigChannel+0x602>
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	0e9b      	lsrs	r3, r3, #26
 80030fc:	3301      	adds	r3, #1
 80030fe:	f003 031f 	and.w	r3, r3, #31
 8003102:	2101      	movs	r1, #1
 8003104:	fa01 f303 	lsl.w	r3, r1, r3
 8003108:	e017      	b.n	800313a <HAL_ADC_ConfigChannel+0x632>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	fa93 f3a3 	rbit	r3, r3
 8003116:	61bb      	str	r3, [r7, #24]
  return result;
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003122:	2320      	movs	r3, #32
 8003124:	e003      	b.n	800312e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003126:	6a3b      	ldr	r3, [r7, #32]
 8003128:	fab3 f383 	clz	r3, r3
 800312c:	b2db      	uxtb	r3, r3
 800312e:	3301      	adds	r3, #1
 8003130:	f003 031f 	and.w	r3, r3, #31
 8003134:	2101      	movs	r1, #1
 8003136:	fa01 f303 	lsl.w	r3, r1, r3
 800313a:	ea42 0103 	orr.w	r1, r2, r3
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10d      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x65e>
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	0e9b      	lsrs	r3, r3, #26
 8003150:	3301      	adds	r3, #1
 8003152:	f003 021f 	and.w	r2, r3, #31
 8003156:	4613      	mov	r3, r2
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	4413      	add	r3, r2
 800315c:	3b1e      	subs	r3, #30
 800315e:	051b      	lsls	r3, r3, #20
 8003160:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003164:	e01e      	b.n	80031a4 <HAL_ADC_ConfigChannel+0x69c>
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	fa93 f3a3 	rbit	r3, r3
 8003172:	60fb      	str	r3, [r7, #12]
  return result;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d104      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800317e:	2320      	movs	r3, #32
 8003180:	e006      	b.n	8003190 <HAL_ADC_ConfigChannel+0x688>
 8003182:	bf00      	nop
 8003184:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	fab3 f383 	clz	r3, r3
 800318e:	b2db      	uxtb	r3, r3
 8003190:	3301      	adds	r3, #1
 8003192:	f003 021f 	and.w	r2, r3, #31
 8003196:	4613      	mov	r3, r2
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	4413      	add	r3, r2
 800319c:	3b1e      	subs	r3, #30
 800319e:	051b      	lsls	r3, r3, #20
 80031a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031aa:	4619      	mov	r1, r3
 80031ac:	f7ff f81e 	bl	80021ec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4b44      	ldr	r3, [pc, #272]	@ (80032c8 <HAL_ADC_ConfigChannel+0x7c0>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d07a      	beq.n	80032b2 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80031bc:	4843      	ldr	r0, [pc, #268]	@ (80032cc <HAL_ADC_ConfigChannel+0x7c4>)
 80031be:	f7fe ff73 	bl	80020a8 <LL_ADC_GetCommonPathInternalCh>
 80031c2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a41      	ldr	r2, [pc, #260]	@ (80032d0 <HAL_ADC_ConfigChannel+0x7c8>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d12c      	bne.n	800322a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80031d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80031d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d126      	bne.n	800322a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a3c      	ldr	r2, [pc, #240]	@ (80032d4 <HAL_ADC_ConfigChannel+0x7cc>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d004      	beq.n	80031f0 <HAL_ADC_ConfigChannel+0x6e8>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a3b      	ldr	r2, [pc, #236]	@ (80032d8 <HAL_ADC_ConfigChannel+0x7d0>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d15d      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80031f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80031f8:	4619      	mov	r1, r3
 80031fa:	4834      	ldr	r0, [pc, #208]	@ (80032cc <HAL_ADC_ConfigChannel+0x7c4>)
 80031fc:	f7fe ff41 	bl	8002082 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003200:	4b36      	ldr	r3, [pc, #216]	@ (80032dc <HAL_ADC_ConfigChannel+0x7d4>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	099b      	lsrs	r3, r3, #6
 8003206:	4a36      	ldr	r2, [pc, #216]	@ (80032e0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003208:	fba2 2303 	umull	r2, r3, r2, r3
 800320c:	099b      	lsrs	r3, r3, #6
 800320e:	1c5a      	adds	r2, r3, #1
 8003210:	4613      	mov	r3, r2
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	4413      	add	r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800321a:	e002      	b.n	8003222 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	3b01      	subs	r3, #1
 8003220:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1f9      	bne.n	800321c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003228:	e040      	b.n	80032ac <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a2d      	ldr	r2, [pc, #180]	@ (80032e4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d118      	bne.n	8003266 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003234:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003238:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d112      	bne.n	8003266 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a23      	ldr	r2, [pc, #140]	@ (80032d4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d004      	beq.n	8003254 <HAL_ADC_ConfigChannel+0x74c>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a22      	ldr	r2, [pc, #136]	@ (80032d8 <HAL_ADC_ConfigChannel+0x7d0>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d12d      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003254:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003258:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800325c:	4619      	mov	r1, r3
 800325e:	481b      	ldr	r0, [pc, #108]	@ (80032cc <HAL_ADC_ConfigChannel+0x7c4>)
 8003260:	f7fe ff0f 	bl	8002082 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003264:	e024      	b.n	80032b0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a1f      	ldr	r2, [pc, #124]	@ (80032e8 <HAL_ADC_ConfigChannel+0x7e0>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d120      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003270:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003274:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d11a      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a14      	ldr	r2, [pc, #80]	@ (80032d4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d115      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003286:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800328a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800328e:	4619      	mov	r1, r3
 8003290:	480e      	ldr	r0, [pc, #56]	@ (80032cc <HAL_ADC_ConfigChannel+0x7c4>)
 8003292:	f7fe fef6 	bl	8002082 <LL_ADC_SetCommonPathInternalCh>
 8003296:	e00c      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80032aa:	e002      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032ac:	bf00      	nop
 80032ae:	e000      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80032ba:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80032be:	4618      	mov	r0, r3
 80032c0:	37d8      	adds	r7, #216	@ 0xd8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	80080000 	.word	0x80080000
 80032cc:	50040300 	.word	0x50040300
 80032d0:	c7520000 	.word	0xc7520000
 80032d4:	50040000 	.word	0x50040000
 80032d8:	50040200 	.word	0x50040200
 80032dc:	20000010 	.word	0x20000010
 80032e0:	053e2d63 	.word	0x053e2d63
 80032e4:	cb840000 	.word	0xcb840000
 80032e8:	80000001 	.word	0x80000001

080032ec <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b088      	sub	sp, #32
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80032f6:	2300      	movs	r3, #0
 80032f8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff f8a2 	bl	800244c <LL_ADC_REG_IsConversionOngoing>
 8003308:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff f8c3 	bl	800249a <LL_ADC_INJ_IsConversionOngoing>
 8003314:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d103      	bne.n	8003324 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2b00      	cmp	r3, #0
 8003320:	f000 8098 	beq.w	8003454 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d02a      	beq.n	8003388 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	7e5b      	ldrb	r3, [r3, #25]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d126      	bne.n	8003388 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	7e1b      	ldrb	r3, [r3, #24]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d122      	bne.n	8003388 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003342:	2301      	movs	r3, #1
 8003344:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003346:	e014      	b.n	8003372 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	4a45      	ldr	r2, [pc, #276]	@ (8003460 <ADC_ConversionStop+0x174>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d90d      	bls.n	800336c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003354:	f043 0210 	orr.w	r2, r3, #16
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003360:	f043 0201 	orr.w	r2, r3, #1
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e074      	b.n	8003456 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	3301      	adds	r3, #1
 8003370:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800337c:	2b40      	cmp	r3, #64	@ 0x40
 800337e:	d1e3      	bne.n	8003348 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2240      	movs	r2, #64	@ 0x40
 8003386:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d014      	beq.n	80033b8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff f85a 	bl	800244c <LL_ADC_REG_IsConversionOngoing>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00c      	beq.n	80033b8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7ff f817 	bl	80023d6 <LL_ADC_IsDisableOngoing>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d104      	bne.n	80033b8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7ff f836 	bl	8002424 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d014      	beq.n	80033e8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff f869 	bl	800249a <LL_ADC_INJ_IsConversionOngoing>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00c      	beq.n	80033e8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fe ffff 	bl	80023d6 <LL_ADC_IsDisableOngoing>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d104      	bne.n	80033e8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff f845 	bl	8002472 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d005      	beq.n	80033fa <ADC_ConversionStop+0x10e>
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	2b03      	cmp	r3, #3
 80033f2:	d105      	bne.n	8003400 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80033f4:	230c      	movs	r3, #12
 80033f6:	617b      	str	r3, [r7, #20]
        break;
 80033f8:	e005      	b.n	8003406 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80033fa:	2308      	movs	r3, #8
 80033fc:	617b      	str	r3, [r7, #20]
        break;
 80033fe:	e002      	b.n	8003406 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003400:	2304      	movs	r3, #4
 8003402:	617b      	str	r3, [r7, #20]
        break;
 8003404:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003406:	f7fe fdf9 	bl	8001ffc <HAL_GetTick>
 800340a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800340c:	e01b      	b.n	8003446 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800340e:	f7fe fdf5 	bl	8001ffc <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b05      	cmp	r3, #5
 800341a:	d914      	bls.n	8003446 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	4013      	ands	r3, r2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00d      	beq.n	8003446 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342e:	f043 0210 	orr.w	r2, r3, #16
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343a:	f043 0201 	orr.w	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e007      	b.n	8003456 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	4013      	ands	r3, r2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1dc      	bne.n	800340e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3720      	adds	r7, #32
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	a33fffff 	.word	0xa33fffff

08003464 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800346c:	2300      	movs	r3, #0
 800346e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4618      	mov	r0, r3
 8003476:	f7fe ff9b 	bl	80023b0 <LL_ADC_IsEnabled>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d169      	bne.n	8003554 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689a      	ldr	r2, [r3, #8]
 8003486:	4b36      	ldr	r3, [pc, #216]	@ (8003560 <ADC_Enable+0xfc>)
 8003488:	4013      	ands	r3, r2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00d      	beq.n	80034aa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003492:	f043 0210 	orr.w	r2, r3, #16
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800349e:	f043 0201 	orr.w	r2, r3, #1
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e055      	b.n	8003556 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fe ff56 	bl	8002360 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80034b4:	482b      	ldr	r0, [pc, #172]	@ (8003564 <ADC_Enable+0x100>)
 80034b6:	f7fe fdf7 	bl	80020a8 <LL_ADC_GetCommonPathInternalCh>
 80034ba:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80034bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d013      	beq.n	80034ec <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034c4:	4b28      	ldr	r3, [pc, #160]	@ (8003568 <ADC_Enable+0x104>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	099b      	lsrs	r3, r3, #6
 80034ca:	4a28      	ldr	r2, [pc, #160]	@ (800356c <ADC_Enable+0x108>)
 80034cc:	fba2 2303 	umull	r2, r3, r2, r3
 80034d0:	099b      	lsrs	r3, r3, #6
 80034d2:	1c5a      	adds	r2, r3, #1
 80034d4:	4613      	mov	r3, r2
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	4413      	add	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80034de:	e002      	b.n	80034e6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1f9      	bne.n	80034e0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80034ec:	f7fe fd86 	bl	8001ffc <HAL_GetTick>
 80034f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034f2:	e028      	b.n	8003546 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7fe ff59 	bl	80023b0 <LL_ADC_IsEnabled>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d104      	bne.n	800350e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4618      	mov	r0, r3
 800350a:	f7fe ff29 	bl	8002360 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800350e:	f7fe fd75 	bl	8001ffc <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d914      	bls.n	8003546 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b01      	cmp	r3, #1
 8003528:	d00d      	beq.n	8003546 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800352e:	f043 0210 	orr.w	r2, r3, #16
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800353a:	f043 0201 	orr.w	r2, r3, #1
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e007      	b.n	8003556 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b01      	cmp	r3, #1
 8003552:	d1cf      	bne.n	80034f4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	8000003f 	.word	0x8000003f
 8003564:	50040300 	.word	0x50040300
 8003568:	20000010 	.word	0x20000010
 800356c:	053e2d63 	.word	0x053e2d63

08003570 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4618      	mov	r0, r3
 800357e:	f7fe ff2a 	bl	80023d6 <LL_ADC_IsDisableOngoing>
 8003582:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4618      	mov	r0, r3
 800358a:	f7fe ff11 	bl	80023b0 <LL_ADC_IsEnabled>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d047      	beq.n	8003624 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d144      	bne.n	8003624 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f003 030d 	and.w	r3, r3, #13
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d10c      	bne.n	80035c2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fe feeb 	bl	8002388 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2203      	movs	r2, #3
 80035b8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035ba:	f7fe fd1f 	bl	8001ffc <HAL_GetTick>
 80035be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80035c0:	e029      	b.n	8003616 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c6:	f043 0210 	orr.w	r2, r3, #16
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d2:	f043 0201 	orr.w	r2, r3, #1
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e023      	b.n	8003626 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80035de:	f7fe fd0d 	bl	8001ffc <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d914      	bls.n	8003616 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00d      	beq.n	8003616 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035fe:	f043 0210 	orr.w	r2, r3, #16
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360a:	f043 0201 	orr.w	r2, r3, #1
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e007      	b.n	8003626 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1dc      	bne.n	80035de <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <LL_ADC_IsEnabled>:
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b01      	cmp	r3, #1
 8003640:	d101      	bne.n	8003646 <LL_ADC_IsEnabled+0x18>
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <LL_ADC_IsEnabled+0x1a>
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <LL_ADC_REG_IsConversionOngoing>:
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b04      	cmp	r3, #4
 8003666:	d101      	bne.n	800366c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003668:	2301      	movs	r3, #1
 800366a:	e000      	b.n	800366e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
	...

0800367c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800367c:	b590      	push	{r4, r7, lr}
 800367e:	b09f      	sub	sp, #124	@ 0x7c
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003686:	2300      	movs	r3, #0
 8003688:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003696:	2302      	movs	r3, #2
 8003698:	e093      	b.n	80037c2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80036a2:	2300      	movs	r3, #0
 80036a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80036a6:	2300      	movs	r3, #0
 80036a8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a47      	ldr	r2, [pc, #284]	@ (80037cc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d102      	bne.n	80036ba <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80036b4:	4b46      	ldr	r3, [pc, #280]	@ (80037d0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	e001      	b.n	80036be <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80036ba:	2300      	movs	r3, #0
 80036bc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d10b      	bne.n	80036dc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	f043 0220 	orr.w	r2, r3, #32
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e072      	b.n	80037c2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	4618      	mov	r0, r3
 80036e0:	f7ff ffb8 	bl	8003654 <LL_ADC_REG_IsConversionOngoing>
 80036e4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff ffb2 	bl	8003654 <LL_ADC_REG_IsConversionOngoing>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d154      	bne.n	80037a0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80036f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d151      	bne.n	80037a0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80036fc:	4b35      	ldr	r3, [pc, #212]	@ (80037d4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80036fe:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d02c      	beq.n	8003762 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003708:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	6859      	ldr	r1, [r3, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800371a:	035b      	lsls	r3, r3, #13
 800371c:	430b      	orrs	r3, r1
 800371e:	431a      	orrs	r2, r3
 8003720:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003722:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003724:	4829      	ldr	r0, [pc, #164]	@ (80037cc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003726:	f7ff ff82 	bl	800362e <LL_ADC_IsEnabled>
 800372a:	4604      	mov	r4, r0
 800372c:	4828      	ldr	r0, [pc, #160]	@ (80037d0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800372e:	f7ff ff7e 	bl	800362e <LL_ADC_IsEnabled>
 8003732:	4603      	mov	r3, r0
 8003734:	431c      	orrs	r4, r3
 8003736:	4828      	ldr	r0, [pc, #160]	@ (80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003738:	f7ff ff79 	bl	800362e <LL_ADC_IsEnabled>
 800373c:	4603      	mov	r3, r0
 800373e:	4323      	orrs	r3, r4
 8003740:	2b00      	cmp	r3, #0
 8003742:	d137      	bne.n	80037b4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003744:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800374c:	f023 030f 	bic.w	r3, r3, #15
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	6811      	ldr	r1, [r2, #0]
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	6892      	ldr	r2, [r2, #8]
 8003758:	430a      	orrs	r2, r1
 800375a:	431a      	orrs	r2, r3
 800375c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800375e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003760:	e028      	b.n	80037b4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003762:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800376a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800376c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800376e:	4817      	ldr	r0, [pc, #92]	@ (80037cc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003770:	f7ff ff5d 	bl	800362e <LL_ADC_IsEnabled>
 8003774:	4604      	mov	r4, r0
 8003776:	4816      	ldr	r0, [pc, #88]	@ (80037d0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003778:	f7ff ff59 	bl	800362e <LL_ADC_IsEnabled>
 800377c:	4603      	mov	r3, r0
 800377e:	431c      	orrs	r4, r3
 8003780:	4815      	ldr	r0, [pc, #84]	@ (80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003782:	f7ff ff54 	bl	800362e <LL_ADC_IsEnabled>
 8003786:	4603      	mov	r3, r0
 8003788:	4323      	orrs	r3, r4
 800378a:	2b00      	cmp	r3, #0
 800378c:	d112      	bne.n	80037b4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800378e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003796:	f023 030f 	bic.w	r3, r3, #15
 800379a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800379c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800379e:	e009      	b.n	80037b4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a4:	f043 0220 	orr.w	r2, r3, #32
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80037b2:	e000      	b.n	80037b6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80037be:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	377c      	adds	r7, #124	@ 0x7c
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd90      	pop	{r4, r7, pc}
 80037ca:	bf00      	nop
 80037cc:	50040000 	.word	0x50040000
 80037d0:	50040100 	.word	0x50040100
 80037d4:	50040300 	.word	0x50040300
 80037d8:	50040200 	.word	0x50040200

080037dc <__NVIC_SetPriorityGrouping>:
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f003 0307 	and.w	r3, r3, #7
 80037ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003820 <__NVIC_SetPriorityGrouping+0x44>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037f2:	68ba      	ldr	r2, [r7, #8]
 80037f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037f8:	4013      	ands	r3, r2
 80037fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003804:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800380c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800380e:	4a04      	ldr	r2, [pc, #16]	@ (8003820 <__NVIC_SetPriorityGrouping+0x44>)
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	60d3      	str	r3, [r2, #12]
}
 8003814:	bf00      	nop
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr
 8003820:	e000ed00 	.word	0xe000ed00

08003824 <__NVIC_GetPriorityGrouping>:
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003828:	4b04      	ldr	r3, [pc, #16]	@ (800383c <__NVIC_GetPriorityGrouping+0x18>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	0a1b      	lsrs	r3, r3, #8
 800382e:	f003 0307 	and.w	r3, r3, #7
}
 8003832:	4618      	mov	r0, r3
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	e000ed00 	.word	0xe000ed00

08003840 <__NVIC_EnableIRQ>:
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800384a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384e:	2b00      	cmp	r3, #0
 8003850:	db0b      	blt.n	800386a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003852:	79fb      	ldrb	r3, [r7, #7]
 8003854:	f003 021f 	and.w	r2, r3, #31
 8003858:	4907      	ldr	r1, [pc, #28]	@ (8003878 <__NVIC_EnableIRQ+0x38>)
 800385a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385e:	095b      	lsrs	r3, r3, #5
 8003860:	2001      	movs	r0, #1
 8003862:	fa00 f202 	lsl.w	r2, r0, r2
 8003866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	e000e100 	.word	0xe000e100

0800387c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	6039      	str	r1, [r7, #0]
 8003886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388c:	2b00      	cmp	r3, #0
 800388e:	db0a      	blt.n	80038a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	b2da      	uxtb	r2, r3
 8003894:	490c      	ldr	r1, [pc, #48]	@ (80038c8 <__NVIC_SetPriority+0x4c>)
 8003896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389a:	0112      	lsls	r2, r2, #4
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	440b      	add	r3, r1
 80038a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038a4:	e00a      	b.n	80038bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	4908      	ldr	r1, [pc, #32]	@ (80038cc <__NVIC_SetPriority+0x50>)
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	3b04      	subs	r3, #4
 80038b4:	0112      	lsls	r2, r2, #4
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	440b      	add	r3, r1
 80038ba:	761a      	strb	r2, [r3, #24]
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	e000e100 	.word	0xe000e100
 80038cc:	e000ed00 	.word	0xe000ed00

080038d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b089      	sub	sp, #36	@ 0x24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	f1c3 0307 	rsb	r3, r3, #7
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	bf28      	it	cs
 80038ee:	2304      	movcs	r3, #4
 80038f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	3304      	adds	r3, #4
 80038f6:	2b06      	cmp	r3, #6
 80038f8:	d902      	bls.n	8003900 <NVIC_EncodePriority+0x30>
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	3b03      	subs	r3, #3
 80038fe:	e000      	b.n	8003902 <NVIC_EncodePriority+0x32>
 8003900:	2300      	movs	r3, #0
 8003902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003904:	f04f 32ff 	mov.w	r2, #4294967295
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	43da      	mvns	r2, r3
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	401a      	ands	r2, r3
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003918:	f04f 31ff 	mov.w	r1, #4294967295
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	fa01 f303 	lsl.w	r3, r1, r3
 8003922:	43d9      	mvns	r1, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003928:	4313      	orrs	r3, r2
         );
}
 800392a:	4618      	mov	r0, r3
 800392c:	3724      	adds	r7, #36	@ 0x24
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
	...

08003938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3b01      	subs	r3, #1
 8003944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003948:	d301      	bcc.n	800394e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800394a:	2301      	movs	r3, #1
 800394c:	e00f      	b.n	800396e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800394e:	4a0a      	ldr	r2, [pc, #40]	@ (8003978 <SysTick_Config+0x40>)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3b01      	subs	r3, #1
 8003954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003956:	210f      	movs	r1, #15
 8003958:	f04f 30ff 	mov.w	r0, #4294967295
 800395c:	f7ff ff8e 	bl	800387c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003960:	4b05      	ldr	r3, [pc, #20]	@ (8003978 <SysTick_Config+0x40>)
 8003962:	2200      	movs	r2, #0
 8003964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003966:	4b04      	ldr	r3, [pc, #16]	@ (8003978 <SysTick_Config+0x40>)
 8003968:	2207      	movs	r2, #7
 800396a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	e000e010 	.word	0xe000e010

0800397c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7ff ff29 	bl	80037dc <__NVIC_SetPriorityGrouping>
}
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}

08003992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b086      	sub	sp, #24
 8003996:	af00      	add	r7, sp, #0
 8003998:	4603      	mov	r3, r0
 800399a:	60b9      	str	r1, [r7, #8]
 800399c:	607a      	str	r2, [r7, #4]
 800399e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039a0:	2300      	movs	r3, #0
 80039a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039a4:	f7ff ff3e 	bl	8003824 <__NVIC_GetPriorityGrouping>
 80039a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	68b9      	ldr	r1, [r7, #8]
 80039ae:	6978      	ldr	r0, [r7, #20]
 80039b0:	f7ff ff8e 	bl	80038d0 <NVIC_EncodePriority>
 80039b4:	4602      	mov	r2, r0
 80039b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ba:	4611      	mov	r1, r2
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff ff5d 	bl	800387c <__NVIC_SetPriority>
}
 80039c2:	bf00      	nop
 80039c4:	3718      	adds	r7, #24
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b082      	sub	sp, #8
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	4603      	mov	r3, r0
 80039d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff ff31 	bl	8003840 <__NVIC_EnableIRQ>
}
 80039de:	bf00      	nop
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f7ff ffa2 	bl	8003938 <SysTick_Config>
 80039f4:	4603      	mov	r3, r0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
	...

08003a00 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b04      	cmp	r3, #4
 8003a0c:	d106      	bne.n	8003a1c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003a0e:	4b09      	ldr	r3, [pc, #36]	@ (8003a34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a08      	ldr	r2, [pc, #32]	@ (8003a34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003a14:	f043 0304 	orr.w	r3, r3, #4
 8003a18:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003a1a:	e005      	b.n	8003a28 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003a1c:	4b05      	ldr	r3, [pc, #20]	@ (8003a34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a04      	ldr	r2, [pc, #16]	@ (8003a34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003a22:	f023 0304 	bic.w	r3, r3, #4
 8003a26:	6013      	str	r3, [r2, #0]
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	e000e010 	.word	0xe000e010

08003a38 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003a3c:	f000 f802 	bl	8003a44 <HAL_SYSTICK_Callback>
}
 8003a40:	bf00      	nop
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003a48:	bf00      	nop
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
	...

08003a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a62:	e17f      	b.n	8003d64 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	2101      	movs	r1, #1
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a70:	4013      	ands	r3, r2
 8003a72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f000 8171 	beq.w	8003d5e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f003 0303 	and.w	r3, r3, #3
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d005      	beq.n	8003a94 <HAL_GPIO_Init+0x40>
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 0303 	and.w	r3, r3, #3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d130      	bne.n	8003af6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	2203      	movs	r2, #3
 8003aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	68da      	ldr	r2, [r3, #12]
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	005b      	lsls	r3, r3, #1
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003aca:	2201      	movs	r2, #1
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	091b      	lsrs	r3, r3, #4
 8003ae0:	f003 0201 	and.w	r2, r3, #1
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	2b03      	cmp	r3, #3
 8003b00:	d118      	bne.n	8003b34 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003b08:	2201      	movs	r2, #1
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	43db      	mvns	r3, r3
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	4013      	ands	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	08db      	lsrs	r3, r3, #3
 8003b1e:	f003 0201 	and.w	r2, r3, #1
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	fa02 f303 	lsl.w	r3, r2, r3
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f003 0303 	and.w	r3, r3, #3
 8003b3c:	2b03      	cmp	r3, #3
 8003b3e:	d017      	beq.n	8003b70 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	2203      	movs	r2, #3
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	43db      	mvns	r3, r3
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	4013      	ands	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	fa02 f303 	lsl.w	r3, r2, r3
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f003 0303 	and.w	r3, r3, #3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d123      	bne.n	8003bc4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	08da      	lsrs	r2, r3, #3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	3208      	adds	r2, #8
 8003b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b88:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f003 0307 	and.w	r3, r3, #7
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	220f      	movs	r2, #15
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	691a      	ldr	r2, [r3, #16]
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f003 0307 	and.w	r3, r3, #7
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	08da      	lsrs	r2, r3, #3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3208      	adds	r2, #8
 8003bbe:	6939      	ldr	r1, [r7, #16]
 8003bc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	2203      	movs	r2, #3
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f003 0203 	and.w	r2, r3, #3
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	f000 80ac 	beq.w	8003d5e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c06:	4b5f      	ldr	r3, [pc, #380]	@ (8003d84 <HAL_GPIO_Init+0x330>)
 8003c08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c0a:	4a5e      	ldr	r2, [pc, #376]	@ (8003d84 <HAL_GPIO_Init+0x330>)
 8003c0c:	f043 0301 	orr.w	r3, r3, #1
 8003c10:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c12:	4b5c      	ldr	r3, [pc, #368]	@ (8003d84 <HAL_GPIO_Init+0x330>)
 8003c14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	60bb      	str	r3, [r7, #8]
 8003c1c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c1e:	4a5a      	ldr	r2, [pc, #360]	@ (8003d88 <HAL_GPIO_Init+0x334>)
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	089b      	lsrs	r3, r3, #2
 8003c24:	3302      	adds	r3, #2
 8003c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f003 0303 	and.w	r3, r3, #3
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	220f      	movs	r2, #15
 8003c36:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3a:	43db      	mvns	r3, r3
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c48:	d025      	beq.n	8003c96 <HAL_GPIO_Init+0x242>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a4f      	ldr	r2, [pc, #316]	@ (8003d8c <HAL_GPIO_Init+0x338>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d01f      	beq.n	8003c92 <HAL_GPIO_Init+0x23e>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a4e      	ldr	r2, [pc, #312]	@ (8003d90 <HAL_GPIO_Init+0x33c>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d019      	beq.n	8003c8e <HAL_GPIO_Init+0x23a>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a4d      	ldr	r2, [pc, #308]	@ (8003d94 <HAL_GPIO_Init+0x340>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d013      	beq.n	8003c8a <HAL_GPIO_Init+0x236>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a4c      	ldr	r2, [pc, #304]	@ (8003d98 <HAL_GPIO_Init+0x344>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d00d      	beq.n	8003c86 <HAL_GPIO_Init+0x232>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a4b      	ldr	r2, [pc, #300]	@ (8003d9c <HAL_GPIO_Init+0x348>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d007      	beq.n	8003c82 <HAL_GPIO_Init+0x22e>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a4a      	ldr	r2, [pc, #296]	@ (8003da0 <HAL_GPIO_Init+0x34c>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d101      	bne.n	8003c7e <HAL_GPIO_Init+0x22a>
 8003c7a:	2306      	movs	r3, #6
 8003c7c:	e00c      	b.n	8003c98 <HAL_GPIO_Init+0x244>
 8003c7e:	2307      	movs	r3, #7
 8003c80:	e00a      	b.n	8003c98 <HAL_GPIO_Init+0x244>
 8003c82:	2305      	movs	r3, #5
 8003c84:	e008      	b.n	8003c98 <HAL_GPIO_Init+0x244>
 8003c86:	2304      	movs	r3, #4
 8003c88:	e006      	b.n	8003c98 <HAL_GPIO_Init+0x244>
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e004      	b.n	8003c98 <HAL_GPIO_Init+0x244>
 8003c8e:	2302      	movs	r3, #2
 8003c90:	e002      	b.n	8003c98 <HAL_GPIO_Init+0x244>
 8003c92:	2301      	movs	r3, #1
 8003c94:	e000      	b.n	8003c98 <HAL_GPIO_Init+0x244>
 8003c96:	2300      	movs	r3, #0
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	f002 0203 	and.w	r2, r2, #3
 8003c9e:	0092      	lsls	r2, r2, #2
 8003ca0:	4093      	lsls	r3, r2
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ca8:	4937      	ldr	r1, [pc, #220]	@ (8003d88 <HAL_GPIO_Init+0x334>)
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	089b      	lsrs	r3, r3, #2
 8003cae:	3302      	adds	r3, #2
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cb6:	4b3b      	ldr	r3, [pc, #236]	@ (8003da4 <HAL_GPIO_Init+0x350>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cda:	4a32      	ldr	r2, [pc, #200]	@ (8003da4 <HAL_GPIO_Init+0x350>)
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003ce0:	4b30      	ldr	r3, [pc, #192]	@ (8003da4 <HAL_GPIO_Init+0x350>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	4013      	ands	r3, r2
 8003cee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d04:	4a27      	ldr	r2, [pc, #156]	@ (8003da4 <HAL_GPIO_Init+0x350>)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d0a:	4b26      	ldr	r3, [pc, #152]	@ (8003da4 <HAL_GPIO_Init+0x350>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	43db      	mvns	r3, r3
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	4013      	ands	r3, r2
 8003d18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d2e:	4a1d      	ldr	r2, [pc, #116]	@ (8003da4 <HAL_GPIO_Init+0x350>)
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003d34:	4b1b      	ldr	r3, [pc, #108]	@ (8003da4 <HAL_GPIO_Init+0x350>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	43db      	mvns	r3, r3
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	4013      	ands	r3, r2
 8003d42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d58:	4a12      	ldr	r2, [pc, #72]	@ (8003da4 <HAL_GPIO_Init+0x350>)
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	3301      	adds	r3, #1
 8003d62:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f47f ae78 	bne.w	8003a64 <HAL_GPIO_Init+0x10>
  }
}
 8003d74:	bf00      	nop
 8003d76:	bf00      	nop
 8003d78:	371c      	adds	r7, #28
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	40021000 	.word	0x40021000
 8003d88:	40010000 	.word	0x40010000
 8003d8c:	48000400 	.word	0x48000400
 8003d90:	48000800 	.word	0x48000800
 8003d94:	48000c00 	.word	0x48000c00
 8003d98:	48001000 	.word	0x48001000
 8003d9c:	48001400 	.word	0x48001400
 8003da0:	48001800 	.word	0x48001800
 8003da4:	40010400 	.word	0x40010400

08003da8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	460b      	mov	r3, r1
 8003db2:	807b      	strh	r3, [r7, #2]
 8003db4:	4613      	mov	r3, r2
 8003db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003db8:	787b      	ldrb	r3, [r7, #1]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003dbe:	887a      	ldrh	r2, [r7, #2]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003dc4:	e002      	b.n	8003dcc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003dc6:	887a      	ldrh	r2, [r7, #2]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e08d      	b.n	8003f06 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d106      	bne.n	8003e04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7fd fef8 	bl	8001bf4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2224      	movs	r2, #36	@ 0x24
 8003e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0201 	bic.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e28:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e38:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d107      	bne.n	8003e52 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689a      	ldr	r2, [r3, #8]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e4e:	609a      	str	r2, [r3, #8]
 8003e50:	e006      	b.n	8003e60 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003e5e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d108      	bne.n	8003e7a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e76:	605a      	str	r2, [r3, #4]
 8003e78:	e007      	b.n	8003e8a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6812      	ldr	r2, [r2, #0]
 8003e94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003e98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e9c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68da      	ldr	r2, [r3, #12]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003eac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691a      	ldr	r2, [r3, #16]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	69d9      	ldr	r1, [r3, #28]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a1a      	ldr	r2, [r3, #32]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 0201 	orr.w	r2, r2, #1
 8003ee6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
	...

08003f10 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b088      	sub	sp, #32
 8003f14:	af02      	add	r7, sp, #8
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	607a      	str	r2, [r7, #4]
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	817b      	strh	r3, [r7, #10]
 8003f20:	4613      	mov	r3, r2
 8003f22:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b20      	cmp	r3, #32
 8003f2e:	f040 80fd 	bne.w	800412c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d101      	bne.n	8003f40 <HAL_I2C_Master_Transmit+0x30>
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	e0f6      	b.n	800412e <HAL_I2C_Master_Transmit+0x21e>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f48:	f7fe f858 	bl	8001ffc <HAL_GetTick>
 8003f4c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	2319      	movs	r3, #25
 8003f54:	2201      	movs	r2, #1
 8003f56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f914 	bl	8004188 <I2C_WaitOnFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e0e1      	b.n	800412e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2221      	movs	r2, #33	@ 0x21
 8003f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2210      	movs	r2, #16
 8003f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	893a      	ldrh	r2, [r7, #8]
 8003f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	2bff      	cmp	r3, #255	@ 0xff
 8003f9a:	d906      	bls.n	8003faa <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	22ff      	movs	r2, #255	@ 0xff
 8003fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003fa2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fa6:	617b      	str	r3, [r7, #20]
 8003fa8:	e007      	b.n	8003fba <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003fb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fb8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d024      	beq.n	800400c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc6:	781a      	ldrb	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fea:	3b01      	subs	r3, #1
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	8979      	ldrh	r1, [r7, #10]
 8003ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8004138 <HAL_I2C_Master_Transmit+0x228>)
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f000 fa79 	bl	80044fc <I2C_TransferConfig>
 800400a:	e066      	b.n	80040da <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004010:	b2da      	uxtb	r2, r3
 8004012:	8979      	ldrh	r1, [r7, #10]
 8004014:	4b48      	ldr	r3, [pc, #288]	@ (8004138 <HAL_I2C_Master_Transmit+0x228>)
 8004016:	9300      	str	r3, [sp, #0]
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f000 fa6e 	bl	80044fc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004020:	e05b      	b.n	80040da <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	6a39      	ldr	r1, [r7, #32]
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 f8fd 	bl	8004226 <I2C_WaitOnTXISFlagUntilTimeout>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e07b      	b.n	800412e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	781a      	ldrb	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004046:	1c5a      	adds	r2, r3, #1
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004050:	b29b      	uxth	r3, r3
 8004052:	3b01      	subs	r3, #1
 8004054:	b29a      	uxth	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405e:	3b01      	subs	r3, #1
 8004060:	b29a      	uxth	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800406a:	b29b      	uxth	r3, r3
 800406c:	2b00      	cmp	r3, #0
 800406e:	d034      	beq.n	80040da <HAL_I2C_Master_Transmit+0x1ca>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004074:	2b00      	cmp	r3, #0
 8004076:	d130      	bne.n	80040da <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	2200      	movs	r2, #0
 8004080:	2180      	movs	r1, #128	@ 0x80
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f880 	bl	8004188 <I2C_WaitOnFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e04d      	b.n	800412e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004096:	b29b      	uxth	r3, r3
 8004098:	2bff      	cmp	r3, #255	@ 0xff
 800409a:	d90e      	bls.n	80040ba <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	22ff      	movs	r2, #255	@ 0xff
 80040a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a6:	b2da      	uxtb	r2, r3
 80040a8:	8979      	ldrh	r1, [r7, #10]
 80040aa:	2300      	movs	r3, #0
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f000 fa22 	bl	80044fc <I2C_TransferConfig>
 80040b8:	e00f      	b.n	80040da <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040be:	b29a      	uxth	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	8979      	ldrh	r1, [r7, #10]
 80040cc:	2300      	movs	r3, #0
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f000 fa11 	bl	80044fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040de:	b29b      	uxth	r3, r3
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d19e      	bne.n	8004022 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	6a39      	ldr	r1, [r7, #32]
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f000 f8e3 	bl	80042b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e01a      	b.n	800412e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2220      	movs	r2, #32
 80040fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6859      	ldr	r1, [r3, #4]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	4b0c      	ldr	r3, [pc, #48]	@ (800413c <HAL_I2C_Master_Transmit+0x22c>)
 800410c:	400b      	ands	r3, r1
 800410e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2220      	movs	r2, #32
 8004114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004128:	2300      	movs	r3, #0
 800412a:	e000      	b.n	800412e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800412c:	2302      	movs	r3, #2
  }
}
 800412e:	4618      	mov	r0, r3
 8004130:	3718      	adds	r7, #24
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	80002000 	.word	0x80002000
 800413c:	fe00e800 	.word	0xfe00e800

08004140 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b02      	cmp	r3, #2
 8004154:	d103      	bne.n	800415e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2200      	movs	r2, #0
 800415c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b01      	cmp	r3, #1
 800416a:	d007      	beq.n	800417c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	699a      	ldr	r2, [r3, #24]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f042 0201 	orr.w	r2, r2, #1
 800417a:	619a      	str	r2, [r3, #24]
  }
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	603b      	str	r3, [r7, #0]
 8004194:	4613      	mov	r3, r2
 8004196:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004198:	e031      	b.n	80041fe <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a0:	d02d      	beq.n	80041fe <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a2:	f7fd ff2b 	bl	8001ffc <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d302      	bcc.n	80041b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d122      	bne.n	80041fe <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699a      	ldr	r2, [r3, #24]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	4013      	ands	r3, r2
 80041c2:	68ba      	ldr	r2, [r7, #8]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	bf0c      	ite	eq
 80041c8:	2301      	moveq	r3, #1
 80041ca:	2300      	movne	r3, #0
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	461a      	mov	r2, r3
 80041d0:	79fb      	ldrb	r3, [r7, #7]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d113      	bne.n	80041fe <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041da:	f043 0220 	orr.w	r2, r3, #32
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2220      	movs	r2, #32
 80041e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e00f      	b.n	800421e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699a      	ldr	r2, [r3, #24]
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	4013      	ands	r3, r2
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	429a      	cmp	r2, r3
 800420c:	bf0c      	ite	eq
 800420e:	2301      	moveq	r3, #1
 8004210:	2300      	movne	r3, #0
 8004212:	b2db      	uxtb	r3, r3
 8004214:	461a      	mov	r2, r3
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	429a      	cmp	r2, r3
 800421a:	d0be      	beq.n	800419a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004226:	b580      	push	{r7, lr}
 8004228:	b084      	sub	sp, #16
 800422a:	af00      	add	r7, sp, #0
 800422c:	60f8      	str	r0, [r7, #12]
 800422e:	60b9      	str	r1, [r7, #8]
 8004230:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004232:	e033      	b.n	800429c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	68b9      	ldr	r1, [r7, #8]
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 f87f 	bl	800433c <I2C_IsErrorOccurred>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e031      	b.n	80042ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800424e:	d025      	beq.n	800429c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004250:	f7fd fed4 	bl	8001ffc <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	429a      	cmp	r2, r3
 800425e:	d302      	bcc.n	8004266 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d11a      	bne.n	800429c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b02      	cmp	r3, #2
 8004272:	d013      	beq.n	800429c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004278:	f043 0220 	orr.w	r2, r3, #32
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2220      	movs	r2, #32
 8004284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e007      	b.n	80042ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d1c4      	bne.n	8004234 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042c0:	e02f      	b.n	8004322 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	68b9      	ldr	r1, [r7, #8]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f838 	bl	800433c <I2C_IsErrorOccurred>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e02d      	b.n	8004332 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042d6:	f7fd fe91 	bl	8001ffc <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	68ba      	ldr	r2, [r7, #8]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d302      	bcc.n	80042ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d11a      	bne.n	8004322 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	f003 0320 	and.w	r3, r3, #32
 80042f6:	2b20      	cmp	r3, #32
 80042f8:	d013      	beq.n	8004322 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fe:	f043 0220 	orr.w	r2, r3, #32
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e007      	b.n	8004332 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	f003 0320 	and.w	r3, r3, #32
 800432c:	2b20      	cmp	r3, #32
 800432e:	d1c8      	bne.n	80042c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
	...

0800433c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b08a      	sub	sp, #40	@ 0x28
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004356:	2300      	movs	r3, #0
 8004358:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	f003 0310 	and.w	r3, r3, #16
 8004364:	2b00      	cmp	r3, #0
 8004366:	d068      	beq.n	800443a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2210      	movs	r2, #16
 800436e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004370:	e049      	b.n	8004406 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004378:	d045      	beq.n	8004406 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800437a:	f7fd fe3f 	bl	8001ffc <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	429a      	cmp	r2, r3
 8004388:	d302      	bcc.n	8004390 <I2C_IsErrorOccurred+0x54>
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d13a      	bne.n	8004406 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800439a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043b2:	d121      	bne.n	80043f8 <I2C_IsErrorOccurred+0xbc>
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043ba:	d01d      	beq.n	80043f8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80043bc:	7cfb      	ldrb	r3, [r7, #19]
 80043be:	2b20      	cmp	r3, #32
 80043c0:	d01a      	beq.n	80043f8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	685a      	ldr	r2, [r3, #4]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80043d2:	f7fd fe13 	bl	8001ffc <HAL_GetTick>
 80043d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043d8:	e00e      	b.n	80043f8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80043da:	f7fd fe0f 	bl	8001ffc <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b19      	cmp	r3, #25
 80043e6:	d907      	bls.n	80043f8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80043e8:	6a3b      	ldr	r3, [r7, #32]
 80043ea:	f043 0320 	orr.w	r3, r3, #32
 80043ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80043f6:	e006      	b.n	8004406 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	f003 0320 	and.w	r3, r3, #32
 8004402:	2b20      	cmp	r3, #32
 8004404:	d1e9      	bne.n	80043da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	f003 0320 	and.w	r3, r3, #32
 8004410:	2b20      	cmp	r3, #32
 8004412:	d003      	beq.n	800441c <I2C_IsErrorOccurred+0xe0>
 8004414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0aa      	beq.n	8004372 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800441c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004420:	2b00      	cmp	r3, #0
 8004422:	d103      	bne.n	800442c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2220      	movs	r2, #32
 800442a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	f043 0304 	orr.w	r3, r3, #4
 8004432:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00b      	beq.n	8004464 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800444c:	6a3b      	ldr	r3, [r7, #32]
 800444e:	f043 0301 	orr.w	r3, r3, #1
 8004452:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800445c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00b      	beq.n	8004486 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	f043 0308 	orr.w	r3, r3, #8
 8004474:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800447e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00b      	beq.n	80044a8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004490:	6a3b      	ldr	r3, [r7, #32]
 8004492:	f043 0302 	orr.w	r3, r3, #2
 8004496:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80044a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d01c      	beq.n	80044ea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f7ff fe45 	bl	8004140 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6859      	ldr	r1, [r3, #4]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	4b0d      	ldr	r3, [pc, #52]	@ (80044f8 <I2C_IsErrorOccurred+0x1bc>)
 80044c2:	400b      	ands	r3, r1
 80044c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	431a      	orrs	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2220      	movs	r2, #32
 80044d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80044ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3728      	adds	r7, #40	@ 0x28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	fe00e800 	.word	0xfe00e800

080044fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b087      	sub	sp, #28
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	607b      	str	r3, [r7, #4]
 8004506:	460b      	mov	r3, r1
 8004508:	817b      	strh	r3, [r7, #10]
 800450a:	4613      	mov	r3, r2
 800450c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800450e:	897b      	ldrh	r3, [r7, #10]
 8004510:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004514:	7a7b      	ldrb	r3, [r7, #9]
 8004516:	041b      	lsls	r3, r3, #16
 8004518:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800451c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	4313      	orrs	r3, r2
 8004526:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800452a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	6a3b      	ldr	r3, [r7, #32]
 8004534:	0d5b      	lsrs	r3, r3, #21
 8004536:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800453a:	4b08      	ldr	r3, [pc, #32]	@ (800455c <I2C_TransferConfig+0x60>)
 800453c:	430b      	orrs	r3, r1
 800453e:	43db      	mvns	r3, r3
 8004540:	ea02 0103 	and.w	r1, r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	430a      	orrs	r2, r1
 800454c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800454e:	bf00      	nop
 8004550:	371c      	adds	r7, #28
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	03ff63ff 	.word	0x03ff63ff

08004560 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b20      	cmp	r3, #32
 8004574:	d138      	bne.n	80045e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800457c:	2b01      	cmp	r3, #1
 800457e:	d101      	bne.n	8004584 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004580:	2302      	movs	r3, #2
 8004582:	e032      	b.n	80045ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2224      	movs	r2, #36	@ 0x24
 8004590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 0201 	bic.w	r2, r2, #1
 80045a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80045b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6819      	ldr	r1, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f042 0201 	orr.w	r2, r2, #1
 80045d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2220      	movs	r2, #32
 80045d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045e4:	2300      	movs	r3, #0
 80045e6:	e000      	b.n	80045ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80045e8:	2302      	movs	r3, #2
  }
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr

080045f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b085      	sub	sp, #20
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
 80045fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2b20      	cmp	r3, #32
 800460a:	d139      	bne.n	8004680 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004612:	2b01      	cmp	r3, #1
 8004614:	d101      	bne.n	800461a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004616:	2302      	movs	r3, #2
 8004618:	e033      	b.n	8004682 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2201      	movs	r2, #1
 800461e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2224      	movs	r2, #36	@ 0x24
 8004626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 0201 	bic.w	r2, r2, #1
 8004638:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004648:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	021b      	lsls	r3, r3, #8
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	4313      	orrs	r3, r2
 8004652:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0201 	orr.w	r2, r2, #1
 800466a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800467c:	2300      	movs	r3, #0
 800467e:	e000      	b.n	8004682 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004680:	2302      	movs	r3, #2
  }
}
 8004682:	4618      	mov	r0, r3
 8004684:	3714      	adds	r7, #20
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
	...

08004690 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004694:	4b04      	ldr	r3, [pc, #16]	@ (80046a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800469c:	4618      	mov	r0, r3
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	40007000 	.word	0x40007000

080046ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ba:	d130      	bne.n	800471e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80046bc:	4b23      	ldr	r3, [pc, #140]	@ (800474c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046c8:	d038      	beq.n	800473c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046ca:	4b20      	ldr	r3, [pc, #128]	@ (800474c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046d2:	4a1e      	ldr	r2, [pc, #120]	@ (800474c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046da:	4b1d      	ldr	r3, [pc, #116]	@ (8004750 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2232      	movs	r2, #50	@ 0x32
 80046e0:	fb02 f303 	mul.w	r3, r2, r3
 80046e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004754 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80046e6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ea:	0c9b      	lsrs	r3, r3, #18
 80046ec:	3301      	adds	r3, #1
 80046ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046f0:	e002      	b.n	80046f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	3b01      	subs	r3, #1
 80046f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046f8:	4b14      	ldr	r3, [pc, #80]	@ (800474c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004704:	d102      	bne.n	800470c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1f2      	bne.n	80046f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800470c:	4b0f      	ldr	r3, [pc, #60]	@ (800474c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004714:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004718:	d110      	bne.n	800473c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e00f      	b.n	800473e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800471e:	4b0b      	ldr	r3, [pc, #44]	@ (800474c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800472a:	d007      	beq.n	800473c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800472c:	4b07      	ldr	r3, [pc, #28]	@ (800474c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004734:	4a05      	ldr	r2, [pc, #20]	@ (800474c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004736:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800473a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	40007000 	.word	0x40007000
 8004750:	20000010 	.word	0x20000010
 8004754:	431bde83 	.word	0x431bde83

08004758 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b088      	sub	sp, #32
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e3ca      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800476a:	4b97      	ldr	r3, [pc, #604]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f003 030c 	and.w	r3, r3, #12
 8004772:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004774:	4b94      	ldr	r3, [pc, #592]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	f003 0303 	and.w	r3, r3, #3
 800477c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0310 	and.w	r3, r3, #16
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 80e4 	beq.w	8004954 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d007      	beq.n	80047a2 <HAL_RCC_OscConfig+0x4a>
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	2b0c      	cmp	r3, #12
 8004796:	f040 808b 	bne.w	80048b0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	2b01      	cmp	r3, #1
 800479e:	f040 8087 	bne.w	80048b0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047a2:	4b89      	ldr	r3, [pc, #548]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d005      	beq.n	80047ba <HAL_RCC_OscConfig+0x62>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e3a2      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1a      	ldr	r2, [r3, #32]
 80047be:	4b82      	ldr	r3, [pc, #520]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0308 	and.w	r3, r3, #8
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d004      	beq.n	80047d4 <HAL_RCC_OscConfig+0x7c>
 80047ca:	4b7f      	ldr	r3, [pc, #508]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047d2:	e005      	b.n	80047e0 <HAL_RCC_OscConfig+0x88>
 80047d4:	4b7c      	ldr	r3, [pc, #496]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80047d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047da:	091b      	lsrs	r3, r3, #4
 80047dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d223      	bcs.n	800482c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a1b      	ldr	r3, [r3, #32]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f000 fd1d 	bl	8005228 <RCC_SetFlashLatencyFromMSIRange>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e383      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047f8:	4b73      	ldr	r3, [pc, #460]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a72      	ldr	r2, [pc, #456]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80047fe:	f043 0308 	orr.w	r3, r3, #8
 8004802:	6013      	str	r3, [r2, #0]
 8004804:	4b70      	ldr	r3, [pc, #448]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	496d      	ldr	r1, [pc, #436]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004812:	4313      	orrs	r3, r2
 8004814:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004816:	4b6c      	ldr	r3, [pc, #432]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	021b      	lsls	r3, r3, #8
 8004824:	4968      	ldr	r1, [pc, #416]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004826:	4313      	orrs	r3, r2
 8004828:	604b      	str	r3, [r1, #4]
 800482a:	e025      	b.n	8004878 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800482c:	4b66      	ldr	r3, [pc, #408]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a65      	ldr	r2, [pc, #404]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004832:	f043 0308 	orr.w	r3, r3, #8
 8004836:	6013      	str	r3, [r2, #0]
 8004838:	4b63      	ldr	r3, [pc, #396]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	4960      	ldr	r1, [pc, #384]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004846:	4313      	orrs	r3, r2
 8004848:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800484a:	4b5f      	ldr	r3, [pc, #380]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69db      	ldr	r3, [r3, #28]
 8004856:	021b      	lsls	r3, r3, #8
 8004858:	495b      	ldr	r1, [pc, #364]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 800485a:	4313      	orrs	r3, r2
 800485c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d109      	bne.n	8004878 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	4618      	mov	r0, r3
 800486a:	f000 fcdd 	bl	8005228 <RCC_SetFlashLatencyFromMSIRange>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d001      	beq.n	8004878 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e343      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004878:	f000 fc4a 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800487c:	4602      	mov	r2, r0
 800487e:	4b52      	ldr	r3, [pc, #328]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	091b      	lsrs	r3, r3, #4
 8004884:	f003 030f 	and.w	r3, r3, #15
 8004888:	4950      	ldr	r1, [pc, #320]	@ (80049cc <HAL_RCC_OscConfig+0x274>)
 800488a:	5ccb      	ldrb	r3, [r1, r3]
 800488c:	f003 031f 	and.w	r3, r3, #31
 8004890:	fa22 f303 	lsr.w	r3, r2, r3
 8004894:	4a4e      	ldr	r2, [pc, #312]	@ (80049d0 <HAL_RCC_OscConfig+0x278>)
 8004896:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004898:	4b4e      	ldr	r3, [pc, #312]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4618      	mov	r0, r3
 800489e:	f7fd fb5d 	bl	8001f5c <HAL_InitTick>
 80048a2:	4603      	mov	r3, r0
 80048a4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80048a6:	7bfb      	ldrb	r3, [r7, #15]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d052      	beq.n	8004952 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
 80048ae:	e327      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d032      	beq.n	800491e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80048b8:	4b43      	ldr	r3, [pc, #268]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a42      	ldr	r2, [pc, #264]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80048be:	f043 0301 	orr.w	r3, r3, #1
 80048c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80048c4:	f7fd fb9a 	bl	8001ffc <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80048cc:	f7fd fb96 	bl	8001ffc <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e310      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048de:	4b3a      	ldr	r3, [pc, #232]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0f0      	beq.n	80048cc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048ea:	4b37      	ldr	r3, [pc, #220]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a36      	ldr	r2, [pc, #216]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80048f0:	f043 0308 	orr.w	r3, r3, #8
 80048f4:	6013      	str	r3, [r2, #0]
 80048f6:	4b34      	ldr	r3, [pc, #208]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	4931      	ldr	r1, [pc, #196]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004904:	4313      	orrs	r3, r2
 8004906:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004908:	4b2f      	ldr	r3, [pc, #188]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	69db      	ldr	r3, [r3, #28]
 8004914:	021b      	lsls	r3, r3, #8
 8004916:	492c      	ldr	r1, [pc, #176]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004918:	4313      	orrs	r3, r2
 800491a:	604b      	str	r3, [r1, #4]
 800491c:	e01a      	b.n	8004954 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800491e:	4b2a      	ldr	r3, [pc, #168]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a29      	ldr	r2, [pc, #164]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004924:	f023 0301 	bic.w	r3, r3, #1
 8004928:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800492a:	f7fd fb67 	bl	8001ffc <HAL_GetTick>
 800492e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004930:	e008      	b.n	8004944 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004932:	f7fd fb63 	bl	8001ffc <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d901      	bls.n	8004944 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e2dd      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004944:	4b20      	ldr	r3, [pc, #128]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0302 	and.w	r3, r3, #2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1f0      	bne.n	8004932 <HAL_RCC_OscConfig+0x1da>
 8004950:	e000      	b.n	8004954 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004952:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b00      	cmp	r3, #0
 800495e:	d074      	beq.n	8004a4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	2b08      	cmp	r3, #8
 8004964:	d005      	beq.n	8004972 <HAL_RCC_OscConfig+0x21a>
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	2b0c      	cmp	r3, #12
 800496a:	d10e      	bne.n	800498a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	2b03      	cmp	r3, #3
 8004970:	d10b      	bne.n	800498a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004972:	4b15      	ldr	r3, [pc, #84]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d064      	beq.n	8004a48 <HAL_RCC_OscConfig+0x2f0>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d160      	bne.n	8004a48 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e2ba      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004992:	d106      	bne.n	80049a2 <HAL_RCC_OscConfig+0x24a>
 8004994:	4b0c      	ldr	r3, [pc, #48]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a0b      	ldr	r2, [pc, #44]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 800499a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800499e:	6013      	str	r3, [r2, #0]
 80049a0:	e026      	b.n	80049f0 <HAL_RCC_OscConfig+0x298>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049aa:	d115      	bne.n	80049d8 <HAL_RCC_OscConfig+0x280>
 80049ac:	4b06      	ldr	r3, [pc, #24]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a05      	ldr	r2, [pc, #20]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80049b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049b6:	6013      	str	r3, [r2, #0]
 80049b8:	4b03      	ldr	r3, [pc, #12]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a02      	ldr	r2, [pc, #8]	@ (80049c8 <HAL_RCC_OscConfig+0x270>)
 80049be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049c2:	6013      	str	r3, [r2, #0]
 80049c4:	e014      	b.n	80049f0 <HAL_RCC_OscConfig+0x298>
 80049c6:	bf00      	nop
 80049c8:	40021000 	.word	0x40021000
 80049cc:	0800a410 	.word	0x0800a410
 80049d0:	20000010 	.word	0x20000010
 80049d4:	20000014 	.word	0x20000014
 80049d8:	4ba0      	ldr	r3, [pc, #640]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a9f      	ldr	r2, [pc, #636]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 80049de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049e2:	6013      	str	r3, [r2, #0]
 80049e4:	4b9d      	ldr	r3, [pc, #628]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a9c      	ldr	r2, [pc, #624]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 80049ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d013      	beq.n	8004a20 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f8:	f7fd fb00 	bl	8001ffc <HAL_GetTick>
 80049fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049fe:	e008      	b.n	8004a12 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a00:	f7fd fafc 	bl	8001ffc <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	2b64      	cmp	r3, #100	@ 0x64
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e276      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a12:	4b92      	ldr	r3, [pc, #584]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d0f0      	beq.n	8004a00 <HAL_RCC_OscConfig+0x2a8>
 8004a1e:	e014      	b.n	8004a4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a20:	f7fd faec 	bl	8001ffc <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a28:	f7fd fae8 	bl	8001ffc <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b64      	cmp	r3, #100	@ 0x64
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e262      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a3a:	4b88      	ldr	r3, [pc, #544]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1f0      	bne.n	8004a28 <HAL_RCC_OscConfig+0x2d0>
 8004a46:	e000      	b.n	8004a4a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d060      	beq.n	8004b18 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	2b04      	cmp	r3, #4
 8004a5a:	d005      	beq.n	8004a68 <HAL_RCC_OscConfig+0x310>
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	2b0c      	cmp	r3, #12
 8004a60:	d119      	bne.n	8004a96 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d116      	bne.n	8004a96 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a68:	4b7c      	ldr	r3, [pc, #496]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d005      	beq.n	8004a80 <HAL_RCC_OscConfig+0x328>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e23f      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a80:	4b76      	ldr	r3, [pc, #472]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	061b      	lsls	r3, r3, #24
 8004a8e:	4973      	ldr	r1, [pc, #460]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a94:	e040      	b.n	8004b18 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d023      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a9e:	4b6f      	ldr	r3, [pc, #444]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a6e      	ldr	r2, [pc, #440]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aaa:	f7fd faa7 	bl	8001ffc <HAL_GetTick>
 8004aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ab0:	e008      	b.n	8004ac4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ab2:	f7fd faa3 	bl	8001ffc <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d901      	bls.n	8004ac4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e21d      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ac4:	4b65      	ldr	r3, [pc, #404]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d0f0      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ad0:	4b62      	ldr	r3, [pc, #392]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	061b      	lsls	r3, r3, #24
 8004ade:	495f      	ldr	r1, [pc, #380]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	604b      	str	r3, [r1, #4]
 8004ae4:	e018      	b.n	8004b18 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ae6:	4b5d      	ldr	r3, [pc, #372]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a5c      	ldr	r2, [pc, #368]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004af0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af2:	f7fd fa83 	bl	8001ffc <HAL_GetTick>
 8004af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004af8:	e008      	b.n	8004b0c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004afa:	f7fd fa7f 	bl	8001ffc <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e1f9      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b0c:	4b53      	ldr	r3, [pc, #332]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1f0      	bne.n	8004afa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0308 	and.w	r3, r3, #8
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d03c      	beq.n	8004b9e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	695b      	ldr	r3, [r3, #20]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d01c      	beq.n	8004b66 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b2c:	4b4b      	ldr	r3, [pc, #300]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b32:	4a4a      	ldr	r2, [pc, #296]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004b34:	f043 0301 	orr.w	r3, r3, #1
 8004b38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3c:	f7fd fa5e 	bl	8001ffc <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b44:	f7fd fa5a 	bl	8001ffc <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e1d4      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b56:	4b41      	ldr	r3, [pc, #260]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004b58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b5c:	f003 0302 	and.w	r3, r3, #2
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0ef      	beq.n	8004b44 <HAL_RCC_OscConfig+0x3ec>
 8004b64:	e01b      	b.n	8004b9e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b66:	4b3d      	ldr	r3, [pc, #244]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004b68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b6c:	4a3b      	ldr	r2, [pc, #236]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004b6e:	f023 0301 	bic.w	r3, r3, #1
 8004b72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b76:	f7fd fa41 	bl	8001ffc <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b7c:	e008      	b.n	8004b90 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b7e:	f7fd fa3d 	bl	8001ffc <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d901      	bls.n	8004b90 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e1b7      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b90:	4b32      	ldr	r3, [pc, #200]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004b92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1ef      	bne.n	8004b7e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0304 	and.w	r3, r3, #4
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f000 80a6 	beq.w	8004cf8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bac:	2300      	movs	r3, #0
 8004bae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004bb0:	4b2a      	ldr	r3, [pc, #168]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d10d      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bbc:	4b27      	ldr	r3, [pc, #156]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bc0:	4a26      	ldr	r2, [pc, #152]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004bc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bc8:	4b24      	ldr	r3, [pc, #144]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bd0:	60bb      	str	r3, [r7, #8]
 8004bd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bd8:	4b21      	ldr	r3, [pc, #132]	@ (8004c60 <HAL_RCC_OscConfig+0x508>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d118      	bne.n	8004c16 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004be4:	4b1e      	ldr	r3, [pc, #120]	@ (8004c60 <HAL_RCC_OscConfig+0x508>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c60 <HAL_RCC_OscConfig+0x508>)
 8004bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bf0:	f7fd fa04 	bl	8001ffc <HAL_GetTick>
 8004bf4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bf6:	e008      	b.n	8004c0a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf8:	f7fd fa00 	bl	8001ffc <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e17a      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c0a:	4b15      	ldr	r3, [pc, #84]	@ (8004c60 <HAL_RCC_OscConfig+0x508>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d0f0      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d108      	bne.n	8004c30 <HAL_RCC_OscConfig+0x4d8>
 8004c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c24:	4a0d      	ldr	r2, [pc, #52]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004c26:	f043 0301 	orr.w	r3, r3, #1
 8004c2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c2e:	e029      	b.n	8004c84 <HAL_RCC_OscConfig+0x52c>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	2b05      	cmp	r3, #5
 8004c36:	d115      	bne.n	8004c64 <HAL_RCC_OscConfig+0x50c>
 8004c38:	4b08      	ldr	r3, [pc, #32]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c3e:	4a07      	ldr	r2, [pc, #28]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004c40:	f043 0304 	orr.w	r3, r3, #4
 8004c44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c48:	4b04      	ldr	r3, [pc, #16]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c4e:	4a03      	ldr	r2, [pc, #12]	@ (8004c5c <HAL_RCC_OscConfig+0x504>)
 8004c50:	f043 0301 	orr.w	r3, r3, #1
 8004c54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c58:	e014      	b.n	8004c84 <HAL_RCC_OscConfig+0x52c>
 8004c5a:	bf00      	nop
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	40007000 	.word	0x40007000
 8004c64:	4b9c      	ldr	r3, [pc, #624]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c6a:	4a9b      	ldr	r2, [pc, #620]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004c6c:	f023 0301 	bic.w	r3, r3, #1
 8004c70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c74:	4b98      	ldr	r3, [pc, #608]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c7a:	4a97      	ldr	r2, [pc, #604]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004c7c:	f023 0304 	bic.w	r3, r3, #4
 8004c80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d016      	beq.n	8004cba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c8c:	f7fd f9b6 	bl	8001ffc <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c92:	e00a      	b.n	8004caa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c94:	f7fd f9b2 	bl	8001ffc <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e12a      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004caa:	4b8b      	ldr	r3, [pc, #556]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb0:	f003 0302 	and.w	r3, r3, #2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d0ed      	beq.n	8004c94 <HAL_RCC_OscConfig+0x53c>
 8004cb8:	e015      	b.n	8004ce6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cba:	f7fd f99f 	bl	8001ffc <HAL_GetTick>
 8004cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cc0:	e00a      	b.n	8004cd8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc2:	f7fd f99b 	bl	8001ffc <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e113      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cd8:	4b7f      	ldr	r3, [pc, #508]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1ed      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ce6:	7ffb      	ldrb	r3, [r7, #31]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d105      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cec:	4b7a      	ldr	r3, [pc, #488]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cf0:	4a79      	ldr	r2, [pc, #484]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cf6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 80fe 	beq.w	8004efe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	f040 80d0 	bne.w	8004eac <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004d0c:	4b72      	ldr	r3, [pc, #456]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	f003 0203 	and.w	r2, r3, #3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d130      	bne.n	8004d82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d127      	bne.n	8004d82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d3c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d11f      	bne.n	8004d82 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d4c:	2a07      	cmp	r2, #7
 8004d4e:	bf14      	ite	ne
 8004d50:	2201      	movne	r2, #1
 8004d52:	2200      	moveq	r2, #0
 8004d54:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d113      	bne.n	8004d82 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d64:	085b      	lsrs	r3, r3, #1
 8004d66:	3b01      	subs	r3, #1
 8004d68:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d109      	bne.n	8004d82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d78:	085b      	lsrs	r3, r3, #1
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d06e      	beq.n	8004e60 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	2b0c      	cmp	r3, #12
 8004d86:	d069      	beq.n	8004e5c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d88:	4b53      	ldr	r3, [pc, #332]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d105      	bne.n	8004da0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d94:	4b50      	ldr	r3, [pc, #320]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e0ad      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004da4:	4b4c      	ldr	r3, [pc, #304]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a4b      	ldr	r2, [pc, #300]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004daa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004dae:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004db0:	f7fd f924 	bl	8001ffc <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004db6:	e008      	b.n	8004dca <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004db8:	f7fd f920 	bl	8001ffc <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d901      	bls.n	8004dca <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e09a      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dca:	4b43      	ldr	r3, [pc, #268]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1f0      	bne.n	8004db8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dd6:	4b40      	ldr	r3, [pc, #256]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	4b40      	ldr	r3, [pc, #256]	@ (8004edc <HAL_RCC_OscConfig+0x784>)
 8004ddc:	4013      	ands	r3, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004de6:	3a01      	subs	r2, #1
 8004de8:	0112      	lsls	r2, r2, #4
 8004dea:	4311      	orrs	r1, r2
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004df0:	0212      	lsls	r2, r2, #8
 8004df2:	4311      	orrs	r1, r2
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004df8:	0852      	lsrs	r2, r2, #1
 8004dfa:	3a01      	subs	r2, #1
 8004dfc:	0552      	lsls	r2, r2, #21
 8004dfe:	4311      	orrs	r1, r2
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004e04:	0852      	lsrs	r2, r2, #1
 8004e06:	3a01      	subs	r2, #1
 8004e08:	0652      	lsls	r2, r2, #25
 8004e0a:	4311      	orrs	r1, r2
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e10:	0912      	lsrs	r2, r2, #4
 8004e12:	0452      	lsls	r2, r2, #17
 8004e14:	430a      	orrs	r2, r1
 8004e16:	4930      	ldr	r1, [pc, #192]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004e1c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a2d      	ldr	r2, [pc, #180]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e26:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e28:	4b2b      	ldr	r3, [pc, #172]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e32:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e34:	f7fd f8e2 	bl	8001ffc <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e3c:	f7fd f8de 	bl	8001ffc <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e058      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e4e:	4b22      	ldr	r3, [pc, #136]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0f0      	beq.n	8004e3c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e5a:	e050      	b.n	8004efe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e04f      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e60:	4b1d      	ldr	r3, [pc, #116]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d148      	bne.n	8004efe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a19      	ldr	r2, [pc, #100]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e78:	4b17      	ldr	r3, [pc, #92]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	4a16      	ldr	r2, [pc, #88]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004e7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e84:	f7fd f8ba 	bl	8001ffc <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e8c:	f7fd f8b6 	bl	8001ffc <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e030      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0x734>
 8004eaa:	e028      	b.n	8004efe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	2b0c      	cmp	r3, #12
 8004eb0:	d023      	beq.n	8004efa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb2:	4b09      	ldr	r3, [pc, #36]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a08      	ldr	r2, [pc, #32]	@ (8004ed8 <HAL_RCC_OscConfig+0x780>)
 8004eb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebe:	f7fd f89d 	bl	8001ffc <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ec4:	e00c      	b.n	8004ee0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec6:	f7fd f899 	bl	8001ffc <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d905      	bls.n	8004ee0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e013      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
 8004ed8:	40021000 	.word	0x40021000
 8004edc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ee0:	4b09      	ldr	r3, [pc, #36]	@ (8004f08 <HAL_RCC_OscConfig+0x7b0>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1ec      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004eec:	4b06      	ldr	r3, [pc, #24]	@ (8004f08 <HAL_RCC_OscConfig+0x7b0>)
 8004eee:	68da      	ldr	r2, [r3, #12]
 8004ef0:	4905      	ldr	r1, [pc, #20]	@ (8004f08 <HAL_RCC_OscConfig+0x7b0>)
 8004ef2:	4b06      	ldr	r3, [pc, #24]	@ (8004f0c <HAL_RCC_OscConfig+0x7b4>)
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	60cb      	str	r3, [r1, #12]
 8004ef8:	e001      	b.n	8004efe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e000      	b.n	8004f00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3720      	adds	r7, #32
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	feeefffc 	.word	0xfeeefffc

08004f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d101      	bne.n	8004f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e0e7      	b.n	80050f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f24:	4b75      	ldr	r3, [pc, #468]	@ (80050fc <HAL_RCC_ClockConfig+0x1ec>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0307 	and.w	r3, r3, #7
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d910      	bls.n	8004f54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f32:	4b72      	ldr	r3, [pc, #456]	@ (80050fc <HAL_RCC_ClockConfig+0x1ec>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f023 0207 	bic.w	r2, r3, #7
 8004f3a:	4970      	ldr	r1, [pc, #448]	@ (80050fc <HAL_RCC_ClockConfig+0x1ec>)
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f42:	4b6e      	ldr	r3, [pc, #440]	@ (80050fc <HAL_RCC_ClockConfig+0x1ec>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d001      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0cf      	b.n	80050f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d010      	beq.n	8004f82 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	4b66      	ldr	r3, [pc, #408]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d908      	bls.n	8004f82 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f70:	4b63      	ldr	r3, [pc, #396]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	4960      	ldr	r1, [pc, #384]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d04c      	beq.n	8005028 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b03      	cmp	r3, #3
 8004f94:	d107      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f96:	4b5a      	ldr	r3, [pc, #360]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d121      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e0a6      	b.n	80050f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d107      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fae:	4b54      	ldr	r3, [pc, #336]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d115      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e09a      	b.n	80050f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d107      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fc6:	4b4e      	ldr	r3, [pc, #312]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d109      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e08e      	b.n	80050f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fd6:	4b4a      	ldr	r3, [pc, #296]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e086      	b.n	80050f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fe6:	4b46      	ldr	r3, [pc, #280]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f023 0203 	bic.w	r2, r3, #3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	4943      	ldr	r1, [pc, #268]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ff8:	f7fd f800 	bl	8001ffc <HAL_GetTick>
 8004ffc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ffe:	e00a      	b.n	8005016 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005000:	f7fc fffc 	bl	8001ffc <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800500e:	4293      	cmp	r3, r2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e06e      	b.n	80050f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005016:	4b3a      	ldr	r3, [pc, #232]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f003 020c 	and.w	r2, r3, #12
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	429a      	cmp	r2, r3
 8005026:	d1eb      	bne.n	8005000 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d010      	beq.n	8005056 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689a      	ldr	r2, [r3, #8]
 8005038:	4b31      	ldr	r3, [pc, #196]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005040:	429a      	cmp	r2, r3
 8005042:	d208      	bcs.n	8005056 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005044:	4b2e      	ldr	r3, [pc, #184]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	492b      	ldr	r1, [pc, #172]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8005052:	4313      	orrs	r3, r2
 8005054:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005056:	4b29      	ldr	r3, [pc, #164]	@ (80050fc <HAL_RCC_ClockConfig+0x1ec>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0307 	and.w	r3, r3, #7
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	429a      	cmp	r2, r3
 8005062:	d210      	bcs.n	8005086 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005064:	4b25      	ldr	r3, [pc, #148]	@ (80050fc <HAL_RCC_ClockConfig+0x1ec>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f023 0207 	bic.w	r2, r3, #7
 800506c:	4923      	ldr	r1, [pc, #140]	@ (80050fc <HAL_RCC_ClockConfig+0x1ec>)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	4313      	orrs	r3, r2
 8005072:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005074:	4b21      	ldr	r3, [pc, #132]	@ (80050fc <HAL_RCC_ClockConfig+0x1ec>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0307 	and.w	r3, r3, #7
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	429a      	cmp	r2, r3
 8005080:	d001      	beq.n	8005086 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e036      	b.n	80050f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0304 	and.w	r3, r3, #4
 800508e:	2b00      	cmp	r3, #0
 8005090:	d008      	beq.n	80050a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005092:	4b1b      	ldr	r3, [pc, #108]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	4918      	ldr	r1, [pc, #96]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0308 	and.w	r3, r3, #8
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d009      	beq.n	80050c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050b0:	4b13      	ldr	r3, [pc, #76]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	4910      	ldr	r1, [pc, #64]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050c4:	f000 f824 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005100 <HAL_RCC_ClockConfig+0x1f0>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	091b      	lsrs	r3, r3, #4
 80050d0:	f003 030f 	and.w	r3, r3, #15
 80050d4:	490b      	ldr	r1, [pc, #44]	@ (8005104 <HAL_RCC_ClockConfig+0x1f4>)
 80050d6:	5ccb      	ldrb	r3, [r1, r3]
 80050d8:	f003 031f 	and.w	r3, r3, #31
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
 80050e0:	4a09      	ldr	r2, [pc, #36]	@ (8005108 <HAL_RCC_ClockConfig+0x1f8>)
 80050e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050e4:	4b09      	ldr	r3, [pc, #36]	@ (800510c <HAL_RCC_ClockConfig+0x1fc>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7fc ff37 	bl	8001f5c <HAL_InitTick>
 80050ee:	4603      	mov	r3, r0
 80050f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80050f2:	7afb      	ldrb	r3, [r7, #11]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40022000 	.word	0x40022000
 8005100:	40021000 	.word	0x40021000
 8005104:	0800a410 	.word	0x0800a410
 8005108:	20000010 	.word	0x20000010
 800510c:	20000014 	.word	0x20000014

08005110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005110:	b480      	push	{r7}
 8005112:	b089      	sub	sp, #36	@ 0x24
 8005114:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	61fb      	str	r3, [r7, #28]
 800511a:	2300      	movs	r3, #0
 800511c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800511e:	4b3e      	ldr	r3, [pc, #248]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005128:	4b3b      	ldr	r3, [pc, #236]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0303 	and.w	r3, r3, #3
 8005130:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d005      	beq.n	8005144 <HAL_RCC_GetSysClockFreq+0x34>
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	2b0c      	cmp	r3, #12
 800513c:	d121      	bne.n	8005182 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d11e      	bne.n	8005182 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005144:	4b34      	ldr	r3, [pc, #208]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b00      	cmp	r3, #0
 800514e:	d107      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005150:	4b31      	ldr	r3, [pc, #196]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 8005152:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005156:	0a1b      	lsrs	r3, r3, #8
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	61fb      	str	r3, [r7, #28]
 800515e:	e005      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005160:	4b2d      	ldr	r3, [pc, #180]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	091b      	lsrs	r3, r3, #4
 8005166:	f003 030f 	and.w	r3, r3, #15
 800516a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800516c:	4a2b      	ldr	r2, [pc, #172]	@ (800521c <HAL_RCC_GetSysClockFreq+0x10c>)
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005174:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10d      	bne.n	8005198 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005180:	e00a      	b.n	8005198 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	2b04      	cmp	r3, #4
 8005186:	d102      	bne.n	800518e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005188:	4b25      	ldr	r3, [pc, #148]	@ (8005220 <HAL_RCC_GetSysClockFreq+0x110>)
 800518a:	61bb      	str	r3, [r7, #24]
 800518c:	e004      	b.n	8005198 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	2b08      	cmp	r3, #8
 8005192:	d101      	bne.n	8005198 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005194:	4b23      	ldr	r3, [pc, #140]	@ (8005224 <HAL_RCC_GetSysClockFreq+0x114>)
 8005196:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	2b0c      	cmp	r3, #12
 800519c:	d134      	bne.n	8005208 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800519e:	4b1e      	ldr	r3, [pc, #120]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	f003 0303 	and.w	r3, r3, #3
 80051a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d003      	beq.n	80051b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b03      	cmp	r3, #3
 80051b2:	d003      	beq.n	80051bc <HAL_RCC_GetSysClockFreq+0xac>
 80051b4:	e005      	b.n	80051c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80051b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005220 <HAL_RCC_GetSysClockFreq+0x110>)
 80051b8:	617b      	str	r3, [r7, #20]
      break;
 80051ba:	e005      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80051bc:	4b19      	ldr	r3, [pc, #100]	@ (8005224 <HAL_RCC_GetSysClockFreq+0x114>)
 80051be:	617b      	str	r3, [r7, #20]
      break;
 80051c0:	e002      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	617b      	str	r3, [r7, #20]
      break;
 80051c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051c8:	4b13      	ldr	r3, [pc, #76]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	091b      	lsrs	r3, r3, #4
 80051ce:	f003 0307 	and.w	r3, r3, #7
 80051d2:	3301      	adds	r3, #1
 80051d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051d6:	4b10      	ldr	r3, [pc, #64]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	0a1b      	lsrs	r3, r3, #8
 80051dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	fb03 f202 	mul.w	r2, r3, r2
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	0e5b      	lsrs	r3, r3, #25
 80051f4:	f003 0303 	and.w	r3, r3, #3
 80051f8:	3301      	adds	r3, #1
 80051fa:	005b      	lsls	r3, r3, #1
 80051fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	fbb2 f3f3 	udiv	r3, r2, r3
 8005206:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005208:	69bb      	ldr	r3, [r7, #24]
}
 800520a:	4618      	mov	r0, r3
 800520c:	3724      	adds	r7, #36	@ 0x24
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	40021000 	.word	0x40021000
 800521c:	0800a420 	.word	0x0800a420
 8005220:	00f42400 	.word	0x00f42400
 8005224:	007a1200 	.word	0x007a1200

08005228 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005230:	2300      	movs	r3, #0
 8005232:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005234:	4b2a      	ldr	r3, [pc, #168]	@ (80052e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d003      	beq.n	8005248 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005240:	f7ff fa26 	bl	8004690 <HAL_PWREx_GetVoltageRange>
 8005244:	6178      	str	r0, [r7, #20]
 8005246:	e014      	b.n	8005272 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005248:	4b25      	ldr	r3, [pc, #148]	@ (80052e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800524a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524c:	4a24      	ldr	r2, [pc, #144]	@ (80052e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800524e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005252:	6593      	str	r3, [r2, #88]	@ 0x58
 8005254:	4b22      	ldr	r3, [pc, #136]	@ (80052e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005258:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800525c:	60fb      	str	r3, [r7, #12]
 800525e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005260:	f7ff fa16 	bl	8004690 <HAL_PWREx_GetVoltageRange>
 8005264:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005266:	4b1e      	ldr	r3, [pc, #120]	@ (80052e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800526a:	4a1d      	ldr	r2, [pc, #116]	@ (80052e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800526c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005270:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005278:	d10b      	bne.n	8005292 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b80      	cmp	r3, #128	@ 0x80
 800527e:	d919      	bls.n	80052b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2ba0      	cmp	r3, #160	@ 0xa0
 8005284:	d902      	bls.n	800528c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005286:	2302      	movs	r3, #2
 8005288:	613b      	str	r3, [r7, #16]
 800528a:	e013      	b.n	80052b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800528c:	2301      	movs	r3, #1
 800528e:	613b      	str	r3, [r7, #16]
 8005290:	e010      	b.n	80052b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b80      	cmp	r3, #128	@ 0x80
 8005296:	d902      	bls.n	800529e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005298:	2303      	movs	r3, #3
 800529a:	613b      	str	r3, [r7, #16]
 800529c:	e00a      	b.n	80052b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2b80      	cmp	r3, #128	@ 0x80
 80052a2:	d102      	bne.n	80052aa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052a4:	2302      	movs	r3, #2
 80052a6:	613b      	str	r3, [r7, #16]
 80052a8:	e004      	b.n	80052b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b70      	cmp	r3, #112	@ 0x70
 80052ae:	d101      	bne.n	80052b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052b0:	2301      	movs	r3, #1
 80052b2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80052b4:	4b0b      	ldr	r3, [pc, #44]	@ (80052e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f023 0207 	bic.w	r2, r3, #7
 80052bc:	4909      	ldr	r1, [pc, #36]	@ (80052e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80052c4:	4b07      	ldr	r3, [pc, #28]	@ (80052e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0307 	and.w	r3, r3, #7
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d001      	beq.n	80052d6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e000      	b.n	80052d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3718      	adds	r7, #24
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	40021000 	.word	0x40021000
 80052e4:	40022000 	.word	0x40022000

080052e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b086      	sub	sp, #24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80052f0:	2300      	movs	r3, #0
 80052f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80052f4:	2300      	movs	r3, #0
 80052f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005300:	2b00      	cmp	r3, #0
 8005302:	d041      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005308:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800530c:	d02a      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800530e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005312:	d824      	bhi.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005314:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005318:	d008      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800531a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800531e:	d81e      	bhi.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005320:	2b00      	cmp	r3, #0
 8005322:	d00a      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005324:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005328:	d010      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800532a:	e018      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800532c:	4b86      	ldr	r3, [pc, #536]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	4a85      	ldr	r2, [pc, #532]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005332:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005336:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005338:	e015      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	3304      	adds	r3, #4
 800533e:	2100      	movs	r1, #0
 8005340:	4618      	mov	r0, r3
 8005342:	f000 fabb 	bl	80058bc <RCCEx_PLLSAI1_Config>
 8005346:	4603      	mov	r3, r0
 8005348:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800534a:	e00c      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	3320      	adds	r3, #32
 8005350:	2100      	movs	r1, #0
 8005352:	4618      	mov	r0, r3
 8005354:	f000 fba6 	bl	8005aa4 <RCCEx_PLLSAI2_Config>
 8005358:	4603      	mov	r3, r0
 800535a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800535c:	e003      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	74fb      	strb	r3, [r7, #19]
      break;
 8005362:	e000      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005364:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005366:	7cfb      	ldrb	r3, [r7, #19]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d10b      	bne.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800536c:	4b76      	ldr	r3, [pc, #472]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800536e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005372:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800537a:	4973      	ldr	r1, [pc, #460]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800537c:	4313      	orrs	r3, r2
 800537e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005382:	e001      	b.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005384:	7cfb      	ldrb	r3, [r7, #19]
 8005386:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d041      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005398:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800539c:	d02a      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800539e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053a2:	d824      	bhi.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x106>
 80053a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053a8:	d008      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80053aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053ae:	d81e      	bhi.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x106>
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00a      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80053b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053b8:	d010      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80053ba:	e018      	b.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80053bc:	4b62      	ldr	r3, [pc, #392]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	4a61      	ldr	r2, [pc, #388]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053c6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80053c8:	e015      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	3304      	adds	r3, #4
 80053ce:	2100      	movs	r1, #0
 80053d0:	4618      	mov	r0, r3
 80053d2:	f000 fa73 	bl	80058bc <RCCEx_PLLSAI1_Config>
 80053d6:	4603      	mov	r3, r0
 80053d8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80053da:	e00c      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	3320      	adds	r3, #32
 80053e0:	2100      	movs	r1, #0
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 fb5e 	bl	8005aa4 <RCCEx_PLLSAI2_Config>
 80053e8:	4603      	mov	r3, r0
 80053ea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80053ec:	e003      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	74fb      	strb	r3, [r7, #19]
      break;
 80053f2:	e000      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80053f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053f6:	7cfb      	ldrb	r3, [r7, #19]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10b      	bne.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80053fc:	4b52      	ldr	r3, [pc, #328]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005402:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800540a:	494f      	ldr	r1, [pc, #316]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800540c:	4313      	orrs	r3, r2
 800540e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005412:	e001      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005414:	7cfb      	ldrb	r3, [r7, #19]
 8005416:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005420:	2b00      	cmp	r3, #0
 8005422:	f000 80a0 	beq.w	8005566 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005426:	2300      	movs	r3, #0
 8005428:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800542a:	4b47      	ldr	r3, [pc, #284]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800542c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800542e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005436:	2301      	movs	r3, #1
 8005438:	e000      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800543a:	2300      	movs	r3, #0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00d      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005440:	4b41      	ldr	r3, [pc, #260]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005444:	4a40      	ldr	r2, [pc, #256]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005446:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800544a:	6593      	str	r3, [r2, #88]	@ 0x58
 800544c:	4b3e      	ldr	r3, [pc, #248]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800544e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005450:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005454:	60bb      	str	r3, [r7, #8]
 8005456:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005458:	2301      	movs	r3, #1
 800545a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800545c:	4b3b      	ldr	r3, [pc, #236]	@ (800554c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a3a      	ldr	r2, [pc, #232]	@ (800554c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005462:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005466:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005468:	f7fc fdc8 	bl	8001ffc <HAL_GetTick>
 800546c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800546e:	e009      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005470:	f7fc fdc4 	bl	8001ffc <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d902      	bls.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	74fb      	strb	r3, [r7, #19]
        break;
 8005482:	e005      	b.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005484:	4b31      	ldr	r3, [pc, #196]	@ (800554c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800548c:	2b00      	cmp	r3, #0
 800548e:	d0ef      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005490:	7cfb      	ldrb	r3, [r7, #19]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d15c      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005496:	4b2c      	ldr	r3, [pc, #176]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01f      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054ae:	697a      	ldr	r2, [r7, #20]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d019      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80054b4:	4b24      	ldr	r3, [pc, #144]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80054c0:	4b21      	ldr	r3, [pc, #132]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054c6:	4a20      	ldr	r2, [pc, #128]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d6:	4a1c      	ldr	r2, [pc, #112]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80054e0:	4a19      	ldr	r2, [pc, #100]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d016      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f2:	f7fc fd83 	bl	8001ffc <HAL_GetTick>
 80054f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054f8:	e00b      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054fa:	f7fc fd7f 	bl	8001ffc <HAL_GetTick>
 80054fe:	4602      	mov	r2, r0
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005508:	4293      	cmp	r3, r2
 800550a:	d902      	bls.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	74fb      	strb	r3, [r7, #19]
            break;
 8005510:	e006      	b.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005512:	4b0d      	ldr	r3, [pc, #52]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005514:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d0ec      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005520:	7cfb      	ldrb	r3, [r7, #19]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10c      	bne.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005526:	4b08      	ldr	r3, [pc, #32]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800552c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005536:	4904      	ldr	r1, [pc, #16]	@ (8005548 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005538:	4313      	orrs	r3, r2
 800553a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800553e:	e009      	b.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005540:	7cfb      	ldrb	r3, [r7, #19]
 8005542:	74bb      	strb	r3, [r7, #18]
 8005544:	e006      	b.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005546:	bf00      	nop
 8005548:	40021000 	.word	0x40021000
 800554c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005550:	7cfb      	ldrb	r3, [r7, #19]
 8005552:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005554:	7c7b      	ldrb	r3, [r7, #17]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d105      	bne.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800555a:	4b9e      	ldr	r3, [pc, #632]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800555c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800555e:	4a9d      	ldr	r2, [pc, #628]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005560:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005564:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00a      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005572:	4b98      	ldr	r3, [pc, #608]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005578:	f023 0203 	bic.w	r2, r3, #3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005580:	4994      	ldr	r1, [pc, #592]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005582:	4313      	orrs	r3, r2
 8005584:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00a      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005594:	4b8f      	ldr	r3, [pc, #572]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559a:	f023 020c 	bic.w	r2, r3, #12
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a2:	498c      	ldr	r1, [pc, #560]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0304 	and.w	r3, r3, #4
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00a      	beq.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80055b6:	4b87      	ldr	r3, [pc, #540]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c4:	4983      	ldr	r1, [pc, #524]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055c6:	4313      	orrs	r3, r2
 80055c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00a      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055d8:	4b7e      	ldr	r3, [pc, #504]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055e6:	497b      	ldr	r1, [pc, #492]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0310 	and.w	r3, r3, #16
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00a      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055fa:	4b76      	ldr	r3, [pc, #472]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005600:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005608:	4972      	ldr	r1, [pc, #456]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800560a:	4313      	orrs	r3, r2
 800560c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00a      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800561c:	4b6d      	ldr	r3, [pc, #436]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800561e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005622:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800562a:	496a      	ldr	r1, [pc, #424]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800562c:	4313      	orrs	r3, r2
 800562e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800563e:	4b65      	ldr	r3, [pc, #404]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005644:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800564c:	4961      	ldr	r1, [pc, #388]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800564e:	4313      	orrs	r3, r2
 8005650:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00a      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005660:	4b5c      	ldr	r3, [pc, #368]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005666:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800566e:	4959      	ldr	r1, [pc, #356]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005670:	4313      	orrs	r3, r2
 8005672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00a      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005682:	4b54      	ldr	r3, [pc, #336]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005688:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005690:	4950      	ldr	r1, [pc, #320]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005692:	4313      	orrs	r3, r2
 8005694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056a4:	4b4b      	ldr	r3, [pc, #300]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056aa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b2:	4948      	ldr	r1, [pc, #288]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056c6:	4b43      	ldr	r3, [pc, #268]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056d4:	493f      	ldr	r1, [pc, #252]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d028      	beq.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056e8:	4b3a      	ldr	r3, [pc, #232]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056f6:	4937      	ldr	r1, [pc, #220]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005702:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005706:	d106      	bne.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005708:	4b32      	ldr	r3, [pc, #200]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	4a31      	ldr	r2, [pc, #196]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800570e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005712:	60d3      	str	r3, [r2, #12]
 8005714:	e011      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800571a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800571e:	d10c      	bne.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3304      	adds	r3, #4
 8005724:	2101      	movs	r1, #1
 8005726:	4618      	mov	r0, r3
 8005728:	f000 f8c8 	bl	80058bc <RCCEx_PLLSAI1_Config>
 800572c:	4603      	mov	r3, r0
 800572e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005730:	7cfb      	ldrb	r3, [r7, #19]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005736:	7cfb      	ldrb	r3, [r7, #19]
 8005738:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d028      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005746:	4b23      	ldr	r3, [pc, #140]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005754:	491f      	ldr	r1, [pc, #124]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005756:	4313      	orrs	r3, r2
 8005758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005760:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005764:	d106      	bne.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005766:	4b1b      	ldr	r3, [pc, #108]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	4a1a      	ldr	r2, [pc, #104]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800576c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005770:	60d3      	str	r3, [r2, #12]
 8005772:	e011      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005778:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800577c:	d10c      	bne.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	3304      	adds	r3, #4
 8005782:	2101      	movs	r1, #1
 8005784:	4618      	mov	r0, r3
 8005786:	f000 f899 	bl	80058bc <RCCEx_PLLSAI1_Config>
 800578a:	4603      	mov	r3, r0
 800578c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800578e:	7cfb      	ldrb	r3, [r7, #19]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d001      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005794:	7cfb      	ldrb	r3, [r7, #19]
 8005796:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d02b      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057a4:	4b0b      	ldr	r3, [pc, #44]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057b2:	4908      	ldr	r1, [pc, #32]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057c2:	d109      	bne.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057c4:	4b03      	ldr	r3, [pc, #12]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	4a02      	ldr	r2, [pc, #8]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057ce:	60d3      	str	r3, [r2, #12]
 80057d0:	e014      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80057d2:	bf00      	nop
 80057d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057e0:	d10c      	bne.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	3304      	adds	r3, #4
 80057e6:	2101      	movs	r1, #1
 80057e8:	4618      	mov	r0, r3
 80057ea:	f000 f867 	bl	80058bc <RCCEx_PLLSAI1_Config>
 80057ee:	4603      	mov	r3, r0
 80057f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057f2:	7cfb      	ldrb	r3, [r7, #19]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d001      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80057f8:	7cfb      	ldrb	r3, [r7, #19]
 80057fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d02f      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005808:	4b2b      	ldr	r3, [pc, #172]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800580a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005816:	4928      	ldr	r1, [pc, #160]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005818:	4313      	orrs	r3, r2
 800581a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005822:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005826:	d10d      	bne.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3304      	adds	r3, #4
 800582c:	2102      	movs	r1, #2
 800582e:	4618      	mov	r0, r3
 8005830:	f000 f844 	bl	80058bc <RCCEx_PLLSAI1_Config>
 8005834:	4603      	mov	r3, r0
 8005836:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005838:	7cfb      	ldrb	r3, [r7, #19]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d014      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800583e:	7cfb      	ldrb	r3, [r7, #19]
 8005840:	74bb      	strb	r3, [r7, #18]
 8005842:	e011      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005848:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800584c:	d10c      	bne.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	3320      	adds	r3, #32
 8005852:	2102      	movs	r1, #2
 8005854:	4618      	mov	r0, r3
 8005856:	f000 f925 	bl	8005aa4 <RCCEx_PLLSAI2_Config>
 800585a:	4603      	mov	r3, r0
 800585c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800585e:	7cfb      	ldrb	r3, [r7, #19]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005864:	7cfb      	ldrb	r3, [r7, #19]
 8005866:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00a      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005874:	4b10      	ldr	r3, [pc, #64]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800587a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005882:	490d      	ldr	r1, [pc, #52]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005884:	4313      	orrs	r3, r2
 8005886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00b      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005896:	4b08      	ldr	r3, [pc, #32]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800589c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058a6:	4904      	ldr	r1, [pc, #16]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80058ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40021000 	.word	0x40021000

080058bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058ca:	4b75      	ldr	r3, [pc, #468]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f003 0303 	and.w	r3, r3, #3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d018      	beq.n	8005908 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80058d6:	4b72      	ldr	r3, [pc, #456]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f003 0203 	and.w	r2, r3, #3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d10d      	bne.n	8005902 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
       ||
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d009      	beq.n	8005902 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80058ee:	4b6c      	ldr	r3, [pc, #432]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	091b      	lsrs	r3, r3, #4
 80058f4:	f003 0307 	and.w	r3, r3, #7
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
       ||
 80058fe:	429a      	cmp	r2, r3
 8005900:	d047      	beq.n	8005992 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	73fb      	strb	r3, [r7, #15]
 8005906:	e044      	b.n	8005992 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b03      	cmp	r3, #3
 800590e:	d018      	beq.n	8005942 <RCCEx_PLLSAI1_Config+0x86>
 8005910:	2b03      	cmp	r3, #3
 8005912:	d825      	bhi.n	8005960 <RCCEx_PLLSAI1_Config+0xa4>
 8005914:	2b01      	cmp	r3, #1
 8005916:	d002      	beq.n	800591e <RCCEx_PLLSAI1_Config+0x62>
 8005918:	2b02      	cmp	r3, #2
 800591a:	d009      	beq.n	8005930 <RCCEx_PLLSAI1_Config+0x74>
 800591c:	e020      	b.n	8005960 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800591e:	4b60      	ldr	r3, [pc, #384]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d11d      	bne.n	8005966 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800592e:	e01a      	b.n	8005966 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005930:	4b5b      	ldr	r3, [pc, #364]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005938:	2b00      	cmp	r3, #0
 800593a:	d116      	bne.n	800596a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005940:	e013      	b.n	800596a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005942:	4b57      	ldr	r3, [pc, #348]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10f      	bne.n	800596e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800594e:	4b54      	ldr	r3, [pc, #336]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d109      	bne.n	800596e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800595e:	e006      	b.n	800596e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	73fb      	strb	r3, [r7, #15]
      break;
 8005964:	e004      	b.n	8005970 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005966:	bf00      	nop
 8005968:	e002      	b.n	8005970 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800596a:	bf00      	nop
 800596c:	e000      	b.n	8005970 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800596e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10d      	bne.n	8005992 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005976:	4b4a      	ldr	r3, [pc, #296]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6819      	ldr	r1, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	3b01      	subs	r3, #1
 8005988:	011b      	lsls	r3, r3, #4
 800598a:	430b      	orrs	r3, r1
 800598c:	4944      	ldr	r1, [pc, #272]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800598e:	4313      	orrs	r3, r2
 8005990:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005992:	7bfb      	ldrb	r3, [r7, #15]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d17d      	bne.n	8005a94 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005998:	4b41      	ldr	r3, [pc, #260]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a40      	ldr	r2, [pc, #256]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800599e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059a4:	f7fc fb2a 	bl	8001ffc <HAL_GetTick>
 80059a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059aa:	e009      	b.n	80059c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059ac:	f7fc fb26 	bl	8001ffc <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d902      	bls.n	80059c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	73fb      	strb	r3, [r7, #15]
        break;
 80059be:	e005      	b.n	80059cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059c0:	4b37      	ldr	r3, [pc, #220]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1ef      	bne.n	80059ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d160      	bne.n	8005a94 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d111      	bne.n	80059fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80059d8:	4b31      	ldr	r3, [pc, #196]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80059e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	6892      	ldr	r2, [r2, #8]
 80059e8:	0211      	lsls	r1, r2, #8
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	68d2      	ldr	r2, [r2, #12]
 80059ee:	0912      	lsrs	r2, r2, #4
 80059f0:	0452      	lsls	r2, r2, #17
 80059f2:	430a      	orrs	r2, r1
 80059f4:	492a      	ldr	r1, [pc, #168]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	610b      	str	r3, [r1, #16]
 80059fa:	e027      	b.n	8005a4c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d112      	bne.n	8005a28 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a02:	4b27      	ldr	r3, [pc, #156]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005a0a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6892      	ldr	r2, [r2, #8]
 8005a12:	0211      	lsls	r1, r2, #8
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	6912      	ldr	r2, [r2, #16]
 8005a18:	0852      	lsrs	r2, r2, #1
 8005a1a:	3a01      	subs	r2, #1
 8005a1c:	0552      	lsls	r2, r2, #21
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	491f      	ldr	r1, [pc, #124]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	610b      	str	r3, [r1, #16]
 8005a26:	e011      	b.n	8005a4c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a28:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	6892      	ldr	r2, [r2, #8]
 8005a38:	0211      	lsls	r1, r2, #8
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	6952      	ldr	r2, [r2, #20]
 8005a3e:	0852      	lsrs	r2, r2, #1
 8005a40:	3a01      	subs	r2, #1
 8005a42:	0652      	lsls	r2, r2, #25
 8005a44:	430a      	orrs	r2, r1
 8005a46:	4916      	ldr	r1, [pc, #88]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005a4c:	4b14      	ldr	r3, [pc, #80]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a13      	ldr	r2, [pc, #76]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a58:	f7fc fad0 	bl	8001ffc <HAL_GetTick>
 8005a5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a5e:	e009      	b.n	8005a74 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a60:	f7fc facc 	bl	8001ffc <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d902      	bls.n	8005a74 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	73fb      	strb	r3, [r7, #15]
          break;
 8005a72:	e005      	b.n	8005a80 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a74:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d0ef      	beq.n	8005a60 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d106      	bne.n	8005a94 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005a86:	4b06      	ldr	r3, [pc, #24]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a88:	691a      	ldr	r2, [r3, #16]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	4904      	ldr	r1, [pc, #16]	@ (8005aa0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a90:	4313      	orrs	r3, r2
 8005a92:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	40021000 	.word	0x40021000

08005aa4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ab2:	4b6a      	ldr	r3, [pc, #424]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	f003 0303 	and.w	r3, r3, #3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d018      	beq.n	8005af0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005abe:	4b67      	ldr	r3, [pc, #412]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	f003 0203 	and.w	r2, r3, #3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d10d      	bne.n	8005aea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
       ||
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d009      	beq.n	8005aea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005ad6:	4b61      	ldr	r3, [pc, #388]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	091b      	lsrs	r3, r3, #4
 8005adc:	f003 0307 	and.w	r3, r3, #7
 8005ae0:	1c5a      	adds	r2, r3, #1
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
       ||
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d047      	beq.n	8005b7a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	73fb      	strb	r3, [r7, #15]
 8005aee:	e044      	b.n	8005b7a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2b03      	cmp	r3, #3
 8005af6:	d018      	beq.n	8005b2a <RCCEx_PLLSAI2_Config+0x86>
 8005af8:	2b03      	cmp	r3, #3
 8005afa:	d825      	bhi.n	8005b48 <RCCEx_PLLSAI2_Config+0xa4>
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d002      	beq.n	8005b06 <RCCEx_PLLSAI2_Config+0x62>
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	d009      	beq.n	8005b18 <RCCEx_PLLSAI2_Config+0x74>
 8005b04:	e020      	b.n	8005b48 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b06:	4b55      	ldr	r3, [pc, #340]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d11d      	bne.n	8005b4e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b16:	e01a      	b.n	8005b4e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b18:	4b50      	ldr	r3, [pc, #320]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d116      	bne.n	8005b52 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b28:	e013      	b.n	8005b52 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b2a:	4b4c      	ldr	r3, [pc, #304]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10f      	bne.n	8005b56 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b36:	4b49      	ldr	r3, [pc, #292]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d109      	bne.n	8005b56 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b46:	e006      	b.n	8005b56 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b4c:	e004      	b.n	8005b58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b4e:	bf00      	nop
 8005b50:	e002      	b.n	8005b58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b52:	bf00      	nop
 8005b54:	e000      	b.n	8005b58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b56:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10d      	bne.n	8005b7a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005b5e:	4b3f      	ldr	r3, [pc, #252]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6819      	ldr	r1, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	011b      	lsls	r3, r3, #4
 8005b72:	430b      	orrs	r3, r1
 8005b74:	4939      	ldr	r1, [pc, #228]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005b7a:	7bfb      	ldrb	r3, [r7, #15]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d167      	bne.n	8005c50 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005b80:	4b36      	ldr	r3, [pc, #216]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a35      	ldr	r2, [pc, #212]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b8c:	f7fc fa36 	bl	8001ffc <HAL_GetTick>
 8005b90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005b92:	e009      	b.n	8005ba8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b94:	f7fc fa32 	bl	8001ffc <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d902      	bls.n	8005ba8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	73fb      	strb	r3, [r7, #15]
        break;
 8005ba6:	e005      	b.n	8005bb4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ba8:	4b2c      	ldr	r3, [pc, #176]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1ef      	bne.n	8005b94 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005bb4:	7bfb      	ldrb	r3, [r7, #15]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d14a      	bne.n	8005c50 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d111      	bne.n	8005be4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005bc0:	4b26      	ldr	r3, [pc, #152]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005bc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	6892      	ldr	r2, [r2, #8]
 8005bd0:	0211      	lsls	r1, r2, #8
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	68d2      	ldr	r2, [r2, #12]
 8005bd6:	0912      	lsrs	r2, r2, #4
 8005bd8:	0452      	lsls	r2, r2, #17
 8005bda:	430a      	orrs	r2, r1
 8005bdc:	491f      	ldr	r1, [pc, #124]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bde:	4313      	orrs	r3, r2
 8005be0:	614b      	str	r3, [r1, #20]
 8005be2:	e011      	b.n	8005c08 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005be4:	4b1d      	ldr	r3, [pc, #116]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005bec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	6892      	ldr	r2, [r2, #8]
 8005bf4:	0211      	lsls	r1, r2, #8
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	6912      	ldr	r2, [r2, #16]
 8005bfa:	0852      	lsrs	r2, r2, #1
 8005bfc:	3a01      	subs	r2, #1
 8005bfe:	0652      	lsls	r2, r2, #25
 8005c00:	430a      	orrs	r2, r1
 8005c02:	4916      	ldr	r1, [pc, #88]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c08:	4b14      	ldr	r3, [pc, #80]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a13      	ldr	r2, [pc, #76]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c14:	f7fc f9f2 	bl	8001ffc <HAL_GetTick>
 8005c18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c1a:	e009      	b.n	8005c30 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c1c:	f7fc f9ee 	bl	8001ffc <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d902      	bls.n	8005c30 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	73fb      	strb	r3, [r7, #15]
          break;
 8005c2e:	e005      	b.n	8005c3c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c30:	4b0a      	ldr	r3, [pc, #40]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0ef      	beq.n	8005c1c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005c3c:	7bfb      	ldrb	r3, [r7, #15]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005c42:	4b06      	ldr	r3, [pc, #24]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c44:	695a      	ldr	r2, [r3, #20]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	4904      	ldr	r1, [pc, #16]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	40021000 	.word	0x40021000

08005c60 <__cvt>:
 8005c60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c64:	ec57 6b10 	vmov	r6, r7, d0
 8005c68:	2f00      	cmp	r7, #0
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	463b      	mov	r3, r7
 8005c70:	bfbb      	ittet	lt
 8005c72:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005c76:	461f      	movlt	r7, r3
 8005c78:	2300      	movge	r3, #0
 8005c7a:	232d      	movlt	r3, #45	@ 0x2d
 8005c7c:	700b      	strb	r3, [r1, #0]
 8005c7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c80:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005c84:	4691      	mov	r9, r2
 8005c86:	f023 0820 	bic.w	r8, r3, #32
 8005c8a:	bfbc      	itt	lt
 8005c8c:	4632      	movlt	r2, r6
 8005c8e:	4616      	movlt	r6, r2
 8005c90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c94:	d005      	beq.n	8005ca2 <__cvt+0x42>
 8005c96:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005c9a:	d100      	bne.n	8005c9e <__cvt+0x3e>
 8005c9c:	3401      	adds	r4, #1
 8005c9e:	2102      	movs	r1, #2
 8005ca0:	e000      	b.n	8005ca4 <__cvt+0x44>
 8005ca2:	2103      	movs	r1, #3
 8005ca4:	ab03      	add	r3, sp, #12
 8005ca6:	9301      	str	r3, [sp, #4]
 8005ca8:	ab02      	add	r3, sp, #8
 8005caa:	9300      	str	r3, [sp, #0]
 8005cac:	ec47 6b10 	vmov	d0, r6, r7
 8005cb0:	4653      	mov	r3, sl
 8005cb2:	4622      	mov	r2, r4
 8005cb4:	f001 f8a8 	bl	8006e08 <_dtoa_r>
 8005cb8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005cbc:	4605      	mov	r5, r0
 8005cbe:	d119      	bne.n	8005cf4 <__cvt+0x94>
 8005cc0:	f019 0f01 	tst.w	r9, #1
 8005cc4:	d00e      	beq.n	8005ce4 <__cvt+0x84>
 8005cc6:	eb00 0904 	add.w	r9, r0, r4
 8005cca:	2200      	movs	r2, #0
 8005ccc:	2300      	movs	r3, #0
 8005cce:	4630      	mov	r0, r6
 8005cd0:	4639      	mov	r1, r7
 8005cd2:	f7fa fef9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cd6:	b108      	cbz	r0, 8005cdc <__cvt+0x7c>
 8005cd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005cdc:	2230      	movs	r2, #48	@ 0x30
 8005cde:	9b03      	ldr	r3, [sp, #12]
 8005ce0:	454b      	cmp	r3, r9
 8005ce2:	d31e      	bcc.n	8005d22 <__cvt+0xc2>
 8005ce4:	9b03      	ldr	r3, [sp, #12]
 8005ce6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ce8:	1b5b      	subs	r3, r3, r5
 8005cea:	4628      	mov	r0, r5
 8005cec:	6013      	str	r3, [r2, #0]
 8005cee:	b004      	add	sp, #16
 8005cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005cf8:	eb00 0904 	add.w	r9, r0, r4
 8005cfc:	d1e5      	bne.n	8005cca <__cvt+0x6a>
 8005cfe:	7803      	ldrb	r3, [r0, #0]
 8005d00:	2b30      	cmp	r3, #48	@ 0x30
 8005d02:	d10a      	bne.n	8005d1a <__cvt+0xba>
 8005d04:	2200      	movs	r2, #0
 8005d06:	2300      	movs	r3, #0
 8005d08:	4630      	mov	r0, r6
 8005d0a:	4639      	mov	r1, r7
 8005d0c:	f7fa fedc 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d10:	b918      	cbnz	r0, 8005d1a <__cvt+0xba>
 8005d12:	f1c4 0401 	rsb	r4, r4, #1
 8005d16:	f8ca 4000 	str.w	r4, [sl]
 8005d1a:	f8da 3000 	ldr.w	r3, [sl]
 8005d1e:	4499      	add	r9, r3
 8005d20:	e7d3      	b.n	8005cca <__cvt+0x6a>
 8005d22:	1c59      	adds	r1, r3, #1
 8005d24:	9103      	str	r1, [sp, #12]
 8005d26:	701a      	strb	r2, [r3, #0]
 8005d28:	e7d9      	b.n	8005cde <__cvt+0x7e>

08005d2a <__exponent>:
 8005d2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d2c:	2900      	cmp	r1, #0
 8005d2e:	bfba      	itte	lt
 8005d30:	4249      	neglt	r1, r1
 8005d32:	232d      	movlt	r3, #45	@ 0x2d
 8005d34:	232b      	movge	r3, #43	@ 0x2b
 8005d36:	2909      	cmp	r1, #9
 8005d38:	7002      	strb	r2, [r0, #0]
 8005d3a:	7043      	strb	r3, [r0, #1]
 8005d3c:	dd29      	ble.n	8005d92 <__exponent+0x68>
 8005d3e:	f10d 0307 	add.w	r3, sp, #7
 8005d42:	461d      	mov	r5, r3
 8005d44:	270a      	movs	r7, #10
 8005d46:	461a      	mov	r2, r3
 8005d48:	fbb1 f6f7 	udiv	r6, r1, r7
 8005d4c:	fb07 1416 	mls	r4, r7, r6, r1
 8005d50:	3430      	adds	r4, #48	@ 0x30
 8005d52:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005d56:	460c      	mov	r4, r1
 8005d58:	2c63      	cmp	r4, #99	@ 0x63
 8005d5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d5e:	4631      	mov	r1, r6
 8005d60:	dcf1      	bgt.n	8005d46 <__exponent+0x1c>
 8005d62:	3130      	adds	r1, #48	@ 0x30
 8005d64:	1e94      	subs	r4, r2, #2
 8005d66:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d6a:	1c41      	adds	r1, r0, #1
 8005d6c:	4623      	mov	r3, r4
 8005d6e:	42ab      	cmp	r3, r5
 8005d70:	d30a      	bcc.n	8005d88 <__exponent+0x5e>
 8005d72:	f10d 0309 	add.w	r3, sp, #9
 8005d76:	1a9b      	subs	r3, r3, r2
 8005d78:	42ac      	cmp	r4, r5
 8005d7a:	bf88      	it	hi
 8005d7c:	2300      	movhi	r3, #0
 8005d7e:	3302      	adds	r3, #2
 8005d80:	4403      	add	r3, r0
 8005d82:	1a18      	subs	r0, r3, r0
 8005d84:	b003      	add	sp, #12
 8005d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d88:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005d8c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005d90:	e7ed      	b.n	8005d6e <__exponent+0x44>
 8005d92:	2330      	movs	r3, #48	@ 0x30
 8005d94:	3130      	adds	r1, #48	@ 0x30
 8005d96:	7083      	strb	r3, [r0, #2]
 8005d98:	70c1      	strb	r1, [r0, #3]
 8005d9a:	1d03      	adds	r3, r0, #4
 8005d9c:	e7f1      	b.n	8005d82 <__exponent+0x58>
	...

08005da0 <_printf_float>:
 8005da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da4:	b08d      	sub	sp, #52	@ 0x34
 8005da6:	460c      	mov	r4, r1
 8005da8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005dac:	4616      	mov	r6, r2
 8005dae:	461f      	mov	r7, r3
 8005db0:	4605      	mov	r5, r0
 8005db2:	f000 ff23 	bl	8006bfc <_localeconv_r>
 8005db6:	6803      	ldr	r3, [r0, #0]
 8005db8:	9304      	str	r3, [sp, #16]
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7fa fa58 	bl	8000270 <strlen>
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dc4:	f8d8 3000 	ldr.w	r3, [r8]
 8005dc8:	9005      	str	r0, [sp, #20]
 8005dca:	3307      	adds	r3, #7
 8005dcc:	f023 0307 	bic.w	r3, r3, #7
 8005dd0:	f103 0208 	add.w	r2, r3, #8
 8005dd4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005dd8:	f8d4 b000 	ldr.w	fp, [r4]
 8005ddc:	f8c8 2000 	str.w	r2, [r8]
 8005de0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005de4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005de8:	9307      	str	r3, [sp, #28]
 8005dea:	f8cd 8018 	str.w	r8, [sp, #24]
 8005dee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005df2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005df6:	4b9c      	ldr	r3, [pc, #624]	@ (8006068 <_printf_float+0x2c8>)
 8005df8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dfc:	f7fa fe96 	bl	8000b2c <__aeabi_dcmpun>
 8005e00:	bb70      	cbnz	r0, 8005e60 <_printf_float+0xc0>
 8005e02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e06:	4b98      	ldr	r3, [pc, #608]	@ (8006068 <_printf_float+0x2c8>)
 8005e08:	f04f 32ff 	mov.w	r2, #4294967295
 8005e0c:	f7fa fe70 	bl	8000af0 <__aeabi_dcmple>
 8005e10:	bb30      	cbnz	r0, 8005e60 <_printf_float+0xc0>
 8005e12:	2200      	movs	r2, #0
 8005e14:	2300      	movs	r3, #0
 8005e16:	4640      	mov	r0, r8
 8005e18:	4649      	mov	r1, r9
 8005e1a:	f7fa fe5f 	bl	8000adc <__aeabi_dcmplt>
 8005e1e:	b110      	cbz	r0, 8005e26 <_printf_float+0x86>
 8005e20:	232d      	movs	r3, #45	@ 0x2d
 8005e22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e26:	4a91      	ldr	r2, [pc, #580]	@ (800606c <_printf_float+0x2cc>)
 8005e28:	4b91      	ldr	r3, [pc, #580]	@ (8006070 <_printf_float+0x2d0>)
 8005e2a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e2e:	bf94      	ite	ls
 8005e30:	4690      	movls	r8, r2
 8005e32:	4698      	movhi	r8, r3
 8005e34:	2303      	movs	r3, #3
 8005e36:	6123      	str	r3, [r4, #16]
 8005e38:	f02b 0304 	bic.w	r3, fp, #4
 8005e3c:	6023      	str	r3, [r4, #0]
 8005e3e:	f04f 0900 	mov.w	r9, #0
 8005e42:	9700      	str	r7, [sp, #0]
 8005e44:	4633      	mov	r3, r6
 8005e46:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005e48:	4621      	mov	r1, r4
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	f000 f9d2 	bl	80061f4 <_printf_common>
 8005e50:	3001      	adds	r0, #1
 8005e52:	f040 808d 	bne.w	8005f70 <_printf_float+0x1d0>
 8005e56:	f04f 30ff 	mov.w	r0, #4294967295
 8005e5a:	b00d      	add	sp, #52	@ 0x34
 8005e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e60:	4642      	mov	r2, r8
 8005e62:	464b      	mov	r3, r9
 8005e64:	4640      	mov	r0, r8
 8005e66:	4649      	mov	r1, r9
 8005e68:	f7fa fe60 	bl	8000b2c <__aeabi_dcmpun>
 8005e6c:	b140      	cbz	r0, 8005e80 <_printf_float+0xe0>
 8005e6e:	464b      	mov	r3, r9
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	bfbc      	itt	lt
 8005e74:	232d      	movlt	r3, #45	@ 0x2d
 8005e76:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005e7a:	4a7e      	ldr	r2, [pc, #504]	@ (8006074 <_printf_float+0x2d4>)
 8005e7c:	4b7e      	ldr	r3, [pc, #504]	@ (8006078 <_printf_float+0x2d8>)
 8005e7e:	e7d4      	b.n	8005e2a <_printf_float+0x8a>
 8005e80:	6863      	ldr	r3, [r4, #4]
 8005e82:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005e86:	9206      	str	r2, [sp, #24]
 8005e88:	1c5a      	adds	r2, r3, #1
 8005e8a:	d13b      	bne.n	8005f04 <_printf_float+0x164>
 8005e8c:	2306      	movs	r3, #6
 8005e8e:	6063      	str	r3, [r4, #4]
 8005e90:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005e94:	2300      	movs	r3, #0
 8005e96:	6022      	str	r2, [r4, #0]
 8005e98:	9303      	str	r3, [sp, #12]
 8005e9a:	ab0a      	add	r3, sp, #40	@ 0x28
 8005e9c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005ea0:	ab09      	add	r3, sp, #36	@ 0x24
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	6861      	ldr	r1, [r4, #4]
 8005ea6:	ec49 8b10 	vmov	d0, r8, r9
 8005eaa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005eae:	4628      	mov	r0, r5
 8005eb0:	f7ff fed6 	bl	8005c60 <__cvt>
 8005eb4:	9b06      	ldr	r3, [sp, #24]
 8005eb6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005eb8:	2b47      	cmp	r3, #71	@ 0x47
 8005eba:	4680      	mov	r8, r0
 8005ebc:	d129      	bne.n	8005f12 <_printf_float+0x172>
 8005ebe:	1cc8      	adds	r0, r1, #3
 8005ec0:	db02      	blt.n	8005ec8 <_printf_float+0x128>
 8005ec2:	6863      	ldr	r3, [r4, #4]
 8005ec4:	4299      	cmp	r1, r3
 8005ec6:	dd41      	ble.n	8005f4c <_printf_float+0x1ac>
 8005ec8:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ecc:	fa5f fa8a 	uxtb.w	sl, sl
 8005ed0:	3901      	subs	r1, #1
 8005ed2:	4652      	mov	r2, sl
 8005ed4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005ed8:	9109      	str	r1, [sp, #36]	@ 0x24
 8005eda:	f7ff ff26 	bl	8005d2a <__exponent>
 8005ede:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ee0:	1813      	adds	r3, r2, r0
 8005ee2:	2a01      	cmp	r2, #1
 8005ee4:	4681      	mov	r9, r0
 8005ee6:	6123      	str	r3, [r4, #16]
 8005ee8:	dc02      	bgt.n	8005ef0 <_printf_float+0x150>
 8005eea:	6822      	ldr	r2, [r4, #0]
 8005eec:	07d2      	lsls	r2, r2, #31
 8005eee:	d501      	bpl.n	8005ef4 <_printf_float+0x154>
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	6123      	str	r3, [r4, #16]
 8005ef4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d0a2      	beq.n	8005e42 <_printf_float+0xa2>
 8005efc:	232d      	movs	r3, #45	@ 0x2d
 8005efe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f02:	e79e      	b.n	8005e42 <_printf_float+0xa2>
 8005f04:	9a06      	ldr	r2, [sp, #24]
 8005f06:	2a47      	cmp	r2, #71	@ 0x47
 8005f08:	d1c2      	bne.n	8005e90 <_printf_float+0xf0>
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1c0      	bne.n	8005e90 <_printf_float+0xf0>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e7bd      	b.n	8005e8e <_printf_float+0xee>
 8005f12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f16:	d9db      	bls.n	8005ed0 <_printf_float+0x130>
 8005f18:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005f1c:	d118      	bne.n	8005f50 <_printf_float+0x1b0>
 8005f1e:	2900      	cmp	r1, #0
 8005f20:	6863      	ldr	r3, [r4, #4]
 8005f22:	dd0b      	ble.n	8005f3c <_printf_float+0x19c>
 8005f24:	6121      	str	r1, [r4, #16]
 8005f26:	b913      	cbnz	r3, 8005f2e <_printf_float+0x18e>
 8005f28:	6822      	ldr	r2, [r4, #0]
 8005f2a:	07d0      	lsls	r0, r2, #31
 8005f2c:	d502      	bpl.n	8005f34 <_printf_float+0x194>
 8005f2e:	3301      	adds	r3, #1
 8005f30:	440b      	add	r3, r1
 8005f32:	6123      	str	r3, [r4, #16]
 8005f34:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005f36:	f04f 0900 	mov.w	r9, #0
 8005f3a:	e7db      	b.n	8005ef4 <_printf_float+0x154>
 8005f3c:	b913      	cbnz	r3, 8005f44 <_printf_float+0x1a4>
 8005f3e:	6822      	ldr	r2, [r4, #0]
 8005f40:	07d2      	lsls	r2, r2, #31
 8005f42:	d501      	bpl.n	8005f48 <_printf_float+0x1a8>
 8005f44:	3302      	adds	r3, #2
 8005f46:	e7f4      	b.n	8005f32 <_printf_float+0x192>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e7f2      	b.n	8005f32 <_printf_float+0x192>
 8005f4c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005f50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f52:	4299      	cmp	r1, r3
 8005f54:	db05      	blt.n	8005f62 <_printf_float+0x1c2>
 8005f56:	6823      	ldr	r3, [r4, #0]
 8005f58:	6121      	str	r1, [r4, #16]
 8005f5a:	07d8      	lsls	r0, r3, #31
 8005f5c:	d5ea      	bpl.n	8005f34 <_printf_float+0x194>
 8005f5e:	1c4b      	adds	r3, r1, #1
 8005f60:	e7e7      	b.n	8005f32 <_printf_float+0x192>
 8005f62:	2900      	cmp	r1, #0
 8005f64:	bfd4      	ite	le
 8005f66:	f1c1 0202 	rsble	r2, r1, #2
 8005f6a:	2201      	movgt	r2, #1
 8005f6c:	4413      	add	r3, r2
 8005f6e:	e7e0      	b.n	8005f32 <_printf_float+0x192>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	055a      	lsls	r2, r3, #21
 8005f74:	d407      	bmi.n	8005f86 <_printf_float+0x1e6>
 8005f76:	6923      	ldr	r3, [r4, #16]
 8005f78:	4642      	mov	r2, r8
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	47b8      	blx	r7
 8005f80:	3001      	adds	r0, #1
 8005f82:	d12b      	bne.n	8005fdc <_printf_float+0x23c>
 8005f84:	e767      	b.n	8005e56 <_printf_float+0xb6>
 8005f86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f8a:	f240 80dd 	bls.w	8006148 <_printf_float+0x3a8>
 8005f8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f92:	2200      	movs	r2, #0
 8005f94:	2300      	movs	r3, #0
 8005f96:	f7fa fd97 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	d033      	beq.n	8006006 <_printf_float+0x266>
 8005f9e:	4a37      	ldr	r2, [pc, #220]	@ (800607c <_printf_float+0x2dc>)
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	4631      	mov	r1, r6
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	47b8      	blx	r7
 8005fa8:	3001      	adds	r0, #1
 8005faa:	f43f af54 	beq.w	8005e56 <_printf_float+0xb6>
 8005fae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005fb2:	4543      	cmp	r3, r8
 8005fb4:	db02      	blt.n	8005fbc <_printf_float+0x21c>
 8005fb6:	6823      	ldr	r3, [r4, #0]
 8005fb8:	07d8      	lsls	r0, r3, #31
 8005fba:	d50f      	bpl.n	8005fdc <_printf_float+0x23c>
 8005fbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	47b8      	blx	r7
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	f43f af45 	beq.w	8005e56 <_printf_float+0xb6>
 8005fcc:	f04f 0900 	mov.w	r9, #0
 8005fd0:	f108 38ff 	add.w	r8, r8, #4294967295
 8005fd4:	f104 0a1a 	add.w	sl, r4, #26
 8005fd8:	45c8      	cmp	r8, r9
 8005fda:	dc09      	bgt.n	8005ff0 <_printf_float+0x250>
 8005fdc:	6823      	ldr	r3, [r4, #0]
 8005fde:	079b      	lsls	r3, r3, #30
 8005fe0:	f100 8103 	bmi.w	80061ea <_printf_float+0x44a>
 8005fe4:	68e0      	ldr	r0, [r4, #12]
 8005fe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fe8:	4298      	cmp	r0, r3
 8005fea:	bfb8      	it	lt
 8005fec:	4618      	movlt	r0, r3
 8005fee:	e734      	b.n	8005e5a <_printf_float+0xba>
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	4652      	mov	r2, sl
 8005ff4:	4631      	mov	r1, r6
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	47b8      	blx	r7
 8005ffa:	3001      	adds	r0, #1
 8005ffc:	f43f af2b 	beq.w	8005e56 <_printf_float+0xb6>
 8006000:	f109 0901 	add.w	r9, r9, #1
 8006004:	e7e8      	b.n	8005fd8 <_printf_float+0x238>
 8006006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006008:	2b00      	cmp	r3, #0
 800600a:	dc39      	bgt.n	8006080 <_printf_float+0x2e0>
 800600c:	4a1b      	ldr	r2, [pc, #108]	@ (800607c <_printf_float+0x2dc>)
 800600e:	2301      	movs	r3, #1
 8006010:	4631      	mov	r1, r6
 8006012:	4628      	mov	r0, r5
 8006014:	47b8      	blx	r7
 8006016:	3001      	adds	r0, #1
 8006018:	f43f af1d 	beq.w	8005e56 <_printf_float+0xb6>
 800601c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006020:	ea59 0303 	orrs.w	r3, r9, r3
 8006024:	d102      	bne.n	800602c <_printf_float+0x28c>
 8006026:	6823      	ldr	r3, [r4, #0]
 8006028:	07d9      	lsls	r1, r3, #31
 800602a:	d5d7      	bpl.n	8005fdc <_printf_float+0x23c>
 800602c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006030:	4631      	mov	r1, r6
 8006032:	4628      	mov	r0, r5
 8006034:	47b8      	blx	r7
 8006036:	3001      	adds	r0, #1
 8006038:	f43f af0d 	beq.w	8005e56 <_printf_float+0xb6>
 800603c:	f04f 0a00 	mov.w	sl, #0
 8006040:	f104 0b1a 	add.w	fp, r4, #26
 8006044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006046:	425b      	negs	r3, r3
 8006048:	4553      	cmp	r3, sl
 800604a:	dc01      	bgt.n	8006050 <_printf_float+0x2b0>
 800604c:	464b      	mov	r3, r9
 800604e:	e793      	b.n	8005f78 <_printf_float+0x1d8>
 8006050:	2301      	movs	r3, #1
 8006052:	465a      	mov	r2, fp
 8006054:	4631      	mov	r1, r6
 8006056:	4628      	mov	r0, r5
 8006058:	47b8      	blx	r7
 800605a:	3001      	adds	r0, #1
 800605c:	f43f aefb 	beq.w	8005e56 <_printf_float+0xb6>
 8006060:	f10a 0a01 	add.w	sl, sl, #1
 8006064:	e7ee      	b.n	8006044 <_printf_float+0x2a4>
 8006066:	bf00      	nop
 8006068:	7fefffff 	.word	0x7fefffff
 800606c:	0800a450 	.word	0x0800a450
 8006070:	0800a454 	.word	0x0800a454
 8006074:	0800a458 	.word	0x0800a458
 8006078:	0800a45c 	.word	0x0800a45c
 800607c:	0800a460 	.word	0x0800a460
 8006080:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006082:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006086:	4553      	cmp	r3, sl
 8006088:	bfa8      	it	ge
 800608a:	4653      	movge	r3, sl
 800608c:	2b00      	cmp	r3, #0
 800608e:	4699      	mov	r9, r3
 8006090:	dc36      	bgt.n	8006100 <_printf_float+0x360>
 8006092:	f04f 0b00 	mov.w	fp, #0
 8006096:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800609a:	f104 021a 	add.w	r2, r4, #26
 800609e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80060a0:	9306      	str	r3, [sp, #24]
 80060a2:	eba3 0309 	sub.w	r3, r3, r9
 80060a6:	455b      	cmp	r3, fp
 80060a8:	dc31      	bgt.n	800610e <_printf_float+0x36e>
 80060aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ac:	459a      	cmp	sl, r3
 80060ae:	dc3a      	bgt.n	8006126 <_printf_float+0x386>
 80060b0:	6823      	ldr	r3, [r4, #0]
 80060b2:	07da      	lsls	r2, r3, #31
 80060b4:	d437      	bmi.n	8006126 <_printf_float+0x386>
 80060b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060b8:	ebaa 0903 	sub.w	r9, sl, r3
 80060bc:	9b06      	ldr	r3, [sp, #24]
 80060be:	ebaa 0303 	sub.w	r3, sl, r3
 80060c2:	4599      	cmp	r9, r3
 80060c4:	bfa8      	it	ge
 80060c6:	4699      	movge	r9, r3
 80060c8:	f1b9 0f00 	cmp.w	r9, #0
 80060cc:	dc33      	bgt.n	8006136 <_printf_float+0x396>
 80060ce:	f04f 0800 	mov.w	r8, #0
 80060d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060d6:	f104 0b1a 	add.w	fp, r4, #26
 80060da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060dc:	ebaa 0303 	sub.w	r3, sl, r3
 80060e0:	eba3 0309 	sub.w	r3, r3, r9
 80060e4:	4543      	cmp	r3, r8
 80060e6:	f77f af79 	ble.w	8005fdc <_printf_float+0x23c>
 80060ea:	2301      	movs	r3, #1
 80060ec:	465a      	mov	r2, fp
 80060ee:	4631      	mov	r1, r6
 80060f0:	4628      	mov	r0, r5
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	f43f aeae 	beq.w	8005e56 <_printf_float+0xb6>
 80060fa:	f108 0801 	add.w	r8, r8, #1
 80060fe:	e7ec      	b.n	80060da <_printf_float+0x33a>
 8006100:	4642      	mov	r2, r8
 8006102:	4631      	mov	r1, r6
 8006104:	4628      	mov	r0, r5
 8006106:	47b8      	blx	r7
 8006108:	3001      	adds	r0, #1
 800610a:	d1c2      	bne.n	8006092 <_printf_float+0x2f2>
 800610c:	e6a3      	b.n	8005e56 <_printf_float+0xb6>
 800610e:	2301      	movs	r3, #1
 8006110:	4631      	mov	r1, r6
 8006112:	4628      	mov	r0, r5
 8006114:	9206      	str	r2, [sp, #24]
 8006116:	47b8      	blx	r7
 8006118:	3001      	adds	r0, #1
 800611a:	f43f ae9c 	beq.w	8005e56 <_printf_float+0xb6>
 800611e:	9a06      	ldr	r2, [sp, #24]
 8006120:	f10b 0b01 	add.w	fp, fp, #1
 8006124:	e7bb      	b.n	800609e <_printf_float+0x2fe>
 8006126:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800612a:	4631      	mov	r1, r6
 800612c:	4628      	mov	r0, r5
 800612e:	47b8      	blx	r7
 8006130:	3001      	adds	r0, #1
 8006132:	d1c0      	bne.n	80060b6 <_printf_float+0x316>
 8006134:	e68f      	b.n	8005e56 <_printf_float+0xb6>
 8006136:	9a06      	ldr	r2, [sp, #24]
 8006138:	464b      	mov	r3, r9
 800613a:	4442      	add	r2, r8
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	47b8      	blx	r7
 8006142:	3001      	adds	r0, #1
 8006144:	d1c3      	bne.n	80060ce <_printf_float+0x32e>
 8006146:	e686      	b.n	8005e56 <_printf_float+0xb6>
 8006148:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800614c:	f1ba 0f01 	cmp.w	sl, #1
 8006150:	dc01      	bgt.n	8006156 <_printf_float+0x3b6>
 8006152:	07db      	lsls	r3, r3, #31
 8006154:	d536      	bpl.n	80061c4 <_printf_float+0x424>
 8006156:	2301      	movs	r3, #1
 8006158:	4642      	mov	r2, r8
 800615a:	4631      	mov	r1, r6
 800615c:	4628      	mov	r0, r5
 800615e:	47b8      	blx	r7
 8006160:	3001      	adds	r0, #1
 8006162:	f43f ae78 	beq.w	8005e56 <_printf_float+0xb6>
 8006166:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800616a:	4631      	mov	r1, r6
 800616c:	4628      	mov	r0, r5
 800616e:	47b8      	blx	r7
 8006170:	3001      	adds	r0, #1
 8006172:	f43f ae70 	beq.w	8005e56 <_printf_float+0xb6>
 8006176:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800617a:	2200      	movs	r2, #0
 800617c:	2300      	movs	r3, #0
 800617e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006182:	f7fa fca1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006186:	b9c0      	cbnz	r0, 80061ba <_printf_float+0x41a>
 8006188:	4653      	mov	r3, sl
 800618a:	f108 0201 	add.w	r2, r8, #1
 800618e:	4631      	mov	r1, r6
 8006190:	4628      	mov	r0, r5
 8006192:	47b8      	blx	r7
 8006194:	3001      	adds	r0, #1
 8006196:	d10c      	bne.n	80061b2 <_printf_float+0x412>
 8006198:	e65d      	b.n	8005e56 <_printf_float+0xb6>
 800619a:	2301      	movs	r3, #1
 800619c:	465a      	mov	r2, fp
 800619e:	4631      	mov	r1, r6
 80061a0:	4628      	mov	r0, r5
 80061a2:	47b8      	blx	r7
 80061a4:	3001      	adds	r0, #1
 80061a6:	f43f ae56 	beq.w	8005e56 <_printf_float+0xb6>
 80061aa:	f108 0801 	add.w	r8, r8, #1
 80061ae:	45d0      	cmp	r8, sl
 80061b0:	dbf3      	blt.n	800619a <_printf_float+0x3fa>
 80061b2:	464b      	mov	r3, r9
 80061b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80061b8:	e6df      	b.n	8005f7a <_printf_float+0x1da>
 80061ba:	f04f 0800 	mov.w	r8, #0
 80061be:	f104 0b1a 	add.w	fp, r4, #26
 80061c2:	e7f4      	b.n	80061ae <_printf_float+0x40e>
 80061c4:	2301      	movs	r3, #1
 80061c6:	4642      	mov	r2, r8
 80061c8:	e7e1      	b.n	800618e <_printf_float+0x3ee>
 80061ca:	2301      	movs	r3, #1
 80061cc:	464a      	mov	r2, r9
 80061ce:	4631      	mov	r1, r6
 80061d0:	4628      	mov	r0, r5
 80061d2:	47b8      	blx	r7
 80061d4:	3001      	adds	r0, #1
 80061d6:	f43f ae3e 	beq.w	8005e56 <_printf_float+0xb6>
 80061da:	f108 0801 	add.w	r8, r8, #1
 80061de:	68e3      	ldr	r3, [r4, #12]
 80061e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061e2:	1a5b      	subs	r3, r3, r1
 80061e4:	4543      	cmp	r3, r8
 80061e6:	dcf0      	bgt.n	80061ca <_printf_float+0x42a>
 80061e8:	e6fc      	b.n	8005fe4 <_printf_float+0x244>
 80061ea:	f04f 0800 	mov.w	r8, #0
 80061ee:	f104 0919 	add.w	r9, r4, #25
 80061f2:	e7f4      	b.n	80061de <_printf_float+0x43e>

080061f4 <_printf_common>:
 80061f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f8:	4616      	mov	r6, r2
 80061fa:	4698      	mov	r8, r3
 80061fc:	688a      	ldr	r2, [r1, #8]
 80061fe:	690b      	ldr	r3, [r1, #16]
 8006200:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006204:	4293      	cmp	r3, r2
 8006206:	bfb8      	it	lt
 8006208:	4613      	movlt	r3, r2
 800620a:	6033      	str	r3, [r6, #0]
 800620c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006210:	4607      	mov	r7, r0
 8006212:	460c      	mov	r4, r1
 8006214:	b10a      	cbz	r2, 800621a <_printf_common+0x26>
 8006216:	3301      	adds	r3, #1
 8006218:	6033      	str	r3, [r6, #0]
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	0699      	lsls	r1, r3, #26
 800621e:	bf42      	ittt	mi
 8006220:	6833      	ldrmi	r3, [r6, #0]
 8006222:	3302      	addmi	r3, #2
 8006224:	6033      	strmi	r3, [r6, #0]
 8006226:	6825      	ldr	r5, [r4, #0]
 8006228:	f015 0506 	ands.w	r5, r5, #6
 800622c:	d106      	bne.n	800623c <_printf_common+0x48>
 800622e:	f104 0a19 	add.w	sl, r4, #25
 8006232:	68e3      	ldr	r3, [r4, #12]
 8006234:	6832      	ldr	r2, [r6, #0]
 8006236:	1a9b      	subs	r3, r3, r2
 8006238:	42ab      	cmp	r3, r5
 800623a:	dc26      	bgt.n	800628a <_printf_common+0x96>
 800623c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006240:	6822      	ldr	r2, [r4, #0]
 8006242:	3b00      	subs	r3, #0
 8006244:	bf18      	it	ne
 8006246:	2301      	movne	r3, #1
 8006248:	0692      	lsls	r2, r2, #26
 800624a:	d42b      	bmi.n	80062a4 <_printf_common+0xb0>
 800624c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006250:	4641      	mov	r1, r8
 8006252:	4638      	mov	r0, r7
 8006254:	47c8      	blx	r9
 8006256:	3001      	adds	r0, #1
 8006258:	d01e      	beq.n	8006298 <_printf_common+0xa4>
 800625a:	6823      	ldr	r3, [r4, #0]
 800625c:	6922      	ldr	r2, [r4, #16]
 800625e:	f003 0306 	and.w	r3, r3, #6
 8006262:	2b04      	cmp	r3, #4
 8006264:	bf02      	ittt	eq
 8006266:	68e5      	ldreq	r5, [r4, #12]
 8006268:	6833      	ldreq	r3, [r6, #0]
 800626a:	1aed      	subeq	r5, r5, r3
 800626c:	68a3      	ldr	r3, [r4, #8]
 800626e:	bf0c      	ite	eq
 8006270:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006274:	2500      	movne	r5, #0
 8006276:	4293      	cmp	r3, r2
 8006278:	bfc4      	itt	gt
 800627a:	1a9b      	subgt	r3, r3, r2
 800627c:	18ed      	addgt	r5, r5, r3
 800627e:	2600      	movs	r6, #0
 8006280:	341a      	adds	r4, #26
 8006282:	42b5      	cmp	r5, r6
 8006284:	d11a      	bne.n	80062bc <_printf_common+0xc8>
 8006286:	2000      	movs	r0, #0
 8006288:	e008      	b.n	800629c <_printf_common+0xa8>
 800628a:	2301      	movs	r3, #1
 800628c:	4652      	mov	r2, sl
 800628e:	4641      	mov	r1, r8
 8006290:	4638      	mov	r0, r7
 8006292:	47c8      	blx	r9
 8006294:	3001      	adds	r0, #1
 8006296:	d103      	bne.n	80062a0 <_printf_common+0xac>
 8006298:	f04f 30ff 	mov.w	r0, #4294967295
 800629c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a0:	3501      	adds	r5, #1
 80062a2:	e7c6      	b.n	8006232 <_printf_common+0x3e>
 80062a4:	18e1      	adds	r1, r4, r3
 80062a6:	1c5a      	adds	r2, r3, #1
 80062a8:	2030      	movs	r0, #48	@ 0x30
 80062aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062ae:	4422      	add	r2, r4
 80062b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062b8:	3302      	adds	r3, #2
 80062ba:	e7c7      	b.n	800624c <_printf_common+0x58>
 80062bc:	2301      	movs	r3, #1
 80062be:	4622      	mov	r2, r4
 80062c0:	4641      	mov	r1, r8
 80062c2:	4638      	mov	r0, r7
 80062c4:	47c8      	blx	r9
 80062c6:	3001      	adds	r0, #1
 80062c8:	d0e6      	beq.n	8006298 <_printf_common+0xa4>
 80062ca:	3601      	adds	r6, #1
 80062cc:	e7d9      	b.n	8006282 <_printf_common+0x8e>
	...

080062d0 <_printf_i>:
 80062d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062d4:	7e0f      	ldrb	r7, [r1, #24]
 80062d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062d8:	2f78      	cmp	r7, #120	@ 0x78
 80062da:	4691      	mov	r9, r2
 80062dc:	4680      	mov	r8, r0
 80062de:	460c      	mov	r4, r1
 80062e0:	469a      	mov	sl, r3
 80062e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062e6:	d807      	bhi.n	80062f8 <_printf_i+0x28>
 80062e8:	2f62      	cmp	r7, #98	@ 0x62
 80062ea:	d80a      	bhi.n	8006302 <_printf_i+0x32>
 80062ec:	2f00      	cmp	r7, #0
 80062ee:	f000 80d2 	beq.w	8006496 <_printf_i+0x1c6>
 80062f2:	2f58      	cmp	r7, #88	@ 0x58
 80062f4:	f000 80b9 	beq.w	800646a <_printf_i+0x19a>
 80062f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006300:	e03a      	b.n	8006378 <_printf_i+0xa8>
 8006302:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006306:	2b15      	cmp	r3, #21
 8006308:	d8f6      	bhi.n	80062f8 <_printf_i+0x28>
 800630a:	a101      	add	r1, pc, #4	@ (adr r1, 8006310 <_printf_i+0x40>)
 800630c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006310:	08006369 	.word	0x08006369
 8006314:	0800637d 	.word	0x0800637d
 8006318:	080062f9 	.word	0x080062f9
 800631c:	080062f9 	.word	0x080062f9
 8006320:	080062f9 	.word	0x080062f9
 8006324:	080062f9 	.word	0x080062f9
 8006328:	0800637d 	.word	0x0800637d
 800632c:	080062f9 	.word	0x080062f9
 8006330:	080062f9 	.word	0x080062f9
 8006334:	080062f9 	.word	0x080062f9
 8006338:	080062f9 	.word	0x080062f9
 800633c:	0800647d 	.word	0x0800647d
 8006340:	080063a7 	.word	0x080063a7
 8006344:	08006437 	.word	0x08006437
 8006348:	080062f9 	.word	0x080062f9
 800634c:	080062f9 	.word	0x080062f9
 8006350:	0800649f 	.word	0x0800649f
 8006354:	080062f9 	.word	0x080062f9
 8006358:	080063a7 	.word	0x080063a7
 800635c:	080062f9 	.word	0x080062f9
 8006360:	080062f9 	.word	0x080062f9
 8006364:	0800643f 	.word	0x0800643f
 8006368:	6833      	ldr	r3, [r6, #0]
 800636a:	1d1a      	adds	r2, r3, #4
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6032      	str	r2, [r6, #0]
 8006370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006374:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006378:	2301      	movs	r3, #1
 800637a:	e09d      	b.n	80064b8 <_printf_i+0x1e8>
 800637c:	6833      	ldr	r3, [r6, #0]
 800637e:	6820      	ldr	r0, [r4, #0]
 8006380:	1d19      	adds	r1, r3, #4
 8006382:	6031      	str	r1, [r6, #0]
 8006384:	0606      	lsls	r6, r0, #24
 8006386:	d501      	bpl.n	800638c <_printf_i+0xbc>
 8006388:	681d      	ldr	r5, [r3, #0]
 800638a:	e003      	b.n	8006394 <_printf_i+0xc4>
 800638c:	0645      	lsls	r5, r0, #25
 800638e:	d5fb      	bpl.n	8006388 <_printf_i+0xb8>
 8006390:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006394:	2d00      	cmp	r5, #0
 8006396:	da03      	bge.n	80063a0 <_printf_i+0xd0>
 8006398:	232d      	movs	r3, #45	@ 0x2d
 800639a:	426d      	negs	r5, r5
 800639c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063a0:	4859      	ldr	r0, [pc, #356]	@ (8006508 <_printf_i+0x238>)
 80063a2:	230a      	movs	r3, #10
 80063a4:	e011      	b.n	80063ca <_printf_i+0xfa>
 80063a6:	6821      	ldr	r1, [r4, #0]
 80063a8:	6833      	ldr	r3, [r6, #0]
 80063aa:	0608      	lsls	r0, r1, #24
 80063ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80063b0:	d402      	bmi.n	80063b8 <_printf_i+0xe8>
 80063b2:	0649      	lsls	r1, r1, #25
 80063b4:	bf48      	it	mi
 80063b6:	b2ad      	uxthmi	r5, r5
 80063b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80063ba:	4853      	ldr	r0, [pc, #332]	@ (8006508 <_printf_i+0x238>)
 80063bc:	6033      	str	r3, [r6, #0]
 80063be:	bf14      	ite	ne
 80063c0:	230a      	movne	r3, #10
 80063c2:	2308      	moveq	r3, #8
 80063c4:	2100      	movs	r1, #0
 80063c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063ca:	6866      	ldr	r6, [r4, #4]
 80063cc:	60a6      	str	r6, [r4, #8]
 80063ce:	2e00      	cmp	r6, #0
 80063d0:	bfa2      	ittt	ge
 80063d2:	6821      	ldrge	r1, [r4, #0]
 80063d4:	f021 0104 	bicge.w	r1, r1, #4
 80063d8:	6021      	strge	r1, [r4, #0]
 80063da:	b90d      	cbnz	r5, 80063e0 <_printf_i+0x110>
 80063dc:	2e00      	cmp	r6, #0
 80063de:	d04b      	beq.n	8006478 <_printf_i+0x1a8>
 80063e0:	4616      	mov	r6, r2
 80063e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80063e6:	fb03 5711 	mls	r7, r3, r1, r5
 80063ea:	5dc7      	ldrb	r7, [r0, r7]
 80063ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063f0:	462f      	mov	r7, r5
 80063f2:	42bb      	cmp	r3, r7
 80063f4:	460d      	mov	r5, r1
 80063f6:	d9f4      	bls.n	80063e2 <_printf_i+0x112>
 80063f8:	2b08      	cmp	r3, #8
 80063fa:	d10b      	bne.n	8006414 <_printf_i+0x144>
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	07df      	lsls	r7, r3, #31
 8006400:	d508      	bpl.n	8006414 <_printf_i+0x144>
 8006402:	6923      	ldr	r3, [r4, #16]
 8006404:	6861      	ldr	r1, [r4, #4]
 8006406:	4299      	cmp	r1, r3
 8006408:	bfde      	ittt	le
 800640a:	2330      	movle	r3, #48	@ 0x30
 800640c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006410:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006414:	1b92      	subs	r2, r2, r6
 8006416:	6122      	str	r2, [r4, #16]
 8006418:	f8cd a000 	str.w	sl, [sp]
 800641c:	464b      	mov	r3, r9
 800641e:	aa03      	add	r2, sp, #12
 8006420:	4621      	mov	r1, r4
 8006422:	4640      	mov	r0, r8
 8006424:	f7ff fee6 	bl	80061f4 <_printf_common>
 8006428:	3001      	adds	r0, #1
 800642a:	d14a      	bne.n	80064c2 <_printf_i+0x1f2>
 800642c:	f04f 30ff 	mov.w	r0, #4294967295
 8006430:	b004      	add	sp, #16
 8006432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006436:	6823      	ldr	r3, [r4, #0]
 8006438:	f043 0320 	orr.w	r3, r3, #32
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	4833      	ldr	r0, [pc, #204]	@ (800650c <_printf_i+0x23c>)
 8006440:	2778      	movs	r7, #120	@ 0x78
 8006442:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	6831      	ldr	r1, [r6, #0]
 800644a:	061f      	lsls	r7, r3, #24
 800644c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006450:	d402      	bmi.n	8006458 <_printf_i+0x188>
 8006452:	065f      	lsls	r7, r3, #25
 8006454:	bf48      	it	mi
 8006456:	b2ad      	uxthmi	r5, r5
 8006458:	6031      	str	r1, [r6, #0]
 800645a:	07d9      	lsls	r1, r3, #31
 800645c:	bf44      	itt	mi
 800645e:	f043 0320 	orrmi.w	r3, r3, #32
 8006462:	6023      	strmi	r3, [r4, #0]
 8006464:	b11d      	cbz	r5, 800646e <_printf_i+0x19e>
 8006466:	2310      	movs	r3, #16
 8006468:	e7ac      	b.n	80063c4 <_printf_i+0xf4>
 800646a:	4827      	ldr	r0, [pc, #156]	@ (8006508 <_printf_i+0x238>)
 800646c:	e7e9      	b.n	8006442 <_printf_i+0x172>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	f023 0320 	bic.w	r3, r3, #32
 8006474:	6023      	str	r3, [r4, #0]
 8006476:	e7f6      	b.n	8006466 <_printf_i+0x196>
 8006478:	4616      	mov	r6, r2
 800647a:	e7bd      	b.n	80063f8 <_printf_i+0x128>
 800647c:	6833      	ldr	r3, [r6, #0]
 800647e:	6825      	ldr	r5, [r4, #0]
 8006480:	6961      	ldr	r1, [r4, #20]
 8006482:	1d18      	adds	r0, r3, #4
 8006484:	6030      	str	r0, [r6, #0]
 8006486:	062e      	lsls	r6, r5, #24
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	d501      	bpl.n	8006490 <_printf_i+0x1c0>
 800648c:	6019      	str	r1, [r3, #0]
 800648e:	e002      	b.n	8006496 <_printf_i+0x1c6>
 8006490:	0668      	lsls	r0, r5, #25
 8006492:	d5fb      	bpl.n	800648c <_printf_i+0x1bc>
 8006494:	8019      	strh	r1, [r3, #0]
 8006496:	2300      	movs	r3, #0
 8006498:	6123      	str	r3, [r4, #16]
 800649a:	4616      	mov	r6, r2
 800649c:	e7bc      	b.n	8006418 <_printf_i+0x148>
 800649e:	6833      	ldr	r3, [r6, #0]
 80064a0:	1d1a      	adds	r2, r3, #4
 80064a2:	6032      	str	r2, [r6, #0]
 80064a4:	681e      	ldr	r6, [r3, #0]
 80064a6:	6862      	ldr	r2, [r4, #4]
 80064a8:	2100      	movs	r1, #0
 80064aa:	4630      	mov	r0, r6
 80064ac:	f7f9 fe90 	bl	80001d0 <memchr>
 80064b0:	b108      	cbz	r0, 80064b6 <_printf_i+0x1e6>
 80064b2:	1b80      	subs	r0, r0, r6
 80064b4:	6060      	str	r0, [r4, #4]
 80064b6:	6863      	ldr	r3, [r4, #4]
 80064b8:	6123      	str	r3, [r4, #16]
 80064ba:	2300      	movs	r3, #0
 80064bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064c0:	e7aa      	b.n	8006418 <_printf_i+0x148>
 80064c2:	6923      	ldr	r3, [r4, #16]
 80064c4:	4632      	mov	r2, r6
 80064c6:	4649      	mov	r1, r9
 80064c8:	4640      	mov	r0, r8
 80064ca:	47d0      	blx	sl
 80064cc:	3001      	adds	r0, #1
 80064ce:	d0ad      	beq.n	800642c <_printf_i+0x15c>
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	079b      	lsls	r3, r3, #30
 80064d4:	d413      	bmi.n	80064fe <_printf_i+0x22e>
 80064d6:	68e0      	ldr	r0, [r4, #12]
 80064d8:	9b03      	ldr	r3, [sp, #12]
 80064da:	4298      	cmp	r0, r3
 80064dc:	bfb8      	it	lt
 80064de:	4618      	movlt	r0, r3
 80064e0:	e7a6      	b.n	8006430 <_printf_i+0x160>
 80064e2:	2301      	movs	r3, #1
 80064e4:	4632      	mov	r2, r6
 80064e6:	4649      	mov	r1, r9
 80064e8:	4640      	mov	r0, r8
 80064ea:	47d0      	blx	sl
 80064ec:	3001      	adds	r0, #1
 80064ee:	d09d      	beq.n	800642c <_printf_i+0x15c>
 80064f0:	3501      	adds	r5, #1
 80064f2:	68e3      	ldr	r3, [r4, #12]
 80064f4:	9903      	ldr	r1, [sp, #12]
 80064f6:	1a5b      	subs	r3, r3, r1
 80064f8:	42ab      	cmp	r3, r5
 80064fa:	dcf2      	bgt.n	80064e2 <_printf_i+0x212>
 80064fc:	e7eb      	b.n	80064d6 <_printf_i+0x206>
 80064fe:	2500      	movs	r5, #0
 8006500:	f104 0619 	add.w	r6, r4, #25
 8006504:	e7f5      	b.n	80064f2 <_printf_i+0x222>
 8006506:	bf00      	nop
 8006508:	0800a462 	.word	0x0800a462
 800650c:	0800a473 	.word	0x0800a473

08006510 <_scanf_float>:
 8006510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006514:	b087      	sub	sp, #28
 8006516:	4617      	mov	r7, r2
 8006518:	9303      	str	r3, [sp, #12]
 800651a:	688b      	ldr	r3, [r1, #8]
 800651c:	1e5a      	subs	r2, r3, #1
 800651e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006522:	bf81      	itttt	hi
 8006524:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006528:	eb03 0b05 	addhi.w	fp, r3, r5
 800652c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006530:	608b      	strhi	r3, [r1, #8]
 8006532:	680b      	ldr	r3, [r1, #0]
 8006534:	460a      	mov	r2, r1
 8006536:	f04f 0500 	mov.w	r5, #0
 800653a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800653e:	f842 3b1c 	str.w	r3, [r2], #28
 8006542:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006546:	4680      	mov	r8, r0
 8006548:	460c      	mov	r4, r1
 800654a:	bf98      	it	ls
 800654c:	f04f 0b00 	movls.w	fp, #0
 8006550:	9201      	str	r2, [sp, #4]
 8006552:	4616      	mov	r6, r2
 8006554:	46aa      	mov	sl, r5
 8006556:	46a9      	mov	r9, r5
 8006558:	9502      	str	r5, [sp, #8]
 800655a:	68a2      	ldr	r2, [r4, #8]
 800655c:	b152      	cbz	r2, 8006574 <_scanf_float+0x64>
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	2b4e      	cmp	r3, #78	@ 0x4e
 8006564:	d864      	bhi.n	8006630 <_scanf_float+0x120>
 8006566:	2b40      	cmp	r3, #64	@ 0x40
 8006568:	d83c      	bhi.n	80065e4 <_scanf_float+0xd4>
 800656a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800656e:	b2c8      	uxtb	r0, r1
 8006570:	280e      	cmp	r0, #14
 8006572:	d93a      	bls.n	80065ea <_scanf_float+0xda>
 8006574:	f1b9 0f00 	cmp.w	r9, #0
 8006578:	d003      	beq.n	8006582 <_scanf_float+0x72>
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006586:	f1ba 0f01 	cmp.w	sl, #1
 800658a:	f200 8117 	bhi.w	80067bc <_scanf_float+0x2ac>
 800658e:	9b01      	ldr	r3, [sp, #4]
 8006590:	429e      	cmp	r6, r3
 8006592:	f200 8108 	bhi.w	80067a6 <_scanf_float+0x296>
 8006596:	2001      	movs	r0, #1
 8006598:	b007      	add	sp, #28
 800659a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800659e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80065a2:	2a0d      	cmp	r2, #13
 80065a4:	d8e6      	bhi.n	8006574 <_scanf_float+0x64>
 80065a6:	a101      	add	r1, pc, #4	@ (adr r1, 80065ac <_scanf_float+0x9c>)
 80065a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80065ac:	080066f3 	.word	0x080066f3
 80065b0:	08006575 	.word	0x08006575
 80065b4:	08006575 	.word	0x08006575
 80065b8:	08006575 	.word	0x08006575
 80065bc:	08006753 	.word	0x08006753
 80065c0:	0800672b 	.word	0x0800672b
 80065c4:	08006575 	.word	0x08006575
 80065c8:	08006575 	.word	0x08006575
 80065cc:	08006701 	.word	0x08006701
 80065d0:	08006575 	.word	0x08006575
 80065d4:	08006575 	.word	0x08006575
 80065d8:	08006575 	.word	0x08006575
 80065dc:	08006575 	.word	0x08006575
 80065e0:	080066b9 	.word	0x080066b9
 80065e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80065e8:	e7db      	b.n	80065a2 <_scanf_float+0x92>
 80065ea:	290e      	cmp	r1, #14
 80065ec:	d8c2      	bhi.n	8006574 <_scanf_float+0x64>
 80065ee:	a001      	add	r0, pc, #4	@ (adr r0, 80065f4 <_scanf_float+0xe4>)
 80065f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80065f4:	080066a9 	.word	0x080066a9
 80065f8:	08006575 	.word	0x08006575
 80065fc:	080066a9 	.word	0x080066a9
 8006600:	0800673f 	.word	0x0800673f
 8006604:	08006575 	.word	0x08006575
 8006608:	08006651 	.word	0x08006651
 800660c:	0800668f 	.word	0x0800668f
 8006610:	0800668f 	.word	0x0800668f
 8006614:	0800668f 	.word	0x0800668f
 8006618:	0800668f 	.word	0x0800668f
 800661c:	0800668f 	.word	0x0800668f
 8006620:	0800668f 	.word	0x0800668f
 8006624:	0800668f 	.word	0x0800668f
 8006628:	0800668f 	.word	0x0800668f
 800662c:	0800668f 	.word	0x0800668f
 8006630:	2b6e      	cmp	r3, #110	@ 0x6e
 8006632:	d809      	bhi.n	8006648 <_scanf_float+0x138>
 8006634:	2b60      	cmp	r3, #96	@ 0x60
 8006636:	d8b2      	bhi.n	800659e <_scanf_float+0x8e>
 8006638:	2b54      	cmp	r3, #84	@ 0x54
 800663a:	d07b      	beq.n	8006734 <_scanf_float+0x224>
 800663c:	2b59      	cmp	r3, #89	@ 0x59
 800663e:	d199      	bne.n	8006574 <_scanf_float+0x64>
 8006640:	2d07      	cmp	r5, #7
 8006642:	d197      	bne.n	8006574 <_scanf_float+0x64>
 8006644:	2508      	movs	r5, #8
 8006646:	e02c      	b.n	80066a2 <_scanf_float+0x192>
 8006648:	2b74      	cmp	r3, #116	@ 0x74
 800664a:	d073      	beq.n	8006734 <_scanf_float+0x224>
 800664c:	2b79      	cmp	r3, #121	@ 0x79
 800664e:	e7f6      	b.n	800663e <_scanf_float+0x12e>
 8006650:	6821      	ldr	r1, [r4, #0]
 8006652:	05c8      	lsls	r0, r1, #23
 8006654:	d51b      	bpl.n	800668e <_scanf_float+0x17e>
 8006656:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800665a:	6021      	str	r1, [r4, #0]
 800665c:	f109 0901 	add.w	r9, r9, #1
 8006660:	f1bb 0f00 	cmp.w	fp, #0
 8006664:	d003      	beq.n	800666e <_scanf_float+0x15e>
 8006666:	3201      	adds	r2, #1
 8006668:	f10b 3bff 	add.w	fp, fp, #4294967295
 800666c:	60a2      	str	r2, [r4, #8]
 800666e:	68a3      	ldr	r3, [r4, #8]
 8006670:	3b01      	subs	r3, #1
 8006672:	60a3      	str	r3, [r4, #8]
 8006674:	6923      	ldr	r3, [r4, #16]
 8006676:	3301      	adds	r3, #1
 8006678:	6123      	str	r3, [r4, #16]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	3b01      	subs	r3, #1
 800667e:	2b00      	cmp	r3, #0
 8006680:	607b      	str	r3, [r7, #4]
 8006682:	f340 8087 	ble.w	8006794 <_scanf_float+0x284>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	3301      	adds	r3, #1
 800668a:	603b      	str	r3, [r7, #0]
 800668c:	e765      	b.n	800655a <_scanf_float+0x4a>
 800668e:	eb1a 0105 	adds.w	r1, sl, r5
 8006692:	f47f af6f 	bne.w	8006574 <_scanf_float+0x64>
 8006696:	6822      	ldr	r2, [r4, #0]
 8006698:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800669c:	6022      	str	r2, [r4, #0]
 800669e:	460d      	mov	r5, r1
 80066a0:	468a      	mov	sl, r1
 80066a2:	f806 3b01 	strb.w	r3, [r6], #1
 80066a6:	e7e2      	b.n	800666e <_scanf_float+0x15e>
 80066a8:	6822      	ldr	r2, [r4, #0]
 80066aa:	0610      	lsls	r0, r2, #24
 80066ac:	f57f af62 	bpl.w	8006574 <_scanf_float+0x64>
 80066b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066b4:	6022      	str	r2, [r4, #0]
 80066b6:	e7f4      	b.n	80066a2 <_scanf_float+0x192>
 80066b8:	f1ba 0f00 	cmp.w	sl, #0
 80066bc:	d10e      	bne.n	80066dc <_scanf_float+0x1cc>
 80066be:	f1b9 0f00 	cmp.w	r9, #0
 80066c2:	d10e      	bne.n	80066e2 <_scanf_float+0x1d2>
 80066c4:	6822      	ldr	r2, [r4, #0]
 80066c6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80066ca:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80066ce:	d108      	bne.n	80066e2 <_scanf_float+0x1d2>
 80066d0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80066d4:	6022      	str	r2, [r4, #0]
 80066d6:	f04f 0a01 	mov.w	sl, #1
 80066da:	e7e2      	b.n	80066a2 <_scanf_float+0x192>
 80066dc:	f1ba 0f02 	cmp.w	sl, #2
 80066e0:	d055      	beq.n	800678e <_scanf_float+0x27e>
 80066e2:	2d01      	cmp	r5, #1
 80066e4:	d002      	beq.n	80066ec <_scanf_float+0x1dc>
 80066e6:	2d04      	cmp	r5, #4
 80066e8:	f47f af44 	bne.w	8006574 <_scanf_float+0x64>
 80066ec:	3501      	adds	r5, #1
 80066ee:	b2ed      	uxtb	r5, r5
 80066f0:	e7d7      	b.n	80066a2 <_scanf_float+0x192>
 80066f2:	f1ba 0f01 	cmp.w	sl, #1
 80066f6:	f47f af3d 	bne.w	8006574 <_scanf_float+0x64>
 80066fa:	f04f 0a02 	mov.w	sl, #2
 80066fe:	e7d0      	b.n	80066a2 <_scanf_float+0x192>
 8006700:	b97d      	cbnz	r5, 8006722 <_scanf_float+0x212>
 8006702:	f1b9 0f00 	cmp.w	r9, #0
 8006706:	f47f af38 	bne.w	800657a <_scanf_float+0x6a>
 800670a:	6822      	ldr	r2, [r4, #0]
 800670c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006710:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006714:	f040 8108 	bne.w	8006928 <_scanf_float+0x418>
 8006718:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800671c:	6022      	str	r2, [r4, #0]
 800671e:	2501      	movs	r5, #1
 8006720:	e7bf      	b.n	80066a2 <_scanf_float+0x192>
 8006722:	2d03      	cmp	r5, #3
 8006724:	d0e2      	beq.n	80066ec <_scanf_float+0x1dc>
 8006726:	2d05      	cmp	r5, #5
 8006728:	e7de      	b.n	80066e8 <_scanf_float+0x1d8>
 800672a:	2d02      	cmp	r5, #2
 800672c:	f47f af22 	bne.w	8006574 <_scanf_float+0x64>
 8006730:	2503      	movs	r5, #3
 8006732:	e7b6      	b.n	80066a2 <_scanf_float+0x192>
 8006734:	2d06      	cmp	r5, #6
 8006736:	f47f af1d 	bne.w	8006574 <_scanf_float+0x64>
 800673a:	2507      	movs	r5, #7
 800673c:	e7b1      	b.n	80066a2 <_scanf_float+0x192>
 800673e:	6822      	ldr	r2, [r4, #0]
 8006740:	0591      	lsls	r1, r2, #22
 8006742:	f57f af17 	bpl.w	8006574 <_scanf_float+0x64>
 8006746:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800674a:	6022      	str	r2, [r4, #0]
 800674c:	f8cd 9008 	str.w	r9, [sp, #8]
 8006750:	e7a7      	b.n	80066a2 <_scanf_float+0x192>
 8006752:	6822      	ldr	r2, [r4, #0]
 8006754:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006758:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800675c:	d006      	beq.n	800676c <_scanf_float+0x25c>
 800675e:	0550      	lsls	r0, r2, #21
 8006760:	f57f af08 	bpl.w	8006574 <_scanf_float+0x64>
 8006764:	f1b9 0f00 	cmp.w	r9, #0
 8006768:	f000 80de 	beq.w	8006928 <_scanf_float+0x418>
 800676c:	0591      	lsls	r1, r2, #22
 800676e:	bf58      	it	pl
 8006770:	9902      	ldrpl	r1, [sp, #8]
 8006772:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006776:	bf58      	it	pl
 8006778:	eba9 0101 	subpl.w	r1, r9, r1
 800677c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006780:	bf58      	it	pl
 8006782:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006786:	6022      	str	r2, [r4, #0]
 8006788:	f04f 0900 	mov.w	r9, #0
 800678c:	e789      	b.n	80066a2 <_scanf_float+0x192>
 800678e:	f04f 0a03 	mov.w	sl, #3
 8006792:	e786      	b.n	80066a2 <_scanf_float+0x192>
 8006794:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006798:	4639      	mov	r1, r7
 800679a:	4640      	mov	r0, r8
 800679c:	4798      	blx	r3
 800679e:	2800      	cmp	r0, #0
 80067a0:	f43f aedb 	beq.w	800655a <_scanf_float+0x4a>
 80067a4:	e6e6      	b.n	8006574 <_scanf_float+0x64>
 80067a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067ae:	463a      	mov	r2, r7
 80067b0:	4640      	mov	r0, r8
 80067b2:	4798      	blx	r3
 80067b4:	6923      	ldr	r3, [r4, #16]
 80067b6:	3b01      	subs	r3, #1
 80067b8:	6123      	str	r3, [r4, #16]
 80067ba:	e6e8      	b.n	800658e <_scanf_float+0x7e>
 80067bc:	1e6b      	subs	r3, r5, #1
 80067be:	2b06      	cmp	r3, #6
 80067c0:	d824      	bhi.n	800680c <_scanf_float+0x2fc>
 80067c2:	2d02      	cmp	r5, #2
 80067c4:	d836      	bhi.n	8006834 <_scanf_float+0x324>
 80067c6:	9b01      	ldr	r3, [sp, #4]
 80067c8:	429e      	cmp	r6, r3
 80067ca:	f67f aee4 	bls.w	8006596 <_scanf_float+0x86>
 80067ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067d6:	463a      	mov	r2, r7
 80067d8:	4640      	mov	r0, r8
 80067da:	4798      	blx	r3
 80067dc:	6923      	ldr	r3, [r4, #16]
 80067de:	3b01      	subs	r3, #1
 80067e0:	6123      	str	r3, [r4, #16]
 80067e2:	e7f0      	b.n	80067c6 <_scanf_float+0x2b6>
 80067e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067e8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80067ec:	463a      	mov	r2, r7
 80067ee:	4640      	mov	r0, r8
 80067f0:	4798      	blx	r3
 80067f2:	6923      	ldr	r3, [r4, #16]
 80067f4:	3b01      	subs	r3, #1
 80067f6:	6123      	str	r3, [r4, #16]
 80067f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067fc:	fa5f fa8a 	uxtb.w	sl, sl
 8006800:	f1ba 0f02 	cmp.w	sl, #2
 8006804:	d1ee      	bne.n	80067e4 <_scanf_float+0x2d4>
 8006806:	3d03      	subs	r5, #3
 8006808:	b2ed      	uxtb	r5, r5
 800680a:	1b76      	subs	r6, r6, r5
 800680c:	6823      	ldr	r3, [r4, #0]
 800680e:	05da      	lsls	r2, r3, #23
 8006810:	d530      	bpl.n	8006874 <_scanf_float+0x364>
 8006812:	055b      	lsls	r3, r3, #21
 8006814:	d511      	bpl.n	800683a <_scanf_float+0x32a>
 8006816:	9b01      	ldr	r3, [sp, #4]
 8006818:	429e      	cmp	r6, r3
 800681a:	f67f aebc 	bls.w	8006596 <_scanf_float+0x86>
 800681e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006822:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006826:	463a      	mov	r2, r7
 8006828:	4640      	mov	r0, r8
 800682a:	4798      	blx	r3
 800682c:	6923      	ldr	r3, [r4, #16]
 800682e:	3b01      	subs	r3, #1
 8006830:	6123      	str	r3, [r4, #16]
 8006832:	e7f0      	b.n	8006816 <_scanf_float+0x306>
 8006834:	46aa      	mov	sl, r5
 8006836:	46b3      	mov	fp, r6
 8006838:	e7de      	b.n	80067f8 <_scanf_float+0x2e8>
 800683a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800683e:	6923      	ldr	r3, [r4, #16]
 8006840:	2965      	cmp	r1, #101	@ 0x65
 8006842:	f103 33ff 	add.w	r3, r3, #4294967295
 8006846:	f106 35ff 	add.w	r5, r6, #4294967295
 800684a:	6123      	str	r3, [r4, #16]
 800684c:	d00c      	beq.n	8006868 <_scanf_float+0x358>
 800684e:	2945      	cmp	r1, #69	@ 0x45
 8006850:	d00a      	beq.n	8006868 <_scanf_float+0x358>
 8006852:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006856:	463a      	mov	r2, r7
 8006858:	4640      	mov	r0, r8
 800685a:	4798      	blx	r3
 800685c:	6923      	ldr	r3, [r4, #16]
 800685e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006862:	3b01      	subs	r3, #1
 8006864:	1eb5      	subs	r5, r6, #2
 8006866:	6123      	str	r3, [r4, #16]
 8006868:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800686c:	463a      	mov	r2, r7
 800686e:	4640      	mov	r0, r8
 8006870:	4798      	blx	r3
 8006872:	462e      	mov	r6, r5
 8006874:	6822      	ldr	r2, [r4, #0]
 8006876:	f012 0210 	ands.w	r2, r2, #16
 800687a:	d001      	beq.n	8006880 <_scanf_float+0x370>
 800687c:	2000      	movs	r0, #0
 800687e:	e68b      	b.n	8006598 <_scanf_float+0x88>
 8006880:	7032      	strb	r2, [r6, #0]
 8006882:	6823      	ldr	r3, [r4, #0]
 8006884:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006888:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800688c:	d11c      	bne.n	80068c8 <_scanf_float+0x3b8>
 800688e:	9b02      	ldr	r3, [sp, #8]
 8006890:	454b      	cmp	r3, r9
 8006892:	eba3 0209 	sub.w	r2, r3, r9
 8006896:	d123      	bne.n	80068e0 <_scanf_float+0x3d0>
 8006898:	9901      	ldr	r1, [sp, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	4640      	mov	r0, r8
 800689e:	f002 fc2b 	bl	80090f8 <_strtod_r>
 80068a2:	9b03      	ldr	r3, [sp, #12]
 80068a4:	6821      	ldr	r1, [r4, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f011 0f02 	tst.w	r1, #2
 80068ac:	ec57 6b10 	vmov	r6, r7, d0
 80068b0:	f103 0204 	add.w	r2, r3, #4
 80068b4:	d01f      	beq.n	80068f6 <_scanf_float+0x3e6>
 80068b6:	9903      	ldr	r1, [sp, #12]
 80068b8:	600a      	str	r2, [r1, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	e9c3 6700 	strd	r6, r7, [r3]
 80068c0:	68e3      	ldr	r3, [r4, #12]
 80068c2:	3301      	adds	r3, #1
 80068c4:	60e3      	str	r3, [r4, #12]
 80068c6:	e7d9      	b.n	800687c <_scanf_float+0x36c>
 80068c8:	9b04      	ldr	r3, [sp, #16]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d0e4      	beq.n	8006898 <_scanf_float+0x388>
 80068ce:	9905      	ldr	r1, [sp, #20]
 80068d0:	230a      	movs	r3, #10
 80068d2:	3101      	adds	r1, #1
 80068d4:	4640      	mov	r0, r8
 80068d6:	f002 fc8f 	bl	80091f8 <_strtol_r>
 80068da:	9b04      	ldr	r3, [sp, #16]
 80068dc:	9e05      	ldr	r6, [sp, #20]
 80068de:	1ac2      	subs	r2, r0, r3
 80068e0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80068e4:	429e      	cmp	r6, r3
 80068e6:	bf28      	it	cs
 80068e8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80068ec:	4910      	ldr	r1, [pc, #64]	@ (8006930 <_scanf_float+0x420>)
 80068ee:	4630      	mov	r0, r6
 80068f0:	f000 f918 	bl	8006b24 <siprintf>
 80068f4:	e7d0      	b.n	8006898 <_scanf_float+0x388>
 80068f6:	f011 0f04 	tst.w	r1, #4
 80068fa:	9903      	ldr	r1, [sp, #12]
 80068fc:	600a      	str	r2, [r1, #0]
 80068fe:	d1dc      	bne.n	80068ba <_scanf_float+0x3aa>
 8006900:	681d      	ldr	r5, [r3, #0]
 8006902:	4632      	mov	r2, r6
 8006904:	463b      	mov	r3, r7
 8006906:	4630      	mov	r0, r6
 8006908:	4639      	mov	r1, r7
 800690a:	f7fa f90f 	bl	8000b2c <__aeabi_dcmpun>
 800690e:	b128      	cbz	r0, 800691c <_scanf_float+0x40c>
 8006910:	4808      	ldr	r0, [pc, #32]	@ (8006934 <_scanf_float+0x424>)
 8006912:	f000 f9eb 	bl	8006cec <nanf>
 8006916:	ed85 0a00 	vstr	s0, [r5]
 800691a:	e7d1      	b.n	80068c0 <_scanf_float+0x3b0>
 800691c:	4630      	mov	r0, r6
 800691e:	4639      	mov	r1, r7
 8006920:	f7fa f962 	bl	8000be8 <__aeabi_d2f>
 8006924:	6028      	str	r0, [r5, #0]
 8006926:	e7cb      	b.n	80068c0 <_scanf_float+0x3b0>
 8006928:	f04f 0900 	mov.w	r9, #0
 800692c:	e629      	b.n	8006582 <_scanf_float+0x72>
 800692e:	bf00      	nop
 8006930:	0800a484 	.word	0x0800a484
 8006934:	0800a81d 	.word	0x0800a81d

08006938 <std>:
 8006938:	2300      	movs	r3, #0
 800693a:	b510      	push	{r4, lr}
 800693c:	4604      	mov	r4, r0
 800693e:	e9c0 3300 	strd	r3, r3, [r0]
 8006942:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006946:	6083      	str	r3, [r0, #8]
 8006948:	8181      	strh	r1, [r0, #12]
 800694a:	6643      	str	r3, [r0, #100]	@ 0x64
 800694c:	81c2      	strh	r2, [r0, #14]
 800694e:	6183      	str	r3, [r0, #24]
 8006950:	4619      	mov	r1, r3
 8006952:	2208      	movs	r2, #8
 8006954:	305c      	adds	r0, #92	@ 0x5c
 8006956:	f000 f948 	bl	8006bea <memset>
 800695a:	4b0d      	ldr	r3, [pc, #52]	@ (8006990 <std+0x58>)
 800695c:	6263      	str	r3, [r4, #36]	@ 0x24
 800695e:	4b0d      	ldr	r3, [pc, #52]	@ (8006994 <std+0x5c>)
 8006960:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006962:	4b0d      	ldr	r3, [pc, #52]	@ (8006998 <std+0x60>)
 8006964:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006966:	4b0d      	ldr	r3, [pc, #52]	@ (800699c <std+0x64>)
 8006968:	6323      	str	r3, [r4, #48]	@ 0x30
 800696a:	4b0d      	ldr	r3, [pc, #52]	@ (80069a0 <std+0x68>)
 800696c:	6224      	str	r4, [r4, #32]
 800696e:	429c      	cmp	r4, r3
 8006970:	d006      	beq.n	8006980 <std+0x48>
 8006972:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006976:	4294      	cmp	r4, r2
 8006978:	d002      	beq.n	8006980 <std+0x48>
 800697a:	33d0      	adds	r3, #208	@ 0xd0
 800697c:	429c      	cmp	r4, r3
 800697e:	d105      	bne.n	800698c <std+0x54>
 8006980:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006988:	f000 b9ac 	b.w	8006ce4 <__retarget_lock_init_recursive>
 800698c:	bd10      	pop	{r4, pc}
 800698e:	bf00      	nop
 8006990:	08006b65 	.word	0x08006b65
 8006994:	08006b87 	.word	0x08006b87
 8006998:	08006bbf 	.word	0x08006bbf
 800699c:	08006be3 	.word	0x08006be3
 80069a0:	20000370 	.word	0x20000370

080069a4 <stdio_exit_handler>:
 80069a4:	4a02      	ldr	r2, [pc, #8]	@ (80069b0 <stdio_exit_handler+0xc>)
 80069a6:	4903      	ldr	r1, [pc, #12]	@ (80069b4 <stdio_exit_handler+0x10>)
 80069a8:	4803      	ldr	r0, [pc, #12]	@ (80069b8 <stdio_exit_handler+0x14>)
 80069aa:	f000 b869 	b.w	8006a80 <_fwalk_sglue>
 80069ae:	bf00      	nop
 80069b0:	2000001c 	.word	0x2000001c
 80069b4:	080095b5 	.word	0x080095b5
 80069b8:	2000002c 	.word	0x2000002c

080069bc <cleanup_stdio>:
 80069bc:	6841      	ldr	r1, [r0, #4]
 80069be:	4b0c      	ldr	r3, [pc, #48]	@ (80069f0 <cleanup_stdio+0x34>)
 80069c0:	4299      	cmp	r1, r3
 80069c2:	b510      	push	{r4, lr}
 80069c4:	4604      	mov	r4, r0
 80069c6:	d001      	beq.n	80069cc <cleanup_stdio+0x10>
 80069c8:	f002 fdf4 	bl	80095b4 <_fflush_r>
 80069cc:	68a1      	ldr	r1, [r4, #8]
 80069ce:	4b09      	ldr	r3, [pc, #36]	@ (80069f4 <cleanup_stdio+0x38>)
 80069d0:	4299      	cmp	r1, r3
 80069d2:	d002      	beq.n	80069da <cleanup_stdio+0x1e>
 80069d4:	4620      	mov	r0, r4
 80069d6:	f002 fded 	bl	80095b4 <_fflush_r>
 80069da:	68e1      	ldr	r1, [r4, #12]
 80069dc:	4b06      	ldr	r3, [pc, #24]	@ (80069f8 <cleanup_stdio+0x3c>)
 80069de:	4299      	cmp	r1, r3
 80069e0:	d004      	beq.n	80069ec <cleanup_stdio+0x30>
 80069e2:	4620      	mov	r0, r4
 80069e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069e8:	f002 bde4 	b.w	80095b4 <_fflush_r>
 80069ec:	bd10      	pop	{r4, pc}
 80069ee:	bf00      	nop
 80069f0:	20000370 	.word	0x20000370
 80069f4:	200003d8 	.word	0x200003d8
 80069f8:	20000440 	.word	0x20000440

080069fc <global_stdio_init.part.0>:
 80069fc:	b510      	push	{r4, lr}
 80069fe:	4b0b      	ldr	r3, [pc, #44]	@ (8006a2c <global_stdio_init.part.0+0x30>)
 8006a00:	4c0b      	ldr	r4, [pc, #44]	@ (8006a30 <global_stdio_init.part.0+0x34>)
 8006a02:	4a0c      	ldr	r2, [pc, #48]	@ (8006a34 <global_stdio_init.part.0+0x38>)
 8006a04:	601a      	str	r2, [r3, #0]
 8006a06:	4620      	mov	r0, r4
 8006a08:	2200      	movs	r2, #0
 8006a0a:	2104      	movs	r1, #4
 8006a0c:	f7ff ff94 	bl	8006938 <std>
 8006a10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a14:	2201      	movs	r2, #1
 8006a16:	2109      	movs	r1, #9
 8006a18:	f7ff ff8e 	bl	8006938 <std>
 8006a1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a20:	2202      	movs	r2, #2
 8006a22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a26:	2112      	movs	r1, #18
 8006a28:	f7ff bf86 	b.w	8006938 <std>
 8006a2c:	200004a8 	.word	0x200004a8
 8006a30:	20000370 	.word	0x20000370
 8006a34:	080069a5 	.word	0x080069a5

08006a38 <__sfp_lock_acquire>:
 8006a38:	4801      	ldr	r0, [pc, #4]	@ (8006a40 <__sfp_lock_acquire+0x8>)
 8006a3a:	f000 b954 	b.w	8006ce6 <__retarget_lock_acquire_recursive>
 8006a3e:	bf00      	nop
 8006a40:	200004b1 	.word	0x200004b1

08006a44 <__sfp_lock_release>:
 8006a44:	4801      	ldr	r0, [pc, #4]	@ (8006a4c <__sfp_lock_release+0x8>)
 8006a46:	f000 b94f 	b.w	8006ce8 <__retarget_lock_release_recursive>
 8006a4a:	bf00      	nop
 8006a4c:	200004b1 	.word	0x200004b1

08006a50 <__sinit>:
 8006a50:	b510      	push	{r4, lr}
 8006a52:	4604      	mov	r4, r0
 8006a54:	f7ff fff0 	bl	8006a38 <__sfp_lock_acquire>
 8006a58:	6a23      	ldr	r3, [r4, #32]
 8006a5a:	b11b      	cbz	r3, 8006a64 <__sinit+0x14>
 8006a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a60:	f7ff bff0 	b.w	8006a44 <__sfp_lock_release>
 8006a64:	4b04      	ldr	r3, [pc, #16]	@ (8006a78 <__sinit+0x28>)
 8006a66:	6223      	str	r3, [r4, #32]
 8006a68:	4b04      	ldr	r3, [pc, #16]	@ (8006a7c <__sinit+0x2c>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1f5      	bne.n	8006a5c <__sinit+0xc>
 8006a70:	f7ff ffc4 	bl	80069fc <global_stdio_init.part.0>
 8006a74:	e7f2      	b.n	8006a5c <__sinit+0xc>
 8006a76:	bf00      	nop
 8006a78:	080069bd 	.word	0x080069bd
 8006a7c:	200004a8 	.word	0x200004a8

08006a80 <_fwalk_sglue>:
 8006a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a84:	4607      	mov	r7, r0
 8006a86:	4688      	mov	r8, r1
 8006a88:	4614      	mov	r4, r2
 8006a8a:	2600      	movs	r6, #0
 8006a8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a90:	f1b9 0901 	subs.w	r9, r9, #1
 8006a94:	d505      	bpl.n	8006aa2 <_fwalk_sglue+0x22>
 8006a96:	6824      	ldr	r4, [r4, #0]
 8006a98:	2c00      	cmp	r4, #0
 8006a9a:	d1f7      	bne.n	8006a8c <_fwalk_sglue+0xc>
 8006a9c:	4630      	mov	r0, r6
 8006a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aa2:	89ab      	ldrh	r3, [r5, #12]
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d907      	bls.n	8006ab8 <_fwalk_sglue+0x38>
 8006aa8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006aac:	3301      	adds	r3, #1
 8006aae:	d003      	beq.n	8006ab8 <_fwalk_sglue+0x38>
 8006ab0:	4629      	mov	r1, r5
 8006ab2:	4638      	mov	r0, r7
 8006ab4:	47c0      	blx	r8
 8006ab6:	4306      	orrs	r6, r0
 8006ab8:	3568      	adds	r5, #104	@ 0x68
 8006aba:	e7e9      	b.n	8006a90 <_fwalk_sglue+0x10>

08006abc <sniprintf>:
 8006abc:	b40c      	push	{r2, r3}
 8006abe:	b530      	push	{r4, r5, lr}
 8006ac0:	4b17      	ldr	r3, [pc, #92]	@ (8006b20 <sniprintf+0x64>)
 8006ac2:	1e0c      	subs	r4, r1, #0
 8006ac4:	681d      	ldr	r5, [r3, #0]
 8006ac6:	b09d      	sub	sp, #116	@ 0x74
 8006ac8:	da08      	bge.n	8006adc <sniprintf+0x20>
 8006aca:	238b      	movs	r3, #139	@ 0x8b
 8006acc:	602b      	str	r3, [r5, #0]
 8006ace:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad2:	b01d      	add	sp, #116	@ 0x74
 8006ad4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ad8:	b002      	add	sp, #8
 8006ada:	4770      	bx	lr
 8006adc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006ae0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006ae4:	bf14      	ite	ne
 8006ae6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006aea:	4623      	moveq	r3, r4
 8006aec:	9304      	str	r3, [sp, #16]
 8006aee:	9307      	str	r3, [sp, #28]
 8006af0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006af4:	9002      	str	r0, [sp, #8]
 8006af6:	9006      	str	r0, [sp, #24]
 8006af8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006afc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006afe:	ab21      	add	r3, sp, #132	@ 0x84
 8006b00:	a902      	add	r1, sp, #8
 8006b02:	4628      	mov	r0, r5
 8006b04:	9301      	str	r3, [sp, #4]
 8006b06:	f002 fbd5 	bl	80092b4 <_svfiprintf_r>
 8006b0a:	1c43      	adds	r3, r0, #1
 8006b0c:	bfbc      	itt	lt
 8006b0e:	238b      	movlt	r3, #139	@ 0x8b
 8006b10:	602b      	strlt	r3, [r5, #0]
 8006b12:	2c00      	cmp	r4, #0
 8006b14:	d0dd      	beq.n	8006ad2 <sniprintf+0x16>
 8006b16:	9b02      	ldr	r3, [sp, #8]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	701a      	strb	r2, [r3, #0]
 8006b1c:	e7d9      	b.n	8006ad2 <sniprintf+0x16>
 8006b1e:	bf00      	nop
 8006b20:	20000028 	.word	0x20000028

08006b24 <siprintf>:
 8006b24:	b40e      	push	{r1, r2, r3}
 8006b26:	b500      	push	{lr}
 8006b28:	b09c      	sub	sp, #112	@ 0x70
 8006b2a:	ab1d      	add	r3, sp, #116	@ 0x74
 8006b2c:	9002      	str	r0, [sp, #8]
 8006b2e:	9006      	str	r0, [sp, #24]
 8006b30:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006b34:	4809      	ldr	r0, [pc, #36]	@ (8006b5c <siprintf+0x38>)
 8006b36:	9107      	str	r1, [sp, #28]
 8006b38:	9104      	str	r1, [sp, #16]
 8006b3a:	4909      	ldr	r1, [pc, #36]	@ (8006b60 <siprintf+0x3c>)
 8006b3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b40:	9105      	str	r1, [sp, #20]
 8006b42:	6800      	ldr	r0, [r0, #0]
 8006b44:	9301      	str	r3, [sp, #4]
 8006b46:	a902      	add	r1, sp, #8
 8006b48:	f002 fbb4 	bl	80092b4 <_svfiprintf_r>
 8006b4c:	9b02      	ldr	r3, [sp, #8]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	701a      	strb	r2, [r3, #0]
 8006b52:	b01c      	add	sp, #112	@ 0x70
 8006b54:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b58:	b003      	add	sp, #12
 8006b5a:	4770      	bx	lr
 8006b5c:	20000028 	.word	0x20000028
 8006b60:	ffff0208 	.word	0xffff0208

08006b64 <__sread>:
 8006b64:	b510      	push	{r4, lr}
 8006b66:	460c      	mov	r4, r1
 8006b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b6c:	f000 f86c 	bl	8006c48 <_read_r>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	bfab      	itete	ge
 8006b74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006b76:	89a3      	ldrhlt	r3, [r4, #12]
 8006b78:	181b      	addge	r3, r3, r0
 8006b7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006b7e:	bfac      	ite	ge
 8006b80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006b82:	81a3      	strhlt	r3, [r4, #12]
 8006b84:	bd10      	pop	{r4, pc}

08006b86 <__swrite>:
 8006b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b8a:	461f      	mov	r7, r3
 8006b8c:	898b      	ldrh	r3, [r1, #12]
 8006b8e:	05db      	lsls	r3, r3, #23
 8006b90:	4605      	mov	r5, r0
 8006b92:	460c      	mov	r4, r1
 8006b94:	4616      	mov	r6, r2
 8006b96:	d505      	bpl.n	8006ba4 <__swrite+0x1e>
 8006b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b9c:	2302      	movs	r3, #2
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f000 f840 	bl	8006c24 <_lseek_r>
 8006ba4:	89a3      	ldrh	r3, [r4, #12]
 8006ba6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006baa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bae:	81a3      	strh	r3, [r4, #12]
 8006bb0:	4632      	mov	r2, r6
 8006bb2:	463b      	mov	r3, r7
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bba:	f000 b857 	b.w	8006c6c <_write_r>

08006bbe <__sseek>:
 8006bbe:	b510      	push	{r4, lr}
 8006bc0:	460c      	mov	r4, r1
 8006bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bc6:	f000 f82d 	bl	8006c24 <_lseek_r>
 8006bca:	1c43      	adds	r3, r0, #1
 8006bcc:	89a3      	ldrh	r3, [r4, #12]
 8006bce:	bf15      	itete	ne
 8006bd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006bd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006bd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006bda:	81a3      	strheq	r3, [r4, #12]
 8006bdc:	bf18      	it	ne
 8006bde:	81a3      	strhne	r3, [r4, #12]
 8006be0:	bd10      	pop	{r4, pc}

08006be2 <__sclose>:
 8006be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006be6:	f000 b80d 	b.w	8006c04 <_close_r>

08006bea <memset>:
 8006bea:	4402      	add	r2, r0
 8006bec:	4603      	mov	r3, r0
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d100      	bne.n	8006bf4 <memset+0xa>
 8006bf2:	4770      	bx	lr
 8006bf4:	f803 1b01 	strb.w	r1, [r3], #1
 8006bf8:	e7f9      	b.n	8006bee <memset+0x4>
	...

08006bfc <_localeconv_r>:
 8006bfc:	4800      	ldr	r0, [pc, #0]	@ (8006c00 <_localeconv_r+0x4>)
 8006bfe:	4770      	bx	lr
 8006c00:	20000168 	.word	0x20000168

08006c04 <_close_r>:
 8006c04:	b538      	push	{r3, r4, r5, lr}
 8006c06:	4d06      	ldr	r5, [pc, #24]	@ (8006c20 <_close_r+0x1c>)
 8006c08:	2300      	movs	r3, #0
 8006c0a:	4604      	mov	r4, r0
 8006c0c:	4608      	mov	r0, r1
 8006c0e:	602b      	str	r3, [r5, #0]
 8006c10:	f7fb f8dd 	bl	8001dce <_close>
 8006c14:	1c43      	adds	r3, r0, #1
 8006c16:	d102      	bne.n	8006c1e <_close_r+0x1a>
 8006c18:	682b      	ldr	r3, [r5, #0]
 8006c1a:	b103      	cbz	r3, 8006c1e <_close_r+0x1a>
 8006c1c:	6023      	str	r3, [r4, #0]
 8006c1e:	bd38      	pop	{r3, r4, r5, pc}
 8006c20:	200004ac 	.word	0x200004ac

08006c24 <_lseek_r>:
 8006c24:	b538      	push	{r3, r4, r5, lr}
 8006c26:	4d07      	ldr	r5, [pc, #28]	@ (8006c44 <_lseek_r+0x20>)
 8006c28:	4604      	mov	r4, r0
 8006c2a:	4608      	mov	r0, r1
 8006c2c:	4611      	mov	r1, r2
 8006c2e:	2200      	movs	r2, #0
 8006c30:	602a      	str	r2, [r5, #0]
 8006c32:	461a      	mov	r2, r3
 8006c34:	f7fb f8f2 	bl	8001e1c <_lseek>
 8006c38:	1c43      	adds	r3, r0, #1
 8006c3a:	d102      	bne.n	8006c42 <_lseek_r+0x1e>
 8006c3c:	682b      	ldr	r3, [r5, #0]
 8006c3e:	b103      	cbz	r3, 8006c42 <_lseek_r+0x1e>
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	bd38      	pop	{r3, r4, r5, pc}
 8006c44:	200004ac 	.word	0x200004ac

08006c48 <_read_r>:
 8006c48:	b538      	push	{r3, r4, r5, lr}
 8006c4a:	4d07      	ldr	r5, [pc, #28]	@ (8006c68 <_read_r+0x20>)
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	4608      	mov	r0, r1
 8006c50:	4611      	mov	r1, r2
 8006c52:	2200      	movs	r2, #0
 8006c54:	602a      	str	r2, [r5, #0]
 8006c56:	461a      	mov	r2, r3
 8006c58:	f7fb f880 	bl	8001d5c <_read>
 8006c5c:	1c43      	adds	r3, r0, #1
 8006c5e:	d102      	bne.n	8006c66 <_read_r+0x1e>
 8006c60:	682b      	ldr	r3, [r5, #0]
 8006c62:	b103      	cbz	r3, 8006c66 <_read_r+0x1e>
 8006c64:	6023      	str	r3, [r4, #0]
 8006c66:	bd38      	pop	{r3, r4, r5, pc}
 8006c68:	200004ac 	.word	0x200004ac

08006c6c <_write_r>:
 8006c6c:	b538      	push	{r3, r4, r5, lr}
 8006c6e:	4d07      	ldr	r5, [pc, #28]	@ (8006c8c <_write_r+0x20>)
 8006c70:	4604      	mov	r4, r0
 8006c72:	4608      	mov	r0, r1
 8006c74:	4611      	mov	r1, r2
 8006c76:	2200      	movs	r2, #0
 8006c78:	602a      	str	r2, [r5, #0]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	f7fb f88b 	bl	8001d96 <_write>
 8006c80:	1c43      	adds	r3, r0, #1
 8006c82:	d102      	bne.n	8006c8a <_write_r+0x1e>
 8006c84:	682b      	ldr	r3, [r5, #0]
 8006c86:	b103      	cbz	r3, 8006c8a <_write_r+0x1e>
 8006c88:	6023      	str	r3, [r4, #0]
 8006c8a:	bd38      	pop	{r3, r4, r5, pc}
 8006c8c:	200004ac 	.word	0x200004ac

08006c90 <__errno>:
 8006c90:	4b01      	ldr	r3, [pc, #4]	@ (8006c98 <__errno+0x8>)
 8006c92:	6818      	ldr	r0, [r3, #0]
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop
 8006c98:	20000028 	.word	0x20000028

08006c9c <__libc_init_array>:
 8006c9c:	b570      	push	{r4, r5, r6, lr}
 8006c9e:	4d0d      	ldr	r5, [pc, #52]	@ (8006cd4 <__libc_init_array+0x38>)
 8006ca0:	4c0d      	ldr	r4, [pc, #52]	@ (8006cd8 <__libc_init_array+0x3c>)
 8006ca2:	1b64      	subs	r4, r4, r5
 8006ca4:	10a4      	asrs	r4, r4, #2
 8006ca6:	2600      	movs	r6, #0
 8006ca8:	42a6      	cmp	r6, r4
 8006caa:	d109      	bne.n	8006cc0 <__libc_init_array+0x24>
 8006cac:	4d0b      	ldr	r5, [pc, #44]	@ (8006cdc <__libc_init_array+0x40>)
 8006cae:	4c0c      	ldr	r4, [pc, #48]	@ (8006ce0 <__libc_init_array+0x44>)
 8006cb0:	f003 fb70 	bl	800a394 <_init>
 8006cb4:	1b64      	subs	r4, r4, r5
 8006cb6:	10a4      	asrs	r4, r4, #2
 8006cb8:	2600      	movs	r6, #0
 8006cba:	42a6      	cmp	r6, r4
 8006cbc:	d105      	bne.n	8006cca <__libc_init_array+0x2e>
 8006cbe:	bd70      	pop	{r4, r5, r6, pc}
 8006cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cc4:	4798      	blx	r3
 8006cc6:	3601      	adds	r6, #1
 8006cc8:	e7ee      	b.n	8006ca8 <__libc_init_array+0xc>
 8006cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cce:	4798      	blx	r3
 8006cd0:	3601      	adds	r6, #1
 8006cd2:	e7f2      	b.n	8006cba <__libc_init_array+0x1e>
 8006cd4:	0800a888 	.word	0x0800a888
 8006cd8:	0800a888 	.word	0x0800a888
 8006cdc:	0800a888 	.word	0x0800a888
 8006ce0:	0800a88c 	.word	0x0800a88c

08006ce4 <__retarget_lock_init_recursive>:
 8006ce4:	4770      	bx	lr

08006ce6 <__retarget_lock_acquire_recursive>:
 8006ce6:	4770      	bx	lr

08006ce8 <__retarget_lock_release_recursive>:
 8006ce8:	4770      	bx	lr
	...

08006cec <nanf>:
 8006cec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006cf4 <nanf+0x8>
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	7fc00000 	.word	0x7fc00000

08006cf8 <quorem>:
 8006cf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cfc:	6903      	ldr	r3, [r0, #16]
 8006cfe:	690c      	ldr	r4, [r1, #16]
 8006d00:	42a3      	cmp	r3, r4
 8006d02:	4607      	mov	r7, r0
 8006d04:	db7e      	blt.n	8006e04 <quorem+0x10c>
 8006d06:	3c01      	subs	r4, #1
 8006d08:	f101 0814 	add.w	r8, r1, #20
 8006d0c:	00a3      	lsls	r3, r4, #2
 8006d0e:	f100 0514 	add.w	r5, r0, #20
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d18:	9301      	str	r3, [sp, #4]
 8006d1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d22:	3301      	adds	r3, #1
 8006d24:	429a      	cmp	r2, r3
 8006d26:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d2a:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d2e:	d32e      	bcc.n	8006d8e <quorem+0x96>
 8006d30:	f04f 0a00 	mov.w	sl, #0
 8006d34:	46c4      	mov	ip, r8
 8006d36:	46ae      	mov	lr, r5
 8006d38:	46d3      	mov	fp, sl
 8006d3a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006d3e:	b298      	uxth	r0, r3
 8006d40:	fb06 a000 	mla	r0, r6, r0, sl
 8006d44:	0c02      	lsrs	r2, r0, #16
 8006d46:	0c1b      	lsrs	r3, r3, #16
 8006d48:	fb06 2303 	mla	r3, r6, r3, r2
 8006d4c:	f8de 2000 	ldr.w	r2, [lr]
 8006d50:	b280      	uxth	r0, r0
 8006d52:	b292      	uxth	r2, r2
 8006d54:	1a12      	subs	r2, r2, r0
 8006d56:	445a      	add	r2, fp
 8006d58:	f8de 0000 	ldr.w	r0, [lr]
 8006d5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006d66:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006d6a:	b292      	uxth	r2, r2
 8006d6c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006d70:	45e1      	cmp	r9, ip
 8006d72:	f84e 2b04 	str.w	r2, [lr], #4
 8006d76:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006d7a:	d2de      	bcs.n	8006d3a <quorem+0x42>
 8006d7c:	9b00      	ldr	r3, [sp, #0]
 8006d7e:	58eb      	ldr	r3, [r5, r3]
 8006d80:	b92b      	cbnz	r3, 8006d8e <quorem+0x96>
 8006d82:	9b01      	ldr	r3, [sp, #4]
 8006d84:	3b04      	subs	r3, #4
 8006d86:	429d      	cmp	r5, r3
 8006d88:	461a      	mov	r2, r3
 8006d8a:	d32f      	bcc.n	8006dec <quorem+0xf4>
 8006d8c:	613c      	str	r4, [r7, #16]
 8006d8e:	4638      	mov	r0, r7
 8006d90:	f001 f9c2 	bl	8008118 <__mcmp>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	db25      	blt.n	8006de4 <quorem+0xec>
 8006d98:	4629      	mov	r1, r5
 8006d9a:	2000      	movs	r0, #0
 8006d9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006da0:	f8d1 c000 	ldr.w	ip, [r1]
 8006da4:	fa1f fe82 	uxth.w	lr, r2
 8006da8:	fa1f f38c 	uxth.w	r3, ip
 8006dac:	eba3 030e 	sub.w	r3, r3, lr
 8006db0:	4403      	add	r3, r0
 8006db2:	0c12      	lsrs	r2, r2, #16
 8006db4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006db8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006dc2:	45c1      	cmp	r9, r8
 8006dc4:	f841 3b04 	str.w	r3, [r1], #4
 8006dc8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006dcc:	d2e6      	bcs.n	8006d9c <quorem+0xa4>
 8006dce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006dd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dd6:	b922      	cbnz	r2, 8006de2 <quorem+0xea>
 8006dd8:	3b04      	subs	r3, #4
 8006dda:	429d      	cmp	r5, r3
 8006ddc:	461a      	mov	r2, r3
 8006dde:	d30b      	bcc.n	8006df8 <quorem+0x100>
 8006de0:	613c      	str	r4, [r7, #16]
 8006de2:	3601      	adds	r6, #1
 8006de4:	4630      	mov	r0, r6
 8006de6:	b003      	add	sp, #12
 8006de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dec:	6812      	ldr	r2, [r2, #0]
 8006dee:	3b04      	subs	r3, #4
 8006df0:	2a00      	cmp	r2, #0
 8006df2:	d1cb      	bne.n	8006d8c <quorem+0x94>
 8006df4:	3c01      	subs	r4, #1
 8006df6:	e7c6      	b.n	8006d86 <quorem+0x8e>
 8006df8:	6812      	ldr	r2, [r2, #0]
 8006dfa:	3b04      	subs	r3, #4
 8006dfc:	2a00      	cmp	r2, #0
 8006dfe:	d1ef      	bne.n	8006de0 <quorem+0xe8>
 8006e00:	3c01      	subs	r4, #1
 8006e02:	e7ea      	b.n	8006dda <quorem+0xe2>
 8006e04:	2000      	movs	r0, #0
 8006e06:	e7ee      	b.n	8006de6 <quorem+0xee>

08006e08 <_dtoa_r>:
 8006e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e0c:	69c7      	ldr	r7, [r0, #28]
 8006e0e:	b099      	sub	sp, #100	@ 0x64
 8006e10:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006e14:	ec55 4b10 	vmov	r4, r5, d0
 8006e18:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006e1a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e1c:	4683      	mov	fp, r0
 8006e1e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e22:	b97f      	cbnz	r7, 8006e44 <_dtoa_r+0x3c>
 8006e24:	2010      	movs	r0, #16
 8006e26:	f000 fdfd 	bl	8007a24 <malloc>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006e30:	b920      	cbnz	r0, 8006e3c <_dtoa_r+0x34>
 8006e32:	4ba7      	ldr	r3, [pc, #668]	@ (80070d0 <_dtoa_r+0x2c8>)
 8006e34:	21ef      	movs	r1, #239	@ 0xef
 8006e36:	48a7      	ldr	r0, [pc, #668]	@ (80070d4 <_dtoa_r+0x2cc>)
 8006e38:	f002 fc36 	bl	80096a8 <__assert_func>
 8006e3c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006e40:	6007      	str	r7, [r0, #0]
 8006e42:	60c7      	str	r7, [r0, #12]
 8006e44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e48:	6819      	ldr	r1, [r3, #0]
 8006e4a:	b159      	cbz	r1, 8006e64 <_dtoa_r+0x5c>
 8006e4c:	685a      	ldr	r2, [r3, #4]
 8006e4e:	604a      	str	r2, [r1, #4]
 8006e50:	2301      	movs	r3, #1
 8006e52:	4093      	lsls	r3, r2
 8006e54:	608b      	str	r3, [r1, #8]
 8006e56:	4658      	mov	r0, fp
 8006e58:	f000 feda 	bl	8007c10 <_Bfree>
 8006e5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e60:	2200      	movs	r2, #0
 8006e62:	601a      	str	r2, [r3, #0]
 8006e64:	1e2b      	subs	r3, r5, #0
 8006e66:	bfb9      	ittee	lt
 8006e68:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006e6c:	9303      	strlt	r3, [sp, #12]
 8006e6e:	2300      	movge	r3, #0
 8006e70:	6033      	strge	r3, [r6, #0]
 8006e72:	9f03      	ldr	r7, [sp, #12]
 8006e74:	4b98      	ldr	r3, [pc, #608]	@ (80070d8 <_dtoa_r+0x2d0>)
 8006e76:	bfbc      	itt	lt
 8006e78:	2201      	movlt	r2, #1
 8006e7a:	6032      	strlt	r2, [r6, #0]
 8006e7c:	43bb      	bics	r3, r7
 8006e7e:	d112      	bne.n	8006ea6 <_dtoa_r+0x9e>
 8006e80:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006e82:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006e86:	6013      	str	r3, [r2, #0]
 8006e88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006e8c:	4323      	orrs	r3, r4
 8006e8e:	f000 854d 	beq.w	800792c <_dtoa_r+0xb24>
 8006e92:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006e94:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80070ec <_dtoa_r+0x2e4>
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f000 854f 	beq.w	800793c <_dtoa_r+0xb34>
 8006e9e:	f10a 0303 	add.w	r3, sl, #3
 8006ea2:	f000 bd49 	b.w	8007938 <_dtoa_r+0xb30>
 8006ea6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	ec51 0b17 	vmov	r0, r1, d7
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006eb6:	f7f9 fe07 	bl	8000ac8 <__aeabi_dcmpeq>
 8006eba:	4680      	mov	r8, r0
 8006ebc:	b158      	cbz	r0, 8006ed6 <_dtoa_r+0xce>
 8006ebe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	6013      	str	r3, [r2, #0]
 8006ec4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006ec6:	b113      	cbz	r3, 8006ece <_dtoa_r+0xc6>
 8006ec8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006eca:	4b84      	ldr	r3, [pc, #528]	@ (80070dc <_dtoa_r+0x2d4>)
 8006ecc:	6013      	str	r3, [r2, #0]
 8006ece:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80070f0 <_dtoa_r+0x2e8>
 8006ed2:	f000 bd33 	b.w	800793c <_dtoa_r+0xb34>
 8006ed6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006eda:	aa16      	add	r2, sp, #88	@ 0x58
 8006edc:	a917      	add	r1, sp, #92	@ 0x5c
 8006ede:	4658      	mov	r0, fp
 8006ee0:	f001 fa3a 	bl	8008358 <__d2b>
 8006ee4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006ee8:	4681      	mov	r9, r0
 8006eea:	2e00      	cmp	r6, #0
 8006eec:	d077      	beq.n	8006fde <_dtoa_r+0x1d6>
 8006eee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ef0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ef8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006efc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006f00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006f04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006f08:	4619      	mov	r1, r3
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	4b74      	ldr	r3, [pc, #464]	@ (80070e0 <_dtoa_r+0x2d8>)
 8006f0e:	f7f9 f9bb 	bl	8000288 <__aeabi_dsub>
 8006f12:	a369      	add	r3, pc, #420	@ (adr r3, 80070b8 <_dtoa_r+0x2b0>)
 8006f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f18:	f7f9 fb6e 	bl	80005f8 <__aeabi_dmul>
 8006f1c:	a368      	add	r3, pc, #416	@ (adr r3, 80070c0 <_dtoa_r+0x2b8>)
 8006f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f22:	f7f9 f9b3 	bl	800028c <__adddf3>
 8006f26:	4604      	mov	r4, r0
 8006f28:	4630      	mov	r0, r6
 8006f2a:	460d      	mov	r5, r1
 8006f2c:	f7f9 fafa 	bl	8000524 <__aeabi_i2d>
 8006f30:	a365      	add	r3, pc, #404	@ (adr r3, 80070c8 <_dtoa_r+0x2c0>)
 8006f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f36:	f7f9 fb5f 	bl	80005f8 <__aeabi_dmul>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	460b      	mov	r3, r1
 8006f3e:	4620      	mov	r0, r4
 8006f40:	4629      	mov	r1, r5
 8006f42:	f7f9 f9a3 	bl	800028c <__adddf3>
 8006f46:	4604      	mov	r4, r0
 8006f48:	460d      	mov	r5, r1
 8006f4a:	f7f9 fe05 	bl	8000b58 <__aeabi_d2iz>
 8006f4e:	2200      	movs	r2, #0
 8006f50:	4607      	mov	r7, r0
 8006f52:	2300      	movs	r3, #0
 8006f54:	4620      	mov	r0, r4
 8006f56:	4629      	mov	r1, r5
 8006f58:	f7f9 fdc0 	bl	8000adc <__aeabi_dcmplt>
 8006f5c:	b140      	cbz	r0, 8006f70 <_dtoa_r+0x168>
 8006f5e:	4638      	mov	r0, r7
 8006f60:	f7f9 fae0 	bl	8000524 <__aeabi_i2d>
 8006f64:	4622      	mov	r2, r4
 8006f66:	462b      	mov	r3, r5
 8006f68:	f7f9 fdae 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f6c:	b900      	cbnz	r0, 8006f70 <_dtoa_r+0x168>
 8006f6e:	3f01      	subs	r7, #1
 8006f70:	2f16      	cmp	r7, #22
 8006f72:	d851      	bhi.n	8007018 <_dtoa_r+0x210>
 8006f74:	4b5b      	ldr	r3, [pc, #364]	@ (80070e4 <_dtoa_r+0x2dc>)
 8006f76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f82:	f7f9 fdab 	bl	8000adc <__aeabi_dcmplt>
 8006f86:	2800      	cmp	r0, #0
 8006f88:	d048      	beq.n	800701c <_dtoa_r+0x214>
 8006f8a:	3f01      	subs	r7, #1
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f90:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006f92:	1b9b      	subs	r3, r3, r6
 8006f94:	1e5a      	subs	r2, r3, #1
 8006f96:	bf44      	itt	mi
 8006f98:	f1c3 0801 	rsbmi	r8, r3, #1
 8006f9c:	2300      	movmi	r3, #0
 8006f9e:	9208      	str	r2, [sp, #32]
 8006fa0:	bf54      	ite	pl
 8006fa2:	f04f 0800 	movpl.w	r8, #0
 8006fa6:	9308      	strmi	r3, [sp, #32]
 8006fa8:	2f00      	cmp	r7, #0
 8006faa:	db39      	blt.n	8007020 <_dtoa_r+0x218>
 8006fac:	9b08      	ldr	r3, [sp, #32]
 8006fae:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006fb0:	443b      	add	r3, r7
 8006fb2:	9308      	str	r3, [sp, #32]
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fba:	2b09      	cmp	r3, #9
 8006fbc:	d864      	bhi.n	8007088 <_dtoa_r+0x280>
 8006fbe:	2b05      	cmp	r3, #5
 8006fc0:	bfc4      	itt	gt
 8006fc2:	3b04      	subgt	r3, #4
 8006fc4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fc8:	f1a3 0302 	sub.w	r3, r3, #2
 8006fcc:	bfcc      	ite	gt
 8006fce:	2400      	movgt	r4, #0
 8006fd0:	2401      	movle	r4, #1
 8006fd2:	2b03      	cmp	r3, #3
 8006fd4:	d863      	bhi.n	800709e <_dtoa_r+0x296>
 8006fd6:	e8df f003 	tbb	[pc, r3]
 8006fda:	372a      	.short	0x372a
 8006fdc:	5535      	.short	0x5535
 8006fde:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006fe2:	441e      	add	r6, r3
 8006fe4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006fe8:	2b20      	cmp	r3, #32
 8006fea:	bfc1      	itttt	gt
 8006fec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006ff0:	409f      	lslgt	r7, r3
 8006ff2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ff6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ffa:	bfd6      	itet	le
 8006ffc:	f1c3 0320 	rsble	r3, r3, #32
 8007000:	ea47 0003 	orrgt.w	r0, r7, r3
 8007004:	fa04 f003 	lslle.w	r0, r4, r3
 8007008:	f7f9 fa7c 	bl	8000504 <__aeabi_ui2d>
 800700c:	2201      	movs	r2, #1
 800700e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007012:	3e01      	subs	r6, #1
 8007014:	9214      	str	r2, [sp, #80]	@ 0x50
 8007016:	e777      	b.n	8006f08 <_dtoa_r+0x100>
 8007018:	2301      	movs	r3, #1
 800701a:	e7b8      	b.n	8006f8e <_dtoa_r+0x186>
 800701c:	9012      	str	r0, [sp, #72]	@ 0x48
 800701e:	e7b7      	b.n	8006f90 <_dtoa_r+0x188>
 8007020:	427b      	negs	r3, r7
 8007022:	930a      	str	r3, [sp, #40]	@ 0x28
 8007024:	2300      	movs	r3, #0
 8007026:	eba8 0807 	sub.w	r8, r8, r7
 800702a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800702c:	e7c4      	b.n	8006fb8 <_dtoa_r+0x1b0>
 800702e:	2300      	movs	r3, #0
 8007030:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007032:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007034:	2b00      	cmp	r3, #0
 8007036:	dc35      	bgt.n	80070a4 <_dtoa_r+0x29c>
 8007038:	2301      	movs	r3, #1
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	9307      	str	r3, [sp, #28]
 800703e:	461a      	mov	r2, r3
 8007040:	920e      	str	r2, [sp, #56]	@ 0x38
 8007042:	e00b      	b.n	800705c <_dtoa_r+0x254>
 8007044:	2301      	movs	r3, #1
 8007046:	e7f3      	b.n	8007030 <_dtoa_r+0x228>
 8007048:	2300      	movs	r3, #0
 800704a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800704c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800704e:	18fb      	adds	r3, r7, r3
 8007050:	9300      	str	r3, [sp, #0]
 8007052:	3301      	adds	r3, #1
 8007054:	2b01      	cmp	r3, #1
 8007056:	9307      	str	r3, [sp, #28]
 8007058:	bfb8      	it	lt
 800705a:	2301      	movlt	r3, #1
 800705c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007060:	2100      	movs	r1, #0
 8007062:	2204      	movs	r2, #4
 8007064:	f102 0514 	add.w	r5, r2, #20
 8007068:	429d      	cmp	r5, r3
 800706a:	d91f      	bls.n	80070ac <_dtoa_r+0x2a4>
 800706c:	6041      	str	r1, [r0, #4]
 800706e:	4658      	mov	r0, fp
 8007070:	f000 fd8e 	bl	8007b90 <_Balloc>
 8007074:	4682      	mov	sl, r0
 8007076:	2800      	cmp	r0, #0
 8007078:	d13c      	bne.n	80070f4 <_dtoa_r+0x2ec>
 800707a:	4b1b      	ldr	r3, [pc, #108]	@ (80070e8 <_dtoa_r+0x2e0>)
 800707c:	4602      	mov	r2, r0
 800707e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007082:	e6d8      	b.n	8006e36 <_dtoa_r+0x2e>
 8007084:	2301      	movs	r3, #1
 8007086:	e7e0      	b.n	800704a <_dtoa_r+0x242>
 8007088:	2401      	movs	r4, #1
 800708a:	2300      	movs	r3, #0
 800708c:	9309      	str	r3, [sp, #36]	@ 0x24
 800708e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007090:	f04f 33ff 	mov.w	r3, #4294967295
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	9307      	str	r3, [sp, #28]
 8007098:	2200      	movs	r2, #0
 800709a:	2312      	movs	r3, #18
 800709c:	e7d0      	b.n	8007040 <_dtoa_r+0x238>
 800709e:	2301      	movs	r3, #1
 80070a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070a2:	e7f5      	b.n	8007090 <_dtoa_r+0x288>
 80070a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070a6:	9300      	str	r3, [sp, #0]
 80070a8:	9307      	str	r3, [sp, #28]
 80070aa:	e7d7      	b.n	800705c <_dtoa_r+0x254>
 80070ac:	3101      	adds	r1, #1
 80070ae:	0052      	lsls	r2, r2, #1
 80070b0:	e7d8      	b.n	8007064 <_dtoa_r+0x25c>
 80070b2:	bf00      	nop
 80070b4:	f3af 8000 	nop.w
 80070b8:	636f4361 	.word	0x636f4361
 80070bc:	3fd287a7 	.word	0x3fd287a7
 80070c0:	8b60c8b3 	.word	0x8b60c8b3
 80070c4:	3fc68a28 	.word	0x3fc68a28
 80070c8:	509f79fb 	.word	0x509f79fb
 80070cc:	3fd34413 	.word	0x3fd34413
 80070d0:	0800a496 	.word	0x0800a496
 80070d4:	0800a4ad 	.word	0x0800a4ad
 80070d8:	7ff00000 	.word	0x7ff00000
 80070dc:	0800a461 	.word	0x0800a461
 80070e0:	3ff80000 	.word	0x3ff80000
 80070e4:	0800a5a8 	.word	0x0800a5a8
 80070e8:	0800a505 	.word	0x0800a505
 80070ec:	0800a492 	.word	0x0800a492
 80070f0:	0800a460 	.word	0x0800a460
 80070f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80070f8:	6018      	str	r0, [r3, #0]
 80070fa:	9b07      	ldr	r3, [sp, #28]
 80070fc:	2b0e      	cmp	r3, #14
 80070fe:	f200 80a4 	bhi.w	800724a <_dtoa_r+0x442>
 8007102:	2c00      	cmp	r4, #0
 8007104:	f000 80a1 	beq.w	800724a <_dtoa_r+0x442>
 8007108:	2f00      	cmp	r7, #0
 800710a:	dd33      	ble.n	8007174 <_dtoa_r+0x36c>
 800710c:	4bad      	ldr	r3, [pc, #692]	@ (80073c4 <_dtoa_r+0x5bc>)
 800710e:	f007 020f 	and.w	r2, r7, #15
 8007112:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007116:	ed93 7b00 	vldr	d7, [r3]
 800711a:	05f8      	lsls	r0, r7, #23
 800711c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007120:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007124:	d516      	bpl.n	8007154 <_dtoa_r+0x34c>
 8007126:	4ba8      	ldr	r3, [pc, #672]	@ (80073c8 <_dtoa_r+0x5c0>)
 8007128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800712c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007130:	f7f9 fb8c 	bl	800084c <__aeabi_ddiv>
 8007134:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007138:	f004 040f 	and.w	r4, r4, #15
 800713c:	2603      	movs	r6, #3
 800713e:	4da2      	ldr	r5, [pc, #648]	@ (80073c8 <_dtoa_r+0x5c0>)
 8007140:	b954      	cbnz	r4, 8007158 <_dtoa_r+0x350>
 8007142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007146:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800714a:	f7f9 fb7f 	bl	800084c <__aeabi_ddiv>
 800714e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007152:	e028      	b.n	80071a6 <_dtoa_r+0x39e>
 8007154:	2602      	movs	r6, #2
 8007156:	e7f2      	b.n	800713e <_dtoa_r+0x336>
 8007158:	07e1      	lsls	r1, r4, #31
 800715a:	d508      	bpl.n	800716e <_dtoa_r+0x366>
 800715c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007160:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007164:	f7f9 fa48 	bl	80005f8 <__aeabi_dmul>
 8007168:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800716c:	3601      	adds	r6, #1
 800716e:	1064      	asrs	r4, r4, #1
 8007170:	3508      	adds	r5, #8
 8007172:	e7e5      	b.n	8007140 <_dtoa_r+0x338>
 8007174:	f000 80d2 	beq.w	800731c <_dtoa_r+0x514>
 8007178:	427c      	negs	r4, r7
 800717a:	4b92      	ldr	r3, [pc, #584]	@ (80073c4 <_dtoa_r+0x5bc>)
 800717c:	4d92      	ldr	r5, [pc, #584]	@ (80073c8 <_dtoa_r+0x5c0>)
 800717e:	f004 020f 	and.w	r2, r4, #15
 8007182:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800718e:	f7f9 fa33 	bl	80005f8 <__aeabi_dmul>
 8007192:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007196:	1124      	asrs	r4, r4, #4
 8007198:	2300      	movs	r3, #0
 800719a:	2602      	movs	r6, #2
 800719c:	2c00      	cmp	r4, #0
 800719e:	f040 80b2 	bne.w	8007306 <_dtoa_r+0x4fe>
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1d3      	bne.n	800714e <_dtoa_r+0x346>
 80071a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80071a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	f000 80b7 	beq.w	8007320 <_dtoa_r+0x518>
 80071b2:	4b86      	ldr	r3, [pc, #536]	@ (80073cc <_dtoa_r+0x5c4>)
 80071b4:	2200      	movs	r2, #0
 80071b6:	4620      	mov	r0, r4
 80071b8:	4629      	mov	r1, r5
 80071ba:	f7f9 fc8f 	bl	8000adc <__aeabi_dcmplt>
 80071be:	2800      	cmp	r0, #0
 80071c0:	f000 80ae 	beq.w	8007320 <_dtoa_r+0x518>
 80071c4:	9b07      	ldr	r3, [sp, #28]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 80aa 	beq.w	8007320 <_dtoa_r+0x518>
 80071cc:	9b00      	ldr	r3, [sp, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	dd37      	ble.n	8007242 <_dtoa_r+0x43a>
 80071d2:	1e7b      	subs	r3, r7, #1
 80071d4:	9304      	str	r3, [sp, #16]
 80071d6:	4620      	mov	r0, r4
 80071d8:	4b7d      	ldr	r3, [pc, #500]	@ (80073d0 <_dtoa_r+0x5c8>)
 80071da:	2200      	movs	r2, #0
 80071dc:	4629      	mov	r1, r5
 80071de:	f7f9 fa0b 	bl	80005f8 <__aeabi_dmul>
 80071e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071e6:	9c00      	ldr	r4, [sp, #0]
 80071e8:	3601      	adds	r6, #1
 80071ea:	4630      	mov	r0, r6
 80071ec:	f7f9 f99a 	bl	8000524 <__aeabi_i2d>
 80071f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071f4:	f7f9 fa00 	bl	80005f8 <__aeabi_dmul>
 80071f8:	4b76      	ldr	r3, [pc, #472]	@ (80073d4 <_dtoa_r+0x5cc>)
 80071fa:	2200      	movs	r2, #0
 80071fc:	f7f9 f846 	bl	800028c <__adddf3>
 8007200:	4605      	mov	r5, r0
 8007202:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007206:	2c00      	cmp	r4, #0
 8007208:	f040 808d 	bne.w	8007326 <_dtoa_r+0x51e>
 800720c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007210:	4b71      	ldr	r3, [pc, #452]	@ (80073d8 <_dtoa_r+0x5d0>)
 8007212:	2200      	movs	r2, #0
 8007214:	f7f9 f838 	bl	8000288 <__aeabi_dsub>
 8007218:	4602      	mov	r2, r0
 800721a:	460b      	mov	r3, r1
 800721c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007220:	462a      	mov	r2, r5
 8007222:	4633      	mov	r3, r6
 8007224:	f7f9 fc78 	bl	8000b18 <__aeabi_dcmpgt>
 8007228:	2800      	cmp	r0, #0
 800722a:	f040 828b 	bne.w	8007744 <_dtoa_r+0x93c>
 800722e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007232:	462a      	mov	r2, r5
 8007234:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007238:	f7f9 fc50 	bl	8000adc <__aeabi_dcmplt>
 800723c:	2800      	cmp	r0, #0
 800723e:	f040 8128 	bne.w	8007492 <_dtoa_r+0x68a>
 8007242:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007246:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800724a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800724c:	2b00      	cmp	r3, #0
 800724e:	f2c0 815a 	blt.w	8007506 <_dtoa_r+0x6fe>
 8007252:	2f0e      	cmp	r7, #14
 8007254:	f300 8157 	bgt.w	8007506 <_dtoa_r+0x6fe>
 8007258:	4b5a      	ldr	r3, [pc, #360]	@ (80073c4 <_dtoa_r+0x5bc>)
 800725a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800725e:	ed93 7b00 	vldr	d7, [r3]
 8007262:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007264:	2b00      	cmp	r3, #0
 8007266:	ed8d 7b00 	vstr	d7, [sp]
 800726a:	da03      	bge.n	8007274 <_dtoa_r+0x46c>
 800726c:	9b07      	ldr	r3, [sp, #28]
 800726e:	2b00      	cmp	r3, #0
 8007270:	f340 8101 	ble.w	8007476 <_dtoa_r+0x66e>
 8007274:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007278:	4656      	mov	r6, sl
 800727a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800727e:	4620      	mov	r0, r4
 8007280:	4629      	mov	r1, r5
 8007282:	f7f9 fae3 	bl	800084c <__aeabi_ddiv>
 8007286:	f7f9 fc67 	bl	8000b58 <__aeabi_d2iz>
 800728a:	4680      	mov	r8, r0
 800728c:	f7f9 f94a 	bl	8000524 <__aeabi_i2d>
 8007290:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007294:	f7f9 f9b0 	bl	80005f8 <__aeabi_dmul>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4620      	mov	r0, r4
 800729e:	4629      	mov	r1, r5
 80072a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80072a4:	f7f8 fff0 	bl	8000288 <__aeabi_dsub>
 80072a8:	f806 4b01 	strb.w	r4, [r6], #1
 80072ac:	9d07      	ldr	r5, [sp, #28]
 80072ae:	eba6 040a 	sub.w	r4, r6, sl
 80072b2:	42a5      	cmp	r5, r4
 80072b4:	4602      	mov	r2, r0
 80072b6:	460b      	mov	r3, r1
 80072b8:	f040 8117 	bne.w	80074ea <_dtoa_r+0x6e2>
 80072bc:	f7f8 ffe6 	bl	800028c <__adddf3>
 80072c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072c4:	4604      	mov	r4, r0
 80072c6:	460d      	mov	r5, r1
 80072c8:	f7f9 fc26 	bl	8000b18 <__aeabi_dcmpgt>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	f040 80f9 	bne.w	80074c4 <_dtoa_r+0x6bc>
 80072d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072d6:	4620      	mov	r0, r4
 80072d8:	4629      	mov	r1, r5
 80072da:	f7f9 fbf5 	bl	8000ac8 <__aeabi_dcmpeq>
 80072de:	b118      	cbz	r0, 80072e8 <_dtoa_r+0x4e0>
 80072e0:	f018 0f01 	tst.w	r8, #1
 80072e4:	f040 80ee 	bne.w	80074c4 <_dtoa_r+0x6bc>
 80072e8:	4649      	mov	r1, r9
 80072ea:	4658      	mov	r0, fp
 80072ec:	f000 fc90 	bl	8007c10 <_Bfree>
 80072f0:	2300      	movs	r3, #0
 80072f2:	7033      	strb	r3, [r6, #0]
 80072f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80072f6:	3701      	adds	r7, #1
 80072f8:	601f      	str	r7, [r3, #0]
 80072fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f000 831d 	beq.w	800793c <_dtoa_r+0xb34>
 8007302:	601e      	str	r6, [r3, #0]
 8007304:	e31a      	b.n	800793c <_dtoa_r+0xb34>
 8007306:	07e2      	lsls	r2, r4, #31
 8007308:	d505      	bpl.n	8007316 <_dtoa_r+0x50e>
 800730a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800730e:	f7f9 f973 	bl	80005f8 <__aeabi_dmul>
 8007312:	3601      	adds	r6, #1
 8007314:	2301      	movs	r3, #1
 8007316:	1064      	asrs	r4, r4, #1
 8007318:	3508      	adds	r5, #8
 800731a:	e73f      	b.n	800719c <_dtoa_r+0x394>
 800731c:	2602      	movs	r6, #2
 800731e:	e742      	b.n	80071a6 <_dtoa_r+0x39e>
 8007320:	9c07      	ldr	r4, [sp, #28]
 8007322:	9704      	str	r7, [sp, #16]
 8007324:	e761      	b.n	80071ea <_dtoa_r+0x3e2>
 8007326:	4b27      	ldr	r3, [pc, #156]	@ (80073c4 <_dtoa_r+0x5bc>)
 8007328:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800732a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800732e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007332:	4454      	add	r4, sl
 8007334:	2900      	cmp	r1, #0
 8007336:	d053      	beq.n	80073e0 <_dtoa_r+0x5d8>
 8007338:	4928      	ldr	r1, [pc, #160]	@ (80073dc <_dtoa_r+0x5d4>)
 800733a:	2000      	movs	r0, #0
 800733c:	f7f9 fa86 	bl	800084c <__aeabi_ddiv>
 8007340:	4633      	mov	r3, r6
 8007342:	462a      	mov	r2, r5
 8007344:	f7f8 ffa0 	bl	8000288 <__aeabi_dsub>
 8007348:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800734c:	4656      	mov	r6, sl
 800734e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007352:	f7f9 fc01 	bl	8000b58 <__aeabi_d2iz>
 8007356:	4605      	mov	r5, r0
 8007358:	f7f9 f8e4 	bl	8000524 <__aeabi_i2d>
 800735c:	4602      	mov	r2, r0
 800735e:	460b      	mov	r3, r1
 8007360:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007364:	f7f8 ff90 	bl	8000288 <__aeabi_dsub>
 8007368:	3530      	adds	r5, #48	@ 0x30
 800736a:	4602      	mov	r2, r0
 800736c:	460b      	mov	r3, r1
 800736e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007372:	f806 5b01 	strb.w	r5, [r6], #1
 8007376:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800737a:	f7f9 fbaf 	bl	8000adc <__aeabi_dcmplt>
 800737e:	2800      	cmp	r0, #0
 8007380:	d171      	bne.n	8007466 <_dtoa_r+0x65e>
 8007382:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007386:	4911      	ldr	r1, [pc, #68]	@ (80073cc <_dtoa_r+0x5c4>)
 8007388:	2000      	movs	r0, #0
 800738a:	f7f8 ff7d 	bl	8000288 <__aeabi_dsub>
 800738e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007392:	f7f9 fba3 	bl	8000adc <__aeabi_dcmplt>
 8007396:	2800      	cmp	r0, #0
 8007398:	f040 8095 	bne.w	80074c6 <_dtoa_r+0x6be>
 800739c:	42a6      	cmp	r6, r4
 800739e:	f43f af50 	beq.w	8007242 <_dtoa_r+0x43a>
 80073a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80073a6:	4b0a      	ldr	r3, [pc, #40]	@ (80073d0 <_dtoa_r+0x5c8>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	f7f9 f925 	bl	80005f8 <__aeabi_dmul>
 80073ae:	4b08      	ldr	r3, [pc, #32]	@ (80073d0 <_dtoa_r+0x5c8>)
 80073b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80073b4:	2200      	movs	r2, #0
 80073b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073ba:	f7f9 f91d 	bl	80005f8 <__aeabi_dmul>
 80073be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073c2:	e7c4      	b.n	800734e <_dtoa_r+0x546>
 80073c4:	0800a5a8 	.word	0x0800a5a8
 80073c8:	0800a580 	.word	0x0800a580
 80073cc:	3ff00000 	.word	0x3ff00000
 80073d0:	40240000 	.word	0x40240000
 80073d4:	401c0000 	.word	0x401c0000
 80073d8:	40140000 	.word	0x40140000
 80073dc:	3fe00000 	.word	0x3fe00000
 80073e0:	4631      	mov	r1, r6
 80073e2:	4628      	mov	r0, r5
 80073e4:	f7f9 f908 	bl	80005f8 <__aeabi_dmul>
 80073e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80073ec:	9415      	str	r4, [sp, #84]	@ 0x54
 80073ee:	4656      	mov	r6, sl
 80073f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073f4:	f7f9 fbb0 	bl	8000b58 <__aeabi_d2iz>
 80073f8:	4605      	mov	r5, r0
 80073fa:	f7f9 f893 	bl	8000524 <__aeabi_i2d>
 80073fe:	4602      	mov	r2, r0
 8007400:	460b      	mov	r3, r1
 8007402:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007406:	f7f8 ff3f 	bl	8000288 <__aeabi_dsub>
 800740a:	3530      	adds	r5, #48	@ 0x30
 800740c:	f806 5b01 	strb.w	r5, [r6], #1
 8007410:	4602      	mov	r2, r0
 8007412:	460b      	mov	r3, r1
 8007414:	42a6      	cmp	r6, r4
 8007416:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800741a:	f04f 0200 	mov.w	r2, #0
 800741e:	d124      	bne.n	800746a <_dtoa_r+0x662>
 8007420:	4bac      	ldr	r3, [pc, #688]	@ (80076d4 <_dtoa_r+0x8cc>)
 8007422:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007426:	f7f8 ff31 	bl	800028c <__adddf3>
 800742a:	4602      	mov	r2, r0
 800742c:	460b      	mov	r3, r1
 800742e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007432:	f7f9 fb71 	bl	8000b18 <__aeabi_dcmpgt>
 8007436:	2800      	cmp	r0, #0
 8007438:	d145      	bne.n	80074c6 <_dtoa_r+0x6be>
 800743a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800743e:	49a5      	ldr	r1, [pc, #660]	@ (80076d4 <_dtoa_r+0x8cc>)
 8007440:	2000      	movs	r0, #0
 8007442:	f7f8 ff21 	bl	8000288 <__aeabi_dsub>
 8007446:	4602      	mov	r2, r0
 8007448:	460b      	mov	r3, r1
 800744a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800744e:	f7f9 fb45 	bl	8000adc <__aeabi_dcmplt>
 8007452:	2800      	cmp	r0, #0
 8007454:	f43f aef5 	beq.w	8007242 <_dtoa_r+0x43a>
 8007458:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800745a:	1e73      	subs	r3, r6, #1
 800745c:	9315      	str	r3, [sp, #84]	@ 0x54
 800745e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007462:	2b30      	cmp	r3, #48	@ 0x30
 8007464:	d0f8      	beq.n	8007458 <_dtoa_r+0x650>
 8007466:	9f04      	ldr	r7, [sp, #16]
 8007468:	e73e      	b.n	80072e8 <_dtoa_r+0x4e0>
 800746a:	4b9b      	ldr	r3, [pc, #620]	@ (80076d8 <_dtoa_r+0x8d0>)
 800746c:	f7f9 f8c4 	bl	80005f8 <__aeabi_dmul>
 8007470:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007474:	e7bc      	b.n	80073f0 <_dtoa_r+0x5e8>
 8007476:	d10c      	bne.n	8007492 <_dtoa_r+0x68a>
 8007478:	4b98      	ldr	r3, [pc, #608]	@ (80076dc <_dtoa_r+0x8d4>)
 800747a:	2200      	movs	r2, #0
 800747c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007480:	f7f9 f8ba 	bl	80005f8 <__aeabi_dmul>
 8007484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007488:	f7f9 fb3c 	bl	8000b04 <__aeabi_dcmpge>
 800748c:	2800      	cmp	r0, #0
 800748e:	f000 8157 	beq.w	8007740 <_dtoa_r+0x938>
 8007492:	2400      	movs	r4, #0
 8007494:	4625      	mov	r5, r4
 8007496:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007498:	43db      	mvns	r3, r3
 800749a:	9304      	str	r3, [sp, #16]
 800749c:	4656      	mov	r6, sl
 800749e:	2700      	movs	r7, #0
 80074a0:	4621      	mov	r1, r4
 80074a2:	4658      	mov	r0, fp
 80074a4:	f000 fbb4 	bl	8007c10 <_Bfree>
 80074a8:	2d00      	cmp	r5, #0
 80074aa:	d0dc      	beq.n	8007466 <_dtoa_r+0x65e>
 80074ac:	b12f      	cbz	r7, 80074ba <_dtoa_r+0x6b2>
 80074ae:	42af      	cmp	r7, r5
 80074b0:	d003      	beq.n	80074ba <_dtoa_r+0x6b2>
 80074b2:	4639      	mov	r1, r7
 80074b4:	4658      	mov	r0, fp
 80074b6:	f000 fbab 	bl	8007c10 <_Bfree>
 80074ba:	4629      	mov	r1, r5
 80074bc:	4658      	mov	r0, fp
 80074be:	f000 fba7 	bl	8007c10 <_Bfree>
 80074c2:	e7d0      	b.n	8007466 <_dtoa_r+0x65e>
 80074c4:	9704      	str	r7, [sp, #16]
 80074c6:	4633      	mov	r3, r6
 80074c8:	461e      	mov	r6, r3
 80074ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074ce:	2a39      	cmp	r2, #57	@ 0x39
 80074d0:	d107      	bne.n	80074e2 <_dtoa_r+0x6da>
 80074d2:	459a      	cmp	sl, r3
 80074d4:	d1f8      	bne.n	80074c8 <_dtoa_r+0x6c0>
 80074d6:	9a04      	ldr	r2, [sp, #16]
 80074d8:	3201      	adds	r2, #1
 80074da:	9204      	str	r2, [sp, #16]
 80074dc:	2230      	movs	r2, #48	@ 0x30
 80074de:	f88a 2000 	strb.w	r2, [sl]
 80074e2:	781a      	ldrb	r2, [r3, #0]
 80074e4:	3201      	adds	r2, #1
 80074e6:	701a      	strb	r2, [r3, #0]
 80074e8:	e7bd      	b.n	8007466 <_dtoa_r+0x65e>
 80074ea:	4b7b      	ldr	r3, [pc, #492]	@ (80076d8 <_dtoa_r+0x8d0>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	f7f9 f883 	bl	80005f8 <__aeabi_dmul>
 80074f2:	2200      	movs	r2, #0
 80074f4:	2300      	movs	r3, #0
 80074f6:	4604      	mov	r4, r0
 80074f8:	460d      	mov	r5, r1
 80074fa:	f7f9 fae5 	bl	8000ac8 <__aeabi_dcmpeq>
 80074fe:	2800      	cmp	r0, #0
 8007500:	f43f aebb 	beq.w	800727a <_dtoa_r+0x472>
 8007504:	e6f0      	b.n	80072e8 <_dtoa_r+0x4e0>
 8007506:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007508:	2a00      	cmp	r2, #0
 800750a:	f000 80db 	beq.w	80076c4 <_dtoa_r+0x8bc>
 800750e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007510:	2a01      	cmp	r2, #1
 8007512:	f300 80bf 	bgt.w	8007694 <_dtoa_r+0x88c>
 8007516:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007518:	2a00      	cmp	r2, #0
 800751a:	f000 80b7 	beq.w	800768c <_dtoa_r+0x884>
 800751e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007522:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007524:	4646      	mov	r6, r8
 8007526:	9a08      	ldr	r2, [sp, #32]
 8007528:	2101      	movs	r1, #1
 800752a:	441a      	add	r2, r3
 800752c:	4658      	mov	r0, fp
 800752e:	4498      	add	r8, r3
 8007530:	9208      	str	r2, [sp, #32]
 8007532:	f000 fc6b 	bl	8007e0c <__i2b>
 8007536:	4605      	mov	r5, r0
 8007538:	b15e      	cbz	r6, 8007552 <_dtoa_r+0x74a>
 800753a:	9b08      	ldr	r3, [sp, #32]
 800753c:	2b00      	cmp	r3, #0
 800753e:	dd08      	ble.n	8007552 <_dtoa_r+0x74a>
 8007540:	42b3      	cmp	r3, r6
 8007542:	9a08      	ldr	r2, [sp, #32]
 8007544:	bfa8      	it	ge
 8007546:	4633      	movge	r3, r6
 8007548:	eba8 0803 	sub.w	r8, r8, r3
 800754c:	1af6      	subs	r6, r6, r3
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	9308      	str	r3, [sp, #32]
 8007552:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007554:	b1f3      	cbz	r3, 8007594 <_dtoa_r+0x78c>
 8007556:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007558:	2b00      	cmp	r3, #0
 800755a:	f000 80b7 	beq.w	80076cc <_dtoa_r+0x8c4>
 800755e:	b18c      	cbz	r4, 8007584 <_dtoa_r+0x77c>
 8007560:	4629      	mov	r1, r5
 8007562:	4622      	mov	r2, r4
 8007564:	4658      	mov	r0, fp
 8007566:	f000 fd11 	bl	8007f8c <__pow5mult>
 800756a:	464a      	mov	r2, r9
 800756c:	4601      	mov	r1, r0
 800756e:	4605      	mov	r5, r0
 8007570:	4658      	mov	r0, fp
 8007572:	f000 fc61 	bl	8007e38 <__multiply>
 8007576:	4649      	mov	r1, r9
 8007578:	9004      	str	r0, [sp, #16]
 800757a:	4658      	mov	r0, fp
 800757c:	f000 fb48 	bl	8007c10 <_Bfree>
 8007580:	9b04      	ldr	r3, [sp, #16]
 8007582:	4699      	mov	r9, r3
 8007584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007586:	1b1a      	subs	r2, r3, r4
 8007588:	d004      	beq.n	8007594 <_dtoa_r+0x78c>
 800758a:	4649      	mov	r1, r9
 800758c:	4658      	mov	r0, fp
 800758e:	f000 fcfd 	bl	8007f8c <__pow5mult>
 8007592:	4681      	mov	r9, r0
 8007594:	2101      	movs	r1, #1
 8007596:	4658      	mov	r0, fp
 8007598:	f000 fc38 	bl	8007e0c <__i2b>
 800759c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800759e:	4604      	mov	r4, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f000 81cf 	beq.w	8007944 <_dtoa_r+0xb3c>
 80075a6:	461a      	mov	r2, r3
 80075a8:	4601      	mov	r1, r0
 80075aa:	4658      	mov	r0, fp
 80075ac:	f000 fcee 	bl	8007f8c <__pow5mult>
 80075b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	4604      	mov	r4, r0
 80075b6:	f300 8095 	bgt.w	80076e4 <_dtoa_r+0x8dc>
 80075ba:	9b02      	ldr	r3, [sp, #8]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f040 8087 	bne.w	80076d0 <_dtoa_r+0x8c8>
 80075c2:	9b03      	ldr	r3, [sp, #12]
 80075c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f040 8089 	bne.w	80076e0 <_dtoa_r+0x8d8>
 80075ce:	9b03      	ldr	r3, [sp, #12]
 80075d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80075d4:	0d1b      	lsrs	r3, r3, #20
 80075d6:	051b      	lsls	r3, r3, #20
 80075d8:	b12b      	cbz	r3, 80075e6 <_dtoa_r+0x7de>
 80075da:	9b08      	ldr	r3, [sp, #32]
 80075dc:	3301      	adds	r3, #1
 80075de:	9308      	str	r3, [sp, #32]
 80075e0:	f108 0801 	add.w	r8, r8, #1
 80075e4:	2301      	movs	r3, #1
 80075e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80075e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	f000 81b0 	beq.w	8007950 <_dtoa_r+0xb48>
 80075f0:	6923      	ldr	r3, [r4, #16]
 80075f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80075f6:	6918      	ldr	r0, [r3, #16]
 80075f8:	f000 fbbc 	bl	8007d74 <__hi0bits>
 80075fc:	f1c0 0020 	rsb	r0, r0, #32
 8007600:	9b08      	ldr	r3, [sp, #32]
 8007602:	4418      	add	r0, r3
 8007604:	f010 001f 	ands.w	r0, r0, #31
 8007608:	d077      	beq.n	80076fa <_dtoa_r+0x8f2>
 800760a:	f1c0 0320 	rsb	r3, r0, #32
 800760e:	2b04      	cmp	r3, #4
 8007610:	dd6b      	ble.n	80076ea <_dtoa_r+0x8e2>
 8007612:	9b08      	ldr	r3, [sp, #32]
 8007614:	f1c0 001c 	rsb	r0, r0, #28
 8007618:	4403      	add	r3, r0
 800761a:	4480      	add	r8, r0
 800761c:	4406      	add	r6, r0
 800761e:	9308      	str	r3, [sp, #32]
 8007620:	f1b8 0f00 	cmp.w	r8, #0
 8007624:	dd05      	ble.n	8007632 <_dtoa_r+0x82a>
 8007626:	4649      	mov	r1, r9
 8007628:	4642      	mov	r2, r8
 800762a:	4658      	mov	r0, fp
 800762c:	f000 fd08 	bl	8008040 <__lshift>
 8007630:	4681      	mov	r9, r0
 8007632:	9b08      	ldr	r3, [sp, #32]
 8007634:	2b00      	cmp	r3, #0
 8007636:	dd05      	ble.n	8007644 <_dtoa_r+0x83c>
 8007638:	4621      	mov	r1, r4
 800763a:	461a      	mov	r2, r3
 800763c:	4658      	mov	r0, fp
 800763e:	f000 fcff 	bl	8008040 <__lshift>
 8007642:	4604      	mov	r4, r0
 8007644:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007646:	2b00      	cmp	r3, #0
 8007648:	d059      	beq.n	80076fe <_dtoa_r+0x8f6>
 800764a:	4621      	mov	r1, r4
 800764c:	4648      	mov	r0, r9
 800764e:	f000 fd63 	bl	8008118 <__mcmp>
 8007652:	2800      	cmp	r0, #0
 8007654:	da53      	bge.n	80076fe <_dtoa_r+0x8f6>
 8007656:	1e7b      	subs	r3, r7, #1
 8007658:	9304      	str	r3, [sp, #16]
 800765a:	4649      	mov	r1, r9
 800765c:	2300      	movs	r3, #0
 800765e:	220a      	movs	r2, #10
 8007660:	4658      	mov	r0, fp
 8007662:	f000 faf7 	bl	8007c54 <__multadd>
 8007666:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007668:	4681      	mov	r9, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 8172 	beq.w	8007954 <_dtoa_r+0xb4c>
 8007670:	2300      	movs	r3, #0
 8007672:	4629      	mov	r1, r5
 8007674:	220a      	movs	r2, #10
 8007676:	4658      	mov	r0, fp
 8007678:	f000 faec 	bl	8007c54 <__multadd>
 800767c:	9b00      	ldr	r3, [sp, #0]
 800767e:	2b00      	cmp	r3, #0
 8007680:	4605      	mov	r5, r0
 8007682:	dc67      	bgt.n	8007754 <_dtoa_r+0x94c>
 8007684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007686:	2b02      	cmp	r3, #2
 8007688:	dc41      	bgt.n	800770e <_dtoa_r+0x906>
 800768a:	e063      	b.n	8007754 <_dtoa_r+0x94c>
 800768c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800768e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007692:	e746      	b.n	8007522 <_dtoa_r+0x71a>
 8007694:	9b07      	ldr	r3, [sp, #28]
 8007696:	1e5c      	subs	r4, r3, #1
 8007698:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800769a:	42a3      	cmp	r3, r4
 800769c:	bfbf      	itttt	lt
 800769e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80076a0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80076a2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80076a4:	1ae3      	sublt	r3, r4, r3
 80076a6:	bfb4      	ite	lt
 80076a8:	18d2      	addlt	r2, r2, r3
 80076aa:	1b1c      	subge	r4, r3, r4
 80076ac:	9b07      	ldr	r3, [sp, #28]
 80076ae:	bfbc      	itt	lt
 80076b0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80076b2:	2400      	movlt	r4, #0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	bfb5      	itete	lt
 80076b8:	eba8 0603 	sublt.w	r6, r8, r3
 80076bc:	9b07      	ldrge	r3, [sp, #28]
 80076be:	2300      	movlt	r3, #0
 80076c0:	4646      	movge	r6, r8
 80076c2:	e730      	b.n	8007526 <_dtoa_r+0x71e>
 80076c4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80076c6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80076c8:	4646      	mov	r6, r8
 80076ca:	e735      	b.n	8007538 <_dtoa_r+0x730>
 80076cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076ce:	e75c      	b.n	800758a <_dtoa_r+0x782>
 80076d0:	2300      	movs	r3, #0
 80076d2:	e788      	b.n	80075e6 <_dtoa_r+0x7de>
 80076d4:	3fe00000 	.word	0x3fe00000
 80076d8:	40240000 	.word	0x40240000
 80076dc:	40140000 	.word	0x40140000
 80076e0:	9b02      	ldr	r3, [sp, #8]
 80076e2:	e780      	b.n	80075e6 <_dtoa_r+0x7de>
 80076e4:	2300      	movs	r3, #0
 80076e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80076e8:	e782      	b.n	80075f0 <_dtoa_r+0x7e8>
 80076ea:	d099      	beq.n	8007620 <_dtoa_r+0x818>
 80076ec:	9a08      	ldr	r2, [sp, #32]
 80076ee:	331c      	adds	r3, #28
 80076f0:	441a      	add	r2, r3
 80076f2:	4498      	add	r8, r3
 80076f4:	441e      	add	r6, r3
 80076f6:	9208      	str	r2, [sp, #32]
 80076f8:	e792      	b.n	8007620 <_dtoa_r+0x818>
 80076fa:	4603      	mov	r3, r0
 80076fc:	e7f6      	b.n	80076ec <_dtoa_r+0x8e4>
 80076fe:	9b07      	ldr	r3, [sp, #28]
 8007700:	9704      	str	r7, [sp, #16]
 8007702:	2b00      	cmp	r3, #0
 8007704:	dc20      	bgt.n	8007748 <_dtoa_r+0x940>
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800770a:	2b02      	cmp	r3, #2
 800770c:	dd1e      	ble.n	800774c <_dtoa_r+0x944>
 800770e:	9b00      	ldr	r3, [sp, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	f47f aec0 	bne.w	8007496 <_dtoa_r+0x68e>
 8007716:	4621      	mov	r1, r4
 8007718:	2205      	movs	r2, #5
 800771a:	4658      	mov	r0, fp
 800771c:	f000 fa9a 	bl	8007c54 <__multadd>
 8007720:	4601      	mov	r1, r0
 8007722:	4604      	mov	r4, r0
 8007724:	4648      	mov	r0, r9
 8007726:	f000 fcf7 	bl	8008118 <__mcmp>
 800772a:	2800      	cmp	r0, #0
 800772c:	f77f aeb3 	ble.w	8007496 <_dtoa_r+0x68e>
 8007730:	4656      	mov	r6, sl
 8007732:	2331      	movs	r3, #49	@ 0x31
 8007734:	f806 3b01 	strb.w	r3, [r6], #1
 8007738:	9b04      	ldr	r3, [sp, #16]
 800773a:	3301      	adds	r3, #1
 800773c:	9304      	str	r3, [sp, #16]
 800773e:	e6ae      	b.n	800749e <_dtoa_r+0x696>
 8007740:	9c07      	ldr	r4, [sp, #28]
 8007742:	9704      	str	r7, [sp, #16]
 8007744:	4625      	mov	r5, r4
 8007746:	e7f3      	b.n	8007730 <_dtoa_r+0x928>
 8007748:	9b07      	ldr	r3, [sp, #28]
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800774e:	2b00      	cmp	r3, #0
 8007750:	f000 8104 	beq.w	800795c <_dtoa_r+0xb54>
 8007754:	2e00      	cmp	r6, #0
 8007756:	dd05      	ble.n	8007764 <_dtoa_r+0x95c>
 8007758:	4629      	mov	r1, r5
 800775a:	4632      	mov	r2, r6
 800775c:	4658      	mov	r0, fp
 800775e:	f000 fc6f 	bl	8008040 <__lshift>
 8007762:	4605      	mov	r5, r0
 8007764:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007766:	2b00      	cmp	r3, #0
 8007768:	d05a      	beq.n	8007820 <_dtoa_r+0xa18>
 800776a:	6869      	ldr	r1, [r5, #4]
 800776c:	4658      	mov	r0, fp
 800776e:	f000 fa0f 	bl	8007b90 <_Balloc>
 8007772:	4606      	mov	r6, r0
 8007774:	b928      	cbnz	r0, 8007782 <_dtoa_r+0x97a>
 8007776:	4b84      	ldr	r3, [pc, #528]	@ (8007988 <_dtoa_r+0xb80>)
 8007778:	4602      	mov	r2, r0
 800777a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800777e:	f7ff bb5a 	b.w	8006e36 <_dtoa_r+0x2e>
 8007782:	692a      	ldr	r2, [r5, #16]
 8007784:	3202      	adds	r2, #2
 8007786:	0092      	lsls	r2, r2, #2
 8007788:	f105 010c 	add.w	r1, r5, #12
 800778c:	300c      	adds	r0, #12
 800778e:	f001 ff75 	bl	800967c <memcpy>
 8007792:	2201      	movs	r2, #1
 8007794:	4631      	mov	r1, r6
 8007796:	4658      	mov	r0, fp
 8007798:	f000 fc52 	bl	8008040 <__lshift>
 800779c:	f10a 0301 	add.w	r3, sl, #1
 80077a0:	9307      	str	r3, [sp, #28]
 80077a2:	9b00      	ldr	r3, [sp, #0]
 80077a4:	4453      	add	r3, sl
 80077a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077a8:	9b02      	ldr	r3, [sp, #8]
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	462f      	mov	r7, r5
 80077b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80077b2:	4605      	mov	r5, r0
 80077b4:	9b07      	ldr	r3, [sp, #28]
 80077b6:	4621      	mov	r1, r4
 80077b8:	3b01      	subs	r3, #1
 80077ba:	4648      	mov	r0, r9
 80077bc:	9300      	str	r3, [sp, #0]
 80077be:	f7ff fa9b 	bl	8006cf8 <quorem>
 80077c2:	4639      	mov	r1, r7
 80077c4:	9002      	str	r0, [sp, #8]
 80077c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80077ca:	4648      	mov	r0, r9
 80077cc:	f000 fca4 	bl	8008118 <__mcmp>
 80077d0:	462a      	mov	r2, r5
 80077d2:	9008      	str	r0, [sp, #32]
 80077d4:	4621      	mov	r1, r4
 80077d6:	4658      	mov	r0, fp
 80077d8:	f000 fcba 	bl	8008150 <__mdiff>
 80077dc:	68c2      	ldr	r2, [r0, #12]
 80077de:	4606      	mov	r6, r0
 80077e0:	bb02      	cbnz	r2, 8007824 <_dtoa_r+0xa1c>
 80077e2:	4601      	mov	r1, r0
 80077e4:	4648      	mov	r0, r9
 80077e6:	f000 fc97 	bl	8008118 <__mcmp>
 80077ea:	4602      	mov	r2, r0
 80077ec:	4631      	mov	r1, r6
 80077ee:	4658      	mov	r0, fp
 80077f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80077f2:	f000 fa0d 	bl	8007c10 <_Bfree>
 80077f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80077fa:	9e07      	ldr	r6, [sp, #28]
 80077fc:	ea43 0102 	orr.w	r1, r3, r2
 8007800:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007802:	4319      	orrs	r1, r3
 8007804:	d110      	bne.n	8007828 <_dtoa_r+0xa20>
 8007806:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800780a:	d029      	beq.n	8007860 <_dtoa_r+0xa58>
 800780c:	9b08      	ldr	r3, [sp, #32]
 800780e:	2b00      	cmp	r3, #0
 8007810:	dd02      	ble.n	8007818 <_dtoa_r+0xa10>
 8007812:	9b02      	ldr	r3, [sp, #8]
 8007814:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007818:	9b00      	ldr	r3, [sp, #0]
 800781a:	f883 8000 	strb.w	r8, [r3]
 800781e:	e63f      	b.n	80074a0 <_dtoa_r+0x698>
 8007820:	4628      	mov	r0, r5
 8007822:	e7bb      	b.n	800779c <_dtoa_r+0x994>
 8007824:	2201      	movs	r2, #1
 8007826:	e7e1      	b.n	80077ec <_dtoa_r+0x9e4>
 8007828:	9b08      	ldr	r3, [sp, #32]
 800782a:	2b00      	cmp	r3, #0
 800782c:	db04      	blt.n	8007838 <_dtoa_r+0xa30>
 800782e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007830:	430b      	orrs	r3, r1
 8007832:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007834:	430b      	orrs	r3, r1
 8007836:	d120      	bne.n	800787a <_dtoa_r+0xa72>
 8007838:	2a00      	cmp	r2, #0
 800783a:	dded      	ble.n	8007818 <_dtoa_r+0xa10>
 800783c:	4649      	mov	r1, r9
 800783e:	2201      	movs	r2, #1
 8007840:	4658      	mov	r0, fp
 8007842:	f000 fbfd 	bl	8008040 <__lshift>
 8007846:	4621      	mov	r1, r4
 8007848:	4681      	mov	r9, r0
 800784a:	f000 fc65 	bl	8008118 <__mcmp>
 800784e:	2800      	cmp	r0, #0
 8007850:	dc03      	bgt.n	800785a <_dtoa_r+0xa52>
 8007852:	d1e1      	bne.n	8007818 <_dtoa_r+0xa10>
 8007854:	f018 0f01 	tst.w	r8, #1
 8007858:	d0de      	beq.n	8007818 <_dtoa_r+0xa10>
 800785a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800785e:	d1d8      	bne.n	8007812 <_dtoa_r+0xa0a>
 8007860:	9a00      	ldr	r2, [sp, #0]
 8007862:	2339      	movs	r3, #57	@ 0x39
 8007864:	7013      	strb	r3, [r2, #0]
 8007866:	4633      	mov	r3, r6
 8007868:	461e      	mov	r6, r3
 800786a:	3b01      	subs	r3, #1
 800786c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007870:	2a39      	cmp	r2, #57	@ 0x39
 8007872:	d052      	beq.n	800791a <_dtoa_r+0xb12>
 8007874:	3201      	adds	r2, #1
 8007876:	701a      	strb	r2, [r3, #0]
 8007878:	e612      	b.n	80074a0 <_dtoa_r+0x698>
 800787a:	2a00      	cmp	r2, #0
 800787c:	dd07      	ble.n	800788e <_dtoa_r+0xa86>
 800787e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007882:	d0ed      	beq.n	8007860 <_dtoa_r+0xa58>
 8007884:	9a00      	ldr	r2, [sp, #0]
 8007886:	f108 0301 	add.w	r3, r8, #1
 800788a:	7013      	strb	r3, [r2, #0]
 800788c:	e608      	b.n	80074a0 <_dtoa_r+0x698>
 800788e:	9b07      	ldr	r3, [sp, #28]
 8007890:	9a07      	ldr	r2, [sp, #28]
 8007892:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007896:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007898:	4293      	cmp	r3, r2
 800789a:	d028      	beq.n	80078ee <_dtoa_r+0xae6>
 800789c:	4649      	mov	r1, r9
 800789e:	2300      	movs	r3, #0
 80078a0:	220a      	movs	r2, #10
 80078a2:	4658      	mov	r0, fp
 80078a4:	f000 f9d6 	bl	8007c54 <__multadd>
 80078a8:	42af      	cmp	r7, r5
 80078aa:	4681      	mov	r9, r0
 80078ac:	f04f 0300 	mov.w	r3, #0
 80078b0:	f04f 020a 	mov.w	r2, #10
 80078b4:	4639      	mov	r1, r7
 80078b6:	4658      	mov	r0, fp
 80078b8:	d107      	bne.n	80078ca <_dtoa_r+0xac2>
 80078ba:	f000 f9cb 	bl	8007c54 <__multadd>
 80078be:	4607      	mov	r7, r0
 80078c0:	4605      	mov	r5, r0
 80078c2:	9b07      	ldr	r3, [sp, #28]
 80078c4:	3301      	adds	r3, #1
 80078c6:	9307      	str	r3, [sp, #28]
 80078c8:	e774      	b.n	80077b4 <_dtoa_r+0x9ac>
 80078ca:	f000 f9c3 	bl	8007c54 <__multadd>
 80078ce:	4629      	mov	r1, r5
 80078d0:	4607      	mov	r7, r0
 80078d2:	2300      	movs	r3, #0
 80078d4:	220a      	movs	r2, #10
 80078d6:	4658      	mov	r0, fp
 80078d8:	f000 f9bc 	bl	8007c54 <__multadd>
 80078dc:	4605      	mov	r5, r0
 80078de:	e7f0      	b.n	80078c2 <_dtoa_r+0xaba>
 80078e0:	9b00      	ldr	r3, [sp, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	bfcc      	ite	gt
 80078e6:	461e      	movgt	r6, r3
 80078e8:	2601      	movle	r6, #1
 80078ea:	4456      	add	r6, sl
 80078ec:	2700      	movs	r7, #0
 80078ee:	4649      	mov	r1, r9
 80078f0:	2201      	movs	r2, #1
 80078f2:	4658      	mov	r0, fp
 80078f4:	f000 fba4 	bl	8008040 <__lshift>
 80078f8:	4621      	mov	r1, r4
 80078fa:	4681      	mov	r9, r0
 80078fc:	f000 fc0c 	bl	8008118 <__mcmp>
 8007900:	2800      	cmp	r0, #0
 8007902:	dcb0      	bgt.n	8007866 <_dtoa_r+0xa5e>
 8007904:	d102      	bne.n	800790c <_dtoa_r+0xb04>
 8007906:	f018 0f01 	tst.w	r8, #1
 800790a:	d1ac      	bne.n	8007866 <_dtoa_r+0xa5e>
 800790c:	4633      	mov	r3, r6
 800790e:	461e      	mov	r6, r3
 8007910:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007914:	2a30      	cmp	r2, #48	@ 0x30
 8007916:	d0fa      	beq.n	800790e <_dtoa_r+0xb06>
 8007918:	e5c2      	b.n	80074a0 <_dtoa_r+0x698>
 800791a:	459a      	cmp	sl, r3
 800791c:	d1a4      	bne.n	8007868 <_dtoa_r+0xa60>
 800791e:	9b04      	ldr	r3, [sp, #16]
 8007920:	3301      	adds	r3, #1
 8007922:	9304      	str	r3, [sp, #16]
 8007924:	2331      	movs	r3, #49	@ 0x31
 8007926:	f88a 3000 	strb.w	r3, [sl]
 800792a:	e5b9      	b.n	80074a0 <_dtoa_r+0x698>
 800792c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800792e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800798c <_dtoa_r+0xb84>
 8007932:	b11b      	cbz	r3, 800793c <_dtoa_r+0xb34>
 8007934:	f10a 0308 	add.w	r3, sl, #8
 8007938:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800793a:	6013      	str	r3, [r2, #0]
 800793c:	4650      	mov	r0, sl
 800793e:	b019      	add	sp, #100	@ 0x64
 8007940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007946:	2b01      	cmp	r3, #1
 8007948:	f77f ae37 	ble.w	80075ba <_dtoa_r+0x7b2>
 800794c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800794e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007950:	2001      	movs	r0, #1
 8007952:	e655      	b.n	8007600 <_dtoa_r+0x7f8>
 8007954:	9b00      	ldr	r3, [sp, #0]
 8007956:	2b00      	cmp	r3, #0
 8007958:	f77f aed6 	ble.w	8007708 <_dtoa_r+0x900>
 800795c:	4656      	mov	r6, sl
 800795e:	4621      	mov	r1, r4
 8007960:	4648      	mov	r0, r9
 8007962:	f7ff f9c9 	bl	8006cf8 <quorem>
 8007966:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800796a:	f806 8b01 	strb.w	r8, [r6], #1
 800796e:	9b00      	ldr	r3, [sp, #0]
 8007970:	eba6 020a 	sub.w	r2, r6, sl
 8007974:	4293      	cmp	r3, r2
 8007976:	ddb3      	ble.n	80078e0 <_dtoa_r+0xad8>
 8007978:	4649      	mov	r1, r9
 800797a:	2300      	movs	r3, #0
 800797c:	220a      	movs	r2, #10
 800797e:	4658      	mov	r0, fp
 8007980:	f000 f968 	bl	8007c54 <__multadd>
 8007984:	4681      	mov	r9, r0
 8007986:	e7ea      	b.n	800795e <_dtoa_r+0xb56>
 8007988:	0800a505 	.word	0x0800a505
 800798c:	0800a489 	.word	0x0800a489

08007990 <_free_r>:
 8007990:	b538      	push	{r3, r4, r5, lr}
 8007992:	4605      	mov	r5, r0
 8007994:	2900      	cmp	r1, #0
 8007996:	d041      	beq.n	8007a1c <_free_r+0x8c>
 8007998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800799c:	1f0c      	subs	r4, r1, #4
 800799e:	2b00      	cmp	r3, #0
 80079a0:	bfb8      	it	lt
 80079a2:	18e4      	addlt	r4, r4, r3
 80079a4:	f000 f8e8 	bl	8007b78 <__malloc_lock>
 80079a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007a20 <_free_r+0x90>)
 80079aa:	6813      	ldr	r3, [r2, #0]
 80079ac:	b933      	cbnz	r3, 80079bc <_free_r+0x2c>
 80079ae:	6063      	str	r3, [r4, #4]
 80079b0:	6014      	str	r4, [r2, #0]
 80079b2:	4628      	mov	r0, r5
 80079b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079b8:	f000 b8e4 	b.w	8007b84 <__malloc_unlock>
 80079bc:	42a3      	cmp	r3, r4
 80079be:	d908      	bls.n	80079d2 <_free_r+0x42>
 80079c0:	6820      	ldr	r0, [r4, #0]
 80079c2:	1821      	adds	r1, r4, r0
 80079c4:	428b      	cmp	r3, r1
 80079c6:	bf01      	itttt	eq
 80079c8:	6819      	ldreq	r1, [r3, #0]
 80079ca:	685b      	ldreq	r3, [r3, #4]
 80079cc:	1809      	addeq	r1, r1, r0
 80079ce:	6021      	streq	r1, [r4, #0]
 80079d0:	e7ed      	b.n	80079ae <_free_r+0x1e>
 80079d2:	461a      	mov	r2, r3
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	b10b      	cbz	r3, 80079dc <_free_r+0x4c>
 80079d8:	42a3      	cmp	r3, r4
 80079da:	d9fa      	bls.n	80079d2 <_free_r+0x42>
 80079dc:	6811      	ldr	r1, [r2, #0]
 80079de:	1850      	adds	r0, r2, r1
 80079e0:	42a0      	cmp	r0, r4
 80079e2:	d10b      	bne.n	80079fc <_free_r+0x6c>
 80079e4:	6820      	ldr	r0, [r4, #0]
 80079e6:	4401      	add	r1, r0
 80079e8:	1850      	adds	r0, r2, r1
 80079ea:	4283      	cmp	r3, r0
 80079ec:	6011      	str	r1, [r2, #0]
 80079ee:	d1e0      	bne.n	80079b2 <_free_r+0x22>
 80079f0:	6818      	ldr	r0, [r3, #0]
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	6053      	str	r3, [r2, #4]
 80079f6:	4408      	add	r0, r1
 80079f8:	6010      	str	r0, [r2, #0]
 80079fa:	e7da      	b.n	80079b2 <_free_r+0x22>
 80079fc:	d902      	bls.n	8007a04 <_free_r+0x74>
 80079fe:	230c      	movs	r3, #12
 8007a00:	602b      	str	r3, [r5, #0]
 8007a02:	e7d6      	b.n	80079b2 <_free_r+0x22>
 8007a04:	6820      	ldr	r0, [r4, #0]
 8007a06:	1821      	adds	r1, r4, r0
 8007a08:	428b      	cmp	r3, r1
 8007a0a:	bf04      	itt	eq
 8007a0c:	6819      	ldreq	r1, [r3, #0]
 8007a0e:	685b      	ldreq	r3, [r3, #4]
 8007a10:	6063      	str	r3, [r4, #4]
 8007a12:	bf04      	itt	eq
 8007a14:	1809      	addeq	r1, r1, r0
 8007a16:	6021      	streq	r1, [r4, #0]
 8007a18:	6054      	str	r4, [r2, #4]
 8007a1a:	e7ca      	b.n	80079b2 <_free_r+0x22>
 8007a1c:	bd38      	pop	{r3, r4, r5, pc}
 8007a1e:	bf00      	nop
 8007a20:	200004b8 	.word	0x200004b8

08007a24 <malloc>:
 8007a24:	4b02      	ldr	r3, [pc, #8]	@ (8007a30 <malloc+0xc>)
 8007a26:	4601      	mov	r1, r0
 8007a28:	6818      	ldr	r0, [r3, #0]
 8007a2a:	f000 b825 	b.w	8007a78 <_malloc_r>
 8007a2e:	bf00      	nop
 8007a30:	20000028 	.word	0x20000028

08007a34 <sbrk_aligned>:
 8007a34:	b570      	push	{r4, r5, r6, lr}
 8007a36:	4e0f      	ldr	r6, [pc, #60]	@ (8007a74 <sbrk_aligned+0x40>)
 8007a38:	460c      	mov	r4, r1
 8007a3a:	6831      	ldr	r1, [r6, #0]
 8007a3c:	4605      	mov	r5, r0
 8007a3e:	b911      	cbnz	r1, 8007a46 <sbrk_aligned+0x12>
 8007a40:	f001 fe0c 	bl	800965c <_sbrk_r>
 8007a44:	6030      	str	r0, [r6, #0]
 8007a46:	4621      	mov	r1, r4
 8007a48:	4628      	mov	r0, r5
 8007a4a:	f001 fe07 	bl	800965c <_sbrk_r>
 8007a4e:	1c43      	adds	r3, r0, #1
 8007a50:	d103      	bne.n	8007a5a <sbrk_aligned+0x26>
 8007a52:	f04f 34ff 	mov.w	r4, #4294967295
 8007a56:	4620      	mov	r0, r4
 8007a58:	bd70      	pop	{r4, r5, r6, pc}
 8007a5a:	1cc4      	adds	r4, r0, #3
 8007a5c:	f024 0403 	bic.w	r4, r4, #3
 8007a60:	42a0      	cmp	r0, r4
 8007a62:	d0f8      	beq.n	8007a56 <sbrk_aligned+0x22>
 8007a64:	1a21      	subs	r1, r4, r0
 8007a66:	4628      	mov	r0, r5
 8007a68:	f001 fdf8 	bl	800965c <_sbrk_r>
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	d1f2      	bne.n	8007a56 <sbrk_aligned+0x22>
 8007a70:	e7ef      	b.n	8007a52 <sbrk_aligned+0x1e>
 8007a72:	bf00      	nop
 8007a74:	200004b4 	.word	0x200004b4

08007a78 <_malloc_r>:
 8007a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a7c:	1ccd      	adds	r5, r1, #3
 8007a7e:	f025 0503 	bic.w	r5, r5, #3
 8007a82:	3508      	adds	r5, #8
 8007a84:	2d0c      	cmp	r5, #12
 8007a86:	bf38      	it	cc
 8007a88:	250c      	movcc	r5, #12
 8007a8a:	2d00      	cmp	r5, #0
 8007a8c:	4606      	mov	r6, r0
 8007a8e:	db01      	blt.n	8007a94 <_malloc_r+0x1c>
 8007a90:	42a9      	cmp	r1, r5
 8007a92:	d904      	bls.n	8007a9e <_malloc_r+0x26>
 8007a94:	230c      	movs	r3, #12
 8007a96:	6033      	str	r3, [r6, #0]
 8007a98:	2000      	movs	r0, #0
 8007a9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b74 <_malloc_r+0xfc>
 8007aa2:	f000 f869 	bl	8007b78 <__malloc_lock>
 8007aa6:	f8d8 3000 	ldr.w	r3, [r8]
 8007aaa:	461c      	mov	r4, r3
 8007aac:	bb44      	cbnz	r4, 8007b00 <_malloc_r+0x88>
 8007aae:	4629      	mov	r1, r5
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	f7ff ffbf 	bl	8007a34 <sbrk_aligned>
 8007ab6:	1c43      	adds	r3, r0, #1
 8007ab8:	4604      	mov	r4, r0
 8007aba:	d158      	bne.n	8007b6e <_malloc_r+0xf6>
 8007abc:	f8d8 4000 	ldr.w	r4, [r8]
 8007ac0:	4627      	mov	r7, r4
 8007ac2:	2f00      	cmp	r7, #0
 8007ac4:	d143      	bne.n	8007b4e <_malloc_r+0xd6>
 8007ac6:	2c00      	cmp	r4, #0
 8007ac8:	d04b      	beq.n	8007b62 <_malloc_r+0xea>
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	4639      	mov	r1, r7
 8007ace:	4630      	mov	r0, r6
 8007ad0:	eb04 0903 	add.w	r9, r4, r3
 8007ad4:	f001 fdc2 	bl	800965c <_sbrk_r>
 8007ad8:	4581      	cmp	r9, r0
 8007ada:	d142      	bne.n	8007b62 <_malloc_r+0xea>
 8007adc:	6821      	ldr	r1, [r4, #0]
 8007ade:	1a6d      	subs	r5, r5, r1
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	4630      	mov	r0, r6
 8007ae4:	f7ff ffa6 	bl	8007a34 <sbrk_aligned>
 8007ae8:	3001      	adds	r0, #1
 8007aea:	d03a      	beq.n	8007b62 <_malloc_r+0xea>
 8007aec:	6823      	ldr	r3, [r4, #0]
 8007aee:	442b      	add	r3, r5
 8007af0:	6023      	str	r3, [r4, #0]
 8007af2:	f8d8 3000 	ldr.w	r3, [r8]
 8007af6:	685a      	ldr	r2, [r3, #4]
 8007af8:	bb62      	cbnz	r2, 8007b54 <_malloc_r+0xdc>
 8007afa:	f8c8 7000 	str.w	r7, [r8]
 8007afe:	e00f      	b.n	8007b20 <_malloc_r+0xa8>
 8007b00:	6822      	ldr	r2, [r4, #0]
 8007b02:	1b52      	subs	r2, r2, r5
 8007b04:	d420      	bmi.n	8007b48 <_malloc_r+0xd0>
 8007b06:	2a0b      	cmp	r2, #11
 8007b08:	d917      	bls.n	8007b3a <_malloc_r+0xc2>
 8007b0a:	1961      	adds	r1, r4, r5
 8007b0c:	42a3      	cmp	r3, r4
 8007b0e:	6025      	str	r5, [r4, #0]
 8007b10:	bf18      	it	ne
 8007b12:	6059      	strne	r1, [r3, #4]
 8007b14:	6863      	ldr	r3, [r4, #4]
 8007b16:	bf08      	it	eq
 8007b18:	f8c8 1000 	streq.w	r1, [r8]
 8007b1c:	5162      	str	r2, [r4, r5]
 8007b1e:	604b      	str	r3, [r1, #4]
 8007b20:	4630      	mov	r0, r6
 8007b22:	f000 f82f 	bl	8007b84 <__malloc_unlock>
 8007b26:	f104 000b 	add.w	r0, r4, #11
 8007b2a:	1d23      	adds	r3, r4, #4
 8007b2c:	f020 0007 	bic.w	r0, r0, #7
 8007b30:	1ac2      	subs	r2, r0, r3
 8007b32:	bf1c      	itt	ne
 8007b34:	1a1b      	subne	r3, r3, r0
 8007b36:	50a3      	strne	r3, [r4, r2]
 8007b38:	e7af      	b.n	8007a9a <_malloc_r+0x22>
 8007b3a:	6862      	ldr	r2, [r4, #4]
 8007b3c:	42a3      	cmp	r3, r4
 8007b3e:	bf0c      	ite	eq
 8007b40:	f8c8 2000 	streq.w	r2, [r8]
 8007b44:	605a      	strne	r2, [r3, #4]
 8007b46:	e7eb      	b.n	8007b20 <_malloc_r+0xa8>
 8007b48:	4623      	mov	r3, r4
 8007b4a:	6864      	ldr	r4, [r4, #4]
 8007b4c:	e7ae      	b.n	8007aac <_malloc_r+0x34>
 8007b4e:	463c      	mov	r4, r7
 8007b50:	687f      	ldr	r7, [r7, #4]
 8007b52:	e7b6      	b.n	8007ac2 <_malloc_r+0x4a>
 8007b54:	461a      	mov	r2, r3
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	42a3      	cmp	r3, r4
 8007b5a:	d1fb      	bne.n	8007b54 <_malloc_r+0xdc>
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	6053      	str	r3, [r2, #4]
 8007b60:	e7de      	b.n	8007b20 <_malloc_r+0xa8>
 8007b62:	230c      	movs	r3, #12
 8007b64:	6033      	str	r3, [r6, #0]
 8007b66:	4630      	mov	r0, r6
 8007b68:	f000 f80c 	bl	8007b84 <__malloc_unlock>
 8007b6c:	e794      	b.n	8007a98 <_malloc_r+0x20>
 8007b6e:	6005      	str	r5, [r0, #0]
 8007b70:	e7d6      	b.n	8007b20 <_malloc_r+0xa8>
 8007b72:	bf00      	nop
 8007b74:	200004b8 	.word	0x200004b8

08007b78 <__malloc_lock>:
 8007b78:	4801      	ldr	r0, [pc, #4]	@ (8007b80 <__malloc_lock+0x8>)
 8007b7a:	f7ff b8b4 	b.w	8006ce6 <__retarget_lock_acquire_recursive>
 8007b7e:	bf00      	nop
 8007b80:	200004b0 	.word	0x200004b0

08007b84 <__malloc_unlock>:
 8007b84:	4801      	ldr	r0, [pc, #4]	@ (8007b8c <__malloc_unlock+0x8>)
 8007b86:	f7ff b8af 	b.w	8006ce8 <__retarget_lock_release_recursive>
 8007b8a:	bf00      	nop
 8007b8c:	200004b0 	.word	0x200004b0

08007b90 <_Balloc>:
 8007b90:	b570      	push	{r4, r5, r6, lr}
 8007b92:	69c6      	ldr	r6, [r0, #28]
 8007b94:	4604      	mov	r4, r0
 8007b96:	460d      	mov	r5, r1
 8007b98:	b976      	cbnz	r6, 8007bb8 <_Balloc+0x28>
 8007b9a:	2010      	movs	r0, #16
 8007b9c:	f7ff ff42 	bl	8007a24 <malloc>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	61e0      	str	r0, [r4, #28]
 8007ba4:	b920      	cbnz	r0, 8007bb0 <_Balloc+0x20>
 8007ba6:	4b18      	ldr	r3, [pc, #96]	@ (8007c08 <_Balloc+0x78>)
 8007ba8:	4818      	ldr	r0, [pc, #96]	@ (8007c0c <_Balloc+0x7c>)
 8007baa:	216b      	movs	r1, #107	@ 0x6b
 8007bac:	f001 fd7c 	bl	80096a8 <__assert_func>
 8007bb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bb4:	6006      	str	r6, [r0, #0]
 8007bb6:	60c6      	str	r6, [r0, #12]
 8007bb8:	69e6      	ldr	r6, [r4, #28]
 8007bba:	68f3      	ldr	r3, [r6, #12]
 8007bbc:	b183      	cbz	r3, 8007be0 <_Balloc+0x50>
 8007bbe:	69e3      	ldr	r3, [r4, #28]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007bc6:	b9b8      	cbnz	r0, 8007bf8 <_Balloc+0x68>
 8007bc8:	2101      	movs	r1, #1
 8007bca:	fa01 f605 	lsl.w	r6, r1, r5
 8007bce:	1d72      	adds	r2, r6, #5
 8007bd0:	0092      	lsls	r2, r2, #2
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f001 fd86 	bl	80096e4 <_calloc_r>
 8007bd8:	b160      	cbz	r0, 8007bf4 <_Balloc+0x64>
 8007bda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007bde:	e00e      	b.n	8007bfe <_Balloc+0x6e>
 8007be0:	2221      	movs	r2, #33	@ 0x21
 8007be2:	2104      	movs	r1, #4
 8007be4:	4620      	mov	r0, r4
 8007be6:	f001 fd7d 	bl	80096e4 <_calloc_r>
 8007bea:	69e3      	ldr	r3, [r4, #28]
 8007bec:	60f0      	str	r0, [r6, #12]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1e4      	bne.n	8007bbe <_Balloc+0x2e>
 8007bf4:	2000      	movs	r0, #0
 8007bf6:	bd70      	pop	{r4, r5, r6, pc}
 8007bf8:	6802      	ldr	r2, [r0, #0]
 8007bfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bfe:	2300      	movs	r3, #0
 8007c00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c04:	e7f7      	b.n	8007bf6 <_Balloc+0x66>
 8007c06:	bf00      	nop
 8007c08:	0800a496 	.word	0x0800a496
 8007c0c:	0800a516 	.word	0x0800a516

08007c10 <_Bfree>:
 8007c10:	b570      	push	{r4, r5, r6, lr}
 8007c12:	69c6      	ldr	r6, [r0, #28]
 8007c14:	4605      	mov	r5, r0
 8007c16:	460c      	mov	r4, r1
 8007c18:	b976      	cbnz	r6, 8007c38 <_Bfree+0x28>
 8007c1a:	2010      	movs	r0, #16
 8007c1c:	f7ff ff02 	bl	8007a24 <malloc>
 8007c20:	4602      	mov	r2, r0
 8007c22:	61e8      	str	r0, [r5, #28]
 8007c24:	b920      	cbnz	r0, 8007c30 <_Bfree+0x20>
 8007c26:	4b09      	ldr	r3, [pc, #36]	@ (8007c4c <_Bfree+0x3c>)
 8007c28:	4809      	ldr	r0, [pc, #36]	@ (8007c50 <_Bfree+0x40>)
 8007c2a:	218f      	movs	r1, #143	@ 0x8f
 8007c2c:	f001 fd3c 	bl	80096a8 <__assert_func>
 8007c30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c34:	6006      	str	r6, [r0, #0]
 8007c36:	60c6      	str	r6, [r0, #12]
 8007c38:	b13c      	cbz	r4, 8007c4a <_Bfree+0x3a>
 8007c3a:	69eb      	ldr	r3, [r5, #28]
 8007c3c:	6862      	ldr	r2, [r4, #4]
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c44:	6021      	str	r1, [r4, #0]
 8007c46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c4a:	bd70      	pop	{r4, r5, r6, pc}
 8007c4c:	0800a496 	.word	0x0800a496
 8007c50:	0800a516 	.word	0x0800a516

08007c54 <__multadd>:
 8007c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c58:	690d      	ldr	r5, [r1, #16]
 8007c5a:	4607      	mov	r7, r0
 8007c5c:	460c      	mov	r4, r1
 8007c5e:	461e      	mov	r6, r3
 8007c60:	f101 0c14 	add.w	ip, r1, #20
 8007c64:	2000      	movs	r0, #0
 8007c66:	f8dc 3000 	ldr.w	r3, [ip]
 8007c6a:	b299      	uxth	r1, r3
 8007c6c:	fb02 6101 	mla	r1, r2, r1, r6
 8007c70:	0c1e      	lsrs	r6, r3, #16
 8007c72:	0c0b      	lsrs	r3, r1, #16
 8007c74:	fb02 3306 	mla	r3, r2, r6, r3
 8007c78:	b289      	uxth	r1, r1
 8007c7a:	3001      	adds	r0, #1
 8007c7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c80:	4285      	cmp	r5, r0
 8007c82:	f84c 1b04 	str.w	r1, [ip], #4
 8007c86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c8a:	dcec      	bgt.n	8007c66 <__multadd+0x12>
 8007c8c:	b30e      	cbz	r6, 8007cd2 <__multadd+0x7e>
 8007c8e:	68a3      	ldr	r3, [r4, #8]
 8007c90:	42ab      	cmp	r3, r5
 8007c92:	dc19      	bgt.n	8007cc8 <__multadd+0x74>
 8007c94:	6861      	ldr	r1, [r4, #4]
 8007c96:	4638      	mov	r0, r7
 8007c98:	3101      	adds	r1, #1
 8007c9a:	f7ff ff79 	bl	8007b90 <_Balloc>
 8007c9e:	4680      	mov	r8, r0
 8007ca0:	b928      	cbnz	r0, 8007cae <__multadd+0x5a>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8007cd8 <__multadd+0x84>)
 8007ca6:	480d      	ldr	r0, [pc, #52]	@ (8007cdc <__multadd+0x88>)
 8007ca8:	21ba      	movs	r1, #186	@ 0xba
 8007caa:	f001 fcfd 	bl	80096a8 <__assert_func>
 8007cae:	6922      	ldr	r2, [r4, #16]
 8007cb0:	3202      	adds	r2, #2
 8007cb2:	f104 010c 	add.w	r1, r4, #12
 8007cb6:	0092      	lsls	r2, r2, #2
 8007cb8:	300c      	adds	r0, #12
 8007cba:	f001 fcdf 	bl	800967c <memcpy>
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4638      	mov	r0, r7
 8007cc2:	f7ff ffa5 	bl	8007c10 <_Bfree>
 8007cc6:	4644      	mov	r4, r8
 8007cc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ccc:	3501      	adds	r5, #1
 8007cce:	615e      	str	r6, [r3, #20]
 8007cd0:	6125      	str	r5, [r4, #16]
 8007cd2:	4620      	mov	r0, r4
 8007cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cd8:	0800a505 	.word	0x0800a505
 8007cdc:	0800a516 	.word	0x0800a516

08007ce0 <__s2b>:
 8007ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ce4:	460c      	mov	r4, r1
 8007ce6:	4615      	mov	r5, r2
 8007ce8:	461f      	mov	r7, r3
 8007cea:	2209      	movs	r2, #9
 8007cec:	3308      	adds	r3, #8
 8007cee:	4606      	mov	r6, r0
 8007cf0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cf4:	2100      	movs	r1, #0
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	db09      	blt.n	8007d10 <__s2b+0x30>
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	f7ff ff47 	bl	8007b90 <_Balloc>
 8007d02:	b940      	cbnz	r0, 8007d16 <__s2b+0x36>
 8007d04:	4602      	mov	r2, r0
 8007d06:	4b19      	ldr	r3, [pc, #100]	@ (8007d6c <__s2b+0x8c>)
 8007d08:	4819      	ldr	r0, [pc, #100]	@ (8007d70 <__s2b+0x90>)
 8007d0a:	21d3      	movs	r1, #211	@ 0xd3
 8007d0c:	f001 fccc 	bl	80096a8 <__assert_func>
 8007d10:	0052      	lsls	r2, r2, #1
 8007d12:	3101      	adds	r1, #1
 8007d14:	e7f0      	b.n	8007cf8 <__s2b+0x18>
 8007d16:	9b08      	ldr	r3, [sp, #32]
 8007d18:	6143      	str	r3, [r0, #20]
 8007d1a:	2d09      	cmp	r5, #9
 8007d1c:	f04f 0301 	mov.w	r3, #1
 8007d20:	6103      	str	r3, [r0, #16]
 8007d22:	dd16      	ble.n	8007d52 <__s2b+0x72>
 8007d24:	f104 0909 	add.w	r9, r4, #9
 8007d28:	46c8      	mov	r8, r9
 8007d2a:	442c      	add	r4, r5
 8007d2c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007d30:	4601      	mov	r1, r0
 8007d32:	3b30      	subs	r3, #48	@ 0x30
 8007d34:	220a      	movs	r2, #10
 8007d36:	4630      	mov	r0, r6
 8007d38:	f7ff ff8c 	bl	8007c54 <__multadd>
 8007d3c:	45a0      	cmp	r8, r4
 8007d3e:	d1f5      	bne.n	8007d2c <__s2b+0x4c>
 8007d40:	f1a5 0408 	sub.w	r4, r5, #8
 8007d44:	444c      	add	r4, r9
 8007d46:	1b2d      	subs	r5, r5, r4
 8007d48:	1963      	adds	r3, r4, r5
 8007d4a:	42bb      	cmp	r3, r7
 8007d4c:	db04      	blt.n	8007d58 <__s2b+0x78>
 8007d4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d52:	340a      	adds	r4, #10
 8007d54:	2509      	movs	r5, #9
 8007d56:	e7f6      	b.n	8007d46 <__s2b+0x66>
 8007d58:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007d5c:	4601      	mov	r1, r0
 8007d5e:	3b30      	subs	r3, #48	@ 0x30
 8007d60:	220a      	movs	r2, #10
 8007d62:	4630      	mov	r0, r6
 8007d64:	f7ff ff76 	bl	8007c54 <__multadd>
 8007d68:	e7ee      	b.n	8007d48 <__s2b+0x68>
 8007d6a:	bf00      	nop
 8007d6c:	0800a505 	.word	0x0800a505
 8007d70:	0800a516 	.word	0x0800a516

08007d74 <__hi0bits>:
 8007d74:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007d78:	4603      	mov	r3, r0
 8007d7a:	bf36      	itet	cc
 8007d7c:	0403      	lslcc	r3, r0, #16
 8007d7e:	2000      	movcs	r0, #0
 8007d80:	2010      	movcc	r0, #16
 8007d82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d86:	bf3c      	itt	cc
 8007d88:	021b      	lslcc	r3, r3, #8
 8007d8a:	3008      	addcc	r0, #8
 8007d8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d90:	bf3c      	itt	cc
 8007d92:	011b      	lslcc	r3, r3, #4
 8007d94:	3004      	addcc	r0, #4
 8007d96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d9a:	bf3c      	itt	cc
 8007d9c:	009b      	lslcc	r3, r3, #2
 8007d9e:	3002      	addcc	r0, #2
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	db05      	blt.n	8007db0 <__hi0bits+0x3c>
 8007da4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007da8:	f100 0001 	add.w	r0, r0, #1
 8007dac:	bf08      	it	eq
 8007dae:	2020      	moveq	r0, #32
 8007db0:	4770      	bx	lr

08007db2 <__lo0bits>:
 8007db2:	6803      	ldr	r3, [r0, #0]
 8007db4:	4602      	mov	r2, r0
 8007db6:	f013 0007 	ands.w	r0, r3, #7
 8007dba:	d00b      	beq.n	8007dd4 <__lo0bits+0x22>
 8007dbc:	07d9      	lsls	r1, r3, #31
 8007dbe:	d421      	bmi.n	8007e04 <__lo0bits+0x52>
 8007dc0:	0798      	lsls	r0, r3, #30
 8007dc2:	bf49      	itett	mi
 8007dc4:	085b      	lsrmi	r3, r3, #1
 8007dc6:	089b      	lsrpl	r3, r3, #2
 8007dc8:	2001      	movmi	r0, #1
 8007dca:	6013      	strmi	r3, [r2, #0]
 8007dcc:	bf5c      	itt	pl
 8007dce:	6013      	strpl	r3, [r2, #0]
 8007dd0:	2002      	movpl	r0, #2
 8007dd2:	4770      	bx	lr
 8007dd4:	b299      	uxth	r1, r3
 8007dd6:	b909      	cbnz	r1, 8007ddc <__lo0bits+0x2a>
 8007dd8:	0c1b      	lsrs	r3, r3, #16
 8007dda:	2010      	movs	r0, #16
 8007ddc:	b2d9      	uxtb	r1, r3
 8007dde:	b909      	cbnz	r1, 8007de4 <__lo0bits+0x32>
 8007de0:	3008      	adds	r0, #8
 8007de2:	0a1b      	lsrs	r3, r3, #8
 8007de4:	0719      	lsls	r1, r3, #28
 8007de6:	bf04      	itt	eq
 8007de8:	091b      	lsreq	r3, r3, #4
 8007dea:	3004      	addeq	r0, #4
 8007dec:	0799      	lsls	r1, r3, #30
 8007dee:	bf04      	itt	eq
 8007df0:	089b      	lsreq	r3, r3, #2
 8007df2:	3002      	addeq	r0, #2
 8007df4:	07d9      	lsls	r1, r3, #31
 8007df6:	d403      	bmi.n	8007e00 <__lo0bits+0x4e>
 8007df8:	085b      	lsrs	r3, r3, #1
 8007dfa:	f100 0001 	add.w	r0, r0, #1
 8007dfe:	d003      	beq.n	8007e08 <__lo0bits+0x56>
 8007e00:	6013      	str	r3, [r2, #0]
 8007e02:	4770      	bx	lr
 8007e04:	2000      	movs	r0, #0
 8007e06:	4770      	bx	lr
 8007e08:	2020      	movs	r0, #32
 8007e0a:	4770      	bx	lr

08007e0c <__i2b>:
 8007e0c:	b510      	push	{r4, lr}
 8007e0e:	460c      	mov	r4, r1
 8007e10:	2101      	movs	r1, #1
 8007e12:	f7ff febd 	bl	8007b90 <_Balloc>
 8007e16:	4602      	mov	r2, r0
 8007e18:	b928      	cbnz	r0, 8007e26 <__i2b+0x1a>
 8007e1a:	4b05      	ldr	r3, [pc, #20]	@ (8007e30 <__i2b+0x24>)
 8007e1c:	4805      	ldr	r0, [pc, #20]	@ (8007e34 <__i2b+0x28>)
 8007e1e:	f240 1145 	movw	r1, #325	@ 0x145
 8007e22:	f001 fc41 	bl	80096a8 <__assert_func>
 8007e26:	2301      	movs	r3, #1
 8007e28:	6144      	str	r4, [r0, #20]
 8007e2a:	6103      	str	r3, [r0, #16]
 8007e2c:	bd10      	pop	{r4, pc}
 8007e2e:	bf00      	nop
 8007e30:	0800a505 	.word	0x0800a505
 8007e34:	0800a516 	.word	0x0800a516

08007e38 <__multiply>:
 8007e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3c:	4614      	mov	r4, r2
 8007e3e:	690a      	ldr	r2, [r1, #16]
 8007e40:	6923      	ldr	r3, [r4, #16]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	bfa8      	it	ge
 8007e46:	4623      	movge	r3, r4
 8007e48:	460f      	mov	r7, r1
 8007e4a:	bfa4      	itt	ge
 8007e4c:	460c      	movge	r4, r1
 8007e4e:	461f      	movge	r7, r3
 8007e50:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007e54:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007e58:	68a3      	ldr	r3, [r4, #8]
 8007e5a:	6861      	ldr	r1, [r4, #4]
 8007e5c:	eb0a 0609 	add.w	r6, sl, r9
 8007e60:	42b3      	cmp	r3, r6
 8007e62:	b085      	sub	sp, #20
 8007e64:	bfb8      	it	lt
 8007e66:	3101      	addlt	r1, #1
 8007e68:	f7ff fe92 	bl	8007b90 <_Balloc>
 8007e6c:	b930      	cbnz	r0, 8007e7c <__multiply+0x44>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	4b44      	ldr	r3, [pc, #272]	@ (8007f84 <__multiply+0x14c>)
 8007e72:	4845      	ldr	r0, [pc, #276]	@ (8007f88 <__multiply+0x150>)
 8007e74:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007e78:	f001 fc16 	bl	80096a8 <__assert_func>
 8007e7c:	f100 0514 	add.w	r5, r0, #20
 8007e80:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e84:	462b      	mov	r3, r5
 8007e86:	2200      	movs	r2, #0
 8007e88:	4543      	cmp	r3, r8
 8007e8a:	d321      	bcc.n	8007ed0 <__multiply+0x98>
 8007e8c:	f107 0114 	add.w	r1, r7, #20
 8007e90:	f104 0214 	add.w	r2, r4, #20
 8007e94:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007e98:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007e9c:	9302      	str	r3, [sp, #8]
 8007e9e:	1b13      	subs	r3, r2, r4
 8007ea0:	3b15      	subs	r3, #21
 8007ea2:	f023 0303 	bic.w	r3, r3, #3
 8007ea6:	3304      	adds	r3, #4
 8007ea8:	f104 0715 	add.w	r7, r4, #21
 8007eac:	42ba      	cmp	r2, r7
 8007eae:	bf38      	it	cc
 8007eb0:	2304      	movcc	r3, #4
 8007eb2:	9301      	str	r3, [sp, #4]
 8007eb4:	9b02      	ldr	r3, [sp, #8]
 8007eb6:	9103      	str	r1, [sp, #12]
 8007eb8:	428b      	cmp	r3, r1
 8007eba:	d80c      	bhi.n	8007ed6 <__multiply+0x9e>
 8007ebc:	2e00      	cmp	r6, #0
 8007ebe:	dd03      	ble.n	8007ec8 <__multiply+0x90>
 8007ec0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d05b      	beq.n	8007f80 <__multiply+0x148>
 8007ec8:	6106      	str	r6, [r0, #16]
 8007eca:	b005      	add	sp, #20
 8007ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed0:	f843 2b04 	str.w	r2, [r3], #4
 8007ed4:	e7d8      	b.n	8007e88 <__multiply+0x50>
 8007ed6:	f8b1 a000 	ldrh.w	sl, [r1]
 8007eda:	f1ba 0f00 	cmp.w	sl, #0
 8007ede:	d024      	beq.n	8007f2a <__multiply+0xf2>
 8007ee0:	f104 0e14 	add.w	lr, r4, #20
 8007ee4:	46a9      	mov	r9, r5
 8007ee6:	f04f 0c00 	mov.w	ip, #0
 8007eea:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007eee:	f8d9 3000 	ldr.w	r3, [r9]
 8007ef2:	fa1f fb87 	uxth.w	fp, r7
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	fb0a 330b 	mla	r3, sl, fp, r3
 8007efc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007f00:	f8d9 7000 	ldr.w	r7, [r9]
 8007f04:	4463      	add	r3, ip
 8007f06:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007f0a:	fb0a c70b 	mla	r7, sl, fp, ip
 8007f0e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007f18:	4572      	cmp	r2, lr
 8007f1a:	f849 3b04 	str.w	r3, [r9], #4
 8007f1e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007f22:	d8e2      	bhi.n	8007eea <__multiply+0xb2>
 8007f24:	9b01      	ldr	r3, [sp, #4]
 8007f26:	f845 c003 	str.w	ip, [r5, r3]
 8007f2a:	9b03      	ldr	r3, [sp, #12]
 8007f2c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007f30:	3104      	adds	r1, #4
 8007f32:	f1b9 0f00 	cmp.w	r9, #0
 8007f36:	d021      	beq.n	8007f7c <__multiply+0x144>
 8007f38:	682b      	ldr	r3, [r5, #0]
 8007f3a:	f104 0c14 	add.w	ip, r4, #20
 8007f3e:	46ae      	mov	lr, r5
 8007f40:	f04f 0a00 	mov.w	sl, #0
 8007f44:	f8bc b000 	ldrh.w	fp, [ip]
 8007f48:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007f4c:	fb09 770b 	mla	r7, r9, fp, r7
 8007f50:	4457      	add	r7, sl
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007f58:	f84e 3b04 	str.w	r3, [lr], #4
 8007f5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f64:	f8be 3000 	ldrh.w	r3, [lr]
 8007f68:	fb09 330a 	mla	r3, r9, sl, r3
 8007f6c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007f70:	4562      	cmp	r2, ip
 8007f72:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f76:	d8e5      	bhi.n	8007f44 <__multiply+0x10c>
 8007f78:	9f01      	ldr	r7, [sp, #4]
 8007f7a:	51eb      	str	r3, [r5, r7]
 8007f7c:	3504      	adds	r5, #4
 8007f7e:	e799      	b.n	8007eb4 <__multiply+0x7c>
 8007f80:	3e01      	subs	r6, #1
 8007f82:	e79b      	b.n	8007ebc <__multiply+0x84>
 8007f84:	0800a505 	.word	0x0800a505
 8007f88:	0800a516 	.word	0x0800a516

08007f8c <__pow5mult>:
 8007f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f90:	4615      	mov	r5, r2
 8007f92:	f012 0203 	ands.w	r2, r2, #3
 8007f96:	4607      	mov	r7, r0
 8007f98:	460e      	mov	r6, r1
 8007f9a:	d007      	beq.n	8007fac <__pow5mult+0x20>
 8007f9c:	4c25      	ldr	r4, [pc, #148]	@ (8008034 <__pow5mult+0xa8>)
 8007f9e:	3a01      	subs	r2, #1
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007fa6:	f7ff fe55 	bl	8007c54 <__multadd>
 8007faa:	4606      	mov	r6, r0
 8007fac:	10ad      	asrs	r5, r5, #2
 8007fae:	d03d      	beq.n	800802c <__pow5mult+0xa0>
 8007fb0:	69fc      	ldr	r4, [r7, #28]
 8007fb2:	b97c      	cbnz	r4, 8007fd4 <__pow5mult+0x48>
 8007fb4:	2010      	movs	r0, #16
 8007fb6:	f7ff fd35 	bl	8007a24 <malloc>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	61f8      	str	r0, [r7, #28]
 8007fbe:	b928      	cbnz	r0, 8007fcc <__pow5mult+0x40>
 8007fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8008038 <__pow5mult+0xac>)
 8007fc2:	481e      	ldr	r0, [pc, #120]	@ (800803c <__pow5mult+0xb0>)
 8007fc4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007fc8:	f001 fb6e 	bl	80096a8 <__assert_func>
 8007fcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007fd0:	6004      	str	r4, [r0, #0]
 8007fd2:	60c4      	str	r4, [r0, #12]
 8007fd4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007fd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007fdc:	b94c      	cbnz	r4, 8007ff2 <__pow5mult+0x66>
 8007fde:	f240 2171 	movw	r1, #625	@ 0x271
 8007fe2:	4638      	mov	r0, r7
 8007fe4:	f7ff ff12 	bl	8007e0c <__i2b>
 8007fe8:	2300      	movs	r3, #0
 8007fea:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fee:	4604      	mov	r4, r0
 8007ff0:	6003      	str	r3, [r0, #0]
 8007ff2:	f04f 0900 	mov.w	r9, #0
 8007ff6:	07eb      	lsls	r3, r5, #31
 8007ff8:	d50a      	bpl.n	8008010 <__pow5mult+0x84>
 8007ffa:	4631      	mov	r1, r6
 8007ffc:	4622      	mov	r2, r4
 8007ffe:	4638      	mov	r0, r7
 8008000:	f7ff ff1a 	bl	8007e38 <__multiply>
 8008004:	4631      	mov	r1, r6
 8008006:	4680      	mov	r8, r0
 8008008:	4638      	mov	r0, r7
 800800a:	f7ff fe01 	bl	8007c10 <_Bfree>
 800800e:	4646      	mov	r6, r8
 8008010:	106d      	asrs	r5, r5, #1
 8008012:	d00b      	beq.n	800802c <__pow5mult+0xa0>
 8008014:	6820      	ldr	r0, [r4, #0]
 8008016:	b938      	cbnz	r0, 8008028 <__pow5mult+0x9c>
 8008018:	4622      	mov	r2, r4
 800801a:	4621      	mov	r1, r4
 800801c:	4638      	mov	r0, r7
 800801e:	f7ff ff0b 	bl	8007e38 <__multiply>
 8008022:	6020      	str	r0, [r4, #0]
 8008024:	f8c0 9000 	str.w	r9, [r0]
 8008028:	4604      	mov	r4, r0
 800802a:	e7e4      	b.n	8007ff6 <__pow5mult+0x6a>
 800802c:	4630      	mov	r0, r6
 800802e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008032:	bf00      	nop
 8008034:	0800a570 	.word	0x0800a570
 8008038:	0800a496 	.word	0x0800a496
 800803c:	0800a516 	.word	0x0800a516

08008040 <__lshift>:
 8008040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008044:	460c      	mov	r4, r1
 8008046:	6849      	ldr	r1, [r1, #4]
 8008048:	6923      	ldr	r3, [r4, #16]
 800804a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800804e:	68a3      	ldr	r3, [r4, #8]
 8008050:	4607      	mov	r7, r0
 8008052:	4691      	mov	r9, r2
 8008054:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008058:	f108 0601 	add.w	r6, r8, #1
 800805c:	42b3      	cmp	r3, r6
 800805e:	db0b      	blt.n	8008078 <__lshift+0x38>
 8008060:	4638      	mov	r0, r7
 8008062:	f7ff fd95 	bl	8007b90 <_Balloc>
 8008066:	4605      	mov	r5, r0
 8008068:	b948      	cbnz	r0, 800807e <__lshift+0x3e>
 800806a:	4602      	mov	r2, r0
 800806c:	4b28      	ldr	r3, [pc, #160]	@ (8008110 <__lshift+0xd0>)
 800806e:	4829      	ldr	r0, [pc, #164]	@ (8008114 <__lshift+0xd4>)
 8008070:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008074:	f001 fb18 	bl	80096a8 <__assert_func>
 8008078:	3101      	adds	r1, #1
 800807a:	005b      	lsls	r3, r3, #1
 800807c:	e7ee      	b.n	800805c <__lshift+0x1c>
 800807e:	2300      	movs	r3, #0
 8008080:	f100 0114 	add.w	r1, r0, #20
 8008084:	f100 0210 	add.w	r2, r0, #16
 8008088:	4618      	mov	r0, r3
 800808a:	4553      	cmp	r3, sl
 800808c:	db33      	blt.n	80080f6 <__lshift+0xb6>
 800808e:	6920      	ldr	r0, [r4, #16]
 8008090:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008094:	f104 0314 	add.w	r3, r4, #20
 8008098:	f019 091f 	ands.w	r9, r9, #31
 800809c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80080a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80080a4:	d02b      	beq.n	80080fe <__lshift+0xbe>
 80080a6:	f1c9 0e20 	rsb	lr, r9, #32
 80080aa:	468a      	mov	sl, r1
 80080ac:	2200      	movs	r2, #0
 80080ae:	6818      	ldr	r0, [r3, #0]
 80080b0:	fa00 f009 	lsl.w	r0, r0, r9
 80080b4:	4310      	orrs	r0, r2
 80080b6:	f84a 0b04 	str.w	r0, [sl], #4
 80080ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80080be:	459c      	cmp	ip, r3
 80080c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80080c4:	d8f3      	bhi.n	80080ae <__lshift+0x6e>
 80080c6:	ebac 0304 	sub.w	r3, ip, r4
 80080ca:	3b15      	subs	r3, #21
 80080cc:	f023 0303 	bic.w	r3, r3, #3
 80080d0:	3304      	adds	r3, #4
 80080d2:	f104 0015 	add.w	r0, r4, #21
 80080d6:	4584      	cmp	ip, r0
 80080d8:	bf38      	it	cc
 80080da:	2304      	movcc	r3, #4
 80080dc:	50ca      	str	r2, [r1, r3]
 80080de:	b10a      	cbz	r2, 80080e4 <__lshift+0xa4>
 80080e0:	f108 0602 	add.w	r6, r8, #2
 80080e4:	3e01      	subs	r6, #1
 80080e6:	4638      	mov	r0, r7
 80080e8:	612e      	str	r6, [r5, #16]
 80080ea:	4621      	mov	r1, r4
 80080ec:	f7ff fd90 	bl	8007c10 <_Bfree>
 80080f0:	4628      	mov	r0, r5
 80080f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80080fa:	3301      	adds	r3, #1
 80080fc:	e7c5      	b.n	800808a <__lshift+0x4a>
 80080fe:	3904      	subs	r1, #4
 8008100:	f853 2b04 	ldr.w	r2, [r3], #4
 8008104:	f841 2f04 	str.w	r2, [r1, #4]!
 8008108:	459c      	cmp	ip, r3
 800810a:	d8f9      	bhi.n	8008100 <__lshift+0xc0>
 800810c:	e7ea      	b.n	80080e4 <__lshift+0xa4>
 800810e:	bf00      	nop
 8008110:	0800a505 	.word	0x0800a505
 8008114:	0800a516 	.word	0x0800a516

08008118 <__mcmp>:
 8008118:	690a      	ldr	r2, [r1, #16]
 800811a:	4603      	mov	r3, r0
 800811c:	6900      	ldr	r0, [r0, #16]
 800811e:	1a80      	subs	r0, r0, r2
 8008120:	b530      	push	{r4, r5, lr}
 8008122:	d10e      	bne.n	8008142 <__mcmp+0x2a>
 8008124:	3314      	adds	r3, #20
 8008126:	3114      	adds	r1, #20
 8008128:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800812c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008130:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008134:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008138:	4295      	cmp	r5, r2
 800813a:	d003      	beq.n	8008144 <__mcmp+0x2c>
 800813c:	d205      	bcs.n	800814a <__mcmp+0x32>
 800813e:	f04f 30ff 	mov.w	r0, #4294967295
 8008142:	bd30      	pop	{r4, r5, pc}
 8008144:	42a3      	cmp	r3, r4
 8008146:	d3f3      	bcc.n	8008130 <__mcmp+0x18>
 8008148:	e7fb      	b.n	8008142 <__mcmp+0x2a>
 800814a:	2001      	movs	r0, #1
 800814c:	e7f9      	b.n	8008142 <__mcmp+0x2a>
	...

08008150 <__mdiff>:
 8008150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008154:	4689      	mov	r9, r1
 8008156:	4606      	mov	r6, r0
 8008158:	4611      	mov	r1, r2
 800815a:	4648      	mov	r0, r9
 800815c:	4614      	mov	r4, r2
 800815e:	f7ff ffdb 	bl	8008118 <__mcmp>
 8008162:	1e05      	subs	r5, r0, #0
 8008164:	d112      	bne.n	800818c <__mdiff+0x3c>
 8008166:	4629      	mov	r1, r5
 8008168:	4630      	mov	r0, r6
 800816a:	f7ff fd11 	bl	8007b90 <_Balloc>
 800816e:	4602      	mov	r2, r0
 8008170:	b928      	cbnz	r0, 800817e <__mdiff+0x2e>
 8008172:	4b3f      	ldr	r3, [pc, #252]	@ (8008270 <__mdiff+0x120>)
 8008174:	f240 2137 	movw	r1, #567	@ 0x237
 8008178:	483e      	ldr	r0, [pc, #248]	@ (8008274 <__mdiff+0x124>)
 800817a:	f001 fa95 	bl	80096a8 <__assert_func>
 800817e:	2301      	movs	r3, #1
 8008180:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008184:	4610      	mov	r0, r2
 8008186:	b003      	add	sp, #12
 8008188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800818c:	bfbc      	itt	lt
 800818e:	464b      	movlt	r3, r9
 8008190:	46a1      	movlt	r9, r4
 8008192:	4630      	mov	r0, r6
 8008194:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008198:	bfba      	itte	lt
 800819a:	461c      	movlt	r4, r3
 800819c:	2501      	movlt	r5, #1
 800819e:	2500      	movge	r5, #0
 80081a0:	f7ff fcf6 	bl	8007b90 <_Balloc>
 80081a4:	4602      	mov	r2, r0
 80081a6:	b918      	cbnz	r0, 80081b0 <__mdiff+0x60>
 80081a8:	4b31      	ldr	r3, [pc, #196]	@ (8008270 <__mdiff+0x120>)
 80081aa:	f240 2145 	movw	r1, #581	@ 0x245
 80081ae:	e7e3      	b.n	8008178 <__mdiff+0x28>
 80081b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80081b4:	6926      	ldr	r6, [r4, #16]
 80081b6:	60c5      	str	r5, [r0, #12]
 80081b8:	f109 0310 	add.w	r3, r9, #16
 80081bc:	f109 0514 	add.w	r5, r9, #20
 80081c0:	f104 0e14 	add.w	lr, r4, #20
 80081c4:	f100 0b14 	add.w	fp, r0, #20
 80081c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80081cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80081d0:	9301      	str	r3, [sp, #4]
 80081d2:	46d9      	mov	r9, fp
 80081d4:	f04f 0c00 	mov.w	ip, #0
 80081d8:	9b01      	ldr	r3, [sp, #4]
 80081da:	f85e 0b04 	ldr.w	r0, [lr], #4
 80081de:	f853 af04 	ldr.w	sl, [r3, #4]!
 80081e2:	9301      	str	r3, [sp, #4]
 80081e4:	fa1f f38a 	uxth.w	r3, sl
 80081e8:	4619      	mov	r1, r3
 80081ea:	b283      	uxth	r3, r0
 80081ec:	1acb      	subs	r3, r1, r3
 80081ee:	0c00      	lsrs	r0, r0, #16
 80081f0:	4463      	add	r3, ip
 80081f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80081f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008200:	4576      	cmp	r6, lr
 8008202:	f849 3b04 	str.w	r3, [r9], #4
 8008206:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800820a:	d8e5      	bhi.n	80081d8 <__mdiff+0x88>
 800820c:	1b33      	subs	r3, r6, r4
 800820e:	3b15      	subs	r3, #21
 8008210:	f023 0303 	bic.w	r3, r3, #3
 8008214:	3415      	adds	r4, #21
 8008216:	3304      	adds	r3, #4
 8008218:	42a6      	cmp	r6, r4
 800821a:	bf38      	it	cc
 800821c:	2304      	movcc	r3, #4
 800821e:	441d      	add	r5, r3
 8008220:	445b      	add	r3, fp
 8008222:	461e      	mov	r6, r3
 8008224:	462c      	mov	r4, r5
 8008226:	4544      	cmp	r4, r8
 8008228:	d30e      	bcc.n	8008248 <__mdiff+0xf8>
 800822a:	f108 0103 	add.w	r1, r8, #3
 800822e:	1b49      	subs	r1, r1, r5
 8008230:	f021 0103 	bic.w	r1, r1, #3
 8008234:	3d03      	subs	r5, #3
 8008236:	45a8      	cmp	r8, r5
 8008238:	bf38      	it	cc
 800823a:	2100      	movcc	r1, #0
 800823c:	440b      	add	r3, r1
 800823e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008242:	b191      	cbz	r1, 800826a <__mdiff+0x11a>
 8008244:	6117      	str	r7, [r2, #16]
 8008246:	e79d      	b.n	8008184 <__mdiff+0x34>
 8008248:	f854 1b04 	ldr.w	r1, [r4], #4
 800824c:	46e6      	mov	lr, ip
 800824e:	0c08      	lsrs	r0, r1, #16
 8008250:	fa1c fc81 	uxtah	ip, ip, r1
 8008254:	4471      	add	r1, lr
 8008256:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800825a:	b289      	uxth	r1, r1
 800825c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008260:	f846 1b04 	str.w	r1, [r6], #4
 8008264:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008268:	e7dd      	b.n	8008226 <__mdiff+0xd6>
 800826a:	3f01      	subs	r7, #1
 800826c:	e7e7      	b.n	800823e <__mdiff+0xee>
 800826e:	bf00      	nop
 8008270:	0800a505 	.word	0x0800a505
 8008274:	0800a516 	.word	0x0800a516

08008278 <__ulp>:
 8008278:	b082      	sub	sp, #8
 800827a:	ed8d 0b00 	vstr	d0, [sp]
 800827e:	9a01      	ldr	r2, [sp, #4]
 8008280:	4b0f      	ldr	r3, [pc, #60]	@ (80082c0 <__ulp+0x48>)
 8008282:	4013      	ands	r3, r2
 8008284:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008288:	2b00      	cmp	r3, #0
 800828a:	dc08      	bgt.n	800829e <__ulp+0x26>
 800828c:	425b      	negs	r3, r3
 800828e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008292:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008296:	da04      	bge.n	80082a2 <__ulp+0x2a>
 8008298:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800829c:	4113      	asrs	r3, r2
 800829e:	2200      	movs	r2, #0
 80082a0:	e008      	b.n	80082b4 <__ulp+0x3c>
 80082a2:	f1a2 0314 	sub.w	r3, r2, #20
 80082a6:	2b1e      	cmp	r3, #30
 80082a8:	bfda      	itte	le
 80082aa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80082ae:	40da      	lsrle	r2, r3
 80082b0:	2201      	movgt	r2, #1
 80082b2:	2300      	movs	r3, #0
 80082b4:	4619      	mov	r1, r3
 80082b6:	4610      	mov	r0, r2
 80082b8:	ec41 0b10 	vmov	d0, r0, r1
 80082bc:	b002      	add	sp, #8
 80082be:	4770      	bx	lr
 80082c0:	7ff00000 	.word	0x7ff00000

080082c4 <__b2d>:
 80082c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082c8:	6906      	ldr	r6, [r0, #16]
 80082ca:	f100 0814 	add.w	r8, r0, #20
 80082ce:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80082d2:	1f37      	subs	r7, r6, #4
 80082d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80082d8:	4610      	mov	r0, r2
 80082da:	f7ff fd4b 	bl	8007d74 <__hi0bits>
 80082de:	f1c0 0320 	rsb	r3, r0, #32
 80082e2:	280a      	cmp	r0, #10
 80082e4:	600b      	str	r3, [r1, #0]
 80082e6:	491b      	ldr	r1, [pc, #108]	@ (8008354 <__b2d+0x90>)
 80082e8:	dc15      	bgt.n	8008316 <__b2d+0x52>
 80082ea:	f1c0 0c0b 	rsb	ip, r0, #11
 80082ee:	fa22 f30c 	lsr.w	r3, r2, ip
 80082f2:	45b8      	cmp	r8, r7
 80082f4:	ea43 0501 	orr.w	r5, r3, r1
 80082f8:	bf34      	ite	cc
 80082fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80082fe:	2300      	movcs	r3, #0
 8008300:	3015      	adds	r0, #21
 8008302:	fa02 f000 	lsl.w	r0, r2, r0
 8008306:	fa23 f30c 	lsr.w	r3, r3, ip
 800830a:	4303      	orrs	r3, r0
 800830c:	461c      	mov	r4, r3
 800830e:	ec45 4b10 	vmov	d0, r4, r5
 8008312:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008316:	45b8      	cmp	r8, r7
 8008318:	bf3a      	itte	cc
 800831a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800831e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008322:	2300      	movcs	r3, #0
 8008324:	380b      	subs	r0, #11
 8008326:	d012      	beq.n	800834e <__b2d+0x8a>
 8008328:	f1c0 0120 	rsb	r1, r0, #32
 800832c:	fa23 f401 	lsr.w	r4, r3, r1
 8008330:	4082      	lsls	r2, r0
 8008332:	4322      	orrs	r2, r4
 8008334:	4547      	cmp	r7, r8
 8008336:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800833a:	bf8c      	ite	hi
 800833c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008340:	2200      	movls	r2, #0
 8008342:	4083      	lsls	r3, r0
 8008344:	40ca      	lsrs	r2, r1
 8008346:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800834a:	4313      	orrs	r3, r2
 800834c:	e7de      	b.n	800830c <__b2d+0x48>
 800834e:	ea42 0501 	orr.w	r5, r2, r1
 8008352:	e7db      	b.n	800830c <__b2d+0x48>
 8008354:	3ff00000 	.word	0x3ff00000

08008358 <__d2b>:
 8008358:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800835c:	460f      	mov	r7, r1
 800835e:	2101      	movs	r1, #1
 8008360:	ec59 8b10 	vmov	r8, r9, d0
 8008364:	4616      	mov	r6, r2
 8008366:	f7ff fc13 	bl	8007b90 <_Balloc>
 800836a:	4604      	mov	r4, r0
 800836c:	b930      	cbnz	r0, 800837c <__d2b+0x24>
 800836e:	4602      	mov	r2, r0
 8008370:	4b23      	ldr	r3, [pc, #140]	@ (8008400 <__d2b+0xa8>)
 8008372:	4824      	ldr	r0, [pc, #144]	@ (8008404 <__d2b+0xac>)
 8008374:	f240 310f 	movw	r1, #783	@ 0x30f
 8008378:	f001 f996 	bl	80096a8 <__assert_func>
 800837c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008380:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008384:	b10d      	cbz	r5, 800838a <__d2b+0x32>
 8008386:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800838a:	9301      	str	r3, [sp, #4]
 800838c:	f1b8 0300 	subs.w	r3, r8, #0
 8008390:	d023      	beq.n	80083da <__d2b+0x82>
 8008392:	4668      	mov	r0, sp
 8008394:	9300      	str	r3, [sp, #0]
 8008396:	f7ff fd0c 	bl	8007db2 <__lo0bits>
 800839a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800839e:	b1d0      	cbz	r0, 80083d6 <__d2b+0x7e>
 80083a0:	f1c0 0320 	rsb	r3, r0, #32
 80083a4:	fa02 f303 	lsl.w	r3, r2, r3
 80083a8:	430b      	orrs	r3, r1
 80083aa:	40c2      	lsrs	r2, r0
 80083ac:	6163      	str	r3, [r4, #20]
 80083ae:	9201      	str	r2, [sp, #4]
 80083b0:	9b01      	ldr	r3, [sp, #4]
 80083b2:	61a3      	str	r3, [r4, #24]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	bf0c      	ite	eq
 80083b8:	2201      	moveq	r2, #1
 80083ba:	2202      	movne	r2, #2
 80083bc:	6122      	str	r2, [r4, #16]
 80083be:	b1a5      	cbz	r5, 80083ea <__d2b+0x92>
 80083c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80083c4:	4405      	add	r5, r0
 80083c6:	603d      	str	r5, [r7, #0]
 80083c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80083cc:	6030      	str	r0, [r6, #0]
 80083ce:	4620      	mov	r0, r4
 80083d0:	b003      	add	sp, #12
 80083d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083d6:	6161      	str	r1, [r4, #20]
 80083d8:	e7ea      	b.n	80083b0 <__d2b+0x58>
 80083da:	a801      	add	r0, sp, #4
 80083dc:	f7ff fce9 	bl	8007db2 <__lo0bits>
 80083e0:	9b01      	ldr	r3, [sp, #4]
 80083e2:	6163      	str	r3, [r4, #20]
 80083e4:	3020      	adds	r0, #32
 80083e6:	2201      	movs	r2, #1
 80083e8:	e7e8      	b.n	80083bc <__d2b+0x64>
 80083ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80083f2:	6038      	str	r0, [r7, #0]
 80083f4:	6918      	ldr	r0, [r3, #16]
 80083f6:	f7ff fcbd 	bl	8007d74 <__hi0bits>
 80083fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083fe:	e7e5      	b.n	80083cc <__d2b+0x74>
 8008400:	0800a505 	.word	0x0800a505
 8008404:	0800a516 	.word	0x0800a516

08008408 <__ratio>:
 8008408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	b085      	sub	sp, #20
 800840e:	e9cd 1000 	strd	r1, r0, [sp]
 8008412:	a902      	add	r1, sp, #8
 8008414:	f7ff ff56 	bl	80082c4 <__b2d>
 8008418:	9800      	ldr	r0, [sp, #0]
 800841a:	a903      	add	r1, sp, #12
 800841c:	ec55 4b10 	vmov	r4, r5, d0
 8008420:	f7ff ff50 	bl	80082c4 <__b2d>
 8008424:	9b01      	ldr	r3, [sp, #4]
 8008426:	6919      	ldr	r1, [r3, #16]
 8008428:	9b00      	ldr	r3, [sp, #0]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	1ac9      	subs	r1, r1, r3
 800842e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008432:	1a9b      	subs	r3, r3, r2
 8008434:	ec5b ab10 	vmov	sl, fp, d0
 8008438:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800843c:	2b00      	cmp	r3, #0
 800843e:	bfce      	itee	gt
 8008440:	462a      	movgt	r2, r5
 8008442:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008446:	465a      	movle	r2, fp
 8008448:	462f      	mov	r7, r5
 800844a:	46d9      	mov	r9, fp
 800844c:	bfcc      	ite	gt
 800844e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008452:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008456:	464b      	mov	r3, r9
 8008458:	4652      	mov	r2, sl
 800845a:	4620      	mov	r0, r4
 800845c:	4639      	mov	r1, r7
 800845e:	f7f8 f9f5 	bl	800084c <__aeabi_ddiv>
 8008462:	ec41 0b10 	vmov	d0, r0, r1
 8008466:	b005      	add	sp, #20
 8008468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800846c <__copybits>:
 800846c:	3901      	subs	r1, #1
 800846e:	b570      	push	{r4, r5, r6, lr}
 8008470:	1149      	asrs	r1, r1, #5
 8008472:	6914      	ldr	r4, [r2, #16]
 8008474:	3101      	adds	r1, #1
 8008476:	f102 0314 	add.w	r3, r2, #20
 800847a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800847e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008482:	1f05      	subs	r5, r0, #4
 8008484:	42a3      	cmp	r3, r4
 8008486:	d30c      	bcc.n	80084a2 <__copybits+0x36>
 8008488:	1aa3      	subs	r3, r4, r2
 800848a:	3b11      	subs	r3, #17
 800848c:	f023 0303 	bic.w	r3, r3, #3
 8008490:	3211      	adds	r2, #17
 8008492:	42a2      	cmp	r2, r4
 8008494:	bf88      	it	hi
 8008496:	2300      	movhi	r3, #0
 8008498:	4418      	add	r0, r3
 800849a:	2300      	movs	r3, #0
 800849c:	4288      	cmp	r0, r1
 800849e:	d305      	bcc.n	80084ac <__copybits+0x40>
 80084a0:	bd70      	pop	{r4, r5, r6, pc}
 80084a2:	f853 6b04 	ldr.w	r6, [r3], #4
 80084a6:	f845 6f04 	str.w	r6, [r5, #4]!
 80084aa:	e7eb      	b.n	8008484 <__copybits+0x18>
 80084ac:	f840 3b04 	str.w	r3, [r0], #4
 80084b0:	e7f4      	b.n	800849c <__copybits+0x30>

080084b2 <__any_on>:
 80084b2:	f100 0214 	add.w	r2, r0, #20
 80084b6:	6900      	ldr	r0, [r0, #16]
 80084b8:	114b      	asrs	r3, r1, #5
 80084ba:	4298      	cmp	r0, r3
 80084bc:	b510      	push	{r4, lr}
 80084be:	db11      	blt.n	80084e4 <__any_on+0x32>
 80084c0:	dd0a      	ble.n	80084d8 <__any_on+0x26>
 80084c2:	f011 011f 	ands.w	r1, r1, #31
 80084c6:	d007      	beq.n	80084d8 <__any_on+0x26>
 80084c8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80084cc:	fa24 f001 	lsr.w	r0, r4, r1
 80084d0:	fa00 f101 	lsl.w	r1, r0, r1
 80084d4:	428c      	cmp	r4, r1
 80084d6:	d10b      	bne.n	80084f0 <__any_on+0x3e>
 80084d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80084dc:	4293      	cmp	r3, r2
 80084de:	d803      	bhi.n	80084e8 <__any_on+0x36>
 80084e0:	2000      	movs	r0, #0
 80084e2:	bd10      	pop	{r4, pc}
 80084e4:	4603      	mov	r3, r0
 80084e6:	e7f7      	b.n	80084d8 <__any_on+0x26>
 80084e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084ec:	2900      	cmp	r1, #0
 80084ee:	d0f5      	beq.n	80084dc <__any_on+0x2a>
 80084f0:	2001      	movs	r0, #1
 80084f2:	e7f6      	b.n	80084e2 <__any_on+0x30>

080084f4 <sulp>:
 80084f4:	b570      	push	{r4, r5, r6, lr}
 80084f6:	4604      	mov	r4, r0
 80084f8:	460d      	mov	r5, r1
 80084fa:	ec45 4b10 	vmov	d0, r4, r5
 80084fe:	4616      	mov	r6, r2
 8008500:	f7ff feba 	bl	8008278 <__ulp>
 8008504:	ec51 0b10 	vmov	r0, r1, d0
 8008508:	b17e      	cbz	r6, 800852a <sulp+0x36>
 800850a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800850e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008512:	2b00      	cmp	r3, #0
 8008514:	dd09      	ble.n	800852a <sulp+0x36>
 8008516:	051b      	lsls	r3, r3, #20
 8008518:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800851c:	2400      	movs	r4, #0
 800851e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008522:	4622      	mov	r2, r4
 8008524:	462b      	mov	r3, r5
 8008526:	f7f8 f867 	bl	80005f8 <__aeabi_dmul>
 800852a:	ec41 0b10 	vmov	d0, r0, r1
 800852e:	bd70      	pop	{r4, r5, r6, pc}

08008530 <_strtod_l>:
 8008530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008534:	b09f      	sub	sp, #124	@ 0x7c
 8008536:	460c      	mov	r4, r1
 8008538:	9217      	str	r2, [sp, #92]	@ 0x5c
 800853a:	2200      	movs	r2, #0
 800853c:	921a      	str	r2, [sp, #104]	@ 0x68
 800853e:	9005      	str	r0, [sp, #20]
 8008540:	f04f 0a00 	mov.w	sl, #0
 8008544:	f04f 0b00 	mov.w	fp, #0
 8008548:	460a      	mov	r2, r1
 800854a:	9219      	str	r2, [sp, #100]	@ 0x64
 800854c:	7811      	ldrb	r1, [r2, #0]
 800854e:	292b      	cmp	r1, #43	@ 0x2b
 8008550:	d04a      	beq.n	80085e8 <_strtod_l+0xb8>
 8008552:	d838      	bhi.n	80085c6 <_strtod_l+0x96>
 8008554:	290d      	cmp	r1, #13
 8008556:	d832      	bhi.n	80085be <_strtod_l+0x8e>
 8008558:	2908      	cmp	r1, #8
 800855a:	d832      	bhi.n	80085c2 <_strtod_l+0x92>
 800855c:	2900      	cmp	r1, #0
 800855e:	d03b      	beq.n	80085d8 <_strtod_l+0xa8>
 8008560:	2200      	movs	r2, #0
 8008562:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008564:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008566:	782a      	ldrb	r2, [r5, #0]
 8008568:	2a30      	cmp	r2, #48	@ 0x30
 800856a:	f040 80b3 	bne.w	80086d4 <_strtod_l+0x1a4>
 800856e:	786a      	ldrb	r2, [r5, #1]
 8008570:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008574:	2a58      	cmp	r2, #88	@ 0x58
 8008576:	d16e      	bne.n	8008656 <_strtod_l+0x126>
 8008578:	9302      	str	r3, [sp, #8]
 800857a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800857c:	9301      	str	r3, [sp, #4]
 800857e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	4a8e      	ldr	r2, [pc, #568]	@ (80087bc <_strtod_l+0x28c>)
 8008584:	9805      	ldr	r0, [sp, #20]
 8008586:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008588:	a919      	add	r1, sp, #100	@ 0x64
 800858a:	f001 f927 	bl	80097dc <__gethex>
 800858e:	f010 060f 	ands.w	r6, r0, #15
 8008592:	4604      	mov	r4, r0
 8008594:	d005      	beq.n	80085a2 <_strtod_l+0x72>
 8008596:	2e06      	cmp	r6, #6
 8008598:	d128      	bne.n	80085ec <_strtod_l+0xbc>
 800859a:	3501      	adds	r5, #1
 800859c:	2300      	movs	r3, #0
 800859e:	9519      	str	r5, [sp, #100]	@ 0x64
 80085a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f040 858e 	bne.w	80090c6 <_strtod_l+0xb96>
 80085aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085ac:	b1cb      	cbz	r3, 80085e2 <_strtod_l+0xb2>
 80085ae:	4652      	mov	r2, sl
 80085b0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80085b4:	ec43 2b10 	vmov	d0, r2, r3
 80085b8:	b01f      	add	sp, #124	@ 0x7c
 80085ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085be:	2920      	cmp	r1, #32
 80085c0:	d1ce      	bne.n	8008560 <_strtod_l+0x30>
 80085c2:	3201      	adds	r2, #1
 80085c4:	e7c1      	b.n	800854a <_strtod_l+0x1a>
 80085c6:	292d      	cmp	r1, #45	@ 0x2d
 80085c8:	d1ca      	bne.n	8008560 <_strtod_l+0x30>
 80085ca:	2101      	movs	r1, #1
 80085cc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80085ce:	1c51      	adds	r1, r2, #1
 80085d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80085d2:	7852      	ldrb	r2, [r2, #1]
 80085d4:	2a00      	cmp	r2, #0
 80085d6:	d1c5      	bne.n	8008564 <_strtod_l+0x34>
 80085d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80085da:	9419      	str	r4, [sp, #100]	@ 0x64
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f040 8570 	bne.w	80090c2 <_strtod_l+0xb92>
 80085e2:	4652      	mov	r2, sl
 80085e4:	465b      	mov	r3, fp
 80085e6:	e7e5      	b.n	80085b4 <_strtod_l+0x84>
 80085e8:	2100      	movs	r1, #0
 80085ea:	e7ef      	b.n	80085cc <_strtod_l+0x9c>
 80085ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80085ee:	b13a      	cbz	r2, 8008600 <_strtod_l+0xd0>
 80085f0:	2135      	movs	r1, #53	@ 0x35
 80085f2:	a81c      	add	r0, sp, #112	@ 0x70
 80085f4:	f7ff ff3a 	bl	800846c <__copybits>
 80085f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80085fa:	9805      	ldr	r0, [sp, #20]
 80085fc:	f7ff fb08 	bl	8007c10 <_Bfree>
 8008600:	3e01      	subs	r6, #1
 8008602:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008604:	2e04      	cmp	r6, #4
 8008606:	d806      	bhi.n	8008616 <_strtod_l+0xe6>
 8008608:	e8df f006 	tbb	[pc, r6]
 800860c:	201d0314 	.word	0x201d0314
 8008610:	14          	.byte	0x14
 8008611:	00          	.byte	0x00
 8008612:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008616:	05e1      	lsls	r1, r4, #23
 8008618:	bf48      	it	mi
 800861a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800861e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008622:	0d1b      	lsrs	r3, r3, #20
 8008624:	051b      	lsls	r3, r3, #20
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1bb      	bne.n	80085a2 <_strtod_l+0x72>
 800862a:	f7fe fb31 	bl	8006c90 <__errno>
 800862e:	2322      	movs	r3, #34	@ 0x22
 8008630:	6003      	str	r3, [r0, #0]
 8008632:	e7b6      	b.n	80085a2 <_strtod_l+0x72>
 8008634:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008638:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800863c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008640:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008644:	e7e7      	b.n	8008616 <_strtod_l+0xe6>
 8008646:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80087c4 <_strtod_l+0x294>
 800864a:	e7e4      	b.n	8008616 <_strtod_l+0xe6>
 800864c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008650:	f04f 3aff 	mov.w	sl, #4294967295
 8008654:	e7df      	b.n	8008616 <_strtod_l+0xe6>
 8008656:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008658:	1c5a      	adds	r2, r3, #1
 800865a:	9219      	str	r2, [sp, #100]	@ 0x64
 800865c:	785b      	ldrb	r3, [r3, #1]
 800865e:	2b30      	cmp	r3, #48	@ 0x30
 8008660:	d0f9      	beq.n	8008656 <_strtod_l+0x126>
 8008662:	2b00      	cmp	r3, #0
 8008664:	d09d      	beq.n	80085a2 <_strtod_l+0x72>
 8008666:	2301      	movs	r3, #1
 8008668:	9309      	str	r3, [sp, #36]	@ 0x24
 800866a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800866c:	930c      	str	r3, [sp, #48]	@ 0x30
 800866e:	2300      	movs	r3, #0
 8008670:	9308      	str	r3, [sp, #32]
 8008672:	930a      	str	r3, [sp, #40]	@ 0x28
 8008674:	461f      	mov	r7, r3
 8008676:	220a      	movs	r2, #10
 8008678:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800867a:	7805      	ldrb	r5, [r0, #0]
 800867c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008680:	b2d9      	uxtb	r1, r3
 8008682:	2909      	cmp	r1, #9
 8008684:	d928      	bls.n	80086d8 <_strtod_l+0x1a8>
 8008686:	494e      	ldr	r1, [pc, #312]	@ (80087c0 <_strtod_l+0x290>)
 8008688:	2201      	movs	r2, #1
 800868a:	f000 ffd5 	bl	8009638 <strncmp>
 800868e:	2800      	cmp	r0, #0
 8008690:	d032      	beq.n	80086f8 <_strtod_l+0x1c8>
 8008692:	2000      	movs	r0, #0
 8008694:	462a      	mov	r2, r5
 8008696:	4681      	mov	r9, r0
 8008698:	463d      	mov	r5, r7
 800869a:	4603      	mov	r3, r0
 800869c:	2a65      	cmp	r2, #101	@ 0x65
 800869e:	d001      	beq.n	80086a4 <_strtod_l+0x174>
 80086a0:	2a45      	cmp	r2, #69	@ 0x45
 80086a2:	d114      	bne.n	80086ce <_strtod_l+0x19e>
 80086a4:	b91d      	cbnz	r5, 80086ae <_strtod_l+0x17e>
 80086a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086a8:	4302      	orrs	r2, r0
 80086aa:	d095      	beq.n	80085d8 <_strtod_l+0xa8>
 80086ac:	2500      	movs	r5, #0
 80086ae:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80086b0:	1c62      	adds	r2, r4, #1
 80086b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80086b4:	7862      	ldrb	r2, [r4, #1]
 80086b6:	2a2b      	cmp	r2, #43	@ 0x2b
 80086b8:	d077      	beq.n	80087aa <_strtod_l+0x27a>
 80086ba:	2a2d      	cmp	r2, #45	@ 0x2d
 80086bc:	d07b      	beq.n	80087b6 <_strtod_l+0x286>
 80086be:	f04f 0c00 	mov.w	ip, #0
 80086c2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80086c6:	2909      	cmp	r1, #9
 80086c8:	f240 8082 	bls.w	80087d0 <_strtod_l+0x2a0>
 80086cc:	9419      	str	r4, [sp, #100]	@ 0x64
 80086ce:	f04f 0800 	mov.w	r8, #0
 80086d2:	e0a2      	b.n	800881a <_strtod_l+0x2ea>
 80086d4:	2300      	movs	r3, #0
 80086d6:	e7c7      	b.n	8008668 <_strtod_l+0x138>
 80086d8:	2f08      	cmp	r7, #8
 80086da:	bfd5      	itete	le
 80086dc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80086de:	9908      	ldrgt	r1, [sp, #32]
 80086e0:	fb02 3301 	mlale	r3, r2, r1, r3
 80086e4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80086e8:	f100 0001 	add.w	r0, r0, #1
 80086ec:	bfd4      	ite	le
 80086ee:	930a      	strle	r3, [sp, #40]	@ 0x28
 80086f0:	9308      	strgt	r3, [sp, #32]
 80086f2:	3701      	adds	r7, #1
 80086f4:	9019      	str	r0, [sp, #100]	@ 0x64
 80086f6:	e7bf      	b.n	8008678 <_strtod_l+0x148>
 80086f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086fa:	1c5a      	adds	r2, r3, #1
 80086fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80086fe:	785a      	ldrb	r2, [r3, #1]
 8008700:	b37f      	cbz	r7, 8008762 <_strtod_l+0x232>
 8008702:	4681      	mov	r9, r0
 8008704:	463d      	mov	r5, r7
 8008706:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800870a:	2b09      	cmp	r3, #9
 800870c:	d912      	bls.n	8008734 <_strtod_l+0x204>
 800870e:	2301      	movs	r3, #1
 8008710:	e7c4      	b.n	800869c <_strtod_l+0x16c>
 8008712:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008714:	1c5a      	adds	r2, r3, #1
 8008716:	9219      	str	r2, [sp, #100]	@ 0x64
 8008718:	785a      	ldrb	r2, [r3, #1]
 800871a:	3001      	adds	r0, #1
 800871c:	2a30      	cmp	r2, #48	@ 0x30
 800871e:	d0f8      	beq.n	8008712 <_strtod_l+0x1e2>
 8008720:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008724:	2b08      	cmp	r3, #8
 8008726:	f200 84d3 	bhi.w	80090d0 <_strtod_l+0xba0>
 800872a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800872c:	930c      	str	r3, [sp, #48]	@ 0x30
 800872e:	4681      	mov	r9, r0
 8008730:	2000      	movs	r0, #0
 8008732:	4605      	mov	r5, r0
 8008734:	3a30      	subs	r2, #48	@ 0x30
 8008736:	f100 0301 	add.w	r3, r0, #1
 800873a:	d02a      	beq.n	8008792 <_strtod_l+0x262>
 800873c:	4499      	add	r9, r3
 800873e:	eb00 0c05 	add.w	ip, r0, r5
 8008742:	462b      	mov	r3, r5
 8008744:	210a      	movs	r1, #10
 8008746:	4563      	cmp	r3, ip
 8008748:	d10d      	bne.n	8008766 <_strtod_l+0x236>
 800874a:	1c69      	adds	r1, r5, #1
 800874c:	4401      	add	r1, r0
 800874e:	4428      	add	r0, r5
 8008750:	2808      	cmp	r0, #8
 8008752:	dc16      	bgt.n	8008782 <_strtod_l+0x252>
 8008754:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008756:	230a      	movs	r3, #10
 8008758:	fb03 2300 	mla	r3, r3, r0, r2
 800875c:	930a      	str	r3, [sp, #40]	@ 0x28
 800875e:	2300      	movs	r3, #0
 8008760:	e018      	b.n	8008794 <_strtod_l+0x264>
 8008762:	4638      	mov	r0, r7
 8008764:	e7da      	b.n	800871c <_strtod_l+0x1ec>
 8008766:	2b08      	cmp	r3, #8
 8008768:	f103 0301 	add.w	r3, r3, #1
 800876c:	dc03      	bgt.n	8008776 <_strtod_l+0x246>
 800876e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008770:	434e      	muls	r6, r1
 8008772:	960a      	str	r6, [sp, #40]	@ 0x28
 8008774:	e7e7      	b.n	8008746 <_strtod_l+0x216>
 8008776:	2b10      	cmp	r3, #16
 8008778:	bfde      	ittt	le
 800877a:	9e08      	ldrle	r6, [sp, #32]
 800877c:	434e      	mulle	r6, r1
 800877e:	9608      	strle	r6, [sp, #32]
 8008780:	e7e1      	b.n	8008746 <_strtod_l+0x216>
 8008782:	280f      	cmp	r0, #15
 8008784:	dceb      	bgt.n	800875e <_strtod_l+0x22e>
 8008786:	9808      	ldr	r0, [sp, #32]
 8008788:	230a      	movs	r3, #10
 800878a:	fb03 2300 	mla	r3, r3, r0, r2
 800878e:	9308      	str	r3, [sp, #32]
 8008790:	e7e5      	b.n	800875e <_strtod_l+0x22e>
 8008792:	4629      	mov	r1, r5
 8008794:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008796:	1c50      	adds	r0, r2, #1
 8008798:	9019      	str	r0, [sp, #100]	@ 0x64
 800879a:	7852      	ldrb	r2, [r2, #1]
 800879c:	4618      	mov	r0, r3
 800879e:	460d      	mov	r5, r1
 80087a0:	e7b1      	b.n	8008706 <_strtod_l+0x1d6>
 80087a2:	f04f 0900 	mov.w	r9, #0
 80087a6:	2301      	movs	r3, #1
 80087a8:	e77d      	b.n	80086a6 <_strtod_l+0x176>
 80087aa:	f04f 0c00 	mov.w	ip, #0
 80087ae:	1ca2      	adds	r2, r4, #2
 80087b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80087b2:	78a2      	ldrb	r2, [r4, #2]
 80087b4:	e785      	b.n	80086c2 <_strtod_l+0x192>
 80087b6:	f04f 0c01 	mov.w	ip, #1
 80087ba:	e7f8      	b.n	80087ae <_strtod_l+0x27e>
 80087bc:	0800a688 	.word	0x0800a688
 80087c0:	0800a670 	.word	0x0800a670
 80087c4:	7ff00000 	.word	0x7ff00000
 80087c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80087ca:	1c51      	adds	r1, r2, #1
 80087cc:	9119      	str	r1, [sp, #100]	@ 0x64
 80087ce:	7852      	ldrb	r2, [r2, #1]
 80087d0:	2a30      	cmp	r2, #48	@ 0x30
 80087d2:	d0f9      	beq.n	80087c8 <_strtod_l+0x298>
 80087d4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80087d8:	2908      	cmp	r1, #8
 80087da:	f63f af78 	bhi.w	80086ce <_strtod_l+0x19e>
 80087de:	3a30      	subs	r2, #48	@ 0x30
 80087e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80087e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80087e4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80087e6:	f04f 080a 	mov.w	r8, #10
 80087ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80087ec:	1c56      	adds	r6, r2, #1
 80087ee:	9619      	str	r6, [sp, #100]	@ 0x64
 80087f0:	7852      	ldrb	r2, [r2, #1]
 80087f2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80087f6:	f1be 0f09 	cmp.w	lr, #9
 80087fa:	d939      	bls.n	8008870 <_strtod_l+0x340>
 80087fc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80087fe:	1a76      	subs	r6, r6, r1
 8008800:	2e08      	cmp	r6, #8
 8008802:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008806:	dc03      	bgt.n	8008810 <_strtod_l+0x2e0>
 8008808:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800880a:	4588      	cmp	r8, r1
 800880c:	bfa8      	it	ge
 800880e:	4688      	movge	r8, r1
 8008810:	f1bc 0f00 	cmp.w	ip, #0
 8008814:	d001      	beq.n	800881a <_strtod_l+0x2ea>
 8008816:	f1c8 0800 	rsb	r8, r8, #0
 800881a:	2d00      	cmp	r5, #0
 800881c:	d14e      	bne.n	80088bc <_strtod_l+0x38c>
 800881e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008820:	4308      	orrs	r0, r1
 8008822:	f47f aebe 	bne.w	80085a2 <_strtod_l+0x72>
 8008826:	2b00      	cmp	r3, #0
 8008828:	f47f aed6 	bne.w	80085d8 <_strtod_l+0xa8>
 800882c:	2a69      	cmp	r2, #105	@ 0x69
 800882e:	d028      	beq.n	8008882 <_strtod_l+0x352>
 8008830:	dc25      	bgt.n	800887e <_strtod_l+0x34e>
 8008832:	2a49      	cmp	r2, #73	@ 0x49
 8008834:	d025      	beq.n	8008882 <_strtod_l+0x352>
 8008836:	2a4e      	cmp	r2, #78	@ 0x4e
 8008838:	f47f aece 	bne.w	80085d8 <_strtod_l+0xa8>
 800883c:	499b      	ldr	r1, [pc, #620]	@ (8008aac <_strtod_l+0x57c>)
 800883e:	a819      	add	r0, sp, #100	@ 0x64
 8008840:	f001 f9ee 	bl	8009c20 <__match>
 8008844:	2800      	cmp	r0, #0
 8008846:	f43f aec7 	beq.w	80085d8 <_strtod_l+0xa8>
 800884a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	2b28      	cmp	r3, #40	@ 0x28
 8008850:	d12e      	bne.n	80088b0 <_strtod_l+0x380>
 8008852:	4997      	ldr	r1, [pc, #604]	@ (8008ab0 <_strtod_l+0x580>)
 8008854:	aa1c      	add	r2, sp, #112	@ 0x70
 8008856:	a819      	add	r0, sp, #100	@ 0x64
 8008858:	f001 f9f6 	bl	8009c48 <__hexnan>
 800885c:	2805      	cmp	r0, #5
 800885e:	d127      	bne.n	80088b0 <_strtod_l+0x380>
 8008860:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008862:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008866:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800886a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800886e:	e698      	b.n	80085a2 <_strtod_l+0x72>
 8008870:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008872:	fb08 2101 	mla	r1, r8, r1, r2
 8008876:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800887a:	920e      	str	r2, [sp, #56]	@ 0x38
 800887c:	e7b5      	b.n	80087ea <_strtod_l+0x2ba>
 800887e:	2a6e      	cmp	r2, #110	@ 0x6e
 8008880:	e7da      	b.n	8008838 <_strtod_l+0x308>
 8008882:	498c      	ldr	r1, [pc, #560]	@ (8008ab4 <_strtod_l+0x584>)
 8008884:	a819      	add	r0, sp, #100	@ 0x64
 8008886:	f001 f9cb 	bl	8009c20 <__match>
 800888a:	2800      	cmp	r0, #0
 800888c:	f43f aea4 	beq.w	80085d8 <_strtod_l+0xa8>
 8008890:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008892:	4989      	ldr	r1, [pc, #548]	@ (8008ab8 <_strtod_l+0x588>)
 8008894:	3b01      	subs	r3, #1
 8008896:	a819      	add	r0, sp, #100	@ 0x64
 8008898:	9319      	str	r3, [sp, #100]	@ 0x64
 800889a:	f001 f9c1 	bl	8009c20 <__match>
 800889e:	b910      	cbnz	r0, 80088a6 <_strtod_l+0x376>
 80088a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088a2:	3301      	adds	r3, #1
 80088a4:	9319      	str	r3, [sp, #100]	@ 0x64
 80088a6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008ac8 <_strtod_l+0x598>
 80088aa:	f04f 0a00 	mov.w	sl, #0
 80088ae:	e678      	b.n	80085a2 <_strtod_l+0x72>
 80088b0:	4882      	ldr	r0, [pc, #520]	@ (8008abc <_strtod_l+0x58c>)
 80088b2:	f000 fef1 	bl	8009698 <nan>
 80088b6:	ec5b ab10 	vmov	sl, fp, d0
 80088ba:	e672      	b.n	80085a2 <_strtod_l+0x72>
 80088bc:	eba8 0309 	sub.w	r3, r8, r9
 80088c0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80088c4:	2f00      	cmp	r7, #0
 80088c6:	bf08      	it	eq
 80088c8:	462f      	moveq	r7, r5
 80088ca:	2d10      	cmp	r5, #16
 80088cc:	462c      	mov	r4, r5
 80088ce:	bfa8      	it	ge
 80088d0:	2410      	movge	r4, #16
 80088d2:	f7f7 fe17 	bl	8000504 <__aeabi_ui2d>
 80088d6:	2d09      	cmp	r5, #9
 80088d8:	4682      	mov	sl, r0
 80088da:	468b      	mov	fp, r1
 80088dc:	dc13      	bgt.n	8008906 <_strtod_l+0x3d6>
 80088de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f43f ae5e 	beq.w	80085a2 <_strtod_l+0x72>
 80088e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088e8:	dd78      	ble.n	80089dc <_strtod_l+0x4ac>
 80088ea:	2b16      	cmp	r3, #22
 80088ec:	dc5f      	bgt.n	80089ae <_strtod_l+0x47e>
 80088ee:	4974      	ldr	r1, [pc, #464]	@ (8008ac0 <_strtod_l+0x590>)
 80088f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80088f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088f8:	4652      	mov	r2, sl
 80088fa:	465b      	mov	r3, fp
 80088fc:	f7f7 fe7c 	bl	80005f8 <__aeabi_dmul>
 8008900:	4682      	mov	sl, r0
 8008902:	468b      	mov	fp, r1
 8008904:	e64d      	b.n	80085a2 <_strtod_l+0x72>
 8008906:	4b6e      	ldr	r3, [pc, #440]	@ (8008ac0 <_strtod_l+0x590>)
 8008908:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800890c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008910:	f7f7 fe72 	bl	80005f8 <__aeabi_dmul>
 8008914:	4682      	mov	sl, r0
 8008916:	9808      	ldr	r0, [sp, #32]
 8008918:	468b      	mov	fp, r1
 800891a:	f7f7 fdf3 	bl	8000504 <__aeabi_ui2d>
 800891e:	4602      	mov	r2, r0
 8008920:	460b      	mov	r3, r1
 8008922:	4650      	mov	r0, sl
 8008924:	4659      	mov	r1, fp
 8008926:	f7f7 fcb1 	bl	800028c <__adddf3>
 800892a:	2d0f      	cmp	r5, #15
 800892c:	4682      	mov	sl, r0
 800892e:	468b      	mov	fp, r1
 8008930:	ddd5      	ble.n	80088de <_strtod_l+0x3ae>
 8008932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008934:	1b2c      	subs	r4, r5, r4
 8008936:	441c      	add	r4, r3
 8008938:	2c00      	cmp	r4, #0
 800893a:	f340 8096 	ble.w	8008a6a <_strtod_l+0x53a>
 800893e:	f014 030f 	ands.w	r3, r4, #15
 8008942:	d00a      	beq.n	800895a <_strtod_l+0x42a>
 8008944:	495e      	ldr	r1, [pc, #376]	@ (8008ac0 <_strtod_l+0x590>)
 8008946:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800894a:	4652      	mov	r2, sl
 800894c:	465b      	mov	r3, fp
 800894e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008952:	f7f7 fe51 	bl	80005f8 <__aeabi_dmul>
 8008956:	4682      	mov	sl, r0
 8008958:	468b      	mov	fp, r1
 800895a:	f034 040f 	bics.w	r4, r4, #15
 800895e:	d073      	beq.n	8008a48 <_strtod_l+0x518>
 8008960:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008964:	dd48      	ble.n	80089f8 <_strtod_l+0x4c8>
 8008966:	2400      	movs	r4, #0
 8008968:	46a0      	mov	r8, r4
 800896a:	940a      	str	r4, [sp, #40]	@ 0x28
 800896c:	46a1      	mov	r9, r4
 800896e:	9a05      	ldr	r2, [sp, #20]
 8008970:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008ac8 <_strtod_l+0x598>
 8008974:	2322      	movs	r3, #34	@ 0x22
 8008976:	6013      	str	r3, [r2, #0]
 8008978:	f04f 0a00 	mov.w	sl, #0
 800897c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800897e:	2b00      	cmp	r3, #0
 8008980:	f43f ae0f 	beq.w	80085a2 <_strtod_l+0x72>
 8008984:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008986:	9805      	ldr	r0, [sp, #20]
 8008988:	f7ff f942 	bl	8007c10 <_Bfree>
 800898c:	9805      	ldr	r0, [sp, #20]
 800898e:	4649      	mov	r1, r9
 8008990:	f7ff f93e 	bl	8007c10 <_Bfree>
 8008994:	9805      	ldr	r0, [sp, #20]
 8008996:	4641      	mov	r1, r8
 8008998:	f7ff f93a 	bl	8007c10 <_Bfree>
 800899c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800899e:	9805      	ldr	r0, [sp, #20]
 80089a0:	f7ff f936 	bl	8007c10 <_Bfree>
 80089a4:	9805      	ldr	r0, [sp, #20]
 80089a6:	4621      	mov	r1, r4
 80089a8:	f7ff f932 	bl	8007c10 <_Bfree>
 80089ac:	e5f9      	b.n	80085a2 <_strtod_l+0x72>
 80089ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089b0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80089b4:	4293      	cmp	r3, r2
 80089b6:	dbbc      	blt.n	8008932 <_strtod_l+0x402>
 80089b8:	4c41      	ldr	r4, [pc, #260]	@ (8008ac0 <_strtod_l+0x590>)
 80089ba:	f1c5 050f 	rsb	r5, r5, #15
 80089be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80089c2:	4652      	mov	r2, sl
 80089c4:	465b      	mov	r3, fp
 80089c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089ca:	f7f7 fe15 	bl	80005f8 <__aeabi_dmul>
 80089ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089d0:	1b5d      	subs	r5, r3, r5
 80089d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80089d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80089da:	e78f      	b.n	80088fc <_strtod_l+0x3cc>
 80089dc:	3316      	adds	r3, #22
 80089de:	dba8      	blt.n	8008932 <_strtod_l+0x402>
 80089e0:	4b37      	ldr	r3, [pc, #220]	@ (8008ac0 <_strtod_l+0x590>)
 80089e2:	eba9 0808 	sub.w	r8, r9, r8
 80089e6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80089ea:	e9d8 2300 	ldrd	r2, r3, [r8]
 80089ee:	4650      	mov	r0, sl
 80089f0:	4659      	mov	r1, fp
 80089f2:	f7f7 ff2b 	bl	800084c <__aeabi_ddiv>
 80089f6:	e783      	b.n	8008900 <_strtod_l+0x3d0>
 80089f8:	4b32      	ldr	r3, [pc, #200]	@ (8008ac4 <_strtod_l+0x594>)
 80089fa:	9308      	str	r3, [sp, #32]
 80089fc:	2300      	movs	r3, #0
 80089fe:	1124      	asrs	r4, r4, #4
 8008a00:	4650      	mov	r0, sl
 8008a02:	4659      	mov	r1, fp
 8008a04:	461e      	mov	r6, r3
 8008a06:	2c01      	cmp	r4, #1
 8008a08:	dc21      	bgt.n	8008a4e <_strtod_l+0x51e>
 8008a0a:	b10b      	cbz	r3, 8008a10 <_strtod_l+0x4e0>
 8008a0c:	4682      	mov	sl, r0
 8008a0e:	468b      	mov	fp, r1
 8008a10:	492c      	ldr	r1, [pc, #176]	@ (8008ac4 <_strtod_l+0x594>)
 8008a12:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008a16:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008a1a:	4652      	mov	r2, sl
 8008a1c:	465b      	mov	r3, fp
 8008a1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a22:	f7f7 fde9 	bl	80005f8 <__aeabi_dmul>
 8008a26:	4b28      	ldr	r3, [pc, #160]	@ (8008ac8 <_strtod_l+0x598>)
 8008a28:	460a      	mov	r2, r1
 8008a2a:	400b      	ands	r3, r1
 8008a2c:	4927      	ldr	r1, [pc, #156]	@ (8008acc <_strtod_l+0x59c>)
 8008a2e:	428b      	cmp	r3, r1
 8008a30:	4682      	mov	sl, r0
 8008a32:	d898      	bhi.n	8008966 <_strtod_l+0x436>
 8008a34:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008a38:	428b      	cmp	r3, r1
 8008a3a:	bf86      	itte	hi
 8008a3c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008ad0 <_strtod_l+0x5a0>
 8008a40:	f04f 3aff 	movhi.w	sl, #4294967295
 8008a44:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008a48:	2300      	movs	r3, #0
 8008a4a:	9308      	str	r3, [sp, #32]
 8008a4c:	e07a      	b.n	8008b44 <_strtod_l+0x614>
 8008a4e:	07e2      	lsls	r2, r4, #31
 8008a50:	d505      	bpl.n	8008a5e <_strtod_l+0x52e>
 8008a52:	9b08      	ldr	r3, [sp, #32]
 8008a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a58:	f7f7 fdce 	bl	80005f8 <__aeabi_dmul>
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	9a08      	ldr	r2, [sp, #32]
 8008a60:	3208      	adds	r2, #8
 8008a62:	3601      	adds	r6, #1
 8008a64:	1064      	asrs	r4, r4, #1
 8008a66:	9208      	str	r2, [sp, #32]
 8008a68:	e7cd      	b.n	8008a06 <_strtod_l+0x4d6>
 8008a6a:	d0ed      	beq.n	8008a48 <_strtod_l+0x518>
 8008a6c:	4264      	negs	r4, r4
 8008a6e:	f014 020f 	ands.w	r2, r4, #15
 8008a72:	d00a      	beq.n	8008a8a <_strtod_l+0x55a>
 8008a74:	4b12      	ldr	r3, [pc, #72]	@ (8008ac0 <_strtod_l+0x590>)
 8008a76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a7a:	4650      	mov	r0, sl
 8008a7c:	4659      	mov	r1, fp
 8008a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a82:	f7f7 fee3 	bl	800084c <__aeabi_ddiv>
 8008a86:	4682      	mov	sl, r0
 8008a88:	468b      	mov	fp, r1
 8008a8a:	1124      	asrs	r4, r4, #4
 8008a8c:	d0dc      	beq.n	8008a48 <_strtod_l+0x518>
 8008a8e:	2c1f      	cmp	r4, #31
 8008a90:	dd20      	ble.n	8008ad4 <_strtod_l+0x5a4>
 8008a92:	2400      	movs	r4, #0
 8008a94:	46a0      	mov	r8, r4
 8008a96:	940a      	str	r4, [sp, #40]	@ 0x28
 8008a98:	46a1      	mov	r9, r4
 8008a9a:	9a05      	ldr	r2, [sp, #20]
 8008a9c:	2322      	movs	r3, #34	@ 0x22
 8008a9e:	f04f 0a00 	mov.w	sl, #0
 8008aa2:	f04f 0b00 	mov.w	fp, #0
 8008aa6:	6013      	str	r3, [r2, #0]
 8008aa8:	e768      	b.n	800897c <_strtod_l+0x44c>
 8008aaa:	bf00      	nop
 8008aac:	0800a45d 	.word	0x0800a45d
 8008ab0:	0800a674 	.word	0x0800a674
 8008ab4:	0800a455 	.word	0x0800a455
 8008ab8:	0800a48c 	.word	0x0800a48c
 8008abc:	0800a81d 	.word	0x0800a81d
 8008ac0:	0800a5a8 	.word	0x0800a5a8
 8008ac4:	0800a580 	.word	0x0800a580
 8008ac8:	7ff00000 	.word	0x7ff00000
 8008acc:	7ca00000 	.word	0x7ca00000
 8008ad0:	7fefffff 	.word	0x7fefffff
 8008ad4:	f014 0310 	ands.w	r3, r4, #16
 8008ad8:	bf18      	it	ne
 8008ada:	236a      	movne	r3, #106	@ 0x6a
 8008adc:	4ea9      	ldr	r6, [pc, #676]	@ (8008d84 <_strtod_l+0x854>)
 8008ade:	9308      	str	r3, [sp, #32]
 8008ae0:	4650      	mov	r0, sl
 8008ae2:	4659      	mov	r1, fp
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	07e2      	lsls	r2, r4, #31
 8008ae8:	d504      	bpl.n	8008af4 <_strtod_l+0x5c4>
 8008aea:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008aee:	f7f7 fd83 	bl	80005f8 <__aeabi_dmul>
 8008af2:	2301      	movs	r3, #1
 8008af4:	1064      	asrs	r4, r4, #1
 8008af6:	f106 0608 	add.w	r6, r6, #8
 8008afa:	d1f4      	bne.n	8008ae6 <_strtod_l+0x5b6>
 8008afc:	b10b      	cbz	r3, 8008b02 <_strtod_l+0x5d2>
 8008afe:	4682      	mov	sl, r0
 8008b00:	468b      	mov	fp, r1
 8008b02:	9b08      	ldr	r3, [sp, #32]
 8008b04:	b1b3      	cbz	r3, 8008b34 <_strtod_l+0x604>
 8008b06:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008b0a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	4659      	mov	r1, fp
 8008b12:	dd0f      	ble.n	8008b34 <_strtod_l+0x604>
 8008b14:	2b1f      	cmp	r3, #31
 8008b16:	dd55      	ble.n	8008bc4 <_strtod_l+0x694>
 8008b18:	2b34      	cmp	r3, #52	@ 0x34
 8008b1a:	bfde      	ittt	le
 8008b1c:	f04f 33ff 	movle.w	r3, #4294967295
 8008b20:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008b24:	4093      	lslle	r3, r2
 8008b26:	f04f 0a00 	mov.w	sl, #0
 8008b2a:	bfcc      	ite	gt
 8008b2c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008b30:	ea03 0b01 	andle.w	fp, r3, r1
 8008b34:	2200      	movs	r2, #0
 8008b36:	2300      	movs	r3, #0
 8008b38:	4650      	mov	r0, sl
 8008b3a:	4659      	mov	r1, fp
 8008b3c:	f7f7 ffc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d1a6      	bne.n	8008a92 <_strtod_l+0x562>
 8008b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b46:	9300      	str	r3, [sp, #0]
 8008b48:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008b4a:	9805      	ldr	r0, [sp, #20]
 8008b4c:	462b      	mov	r3, r5
 8008b4e:	463a      	mov	r2, r7
 8008b50:	f7ff f8c6 	bl	8007ce0 <__s2b>
 8008b54:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b56:	2800      	cmp	r0, #0
 8008b58:	f43f af05 	beq.w	8008966 <_strtod_l+0x436>
 8008b5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b5e:	2a00      	cmp	r2, #0
 8008b60:	eba9 0308 	sub.w	r3, r9, r8
 8008b64:	bfa8      	it	ge
 8008b66:	2300      	movge	r3, #0
 8008b68:	9312      	str	r3, [sp, #72]	@ 0x48
 8008b6a:	2400      	movs	r4, #0
 8008b6c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008b70:	9316      	str	r3, [sp, #88]	@ 0x58
 8008b72:	46a0      	mov	r8, r4
 8008b74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b76:	9805      	ldr	r0, [sp, #20]
 8008b78:	6859      	ldr	r1, [r3, #4]
 8008b7a:	f7ff f809 	bl	8007b90 <_Balloc>
 8008b7e:	4681      	mov	r9, r0
 8008b80:	2800      	cmp	r0, #0
 8008b82:	f43f aef4 	beq.w	800896e <_strtod_l+0x43e>
 8008b86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b88:	691a      	ldr	r2, [r3, #16]
 8008b8a:	3202      	adds	r2, #2
 8008b8c:	f103 010c 	add.w	r1, r3, #12
 8008b90:	0092      	lsls	r2, r2, #2
 8008b92:	300c      	adds	r0, #12
 8008b94:	f000 fd72 	bl	800967c <memcpy>
 8008b98:	ec4b ab10 	vmov	d0, sl, fp
 8008b9c:	9805      	ldr	r0, [sp, #20]
 8008b9e:	aa1c      	add	r2, sp, #112	@ 0x70
 8008ba0:	a91b      	add	r1, sp, #108	@ 0x6c
 8008ba2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008ba6:	f7ff fbd7 	bl	8008358 <__d2b>
 8008baa:	901a      	str	r0, [sp, #104]	@ 0x68
 8008bac:	2800      	cmp	r0, #0
 8008bae:	f43f aede 	beq.w	800896e <_strtod_l+0x43e>
 8008bb2:	9805      	ldr	r0, [sp, #20]
 8008bb4:	2101      	movs	r1, #1
 8008bb6:	f7ff f929 	bl	8007e0c <__i2b>
 8008bba:	4680      	mov	r8, r0
 8008bbc:	b948      	cbnz	r0, 8008bd2 <_strtod_l+0x6a2>
 8008bbe:	f04f 0800 	mov.w	r8, #0
 8008bc2:	e6d4      	b.n	800896e <_strtod_l+0x43e>
 8008bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8008bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bcc:	ea03 0a0a 	and.w	sl, r3, sl
 8008bd0:	e7b0      	b.n	8008b34 <_strtod_l+0x604>
 8008bd2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008bd4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008bd6:	2d00      	cmp	r5, #0
 8008bd8:	bfab      	itete	ge
 8008bda:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008bdc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008bde:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008be0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008be2:	bfac      	ite	ge
 8008be4:	18ef      	addge	r7, r5, r3
 8008be6:	1b5e      	sublt	r6, r3, r5
 8008be8:	9b08      	ldr	r3, [sp, #32]
 8008bea:	1aed      	subs	r5, r5, r3
 8008bec:	4415      	add	r5, r2
 8008bee:	4b66      	ldr	r3, [pc, #408]	@ (8008d88 <_strtod_l+0x858>)
 8008bf0:	3d01      	subs	r5, #1
 8008bf2:	429d      	cmp	r5, r3
 8008bf4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008bf8:	da50      	bge.n	8008c9c <_strtod_l+0x76c>
 8008bfa:	1b5b      	subs	r3, r3, r5
 8008bfc:	2b1f      	cmp	r3, #31
 8008bfe:	eba2 0203 	sub.w	r2, r2, r3
 8008c02:	f04f 0101 	mov.w	r1, #1
 8008c06:	dc3d      	bgt.n	8008c84 <_strtod_l+0x754>
 8008c08:	fa01 f303 	lsl.w	r3, r1, r3
 8008c0c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c0e:	2300      	movs	r3, #0
 8008c10:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c12:	18bd      	adds	r5, r7, r2
 8008c14:	9b08      	ldr	r3, [sp, #32]
 8008c16:	42af      	cmp	r7, r5
 8008c18:	4416      	add	r6, r2
 8008c1a:	441e      	add	r6, r3
 8008c1c:	463b      	mov	r3, r7
 8008c1e:	bfa8      	it	ge
 8008c20:	462b      	movge	r3, r5
 8008c22:	42b3      	cmp	r3, r6
 8008c24:	bfa8      	it	ge
 8008c26:	4633      	movge	r3, r6
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	bfc2      	ittt	gt
 8008c2c:	1aed      	subgt	r5, r5, r3
 8008c2e:	1af6      	subgt	r6, r6, r3
 8008c30:	1aff      	subgt	r7, r7, r3
 8008c32:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	dd16      	ble.n	8008c66 <_strtod_l+0x736>
 8008c38:	4641      	mov	r1, r8
 8008c3a:	9805      	ldr	r0, [sp, #20]
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	f7ff f9a5 	bl	8007f8c <__pow5mult>
 8008c42:	4680      	mov	r8, r0
 8008c44:	2800      	cmp	r0, #0
 8008c46:	d0ba      	beq.n	8008bbe <_strtod_l+0x68e>
 8008c48:	4601      	mov	r1, r0
 8008c4a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008c4c:	9805      	ldr	r0, [sp, #20]
 8008c4e:	f7ff f8f3 	bl	8007e38 <__multiply>
 8008c52:	900e      	str	r0, [sp, #56]	@ 0x38
 8008c54:	2800      	cmp	r0, #0
 8008c56:	f43f ae8a 	beq.w	800896e <_strtod_l+0x43e>
 8008c5a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c5c:	9805      	ldr	r0, [sp, #20]
 8008c5e:	f7fe ffd7 	bl	8007c10 <_Bfree>
 8008c62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c64:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c66:	2d00      	cmp	r5, #0
 8008c68:	dc1d      	bgt.n	8008ca6 <_strtod_l+0x776>
 8008c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	dd23      	ble.n	8008cb8 <_strtod_l+0x788>
 8008c70:	4649      	mov	r1, r9
 8008c72:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008c74:	9805      	ldr	r0, [sp, #20]
 8008c76:	f7ff f989 	bl	8007f8c <__pow5mult>
 8008c7a:	4681      	mov	r9, r0
 8008c7c:	b9e0      	cbnz	r0, 8008cb8 <_strtod_l+0x788>
 8008c7e:	f04f 0900 	mov.w	r9, #0
 8008c82:	e674      	b.n	800896e <_strtod_l+0x43e>
 8008c84:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008c88:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008c8c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008c90:	35e2      	adds	r5, #226	@ 0xe2
 8008c92:	fa01 f305 	lsl.w	r3, r1, r5
 8008c96:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c98:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008c9a:	e7ba      	b.n	8008c12 <_strtod_l+0x6e2>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008ca4:	e7b5      	b.n	8008c12 <_strtod_l+0x6e2>
 8008ca6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ca8:	9805      	ldr	r0, [sp, #20]
 8008caa:	462a      	mov	r2, r5
 8008cac:	f7ff f9c8 	bl	8008040 <__lshift>
 8008cb0:	901a      	str	r0, [sp, #104]	@ 0x68
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	d1d9      	bne.n	8008c6a <_strtod_l+0x73a>
 8008cb6:	e65a      	b.n	800896e <_strtod_l+0x43e>
 8008cb8:	2e00      	cmp	r6, #0
 8008cba:	dd07      	ble.n	8008ccc <_strtod_l+0x79c>
 8008cbc:	4649      	mov	r1, r9
 8008cbe:	9805      	ldr	r0, [sp, #20]
 8008cc0:	4632      	mov	r2, r6
 8008cc2:	f7ff f9bd 	bl	8008040 <__lshift>
 8008cc6:	4681      	mov	r9, r0
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	d0d8      	beq.n	8008c7e <_strtod_l+0x74e>
 8008ccc:	2f00      	cmp	r7, #0
 8008cce:	dd08      	ble.n	8008ce2 <_strtod_l+0x7b2>
 8008cd0:	4641      	mov	r1, r8
 8008cd2:	9805      	ldr	r0, [sp, #20]
 8008cd4:	463a      	mov	r2, r7
 8008cd6:	f7ff f9b3 	bl	8008040 <__lshift>
 8008cda:	4680      	mov	r8, r0
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	f43f ae46 	beq.w	800896e <_strtod_l+0x43e>
 8008ce2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ce4:	9805      	ldr	r0, [sp, #20]
 8008ce6:	464a      	mov	r2, r9
 8008ce8:	f7ff fa32 	bl	8008150 <__mdiff>
 8008cec:	4604      	mov	r4, r0
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	f43f ae3d 	beq.w	800896e <_strtod_l+0x43e>
 8008cf4:	68c3      	ldr	r3, [r0, #12]
 8008cf6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	60c3      	str	r3, [r0, #12]
 8008cfc:	4641      	mov	r1, r8
 8008cfe:	f7ff fa0b 	bl	8008118 <__mcmp>
 8008d02:	2800      	cmp	r0, #0
 8008d04:	da46      	bge.n	8008d94 <_strtod_l+0x864>
 8008d06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d08:	ea53 030a 	orrs.w	r3, r3, sl
 8008d0c:	d16c      	bne.n	8008de8 <_strtod_l+0x8b8>
 8008d0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d168      	bne.n	8008de8 <_strtod_l+0x8b8>
 8008d16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d1a:	0d1b      	lsrs	r3, r3, #20
 8008d1c:	051b      	lsls	r3, r3, #20
 8008d1e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008d22:	d961      	bls.n	8008de8 <_strtod_l+0x8b8>
 8008d24:	6963      	ldr	r3, [r4, #20]
 8008d26:	b913      	cbnz	r3, 8008d2e <_strtod_l+0x7fe>
 8008d28:	6923      	ldr	r3, [r4, #16]
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	dd5c      	ble.n	8008de8 <_strtod_l+0x8b8>
 8008d2e:	4621      	mov	r1, r4
 8008d30:	2201      	movs	r2, #1
 8008d32:	9805      	ldr	r0, [sp, #20]
 8008d34:	f7ff f984 	bl	8008040 <__lshift>
 8008d38:	4641      	mov	r1, r8
 8008d3a:	4604      	mov	r4, r0
 8008d3c:	f7ff f9ec 	bl	8008118 <__mcmp>
 8008d40:	2800      	cmp	r0, #0
 8008d42:	dd51      	ble.n	8008de8 <_strtod_l+0x8b8>
 8008d44:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d48:	9a08      	ldr	r2, [sp, #32]
 8008d4a:	0d1b      	lsrs	r3, r3, #20
 8008d4c:	051b      	lsls	r3, r3, #20
 8008d4e:	2a00      	cmp	r2, #0
 8008d50:	d06b      	beq.n	8008e2a <_strtod_l+0x8fa>
 8008d52:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008d56:	d868      	bhi.n	8008e2a <_strtod_l+0x8fa>
 8008d58:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008d5c:	f67f ae9d 	bls.w	8008a9a <_strtod_l+0x56a>
 8008d60:	4b0a      	ldr	r3, [pc, #40]	@ (8008d8c <_strtod_l+0x85c>)
 8008d62:	4650      	mov	r0, sl
 8008d64:	4659      	mov	r1, fp
 8008d66:	2200      	movs	r2, #0
 8008d68:	f7f7 fc46 	bl	80005f8 <__aeabi_dmul>
 8008d6c:	4b08      	ldr	r3, [pc, #32]	@ (8008d90 <_strtod_l+0x860>)
 8008d6e:	400b      	ands	r3, r1
 8008d70:	4682      	mov	sl, r0
 8008d72:	468b      	mov	fp, r1
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	f47f ae05 	bne.w	8008984 <_strtod_l+0x454>
 8008d7a:	9a05      	ldr	r2, [sp, #20]
 8008d7c:	2322      	movs	r3, #34	@ 0x22
 8008d7e:	6013      	str	r3, [r2, #0]
 8008d80:	e600      	b.n	8008984 <_strtod_l+0x454>
 8008d82:	bf00      	nop
 8008d84:	0800a6a0 	.word	0x0800a6a0
 8008d88:	fffffc02 	.word	0xfffffc02
 8008d8c:	39500000 	.word	0x39500000
 8008d90:	7ff00000 	.word	0x7ff00000
 8008d94:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008d98:	d165      	bne.n	8008e66 <_strtod_l+0x936>
 8008d9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008d9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008da0:	b35a      	cbz	r2, 8008dfa <_strtod_l+0x8ca>
 8008da2:	4a9f      	ldr	r2, [pc, #636]	@ (8009020 <_strtod_l+0xaf0>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d12b      	bne.n	8008e00 <_strtod_l+0x8d0>
 8008da8:	9b08      	ldr	r3, [sp, #32]
 8008daa:	4651      	mov	r1, sl
 8008dac:	b303      	cbz	r3, 8008df0 <_strtod_l+0x8c0>
 8008dae:	4b9d      	ldr	r3, [pc, #628]	@ (8009024 <_strtod_l+0xaf4>)
 8008db0:	465a      	mov	r2, fp
 8008db2:	4013      	ands	r3, r2
 8008db4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008db8:	f04f 32ff 	mov.w	r2, #4294967295
 8008dbc:	d81b      	bhi.n	8008df6 <_strtod_l+0x8c6>
 8008dbe:	0d1b      	lsrs	r3, r3, #20
 8008dc0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc8:	4299      	cmp	r1, r3
 8008dca:	d119      	bne.n	8008e00 <_strtod_l+0x8d0>
 8008dcc:	4b96      	ldr	r3, [pc, #600]	@ (8009028 <_strtod_l+0xaf8>)
 8008dce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d102      	bne.n	8008dda <_strtod_l+0x8aa>
 8008dd4:	3101      	adds	r1, #1
 8008dd6:	f43f adca 	beq.w	800896e <_strtod_l+0x43e>
 8008dda:	4b92      	ldr	r3, [pc, #584]	@ (8009024 <_strtod_l+0xaf4>)
 8008ddc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008dde:	401a      	ands	r2, r3
 8008de0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008de4:	f04f 0a00 	mov.w	sl, #0
 8008de8:	9b08      	ldr	r3, [sp, #32]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d1b8      	bne.n	8008d60 <_strtod_l+0x830>
 8008dee:	e5c9      	b.n	8008984 <_strtod_l+0x454>
 8008df0:	f04f 33ff 	mov.w	r3, #4294967295
 8008df4:	e7e8      	b.n	8008dc8 <_strtod_l+0x898>
 8008df6:	4613      	mov	r3, r2
 8008df8:	e7e6      	b.n	8008dc8 <_strtod_l+0x898>
 8008dfa:	ea53 030a 	orrs.w	r3, r3, sl
 8008dfe:	d0a1      	beq.n	8008d44 <_strtod_l+0x814>
 8008e00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e02:	b1db      	cbz	r3, 8008e3c <_strtod_l+0x90c>
 8008e04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e06:	4213      	tst	r3, r2
 8008e08:	d0ee      	beq.n	8008de8 <_strtod_l+0x8b8>
 8008e0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e0c:	9a08      	ldr	r2, [sp, #32]
 8008e0e:	4650      	mov	r0, sl
 8008e10:	4659      	mov	r1, fp
 8008e12:	b1bb      	cbz	r3, 8008e44 <_strtod_l+0x914>
 8008e14:	f7ff fb6e 	bl	80084f4 <sulp>
 8008e18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e1c:	ec53 2b10 	vmov	r2, r3, d0
 8008e20:	f7f7 fa34 	bl	800028c <__adddf3>
 8008e24:	4682      	mov	sl, r0
 8008e26:	468b      	mov	fp, r1
 8008e28:	e7de      	b.n	8008de8 <_strtod_l+0x8b8>
 8008e2a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008e2e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008e32:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008e36:	f04f 3aff 	mov.w	sl, #4294967295
 8008e3a:	e7d5      	b.n	8008de8 <_strtod_l+0x8b8>
 8008e3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e3e:	ea13 0f0a 	tst.w	r3, sl
 8008e42:	e7e1      	b.n	8008e08 <_strtod_l+0x8d8>
 8008e44:	f7ff fb56 	bl	80084f4 <sulp>
 8008e48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e4c:	ec53 2b10 	vmov	r2, r3, d0
 8008e50:	f7f7 fa1a 	bl	8000288 <__aeabi_dsub>
 8008e54:	2200      	movs	r2, #0
 8008e56:	2300      	movs	r3, #0
 8008e58:	4682      	mov	sl, r0
 8008e5a:	468b      	mov	fp, r1
 8008e5c:	f7f7 fe34 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	d0c1      	beq.n	8008de8 <_strtod_l+0x8b8>
 8008e64:	e619      	b.n	8008a9a <_strtod_l+0x56a>
 8008e66:	4641      	mov	r1, r8
 8008e68:	4620      	mov	r0, r4
 8008e6a:	f7ff facd 	bl	8008408 <__ratio>
 8008e6e:	ec57 6b10 	vmov	r6, r7, d0
 8008e72:	2200      	movs	r2, #0
 8008e74:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008e78:	4630      	mov	r0, r6
 8008e7a:	4639      	mov	r1, r7
 8008e7c:	f7f7 fe38 	bl	8000af0 <__aeabi_dcmple>
 8008e80:	2800      	cmp	r0, #0
 8008e82:	d06f      	beq.n	8008f64 <_strtod_l+0xa34>
 8008e84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d17a      	bne.n	8008f80 <_strtod_l+0xa50>
 8008e8a:	f1ba 0f00 	cmp.w	sl, #0
 8008e8e:	d158      	bne.n	8008f42 <_strtod_l+0xa12>
 8008e90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d15a      	bne.n	8008f50 <_strtod_l+0xa20>
 8008e9a:	4b64      	ldr	r3, [pc, #400]	@ (800902c <_strtod_l+0xafc>)
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	4639      	mov	r1, r7
 8008ea2:	f7f7 fe1b 	bl	8000adc <__aeabi_dcmplt>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d159      	bne.n	8008f5e <_strtod_l+0xa2e>
 8008eaa:	4630      	mov	r0, r6
 8008eac:	4639      	mov	r1, r7
 8008eae:	4b60      	ldr	r3, [pc, #384]	@ (8009030 <_strtod_l+0xb00>)
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f7f7 fba1 	bl	80005f8 <__aeabi_dmul>
 8008eb6:	4606      	mov	r6, r0
 8008eb8:	460f      	mov	r7, r1
 8008eba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008ebe:	9606      	str	r6, [sp, #24]
 8008ec0:	9307      	str	r3, [sp, #28]
 8008ec2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ec6:	4d57      	ldr	r5, [pc, #348]	@ (8009024 <_strtod_l+0xaf4>)
 8008ec8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008ecc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ece:	401d      	ands	r5, r3
 8008ed0:	4b58      	ldr	r3, [pc, #352]	@ (8009034 <_strtod_l+0xb04>)
 8008ed2:	429d      	cmp	r5, r3
 8008ed4:	f040 80b2 	bne.w	800903c <_strtod_l+0xb0c>
 8008ed8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008eda:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008ede:	ec4b ab10 	vmov	d0, sl, fp
 8008ee2:	f7ff f9c9 	bl	8008278 <__ulp>
 8008ee6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008eea:	ec51 0b10 	vmov	r0, r1, d0
 8008eee:	f7f7 fb83 	bl	80005f8 <__aeabi_dmul>
 8008ef2:	4652      	mov	r2, sl
 8008ef4:	465b      	mov	r3, fp
 8008ef6:	f7f7 f9c9 	bl	800028c <__adddf3>
 8008efa:	460b      	mov	r3, r1
 8008efc:	4949      	ldr	r1, [pc, #292]	@ (8009024 <_strtod_l+0xaf4>)
 8008efe:	4a4e      	ldr	r2, [pc, #312]	@ (8009038 <_strtod_l+0xb08>)
 8008f00:	4019      	ands	r1, r3
 8008f02:	4291      	cmp	r1, r2
 8008f04:	4682      	mov	sl, r0
 8008f06:	d942      	bls.n	8008f8e <_strtod_l+0xa5e>
 8008f08:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f0a:	4b47      	ldr	r3, [pc, #284]	@ (8009028 <_strtod_l+0xaf8>)
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d103      	bne.n	8008f18 <_strtod_l+0x9e8>
 8008f10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f12:	3301      	adds	r3, #1
 8008f14:	f43f ad2b 	beq.w	800896e <_strtod_l+0x43e>
 8008f18:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009028 <_strtod_l+0xaf8>
 8008f1c:	f04f 3aff 	mov.w	sl, #4294967295
 8008f20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f22:	9805      	ldr	r0, [sp, #20]
 8008f24:	f7fe fe74 	bl	8007c10 <_Bfree>
 8008f28:	9805      	ldr	r0, [sp, #20]
 8008f2a:	4649      	mov	r1, r9
 8008f2c:	f7fe fe70 	bl	8007c10 <_Bfree>
 8008f30:	9805      	ldr	r0, [sp, #20]
 8008f32:	4641      	mov	r1, r8
 8008f34:	f7fe fe6c 	bl	8007c10 <_Bfree>
 8008f38:	9805      	ldr	r0, [sp, #20]
 8008f3a:	4621      	mov	r1, r4
 8008f3c:	f7fe fe68 	bl	8007c10 <_Bfree>
 8008f40:	e618      	b.n	8008b74 <_strtod_l+0x644>
 8008f42:	f1ba 0f01 	cmp.w	sl, #1
 8008f46:	d103      	bne.n	8008f50 <_strtod_l+0xa20>
 8008f48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	f43f ada5 	beq.w	8008a9a <_strtod_l+0x56a>
 8008f50:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009000 <_strtod_l+0xad0>
 8008f54:	4f35      	ldr	r7, [pc, #212]	@ (800902c <_strtod_l+0xafc>)
 8008f56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008f5a:	2600      	movs	r6, #0
 8008f5c:	e7b1      	b.n	8008ec2 <_strtod_l+0x992>
 8008f5e:	4f34      	ldr	r7, [pc, #208]	@ (8009030 <_strtod_l+0xb00>)
 8008f60:	2600      	movs	r6, #0
 8008f62:	e7aa      	b.n	8008eba <_strtod_l+0x98a>
 8008f64:	4b32      	ldr	r3, [pc, #200]	@ (8009030 <_strtod_l+0xb00>)
 8008f66:	4630      	mov	r0, r6
 8008f68:	4639      	mov	r1, r7
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	f7f7 fb44 	bl	80005f8 <__aeabi_dmul>
 8008f70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f72:	4606      	mov	r6, r0
 8008f74:	460f      	mov	r7, r1
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d09f      	beq.n	8008eba <_strtod_l+0x98a>
 8008f7a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008f7e:	e7a0      	b.n	8008ec2 <_strtod_l+0x992>
 8008f80:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009008 <_strtod_l+0xad8>
 8008f84:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008f88:	ec57 6b17 	vmov	r6, r7, d7
 8008f8c:	e799      	b.n	8008ec2 <_strtod_l+0x992>
 8008f8e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008f92:	9b08      	ldr	r3, [sp, #32]
 8008f94:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d1c1      	bne.n	8008f20 <_strtod_l+0x9f0>
 8008f9c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008fa0:	0d1b      	lsrs	r3, r3, #20
 8008fa2:	051b      	lsls	r3, r3, #20
 8008fa4:	429d      	cmp	r5, r3
 8008fa6:	d1bb      	bne.n	8008f20 <_strtod_l+0x9f0>
 8008fa8:	4630      	mov	r0, r6
 8008faa:	4639      	mov	r1, r7
 8008fac:	f7f7 fe6c 	bl	8000c88 <__aeabi_d2lz>
 8008fb0:	f7f7 faf4 	bl	800059c <__aeabi_l2d>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	4630      	mov	r0, r6
 8008fba:	4639      	mov	r1, r7
 8008fbc:	f7f7 f964 	bl	8000288 <__aeabi_dsub>
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008fc8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008fcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fce:	ea46 060a 	orr.w	r6, r6, sl
 8008fd2:	431e      	orrs	r6, r3
 8008fd4:	d06f      	beq.n	80090b6 <_strtod_l+0xb86>
 8008fd6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009010 <_strtod_l+0xae0>)
 8008fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fdc:	f7f7 fd7e 	bl	8000adc <__aeabi_dcmplt>
 8008fe0:	2800      	cmp	r0, #0
 8008fe2:	f47f accf 	bne.w	8008984 <_strtod_l+0x454>
 8008fe6:	a30c      	add	r3, pc, #48	@ (adr r3, 8009018 <_strtod_l+0xae8>)
 8008fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ff0:	f7f7 fd92 	bl	8000b18 <__aeabi_dcmpgt>
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	d093      	beq.n	8008f20 <_strtod_l+0x9f0>
 8008ff8:	e4c4      	b.n	8008984 <_strtod_l+0x454>
 8008ffa:	bf00      	nop
 8008ffc:	f3af 8000 	nop.w
 8009000:	00000000 	.word	0x00000000
 8009004:	bff00000 	.word	0xbff00000
 8009008:	00000000 	.word	0x00000000
 800900c:	3ff00000 	.word	0x3ff00000
 8009010:	94a03595 	.word	0x94a03595
 8009014:	3fdfffff 	.word	0x3fdfffff
 8009018:	35afe535 	.word	0x35afe535
 800901c:	3fe00000 	.word	0x3fe00000
 8009020:	000fffff 	.word	0x000fffff
 8009024:	7ff00000 	.word	0x7ff00000
 8009028:	7fefffff 	.word	0x7fefffff
 800902c:	3ff00000 	.word	0x3ff00000
 8009030:	3fe00000 	.word	0x3fe00000
 8009034:	7fe00000 	.word	0x7fe00000
 8009038:	7c9fffff 	.word	0x7c9fffff
 800903c:	9b08      	ldr	r3, [sp, #32]
 800903e:	b323      	cbz	r3, 800908a <_strtod_l+0xb5a>
 8009040:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009044:	d821      	bhi.n	800908a <_strtod_l+0xb5a>
 8009046:	a328      	add	r3, pc, #160	@ (adr r3, 80090e8 <_strtod_l+0xbb8>)
 8009048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800904c:	4630      	mov	r0, r6
 800904e:	4639      	mov	r1, r7
 8009050:	f7f7 fd4e 	bl	8000af0 <__aeabi_dcmple>
 8009054:	b1a0      	cbz	r0, 8009080 <_strtod_l+0xb50>
 8009056:	4639      	mov	r1, r7
 8009058:	4630      	mov	r0, r6
 800905a:	f7f7 fda5 	bl	8000ba8 <__aeabi_d2uiz>
 800905e:	2801      	cmp	r0, #1
 8009060:	bf38      	it	cc
 8009062:	2001      	movcc	r0, #1
 8009064:	f7f7 fa4e 	bl	8000504 <__aeabi_ui2d>
 8009068:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800906a:	4606      	mov	r6, r0
 800906c:	460f      	mov	r7, r1
 800906e:	b9fb      	cbnz	r3, 80090b0 <_strtod_l+0xb80>
 8009070:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009074:	9014      	str	r0, [sp, #80]	@ 0x50
 8009076:	9315      	str	r3, [sp, #84]	@ 0x54
 8009078:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800907c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009080:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009082:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009086:	1b5b      	subs	r3, r3, r5
 8009088:	9311      	str	r3, [sp, #68]	@ 0x44
 800908a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800908e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009092:	f7ff f8f1 	bl	8008278 <__ulp>
 8009096:	4650      	mov	r0, sl
 8009098:	ec53 2b10 	vmov	r2, r3, d0
 800909c:	4659      	mov	r1, fp
 800909e:	f7f7 faab 	bl	80005f8 <__aeabi_dmul>
 80090a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80090a6:	f7f7 f8f1 	bl	800028c <__adddf3>
 80090aa:	4682      	mov	sl, r0
 80090ac:	468b      	mov	fp, r1
 80090ae:	e770      	b.n	8008f92 <_strtod_l+0xa62>
 80090b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80090b4:	e7e0      	b.n	8009078 <_strtod_l+0xb48>
 80090b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80090f0 <_strtod_l+0xbc0>)
 80090b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090bc:	f7f7 fd0e 	bl	8000adc <__aeabi_dcmplt>
 80090c0:	e798      	b.n	8008ff4 <_strtod_l+0xac4>
 80090c2:	2300      	movs	r3, #0
 80090c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80090c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090ca:	6013      	str	r3, [r2, #0]
 80090cc:	f7ff ba6d 	b.w	80085aa <_strtod_l+0x7a>
 80090d0:	2a65      	cmp	r2, #101	@ 0x65
 80090d2:	f43f ab66 	beq.w	80087a2 <_strtod_l+0x272>
 80090d6:	2a45      	cmp	r2, #69	@ 0x45
 80090d8:	f43f ab63 	beq.w	80087a2 <_strtod_l+0x272>
 80090dc:	2301      	movs	r3, #1
 80090de:	f7ff bb9e 	b.w	800881e <_strtod_l+0x2ee>
 80090e2:	bf00      	nop
 80090e4:	f3af 8000 	nop.w
 80090e8:	ffc00000 	.word	0xffc00000
 80090ec:	41dfffff 	.word	0x41dfffff
 80090f0:	94a03595 	.word	0x94a03595
 80090f4:	3fcfffff 	.word	0x3fcfffff

080090f8 <_strtod_r>:
 80090f8:	4b01      	ldr	r3, [pc, #4]	@ (8009100 <_strtod_r+0x8>)
 80090fa:	f7ff ba19 	b.w	8008530 <_strtod_l>
 80090fe:	bf00      	nop
 8009100:	20000078 	.word	0x20000078

08009104 <_strtol_l.constprop.0>:
 8009104:	2b24      	cmp	r3, #36	@ 0x24
 8009106:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800910a:	4686      	mov	lr, r0
 800910c:	4690      	mov	r8, r2
 800910e:	d801      	bhi.n	8009114 <_strtol_l.constprop.0+0x10>
 8009110:	2b01      	cmp	r3, #1
 8009112:	d106      	bne.n	8009122 <_strtol_l.constprop.0+0x1e>
 8009114:	f7fd fdbc 	bl	8006c90 <__errno>
 8009118:	2316      	movs	r3, #22
 800911a:	6003      	str	r3, [r0, #0]
 800911c:	2000      	movs	r0, #0
 800911e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009122:	4834      	ldr	r0, [pc, #208]	@ (80091f4 <_strtol_l.constprop.0+0xf0>)
 8009124:	460d      	mov	r5, r1
 8009126:	462a      	mov	r2, r5
 8009128:	f815 4b01 	ldrb.w	r4, [r5], #1
 800912c:	5d06      	ldrb	r6, [r0, r4]
 800912e:	f016 0608 	ands.w	r6, r6, #8
 8009132:	d1f8      	bne.n	8009126 <_strtol_l.constprop.0+0x22>
 8009134:	2c2d      	cmp	r4, #45	@ 0x2d
 8009136:	d12d      	bne.n	8009194 <_strtol_l.constprop.0+0x90>
 8009138:	782c      	ldrb	r4, [r5, #0]
 800913a:	2601      	movs	r6, #1
 800913c:	1c95      	adds	r5, r2, #2
 800913e:	f033 0210 	bics.w	r2, r3, #16
 8009142:	d109      	bne.n	8009158 <_strtol_l.constprop.0+0x54>
 8009144:	2c30      	cmp	r4, #48	@ 0x30
 8009146:	d12a      	bne.n	800919e <_strtol_l.constprop.0+0x9a>
 8009148:	782a      	ldrb	r2, [r5, #0]
 800914a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800914e:	2a58      	cmp	r2, #88	@ 0x58
 8009150:	d125      	bne.n	800919e <_strtol_l.constprop.0+0x9a>
 8009152:	786c      	ldrb	r4, [r5, #1]
 8009154:	2310      	movs	r3, #16
 8009156:	3502      	adds	r5, #2
 8009158:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800915c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009160:	2200      	movs	r2, #0
 8009162:	fbbc f9f3 	udiv	r9, ip, r3
 8009166:	4610      	mov	r0, r2
 8009168:	fb03 ca19 	mls	sl, r3, r9, ip
 800916c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009170:	2f09      	cmp	r7, #9
 8009172:	d81b      	bhi.n	80091ac <_strtol_l.constprop.0+0xa8>
 8009174:	463c      	mov	r4, r7
 8009176:	42a3      	cmp	r3, r4
 8009178:	dd27      	ble.n	80091ca <_strtol_l.constprop.0+0xc6>
 800917a:	1c57      	adds	r7, r2, #1
 800917c:	d007      	beq.n	800918e <_strtol_l.constprop.0+0x8a>
 800917e:	4581      	cmp	r9, r0
 8009180:	d320      	bcc.n	80091c4 <_strtol_l.constprop.0+0xc0>
 8009182:	d101      	bne.n	8009188 <_strtol_l.constprop.0+0x84>
 8009184:	45a2      	cmp	sl, r4
 8009186:	db1d      	blt.n	80091c4 <_strtol_l.constprop.0+0xc0>
 8009188:	fb00 4003 	mla	r0, r0, r3, r4
 800918c:	2201      	movs	r2, #1
 800918e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009192:	e7eb      	b.n	800916c <_strtol_l.constprop.0+0x68>
 8009194:	2c2b      	cmp	r4, #43	@ 0x2b
 8009196:	bf04      	itt	eq
 8009198:	782c      	ldrbeq	r4, [r5, #0]
 800919a:	1c95      	addeq	r5, r2, #2
 800919c:	e7cf      	b.n	800913e <_strtol_l.constprop.0+0x3a>
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1da      	bne.n	8009158 <_strtol_l.constprop.0+0x54>
 80091a2:	2c30      	cmp	r4, #48	@ 0x30
 80091a4:	bf0c      	ite	eq
 80091a6:	2308      	moveq	r3, #8
 80091a8:	230a      	movne	r3, #10
 80091aa:	e7d5      	b.n	8009158 <_strtol_l.constprop.0+0x54>
 80091ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80091b0:	2f19      	cmp	r7, #25
 80091b2:	d801      	bhi.n	80091b8 <_strtol_l.constprop.0+0xb4>
 80091b4:	3c37      	subs	r4, #55	@ 0x37
 80091b6:	e7de      	b.n	8009176 <_strtol_l.constprop.0+0x72>
 80091b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80091bc:	2f19      	cmp	r7, #25
 80091be:	d804      	bhi.n	80091ca <_strtol_l.constprop.0+0xc6>
 80091c0:	3c57      	subs	r4, #87	@ 0x57
 80091c2:	e7d8      	b.n	8009176 <_strtol_l.constprop.0+0x72>
 80091c4:	f04f 32ff 	mov.w	r2, #4294967295
 80091c8:	e7e1      	b.n	800918e <_strtol_l.constprop.0+0x8a>
 80091ca:	1c53      	adds	r3, r2, #1
 80091cc:	d108      	bne.n	80091e0 <_strtol_l.constprop.0+0xdc>
 80091ce:	2322      	movs	r3, #34	@ 0x22
 80091d0:	f8ce 3000 	str.w	r3, [lr]
 80091d4:	4660      	mov	r0, ip
 80091d6:	f1b8 0f00 	cmp.w	r8, #0
 80091da:	d0a0      	beq.n	800911e <_strtol_l.constprop.0+0x1a>
 80091dc:	1e69      	subs	r1, r5, #1
 80091de:	e006      	b.n	80091ee <_strtol_l.constprop.0+0xea>
 80091e0:	b106      	cbz	r6, 80091e4 <_strtol_l.constprop.0+0xe0>
 80091e2:	4240      	negs	r0, r0
 80091e4:	f1b8 0f00 	cmp.w	r8, #0
 80091e8:	d099      	beq.n	800911e <_strtol_l.constprop.0+0x1a>
 80091ea:	2a00      	cmp	r2, #0
 80091ec:	d1f6      	bne.n	80091dc <_strtol_l.constprop.0+0xd8>
 80091ee:	f8c8 1000 	str.w	r1, [r8]
 80091f2:	e794      	b.n	800911e <_strtol_l.constprop.0+0x1a>
 80091f4:	0800a6c9 	.word	0x0800a6c9

080091f8 <_strtol_r>:
 80091f8:	f7ff bf84 	b.w	8009104 <_strtol_l.constprop.0>

080091fc <__ssputs_r>:
 80091fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009200:	688e      	ldr	r6, [r1, #8]
 8009202:	461f      	mov	r7, r3
 8009204:	42be      	cmp	r6, r7
 8009206:	680b      	ldr	r3, [r1, #0]
 8009208:	4682      	mov	sl, r0
 800920a:	460c      	mov	r4, r1
 800920c:	4690      	mov	r8, r2
 800920e:	d82d      	bhi.n	800926c <__ssputs_r+0x70>
 8009210:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009214:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009218:	d026      	beq.n	8009268 <__ssputs_r+0x6c>
 800921a:	6965      	ldr	r5, [r4, #20]
 800921c:	6909      	ldr	r1, [r1, #16]
 800921e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009222:	eba3 0901 	sub.w	r9, r3, r1
 8009226:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800922a:	1c7b      	adds	r3, r7, #1
 800922c:	444b      	add	r3, r9
 800922e:	106d      	asrs	r5, r5, #1
 8009230:	429d      	cmp	r5, r3
 8009232:	bf38      	it	cc
 8009234:	461d      	movcc	r5, r3
 8009236:	0553      	lsls	r3, r2, #21
 8009238:	d527      	bpl.n	800928a <__ssputs_r+0x8e>
 800923a:	4629      	mov	r1, r5
 800923c:	f7fe fc1c 	bl	8007a78 <_malloc_r>
 8009240:	4606      	mov	r6, r0
 8009242:	b360      	cbz	r0, 800929e <__ssputs_r+0xa2>
 8009244:	6921      	ldr	r1, [r4, #16]
 8009246:	464a      	mov	r2, r9
 8009248:	f000 fa18 	bl	800967c <memcpy>
 800924c:	89a3      	ldrh	r3, [r4, #12]
 800924e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009256:	81a3      	strh	r3, [r4, #12]
 8009258:	6126      	str	r6, [r4, #16]
 800925a:	6165      	str	r5, [r4, #20]
 800925c:	444e      	add	r6, r9
 800925e:	eba5 0509 	sub.w	r5, r5, r9
 8009262:	6026      	str	r6, [r4, #0]
 8009264:	60a5      	str	r5, [r4, #8]
 8009266:	463e      	mov	r6, r7
 8009268:	42be      	cmp	r6, r7
 800926a:	d900      	bls.n	800926e <__ssputs_r+0x72>
 800926c:	463e      	mov	r6, r7
 800926e:	6820      	ldr	r0, [r4, #0]
 8009270:	4632      	mov	r2, r6
 8009272:	4641      	mov	r1, r8
 8009274:	f000 f9c6 	bl	8009604 <memmove>
 8009278:	68a3      	ldr	r3, [r4, #8]
 800927a:	1b9b      	subs	r3, r3, r6
 800927c:	60a3      	str	r3, [r4, #8]
 800927e:	6823      	ldr	r3, [r4, #0]
 8009280:	4433      	add	r3, r6
 8009282:	6023      	str	r3, [r4, #0]
 8009284:	2000      	movs	r0, #0
 8009286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800928a:	462a      	mov	r2, r5
 800928c:	f000 fd89 	bl	8009da2 <_realloc_r>
 8009290:	4606      	mov	r6, r0
 8009292:	2800      	cmp	r0, #0
 8009294:	d1e0      	bne.n	8009258 <__ssputs_r+0x5c>
 8009296:	6921      	ldr	r1, [r4, #16]
 8009298:	4650      	mov	r0, sl
 800929a:	f7fe fb79 	bl	8007990 <_free_r>
 800929e:	230c      	movs	r3, #12
 80092a0:	f8ca 3000 	str.w	r3, [sl]
 80092a4:	89a3      	ldrh	r3, [r4, #12]
 80092a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092aa:	81a3      	strh	r3, [r4, #12]
 80092ac:	f04f 30ff 	mov.w	r0, #4294967295
 80092b0:	e7e9      	b.n	8009286 <__ssputs_r+0x8a>
	...

080092b4 <_svfiprintf_r>:
 80092b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092b8:	4698      	mov	r8, r3
 80092ba:	898b      	ldrh	r3, [r1, #12]
 80092bc:	061b      	lsls	r3, r3, #24
 80092be:	b09d      	sub	sp, #116	@ 0x74
 80092c0:	4607      	mov	r7, r0
 80092c2:	460d      	mov	r5, r1
 80092c4:	4614      	mov	r4, r2
 80092c6:	d510      	bpl.n	80092ea <_svfiprintf_r+0x36>
 80092c8:	690b      	ldr	r3, [r1, #16]
 80092ca:	b973      	cbnz	r3, 80092ea <_svfiprintf_r+0x36>
 80092cc:	2140      	movs	r1, #64	@ 0x40
 80092ce:	f7fe fbd3 	bl	8007a78 <_malloc_r>
 80092d2:	6028      	str	r0, [r5, #0]
 80092d4:	6128      	str	r0, [r5, #16]
 80092d6:	b930      	cbnz	r0, 80092e6 <_svfiprintf_r+0x32>
 80092d8:	230c      	movs	r3, #12
 80092da:	603b      	str	r3, [r7, #0]
 80092dc:	f04f 30ff 	mov.w	r0, #4294967295
 80092e0:	b01d      	add	sp, #116	@ 0x74
 80092e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092e6:	2340      	movs	r3, #64	@ 0x40
 80092e8:	616b      	str	r3, [r5, #20]
 80092ea:	2300      	movs	r3, #0
 80092ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80092ee:	2320      	movs	r3, #32
 80092f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80092f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80092f8:	2330      	movs	r3, #48	@ 0x30
 80092fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009498 <_svfiprintf_r+0x1e4>
 80092fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009302:	f04f 0901 	mov.w	r9, #1
 8009306:	4623      	mov	r3, r4
 8009308:	469a      	mov	sl, r3
 800930a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800930e:	b10a      	cbz	r2, 8009314 <_svfiprintf_r+0x60>
 8009310:	2a25      	cmp	r2, #37	@ 0x25
 8009312:	d1f9      	bne.n	8009308 <_svfiprintf_r+0x54>
 8009314:	ebba 0b04 	subs.w	fp, sl, r4
 8009318:	d00b      	beq.n	8009332 <_svfiprintf_r+0x7e>
 800931a:	465b      	mov	r3, fp
 800931c:	4622      	mov	r2, r4
 800931e:	4629      	mov	r1, r5
 8009320:	4638      	mov	r0, r7
 8009322:	f7ff ff6b 	bl	80091fc <__ssputs_r>
 8009326:	3001      	adds	r0, #1
 8009328:	f000 80a7 	beq.w	800947a <_svfiprintf_r+0x1c6>
 800932c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800932e:	445a      	add	r2, fp
 8009330:	9209      	str	r2, [sp, #36]	@ 0x24
 8009332:	f89a 3000 	ldrb.w	r3, [sl]
 8009336:	2b00      	cmp	r3, #0
 8009338:	f000 809f 	beq.w	800947a <_svfiprintf_r+0x1c6>
 800933c:	2300      	movs	r3, #0
 800933e:	f04f 32ff 	mov.w	r2, #4294967295
 8009342:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009346:	f10a 0a01 	add.w	sl, sl, #1
 800934a:	9304      	str	r3, [sp, #16]
 800934c:	9307      	str	r3, [sp, #28]
 800934e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009352:	931a      	str	r3, [sp, #104]	@ 0x68
 8009354:	4654      	mov	r4, sl
 8009356:	2205      	movs	r2, #5
 8009358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800935c:	484e      	ldr	r0, [pc, #312]	@ (8009498 <_svfiprintf_r+0x1e4>)
 800935e:	f7f6 ff37 	bl	80001d0 <memchr>
 8009362:	9a04      	ldr	r2, [sp, #16]
 8009364:	b9d8      	cbnz	r0, 800939e <_svfiprintf_r+0xea>
 8009366:	06d0      	lsls	r0, r2, #27
 8009368:	bf44      	itt	mi
 800936a:	2320      	movmi	r3, #32
 800936c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009370:	0711      	lsls	r1, r2, #28
 8009372:	bf44      	itt	mi
 8009374:	232b      	movmi	r3, #43	@ 0x2b
 8009376:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800937a:	f89a 3000 	ldrb.w	r3, [sl]
 800937e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009380:	d015      	beq.n	80093ae <_svfiprintf_r+0xfa>
 8009382:	9a07      	ldr	r2, [sp, #28]
 8009384:	4654      	mov	r4, sl
 8009386:	2000      	movs	r0, #0
 8009388:	f04f 0c0a 	mov.w	ip, #10
 800938c:	4621      	mov	r1, r4
 800938e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009392:	3b30      	subs	r3, #48	@ 0x30
 8009394:	2b09      	cmp	r3, #9
 8009396:	d94b      	bls.n	8009430 <_svfiprintf_r+0x17c>
 8009398:	b1b0      	cbz	r0, 80093c8 <_svfiprintf_r+0x114>
 800939a:	9207      	str	r2, [sp, #28]
 800939c:	e014      	b.n	80093c8 <_svfiprintf_r+0x114>
 800939e:	eba0 0308 	sub.w	r3, r0, r8
 80093a2:	fa09 f303 	lsl.w	r3, r9, r3
 80093a6:	4313      	orrs	r3, r2
 80093a8:	9304      	str	r3, [sp, #16]
 80093aa:	46a2      	mov	sl, r4
 80093ac:	e7d2      	b.n	8009354 <_svfiprintf_r+0xa0>
 80093ae:	9b03      	ldr	r3, [sp, #12]
 80093b0:	1d19      	adds	r1, r3, #4
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	9103      	str	r1, [sp, #12]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	bfbb      	ittet	lt
 80093ba:	425b      	neglt	r3, r3
 80093bc:	f042 0202 	orrlt.w	r2, r2, #2
 80093c0:	9307      	strge	r3, [sp, #28]
 80093c2:	9307      	strlt	r3, [sp, #28]
 80093c4:	bfb8      	it	lt
 80093c6:	9204      	strlt	r2, [sp, #16]
 80093c8:	7823      	ldrb	r3, [r4, #0]
 80093ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80093cc:	d10a      	bne.n	80093e4 <_svfiprintf_r+0x130>
 80093ce:	7863      	ldrb	r3, [r4, #1]
 80093d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80093d2:	d132      	bne.n	800943a <_svfiprintf_r+0x186>
 80093d4:	9b03      	ldr	r3, [sp, #12]
 80093d6:	1d1a      	adds	r2, r3, #4
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	9203      	str	r2, [sp, #12]
 80093dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80093e0:	3402      	adds	r4, #2
 80093e2:	9305      	str	r3, [sp, #20]
 80093e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80094a8 <_svfiprintf_r+0x1f4>
 80093e8:	7821      	ldrb	r1, [r4, #0]
 80093ea:	2203      	movs	r2, #3
 80093ec:	4650      	mov	r0, sl
 80093ee:	f7f6 feef 	bl	80001d0 <memchr>
 80093f2:	b138      	cbz	r0, 8009404 <_svfiprintf_r+0x150>
 80093f4:	9b04      	ldr	r3, [sp, #16]
 80093f6:	eba0 000a 	sub.w	r0, r0, sl
 80093fa:	2240      	movs	r2, #64	@ 0x40
 80093fc:	4082      	lsls	r2, r0
 80093fe:	4313      	orrs	r3, r2
 8009400:	3401      	adds	r4, #1
 8009402:	9304      	str	r3, [sp, #16]
 8009404:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009408:	4824      	ldr	r0, [pc, #144]	@ (800949c <_svfiprintf_r+0x1e8>)
 800940a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800940e:	2206      	movs	r2, #6
 8009410:	f7f6 fede 	bl	80001d0 <memchr>
 8009414:	2800      	cmp	r0, #0
 8009416:	d036      	beq.n	8009486 <_svfiprintf_r+0x1d2>
 8009418:	4b21      	ldr	r3, [pc, #132]	@ (80094a0 <_svfiprintf_r+0x1ec>)
 800941a:	bb1b      	cbnz	r3, 8009464 <_svfiprintf_r+0x1b0>
 800941c:	9b03      	ldr	r3, [sp, #12]
 800941e:	3307      	adds	r3, #7
 8009420:	f023 0307 	bic.w	r3, r3, #7
 8009424:	3308      	adds	r3, #8
 8009426:	9303      	str	r3, [sp, #12]
 8009428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800942a:	4433      	add	r3, r6
 800942c:	9309      	str	r3, [sp, #36]	@ 0x24
 800942e:	e76a      	b.n	8009306 <_svfiprintf_r+0x52>
 8009430:	fb0c 3202 	mla	r2, ip, r2, r3
 8009434:	460c      	mov	r4, r1
 8009436:	2001      	movs	r0, #1
 8009438:	e7a8      	b.n	800938c <_svfiprintf_r+0xd8>
 800943a:	2300      	movs	r3, #0
 800943c:	3401      	adds	r4, #1
 800943e:	9305      	str	r3, [sp, #20]
 8009440:	4619      	mov	r1, r3
 8009442:	f04f 0c0a 	mov.w	ip, #10
 8009446:	4620      	mov	r0, r4
 8009448:	f810 2b01 	ldrb.w	r2, [r0], #1
 800944c:	3a30      	subs	r2, #48	@ 0x30
 800944e:	2a09      	cmp	r2, #9
 8009450:	d903      	bls.n	800945a <_svfiprintf_r+0x1a6>
 8009452:	2b00      	cmp	r3, #0
 8009454:	d0c6      	beq.n	80093e4 <_svfiprintf_r+0x130>
 8009456:	9105      	str	r1, [sp, #20]
 8009458:	e7c4      	b.n	80093e4 <_svfiprintf_r+0x130>
 800945a:	fb0c 2101 	mla	r1, ip, r1, r2
 800945e:	4604      	mov	r4, r0
 8009460:	2301      	movs	r3, #1
 8009462:	e7f0      	b.n	8009446 <_svfiprintf_r+0x192>
 8009464:	ab03      	add	r3, sp, #12
 8009466:	9300      	str	r3, [sp, #0]
 8009468:	462a      	mov	r2, r5
 800946a:	4b0e      	ldr	r3, [pc, #56]	@ (80094a4 <_svfiprintf_r+0x1f0>)
 800946c:	a904      	add	r1, sp, #16
 800946e:	4638      	mov	r0, r7
 8009470:	f7fc fc96 	bl	8005da0 <_printf_float>
 8009474:	1c42      	adds	r2, r0, #1
 8009476:	4606      	mov	r6, r0
 8009478:	d1d6      	bne.n	8009428 <_svfiprintf_r+0x174>
 800947a:	89ab      	ldrh	r3, [r5, #12]
 800947c:	065b      	lsls	r3, r3, #25
 800947e:	f53f af2d 	bmi.w	80092dc <_svfiprintf_r+0x28>
 8009482:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009484:	e72c      	b.n	80092e0 <_svfiprintf_r+0x2c>
 8009486:	ab03      	add	r3, sp, #12
 8009488:	9300      	str	r3, [sp, #0]
 800948a:	462a      	mov	r2, r5
 800948c:	4b05      	ldr	r3, [pc, #20]	@ (80094a4 <_svfiprintf_r+0x1f0>)
 800948e:	a904      	add	r1, sp, #16
 8009490:	4638      	mov	r0, r7
 8009492:	f7fc ff1d 	bl	80062d0 <_printf_i>
 8009496:	e7ed      	b.n	8009474 <_svfiprintf_r+0x1c0>
 8009498:	0800a7c9 	.word	0x0800a7c9
 800949c:	0800a7d3 	.word	0x0800a7d3
 80094a0:	08005da1 	.word	0x08005da1
 80094a4:	080091fd 	.word	0x080091fd
 80094a8:	0800a7cf 	.word	0x0800a7cf

080094ac <__sflush_r>:
 80094ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094b4:	0716      	lsls	r6, r2, #28
 80094b6:	4605      	mov	r5, r0
 80094b8:	460c      	mov	r4, r1
 80094ba:	d454      	bmi.n	8009566 <__sflush_r+0xba>
 80094bc:	684b      	ldr	r3, [r1, #4]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	dc02      	bgt.n	80094c8 <__sflush_r+0x1c>
 80094c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	dd48      	ble.n	800955a <__sflush_r+0xae>
 80094c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80094ca:	2e00      	cmp	r6, #0
 80094cc:	d045      	beq.n	800955a <__sflush_r+0xae>
 80094ce:	2300      	movs	r3, #0
 80094d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80094d4:	682f      	ldr	r7, [r5, #0]
 80094d6:	6a21      	ldr	r1, [r4, #32]
 80094d8:	602b      	str	r3, [r5, #0]
 80094da:	d030      	beq.n	800953e <__sflush_r+0x92>
 80094dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80094de:	89a3      	ldrh	r3, [r4, #12]
 80094e0:	0759      	lsls	r1, r3, #29
 80094e2:	d505      	bpl.n	80094f0 <__sflush_r+0x44>
 80094e4:	6863      	ldr	r3, [r4, #4]
 80094e6:	1ad2      	subs	r2, r2, r3
 80094e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80094ea:	b10b      	cbz	r3, 80094f0 <__sflush_r+0x44>
 80094ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80094ee:	1ad2      	subs	r2, r2, r3
 80094f0:	2300      	movs	r3, #0
 80094f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80094f4:	6a21      	ldr	r1, [r4, #32]
 80094f6:	4628      	mov	r0, r5
 80094f8:	47b0      	blx	r6
 80094fa:	1c43      	adds	r3, r0, #1
 80094fc:	89a3      	ldrh	r3, [r4, #12]
 80094fe:	d106      	bne.n	800950e <__sflush_r+0x62>
 8009500:	6829      	ldr	r1, [r5, #0]
 8009502:	291d      	cmp	r1, #29
 8009504:	d82b      	bhi.n	800955e <__sflush_r+0xb2>
 8009506:	4a2a      	ldr	r2, [pc, #168]	@ (80095b0 <__sflush_r+0x104>)
 8009508:	410a      	asrs	r2, r1
 800950a:	07d6      	lsls	r6, r2, #31
 800950c:	d427      	bmi.n	800955e <__sflush_r+0xb2>
 800950e:	2200      	movs	r2, #0
 8009510:	6062      	str	r2, [r4, #4]
 8009512:	04d9      	lsls	r1, r3, #19
 8009514:	6922      	ldr	r2, [r4, #16]
 8009516:	6022      	str	r2, [r4, #0]
 8009518:	d504      	bpl.n	8009524 <__sflush_r+0x78>
 800951a:	1c42      	adds	r2, r0, #1
 800951c:	d101      	bne.n	8009522 <__sflush_r+0x76>
 800951e:	682b      	ldr	r3, [r5, #0]
 8009520:	b903      	cbnz	r3, 8009524 <__sflush_r+0x78>
 8009522:	6560      	str	r0, [r4, #84]	@ 0x54
 8009524:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009526:	602f      	str	r7, [r5, #0]
 8009528:	b1b9      	cbz	r1, 800955a <__sflush_r+0xae>
 800952a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800952e:	4299      	cmp	r1, r3
 8009530:	d002      	beq.n	8009538 <__sflush_r+0x8c>
 8009532:	4628      	mov	r0, r5
 8009534:	f7fe fa2c 	bl	8007990 <_free_r>
 8009538:	2300      	movs	r3, #0
 800953a:	6363      	str	r3, [r4, #52]	@ 0x34
 800953c:	e00d      	b.n	800955a <__sflush_r+0xae>
 800953e:	2301      	movs	r3, #1
 8009540:	4628      	mov	r0, r5
 8009542:	47b0      	blx	r6
 8009544:	4602      	mov	r2, r0
 8009546:	1c50      	adds	r0, r2, #1
 8009548:	d1c9      	bne.n	80094de <__sflush_r+0x32>
 800954a:	682b      	ldr	r3, [r5, #0]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d0c6      	beq.n	80094de <__sflush_r+0x32>
 8009550:	2b1d      	cmp	r3, #29
 8009552:	d001      	beq.n	8009558 <__sflush_r+0xac>
 8009554:	2b16      	cmp	r3, #22
 8009556:	d11e      	bne.n	8009596 <__sflush_r+0xea>
 8009558:	602f      	str	r7, [r5, #0]
 800955a:	2000      	movs	r0, #0
 800955c:	e022      	b.n	80095a4 <__sflush_r+0xf8>
 800955e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009562:	b21b      	sxth	r3, r3
 8009564:	e01b      	b.n	800959e <__sflush_r+0xf2>
 8009566:	690f      	ldr	r7, [r1, #16]
 8009568:	2f00      	cmp	r7, #0
 800956a:	d0f6      	beq.n	800955a <__sflush_r+0xae>
 800956c:	0793      	lsls	r3, r2, #30
 800956e:	680e      	ldr	r6, [r1, #0]
 8009570:	bf08      	it	eq
 8009572:	694b      	ldreq	r3, [r1, #20]
 8009574:	600f      	str	r7, [r1, #0]
 8009576:	bf18      	it	ne
 8009578:	2300      	movne	r3, #0
 800957a:	eba6 0807 	sub.w	r8, r6, r7
 800957e:	608b      	str	r3, [r1, #8]
 8009580:	f1b8 0f00 	cmp.w	r8, #0
 8009584:	dde9      	ble.n	800955a <__sflush_r+0xae>
 8009586:	6a21      	ldr	r1, [r4, #32]
 8009588:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800958a:	4643      	mov	r3, r8
 800958c:	463a      	mov	r2, r7
 800958e:	4628      	mov	r0, r5
 8009590:	47b0      	blx	r6
 8009592:	2800      	cmp	r0, #0
 8009594:	dc08      	bgt.n	80095a8 <__sflush_r+0xfc>
 8009596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800959a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800959e:	81a3      	strh	r3, [r4, #12]
 80095a0:	f04f 30ff 	mov.w	r0, #4294967295
 80095a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095a8:	4407      	add	r7, r0
 80095aa:	eba8 0800 	sub.w	r8, r8, r0
 80095ae:	e7e7      	b.n	8009580 <__sflush_r+0xd4>
 80095b0:	dfbffffe 	.word	0xdfbffffe

080095b4 <_fflush_r>:
 80095b4:	b538      	push	{r3, r4, r5, lr}
 80095b6:	690b      	ldr	r3, [r1, #16]
 80095b8:	4605      	mov	r5, r0
 80095ba:	460c      	mov	r4, r1
 80095bc:	b913      	cbnz	r3, 80095c4 <_fflush_r+0x10>
 80095be:	2500      	movs	r5, #0
 80095c0:	4628      	mov	r0, r5
 80095c2:	bd38      	pop	{r3, r4, r5, pc}
 80095c4:	b118      	cbz	r0, 80095ce <_fflush_r+0x1a>
 80095c6:	6a03      	ldr	r3, [r0, #32]
 80095c8:	b90b      	cbnz	r3, 80095ce <_fflush_r+0x1a>
 80095ca:	f7fd fa41 	bl	8006a50 <__sinit>
 80095ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d0f3      	beq.n	80095be <_fflush_r+0xa>
 80095d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80095d8:	07d0      	lsls	r0, r2, #31
 80095da:	d404      	bmi.n	80095e6 <_fflush_r+0x32>
 80095dc:	0599      	lsls	r1, r3, #22
 80095de:	d402      	bmi.n	80095e6 <_fflush_r+0x32>
 80095e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095e2:	f7fd fb80 	bl	8006ce6 <__retarget_lock_acquire_recursive>
 80095e6:	4628      	mov	r0, r5
 80095e8:	4621      	mov	r1, r4
 80095ea:	f7ff ff5f 	bl	80094ac <__sflush_r>
 80095ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095f0:	07da      	lsls	r2, r3, #31
 80095f2:	4605      	mov	r5, r0
 80095f4:	d4e4      	bmi.n	80095c0 <_fflush_r+0xc>
 80095f6:	89a3      	ldrh	r3, [r4, #12]
 80095f8:	059b      	lsls	r3, r3, #22
 80095fa:	d4e1      	bmi.n	80095c0 <_fflush_r+0xc>
 80095fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095fe:	f7fd fb73 	bl	8006ce8 <__retarget_lock_release_recursive>
 8009602:	e7dd      	b.n	80095c0 <_fflush_r+0xc>

08009604 <memmove>:
 8009604:	4288      	cmp	r0, r1
 8009606:	b510      	push	{r4, lr}
 8009608:	eb01 0402 	add.w	r4, r1, r2
 800960c:	d902      	bls.n	8009614 <memmove+0x10>
 800960e:	4284      	cmp	r4, r0
 8009610:	4623      	mov	r3, r4
 8009612:	d807      	bhi.n	8009624 <memmove+0x20>
 8009614:	1e43      	subs	r3, r0, #1
 8009616:	42a1      	cmp	r1, r4
 8009618:	d008      	beq.n	800962c <memmove+0x28>
 800961a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800961e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009622:	e7f8      	b.n	8009616 <memmove+0x12>
 8009624:	4402      	add	r2, r0
 8009626:	4601      	mov	r1, r0
 8009628:	428a      	cmp	r2, r1
 800962a:	d100      	bne.n	800962e <memmove+0x2a>
 800962c:	bd10      	pop	{r4, pc}
 800962e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009632:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009636:	e7f7      	b.n	8009628 <memmove+0x24>

08009638 <strncmp>:
 8009638:	b510      	push	{r4, lr}
 800963a:	b16a      	cbz	r2, 8009658 <strncmp+0x20>
 800963c:	3901      	subs	r1, #1
 800963e:	1884      	adds	r4, r0, r2
 8009640:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009644:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009648:	429a      	cmp	r2, r3
 800964a:	d103      	bne.n	8009654 <strncmp+0x1c>
 800964c:	42a0      	cmp	r0, r4
 800964e:	d001      	beq.n	8009654 <strncmp+0x1c>
 8009650:	2a00      	cmp	r2, #0
 8009652:	d1f5      	bne.n	8009640 <strncmp+0x8>
 8009654:	1ad0      	subs	r0, r2, r3
 8009656:	bd10      	pop	{r4, pc}
 8009658:	4610      	mov	r0, r2
 800965a:	e7fc      	b.n	8009656 <strncmp+0x1e>

0800965c <_sbrk_r>:
 800965c:	b538      	push	{r3, r4, r5, lr}
 800965e:	4d06      	ldr	r5, [pc, #24]	@ (8009678 <_sbrk_r+0x1c>)
 8009660:	2300      	movs	r3, #0
 8009662:	4604      	mov	r4, r0
 8009664:	4608      	mov	r0, r1
 8009666:	602b      	str	r3, [r5, #0]
 8009668:	f7f8 fbe6 	bl	8001e38 <_sbrk>
 800966c:	1c43      	adds	r3, r0, #1
 800966e:	d102      	bne.n	8009676 <_sbrk_r+0x1a>
 8009670:	682b      	ldr	r3, [r5, #0]
 8009672:	b103      	cbz	r3, 8009676 <_sbrk_r+0x1a>
 8009674:	6023      	str	r3, [r4, #0]
 8009676:	bd38      	pop	{r3, r4, r5, pc}
 8009678:	200004ac 	.word	0x200004ac

0800967c <memcpy>:
 800967c:	440a      	add	r2, r1
 800967e:	4291      	cmp	r1, r2
 8009680:	f100 33ff 	add.w	r3, r0, #4294967295
 8009684:	d100      	bne.n	8009688 <memcpy+0xc>
 8009686:	4770      	bx	lr
 8009688:	b510      	push	{r4, lr}
 800968a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800968e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009692:	4291      	cmp	r1, r2
 8009694:	d1f9      	bne.n	800968a <memcpy+0xe>
 8009696:	bd10      	pop	{r4, pc}

08009698 <nan>:
 8009698:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80096a0 <nan+0x8>
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	00000000 	.word	0x00000000
 80096a4:	7ff80000 	.word	0x7ff80000

080096a8 <__assert_func>:
 80096a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096aa:	4614      	mov	r4, r2
 80096ac:	461a      	mov	r2, r3
 80096ae:	4b09      	ldr	r3, [pc, #36]	@ (80096d4 <__assert_func+0x2c>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	4605      	mov	r5, r0
 80096b4:	68d8      	ldr	r0, [r3, #12]
 80096b6:	b954      	cbnz	r4, 80096ce <__assert_func+0x26>
 80096b8:	4b07      	ldr	r3, [pc, #28]	@ (80096d8 <__assert_func+0x30>)
 80096ba:	461c      	mov	r4, r3
 80096bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80096c0:	9100      	str	r1, [sp, #0]
 80096c2:	462b      	mov	r3, r5
 80096c4:	4905      	ldr	r1, [pc, #20]	@ (80096dc <__assert_func+0x34>)
 80096c6:	f000 fba7 	bl	8009e18 <fiprintf>
 80096ca:	f000 fbb7 	bl	8009e3c <abort>
 80096ce:	4b04      	ldr	r3, [pc, #16]	@ (80096e0 <__assert_func+0x38>)
 80096d0:	e7f4      	b.n	80096bc <__assert_func+0x14>
 80096d2:	bf00      	nop
 80096d4:	20000028 	.word	0x20000028
 80096d8:	0800a81d 	.word	0x0800a81d
 80096dc:	0800a7ef 	.word	0x0800a7ef
 80096e0:	0800a7e2 	.word	0x0800a7e2

080096e4 <_calloc_r>:
 80096e4:	b570      	push	{r4, r5, r6, lr}
 80096e6:	fba1 5402 	umull	r5, r4, r1, r2
 80096ea:	b93c      	cbnz	r4, 80096fc <_calloc_r+0x18>
 80096ec:	4629      	mov	r1, r5
 80096ee:	f7fe f9c3 	bl	8007a78 <_malloc_r>
 80096f2:	4606      	mov	r6, r0
 80096f4:	b928      	cbnz	r0, 8009702 <_calloc_r+0x1e>
 80096f6:	2600      	movs	r6, #0
 80096f8:	4630      	mov	r0, r6
 80096fa:	bd70      	pop	{r4, r5, r6, pc}
 80096fc:	220c      	movs	r2, #12
 80096fe:	6002      	str	r2, [r0, #0]
 8009700:	e7f9      	b.n	80096f6 <_calloc_r+0x12>
 8009702:	462a      	mov	r2, r5
 8009704:	4621      	mov	r1, r4
 8009706:	f7fd fa70 	bl	8006bea <memset>
 800970a:	e7f5      	b.n	80096f8 <_calloc_r+0x14>

0800970c <rshift>:
 800970c:	6903      	ldr	r3, [r0, #16]
 800970e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009712:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009716:	ea4f 1261 	mov.w	r2, r1, asr #5
 800971a:	f100 0414 	add.w	r4, r0, #20
 800971e:	dd45      	ble.n	80097ac <rshift+0xa0>
 8009720:	f011 011f 	ands.w	r1, r1, #31
 8009724:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009728:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800972c:	d10c      	bne.n	8009748 <rshift+0x3c>
 800972e:	f100 0710 	add.w	r7, r0, #16
 8009732:	4629      	mov	r1, r5
 8009734:	42b1      	cmp	r1, r6
 8009736:	d334      	bcc.n	80097a2 <rshift+0x96>
 8009738:	1a9b      	subs	r3, r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	1eea      	subs	r2, r5, #3
 800973e:	4296      	cmp	r6, r2
 8009740:	bf38      	it	cc
 8009742:	2300      	movcc	r3, #0
 8009744:	4423      	add	r3, r4
 8009746:	e015      	b.n	8009774 <rshift+0x68>
 8009748:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800974c:	f1c1 0820 	rsb	r8, r1, #32
 8009750:	40cf      	lsrs	r7, r1
 8009752:	f105 0e04 	add.w	lr, r5, #4
 8009756:	46a1      	mov	r9, r4
 8009758:	4576      	cmp	r6, lr
 800975a:	46f4      	mov	ip, lr
 800975c:	d815      	bhi.n	800978a <rshift+0x7e>
 800975e:	1a9a      	subs	r2, r3, r2
 8009760:	0092      	lsls	r2, r2, #2
 8009762:	3a04      	subs	r2, #4
 8009764:	3501      	adds	r5, #1
 8009766:	42ae      	cmp	r6, r5
 8009768:	bf38      	it	cc
 800976a:	2200      	movcc	r2, #0
 800976c:	18a3      	adds	r3, r4, r2
 800976e:	50a7      	str	r7, [r4, r2]
 8009770:	b107      	cbz	r7, 8009774 <rshift+0x68>
 8009772:	3304      	adds	r3, #4
 8009774:	1b1a      	subs	r2, r3, r4
 8009776:	42a3      	cmp	r3, r4
 8009778:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800977c:	bf08      	it	eq
 800977e:	2300      	moveq	r3, #0
 8009780:	6102      	str	r2, [r0, #16]
 8009782:	bf08      	it	eq
 8009784:	6143      	streq	r3, [r0, #20]
 8009786:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800978a:	f8dc c000 	ldr.w	ip, [ip]
 800978e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009792:	ea4c 0707 	orr.w	r7, ip, r7
 8009796:	f849 7b04 	str.w	r7, [r9], #4
 800979a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800979e:	40cf      	lsrs	r7, r1
 80097a0:	e7da      	b.n	8009758 <rshift+0x4c>
 80097a2:	f851 cb04 	ldr.w	ip, [r1], #4
 80097a6:	f847 cf04 	str.w	ip, [r7, #4]!
 80097aa:	e7c3      	b.n	8009734 <rshift+0x28>
 80097ac:	4623      	mov	r3, r4
 80097ae:	e7e1      	b.n	8009774 <rshift+0x68>

080097b0 <__hexdig_fun>:
 80097b0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80097b4:	2b09      	cmp	r3, #9
 80097b6:	d802      	bhi.n	80097be <__hexdig_fun+0xe>
 80097b8:	3820      	subs	r0, #32
 80097ba:	b2c0      	uxtb	r0, r0
 80097bc:	4770      	bx	lr
 80097be:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80097c2:	2b05      	cmp	r3, #5
 80097c4:	d801      	bhi.n	80097ca <__hexdig_fun+0x1a>
 80097c6:	3847      	subs	r0, #71	@ 0x47
 80097c8:	e7f7      	b.n	80097ba <__hexdig_fun+0xa>
 80097ca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80097ce:	2b05      	cmp	r3, #5
 80097d0:	d801      	bhi.n	80097d6 <__hexdig_fun+0x26>
 80097d2:	3827      	subs	r0, #39	@ 0x27
 80097d4:	e7f1      	b.n	80097ba <__hexdig_fun+0xa>
 80097d6:	2000      	movs	r0, #0
 80097d8:	4770      	bx	lr
	...

080097dc <__gethex>:
 80097dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097e0:	b085      	sub	sp, #20
 80097e2:	468a      	mov	sl, r1
 80097e4:	9302      	str	r3, [sp, #8]
 80097e6:	680b      	ldr	r3, [r1, #0]
 80097e8:	9001      	str	r0, [sp, #4]
 80097ea:	4690      	mov	r8, r2
 80097ec:	1c9c      	adds	r4, r3, #2
 80097ee:	46a1      	mov	r9, r4
 80097f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80097f4:	2830      	cmp	r0, #48	@ 0x30
 80097f6:	d0fa      	beq.n	80097ee <__gethex+0x12>
 80097f8:	eba9 0303 	sub.w	r3, r9, r3
 80097fc:	f1a3 0b02 	sub.w	fp, r3, #2
 8009800:	f7ff ffd6 	bl	80097b0 <__hexdig_fun>
 8009804:	4605      	mov	r5, r0
 8009806:	2800      	cmp	r0, #0
 8009808:	d168      	bne.n	80098dc <__gethex+0x100>
 800980a:	49a0      	ldr	r1, [pc, #640]	@ (8009a8c <__gethex+0x2b0>)
 800980c:	2201      	movs	r2, #1
 800980e:	4648      	mov	r0, r9
 8009810:	f7ff ff12 	bl	8009638 <strncmp>
 8009814:	4607      	mov	r7, r0
 8009816:	2800      	cmp	r0, #0
 8009818:	d167      	bne.n	80098ea <__gethex+0x10e>
 800981a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800981e:	4626      	mov	r6, r4
 8009820:	f7ff ffc6 	bl	80097b0 <__hexdig_fun>
 8009824:	2800      	cmp	r0, #0
 8009826:	d062      	beq.n	80098ee <__gethex+0x112>
 8009828:	4623      	mov	r3, r4
 800982a:	7818      	ldrb	r0, [r3, #0]
 800982c:	2830      	cmp	r0, #48	@ 0x30
 800982e:	4699      	mov	r9, r3
 8009830:	f103 0301 	add.w	r3, r3, #1
 8009834:	d0f9      	beq.n	800982a <__gethex+0x4e>
 8009836:	f7ff ffbb 	bl	80097b0 <__hexdig_fun>
 800983a:	fab0 f580 	clz	r5, r0
 800983e:	096d      	lsrs	r5, r5, #5
 8009840:	f04f 0b01 	mov.w	fp, #1
 8009844:	464a      	mov	r2, r9
 8009846:	4616      	mov	r6, r2
 8009848:	3201      	adds	r2, #1
 800984a:	7830      	ldrb	r0, [r6, #0]
 800984c:	f7ff ffb0 	bl	80097b0 <__hexdig_fun>
 8009850:	2800      	cmp	r0, #0
 8009852:	d1f8      	bne.n	8009846 <__gethex+0x6a>
 8009854:	498d      	ldr	r1, [pc, #564]	@ (8009a8c <__gethex+0x2b0>)
 8009856:	2201      	movs	r2, #1
 8009858:	4630      	mov	r0, r6
 800985a:	f7ff feed 	bl	8009638 <strncmp>
 800985e:	2800      	cmp	r0, #0
 8009860:	d13f      	bne.n	80098e2 <__gethex+0x106>
 8009862:	b944      	cbnz	r4, 8009876 <__gethex+0x9a>
 8009864:	1c74      	adds	r4, r6, #1
 8009866:	4622      	mov	r2, r4
 8009868:	4616      	mov	r6, r2
 800986a:	3201      	adds	r2, #1
 800986c:	7830      	ldrb	r0, [r6, #0]
 800986e:	f7ff ff9f 	bl	80097b0 <__hexdig_fun>
 8009872:	2800      	cmp	r0, #0
 8009874:	d1f8      	bne.n	8009868 <__gethex+0x8c>
 8009876:	1ba4      	subs	r4, r4, r6
 8009878:	00a7      	lsls	r7, r4, #2
 800987a:	7833      	ldrb	r3, [r6, #0]
 800987c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009880:	2b50      	cmp	r3, #80	@ 0x50
 8009882:	d13e      	bne.n	8009902 <__gethex+0x126>
 8009884:	7873      	ldrb	r3, [r6, #1]
 8009886:	2b2b      	cmp	r3, #43	@ 0x2b
 8009888:	d033      	beq.n	80098f2 <__gethex+0x116>
 800988a:	2b2d      	cmp	r3, #45	@ 0x2d
 800988c:	d034      	beq.n	80098f8 <__gethex+0x11c>
 800988e:	1c71      	adds	r1, r6, #1
 8009890:	2400      	movs	r4, #0
 8009892:	7808      	ldrb	r0, [r1, #0]
 8009894:	f7ff ff8c 	bl	80097b0 <__hexdig_fun>
 8009898:	1e43      	subs	r3, r0, #1
 800989a:	b2db      	uxtb	r3, r3
 800989c:	2b18      	cmp	r3, #24
 800989e:	d830      	bhi.n	8009902 <__gethex+0x126>
 80098a0:	f1a0 0210 	sub.w	r2, r0, #16
 80098a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80098a8:	f7ff ff82 	bl	80097b0 <__hexdig_fun>
 80098ac:	f100 3cff 	add.w	ip, r0, #4294967295
 80098b0:	fa5f fc8c 	uxtb.w	ip, ip
 80098b4:	f1bc 0f18 	cmp.w	ip, #24
 80098b8:	f04f 030a 	mov.w	r3, #10
 80098bc:	d91e      	bls.n	80098fc <__gethex+0x120>
 80098be:	b104      	cbz	r4, 80098c2 <__gethex+0xe6>
 80098c0:	4252      	negs	r2, r2
 80098c2:	4417      	add	r7, r2
 80098c4:	f8ca 1000 	str.w	r1, [sl]
 80098c8:	b1ed      	cbz	r5, 8009906 <__gethex+0x12a>
 80098ca:	f1bb 0f00 	cmp.w	fp, #0
 80098ce:	bf0c      	ite	eq
 80098d0:	2506      	moveq	r5, #6
 80098d2:	2500      	movne	r5, #0
 80098d4:	4628      	mov	r0, r5
 80098d6:	b005      	add	sp, #20
 80098d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098dc:	2500      	movs	r5, #0
 80098de:	462c      	mov	r4, r5
 80098e0:	e7b0      	b.n	8009844 <__gethex+0x68>
 80098e2:	2c00      	cmp	r4, #0
 80098e4:	d1c7      	bne.n	8009876 <__gethex+0x9a>
 80098e6:	4627      	mov	r7, r4
 80098e8:	e7c7      	b.n	800987a <__gethex+0x9e>
 80098ea:	464e      	mov	r6, r9
 80098ec:	462f      	mov	r7, r5
 80098ee:	2501      	movs	r5, #1
 80098f0:	e7c3      	b.n	800987a <__gethex+0x9e>
 80098f2:	2400      	movs	r4, #0
 80098f4:	1cb1      	adds	r1, r6, #2
 80098f6:	e7cc      	b.n	8009892 <__gethex+0xb6>
 80098f8:	2401      	movs	r4, #1
 80098fa:	e7fb      	b.n	80098f4 <__gethex+0x118>
 80098fc:	fb03 0002 	mla	r0, r3, r2, r0
 8009900:	e7ce      	b.n	80098a0 <__gethex+0xc4>
 8009902:	4631      	mov	r1, r6
 8009904:	e7de      	b.n	80098c4 <__gethex+0xe8>
 8009906:	eba6 0309 	sub.w	r3, r6, r9
 800990a:	3b01      	subs	r3, #1
 800990c:	4629      	mov	r1, r5
 800990e:	2b07      	cmp	r3, #7
 8009910:	dc0a      	bgt.n	8009928 <__gethex+0x14c>
 8009912:	9801      	ldr	r0, [sp, #4]
 8009914:	f7fe f93c 	bl	8007b90 <_Balloc>
 8009918:	4604      	mov	r4, r0
 800991a:	b940      	cbnz	r0, 800992e <__gethex+0x152>
 800991c:	4b5c      	ldr	r3, [pc, #368]	@ (8009a90 <__gethex+0x2b4>)
 800991e:	4602      	mov	r2, r0
 8009920:	21e4      	movs	r1, #228	@ 0xe4
 8009922:	485c      	ldr	r0, [pc, #368]	@ (8009a94 <__gethex+0x2b8>)
 8009924:	f7ff fec0 	bl	80096a8 <__assert_func>
 8009928:	3101      	adds	r1, #1
 800992a:	105b      	asrs	r3, r3, #1
 800992c:	e7ef      	b.n	800990e <__gethex+0x132>
 800992e:	f100 0a14 	add.w	sl, r0, #20
 8009932:	2300      	movs	r3, #0
 8009934:	4655      	mov	r5, sl
 8009936:	469b      	mov	fp, r3
 8009938:	45b1      	cmp	r9, r6
 800993a:	d337      	bcc.n	80099ac <__gethex+0x1d0>
 800993c:	f845 bb04 	str.w	fp, [r5], #4
 8009940:	eba5 050a 	sub.w	r5, r5, sl
 8009944:	10ad      	asrs	r5, r5, #2
 8009946:	6125      	str	r5, [r4, #16]
 8009948:	4658      	mov	r0, fp
 800994a:	f7fe fa13 	bl	8007d74 <__hi0bits>
 800994e:	016d      	lsls	r5, r5, #5
 8009950:	f8d8 6000 	ldr.w	r6, [r8]
 8009954:	1a2d      	subs	r5, r5, r0
 8009956:	42b5      	cmp	r5, r6
 8009958:	dd54      	ble.n	8009a04 <__gethex+0x228>
 800995a:	1bad      	subs	r5, r5, r6
 800995c:	4629      	mov	r1, r5
 800995e:	4620      	mov	r0, r4
 8009960:	f7fe fda7 	bl	80084b2 <__any_on>
 8009964:	4681      	mov	r9, r0
 8009966:	b178      	cbz	r0, 8009988 <__gethex+0x1ac>
 8009968:	1e6b      	subs	r3, r5, #1
 800996a:	1159      	asrs	r1, r3, #5
 800996c:	f003 021f 	and.w	r2, r3, #31
 8009970:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009974:	f04f 0901 	mov.w	r9, #1
 8009978:	fa09 f202 	lsl.w	r2, r9, r2
 800997c:	420a      	tst	r2, r1
 800997e:	d003      	beq.n	8009988 <__gethex+0x1ac>
 8009980:	454b      	cmp	r3, r9
 8009982:	dc36      	bgt.n	80099f2 <__gethex+0x216>
 8009984:	f04f 0902 	mov.w	r9, #2
 8009988:	4629      	mov	r1, r5
 800998a:	4620      	mov	r0, r4
 800998c:	f7ff febe 	bl	800970c <rshift>
 8009990:	442f      	add	r7, r5
 8009992:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009996:	42bb      	cmp	r3, r7
 8009998:	da42      	bge.n	8009a20 <__gethex+0x244>
 800999a:	9801      	ldr	r0, [sp, #4]
 800999c:	4621      	mov	r1, r4
 800999e:	f7fe f937 	bl	8007c10 <_Bfree>
 80099a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80099a4:	2300      	movs	r3, #0
 80099a6:	6013      	str	r3, [r2, #0]
 80099a8:	25a3      	movs	r5, #163	@ 0xa3
 80099aa:	e793      	b.n	80098d4 <__gethex+0xf8>
 80099ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80099b0:	2a2e      	cmp	r2, #46	@ 0x2e
 80099b2:	d012      	beq.n	80099da <__gethex+0x1fe>
 80099b4:	2b20      	cmp	r3, #32
 80099b6:	d104      	bne.n	80099c2 <__gethex+0x1e6>
 80099b8:	f845 bb04 	str.w	fp, [r5], #4
 80099bc:	f04f 0b00 	mov.w	fp, #0
 80099c0:	465b      	mov	r3, fp
 80099c2:	7830      	ldrb	r0, [r6, #0]
 80099c4:	9303      	str	r3, [sp, #12]
 80099c6:	f7ff fef3 	bl	80097b0 <__hexdig_fun>
 80099ca:	9b03      	ldr	r3, [sp, #12]
 80099cc:	f000 000f 	and.w	r0, r0, #15
 80099d0:	4098      	lsls	r0, r3
 80099d2:	ea4b 0b00 	orr.w	fp, fp, r0
 80099d6:	3304      	adds	r3, #4
 80099d8:	e7ae      	b.n	8009938 <__gethex+0x15c>
 80099da:	45b1      	cmp	r9, r6
 80099dc:	d8ea      	bhi.n	80099b4 <__gethex+0x1d8>
 80099de:	492b      	ldr	r1, [pc, #172]	@ (8009a8c <__gethex+0x2b0>)
 80099e0:	9303      	str	r3, [sp, #12]
 80099e2:	2201      	movs	r2, #1
 80099e4:	4630      	mov	r0, r6
 80099e6:	f7ff fe27 	bl	8009638 <strncmp>
 80099ea:	9b03      	ldr	r3, [sp, #12]
 80099ec:	2800      	cmp	r0, #0
 80099ee:	d1e1      	bne.n	80099b4 <__gethex+0x1d8>
 80099f0:	e7a2      	b.n	8009938 <__gethex+0x15c>
 80099f2:	1ea9      	subs	r1, r5, #2
 80099f4:	4620      	mov	r0, r4
 80099f6:	f7fe fd5c 	bl	80084b2 <__any_on>
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d0c2      	beq.n	8009984 <__gethex+0x1a8>
 80099fe:	f04f 0903 	mov.w	r9, #3
 8009a02:	e7c1      	b.n	8009988 <__gethex+0x1ac>
 8009a04:	da09      	bge.n	8009a1a <__gethex+0x23e>
 8009a06:	1b75      	subs	r5, r6, r5
 8009a08:	4621      	mov	r1, r4
 8009a0a:	9801      	ldr	r0, [sp, #4]
 8009a0c:	462a      	mov	r2, r5
 8009a0e:	f7fe fb17 	bl	8008040 <__lshift>
 8009a12:	1b7f      	subs	r7, r7, r5
 8009a14:	4604      	mov	r4, r0
 8009a16:	f100 0a14 	add.w	sl, r0, #20
 8009a1a:	f04f 0900 	mov.w	r9, #0
 8009a1e:	e7b8      	b.n	8009992 <__gethex+0x1b6>
 8009a20:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009a24:	42bd      	cmp	r5, r7
 8009a26:	dd6f      	ble.n	8009b08 <__gethex+0x32c>
 8009a28:	1bed      	subs	r5, r5, r7
 8009a2a:	42ae      	cmp	r6, r5
 8009a2c:	dc34      	bgt.n	8009a98 <__gethex+0x2bc>
 8009a2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009a32:	2b02      	cmp	r3, #2
 8009a34:	d022      	beq.n	8009a7c <__gethex+0x2a0>
 8009a36:	2b03      	cmp	r3, #3
 8009a38:	d024      	beq.n	8009a84 <__gethex+0x2a8>
 8009a3a:	2b01      	cmp	r3, #1
 8009a3c:	d115      	bne.n	8009a6a <__gethex+0x28e>
 8009a3e:	42ae      	cmp	r6, r5
 8009a40:	d113      	bne.n	8009a6a <__gethex+0x28e>
 8009a42:	2e01      	cmp	r6, #1
 8009a44:	d10b      	bne.n	8009a5e <__gethex+0x282>
 8009a46:	9a02      	ldr	r2, [sp, #8]
 8009a48:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009a4c:	6013      	str	r3, [r2, #0]
 8009a4e:	2301      	movs	r3, #1
 8009a50:	6123      	str	r3, [r4, #16]
 8009a52:	f8ca 3000 	str.w	r3, [sl]
 8009a56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a58:	2562      	movs	r5, #98	@ 0x62
 8009a5a:	601c      	str	r4, [r3, #0]
 8009a5c:	e73a      	b.n	80098d4 <__gethex+0xf8>
 8009a5e:	1e71      	subs	r1, r6, #1
 8009a60:	4620      	mov	r0, r4
 8009a62:	f7fe fd26 	bl	80084b2 <__any_on>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	d1ed      	bne.n	8009a46 <__gethex+0x26a>
 8009a6a:	9801      	ldr	r0, [sp, #4]
 8009a6c:	4621      	mov	r1, r4
 8009a6e:	f7fe f8cf 	bl	8007c10 <_Bfree>
 8009a72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a74:	2300      	movs	r3, #0
 8009a76:	6013      	str	r3, [r2, #0]
 8009a78:	2550      	movs	r5, #80	@ 0x50
 8009a7a:	e72b      	b.n	80098d4 <__gethex+0xf8>
 8009a7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1f3      	bne.n	8009a6a <__gethex+0x28e>
 8009a82:	e7e0      	b.n	8009a46 <__gethex+0x26a>
 8009a84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1dd      	bne.n	8009a46 <__gethex+0x26a>
 8009a8a:	e7ee      	b.n	8009a6a <__gethex+0x28e>
 8009a8c:	0800a670 	.word	0x0800a670
 8009a90:	0800a505 	.word	0x0800a505
 8009a94:	0800a81e 	.word	0x0800a81e
 8009a98:	1e6f      	subs	r7, r5, #1
 8009a9a:	f1b9 0f00 	cmp.w	r9, #0
 8009a9e:	d130      	bne.n	8009b02 <__gethex+0x326>
 8009aa0:	b127      	cbz	r7, 8009aac <__gethex+0x2d0>
 8009aa2:	4639      	mov	r1, r7
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	f7fe fd04 	bl	80084b2 <__any_on>
 8009aaa:	4681      	mov	r9, r0
 8009aac:	117a      	asrs	r2, r7, #5
 8009aae:	2301      	movs	r3, #1
 8009ab0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009ab4:	f007 071f 	and.w	r7, r7, #31
 8009ab8:	40bb      	lsls	r3, r7
 8009aba:	4213      	tst	r3, r2
 8009abc:	4629      	mov	r1, r5
 8009abe:	4620      	mov	r0, r4
 8009ac0:	bf18      	it	ne
 8009ac2:	f049 0902 	orrne.w	r9, r9, #2
 8009ac6:	f7ff fe21 	bl	800970c <rshift>
 8009aca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009ace:	1b76      	subs	r6, r6, r5
 8009ad0:	2502      	movs	r5, #2
 8009ad2:	f1b9 0f00 	cmp.w	r9, #0
 8009ad6:	d047      	beq.n	8009b68 <__gethex+0x38c>
 8009ad8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009adc:	2b02      	cmp	r3, #2
 8009ade:	d015      	beq.n	8009b0c <__gethex+0x330>
 8009ae0:	2b03      	cmp	r3, #3
 8009ae2:	d017      	beq.n	8009b14 <__gethex+0x338>
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d109      	bne.n	8009afc <__gethex+0x320>
 8009ae8:	f019 0f02 	tst.w	r9, #2
 8009aec:	d006      	beq.n	8009afc <__gethex+0x320>
 8009aee:	f8da 3000 	ldr.w	r3, [sl]
 8009af2:	ea49 0903 	orr.w	r9, r9, r3
 8009af6:	f019 0f01 	tst.w	r9, #1
 8009afa:	d10e      	bne.n	8009b1a <__gethex+0x33e>
 8009afc:	f045 0510 	orr.w	r5, r5, #16
 8009b00:	e032      	b.n	8009b68 <__gethex+0x38c>
 8009b02:	f04f 0901 	mov.w	r9, #1
 8009b06:	e7d1      	b.n	8009aac <__gethex+0x2d0>
 8009b08:	2501      	movs	r5, #1
 8009b0a:	e7e2      	b.n	8009ad2 <__gethex+0x2f6>
 8009b0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b0e:	f1c3 0301 	rsb	r3, r3, #1
 8009b12:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d0f0      	beq.n	8009afc <__gethex+0x320>
 8009b1a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009b1e:	f104 0314 	add.w	r3, r4, #20
 8009b22:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009b26:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009b2a:	f04f 0c00 	mov.w	ip, #0
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b34:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009b38:	d01b      	beq.n	8009b72 <__gethex+0x396>
 8009b3a:	3201      	adds	r2, #1
 8009b3c:	6002      	str	r2, [r0, #0]
 8009b3e:	2d02      	cmp	r5, #2
 8009b40:	f104 0314 	add.w	r3, r4, #20
 8009b44:	d13c      	bne.n	8009bc0 <__gethex+0x3e4>
 8009b46:	f8d8 2000 	ldr.w	r2, [r8]
 8009b4a:	3a01      	subs	r2, #1
 8009b4c:	42b2      	cmp	r2, r6
 8009b4e:	d109      	bne.n	8009b64 <__gethex+0x388>
 8009b50:	1171      	asrs	r1, r6, #5
 8009b52:	2201      	movs	r2, #1
 8009b54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009b58:	f006 061f 	and.w	r6, r6, #31
 8009b5c:	fa02 f606 	lsl.w	r6, r2, r6
 8009b60:	421e      	tst	r6, r3
 8009b62:	d13a      	bne.n	8009bda <__gethex+0x3fe>
 8009b64:	f045 0520 	orr.w	r5, r5, #32
 8009b68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b6a:	601c      	str	r4, [r3, #0]
 8009b6c:	9b02      	ldr	r3, [sp, #8]
 8009b6e:	601f      	str	r7, [r3, #0]
 8009b70:	e6b0      	b.n	80098d4 <__gethex+0xf8>
 8009b72:	4299      	cmp	r1, r3
 8009b74:	f843 cc04 	str.w	ip, [r3, #-4]
 8009b78:	d8d9      	bhi.n	8009b2e <__gethex+0x352>
 8009b7a:	68a3      	ldr	r3, [r4, #8]
 8009b7c:	459b      	cmp	fp, r3
 8009b7e:	db17      	blt.n	8009bb0 <__gethex+0x3d4>
 8009b80:	6861      	ldr	r1, [r4, #4]
 8009b82:	9801      	ldr	r0, [sp, #4]
 8009b84:	3101      	adds	r1, #1
 8009b86:	f7fe f803 	bl	8007b90 <_Balloc>
 8009b8a:	4681      	mov	r9, r0
 8009b8c:	b918      	cbnz	r0, 8009b96 <__gethex+0x3ba>
 8009b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8009bf8 <__gethex+0x41c>)
 8009b90:	4602      	mov	r2, r0
 8009b92:	2184      	movs	r1, #132	@ 0x84
 8009b94:	e6c5      	b.n	8009922 <__gethex+0x146>
 8009b96:	6922      	ldr	r2, [r4, #16]
 8009b98:	3202      	adds	r2, #2
 8009b9a:	f104 010c 	add.w	r1, r4, #12
 8009b9e:	0092      	lsls	r2, r2, #2
 8009ba0:	300c      	adds	r0, #12
 8009ba2:	f7ff fd6b 	bl	800967c <memcpy>
 8009ba6:	4621      	mov	r1, r4
 8009ba8:	9801      	ldr	r0, [sp, #4]
 8009baa:	f7fe f831 	bl	8007c10 <_Bfree>
 8009bae:	464c      	mov	r4, r9
 8009bb0:	6923      	ldr	r3, [r4, #16]
 8009bb2:	1c5a      	adds	r2, r3, #1
 8009bb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009bb8:	6122      	str	r2, [r4, #16]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	615a      	str	r2, [r3, #20]
 8009bbe:	e7be      	b.n	8009b3e <__gethex+0x362>
 8009bc0:	6922      	ldr	r2, [r4, #16]
 8009bc2:	455a      	cmp	r2, fp
 8009bc4:	dd0b      	ble.n	8009bde <__gethex+0x402>
 8009bc6:	2101      	movs	r1, #1
 8009bc8:	4620      	mov	r0, r4
 8009bca:	f7ff fd9f 	bl	800970c <rshift>
 8009bce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bd2:	3701      	adds	r7, #1
 8009bd4:	42bb      	cmp	r3, r7
 8009bd6:	f6ff aee0 	blt.w	800999a <__gethex+0x1be>
 8009bda:	2501      	movs	r5, #1
 8009bdc:	e7c2      	b.n	8009b64 <__gethex+0x388>
 8009bde:	f016 061f 	ands.w	r6, r6, #31
 8009be2:	d0fa      	beq.n	8009bda <__gethex+0x3fe>
 8009be4:	4453      	add	r3, sl
 8009be6:	f1c6 0620 	rsb	r6, r6, #32
 8009bea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009bee:	f7fe f8c1 	bl	8007d74 <__hi0bits>
 8009bf2:	42b0      	cmp	r0, r6
 8009bf4:	dbe7      	blt.n	8009bc6 <__gethex+0x3ea>
 8009bf6:	e7f0      	b.n	8009bda <__gethex+0x3fe>
 8009bf8:	0800a505 	.word	0x0800a505

08009bfc <L_shift>:
 8009bfc:	f1c2 0208 	rsb	r2, r2, #8
 8009c00:	0092      	lsls	r2, r2, #2
 8009c02:	b570      	push	{r4, r5, r6, lr}
 8009c04:	f1c2 0620 	rsb	r6, r2, #32
 8009c08:	6843      	ldr	r3, [r0, #4]
 8009c0a:	6804      	ldr	r4, [r0, #0]
 8009c0c:	fa03 f506 	lsl.w	r5, r3, r6
 8009c10:	432c      	orrs	r4, r5
 8009c12:	40d3      	lsrs	r3, r2
 8009c14:	6004      	str	r4, [r0, #0]
 8009c16:	f840 3f04 	str.w	r3, [r0, #4]!
 8009c1a:	4288      	cmp	r0, r1
 8009c1c:	d3f4      	bcc.n	8009c08 <L_shift+0xc>
 8009c1e:	bd70      	pop	{r4, r5, r6, pc}

08009c20 <__match>:
 8009c20:	b530      	push	{r4, r5, lr}
 8009c22:	6803      	ldr	r3, [r0, #0]
 8009c24:	3301      	adds	r3, #1
 8009c26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c2a:	b914      	cbnz	r4, 8009c32 <__match+0x12>
 8009c2c:	6003      	str	r3, [r0, #0]
 8009c2e:	2001      	movs	r0, #1
 8009c30:	bd30      	pop	{r4, r5, pc}
 8009c32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c36:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009c3a:	2d19      	cmp	r5, #25
 8009c3c:	bf98      	it	ls
 8009c3e:	3220      	addls	r2, #32
 8009c40:	42a2      	cmp	r2, r4
 8009c42:	d0f0      	beq.n	8009c26 <__match+0x6>
 8009c44:	2000      	movs	r0, #0
 8009c46:	e7f3      	b.n	8009c30 <__match+0x10>

08009c48 <__hexnan>:
 8009c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c4c:	680b      	ldr	r3, [r1, #0]
 8009c4e:	6801      	ldr	r1, [r0, #0]
 8009c50:	115e      	asrs	r6, r3, #5
 8009c52:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009c56:	f013 031f 	ands.w	r3, r3, #31
 8009c5a:	b087      	sub	sp, #28
 8009c5c:	bf18      	it	ne
 8009c5e:	3604      	addne	r6, #4
 8009c60:	2500      	movs	r5, #0
 8009c62:	1f37      	subs	r7, r6, #4
 8009c64:	4682      	mov	sl, r0
 8009c66:	4690      	mov	r8, r2
 8009c68:	9301      	str	r3, [sp, #4]
 8009c6a:	f846 5c04 	str.w	r5, [r6, #-4]
 8009c6e:	46b9      	mov	r9, r7
 8009c70:	463c      	mov	r4, r7
 8009c72:	9502      	str	r5, [sp, #8]
 8009c74:	46ab      	mov	fp, r5
 8009c76:	784a      	ldrb	r2, [r1, #1]
 8009c78:	1c4b      	adds	r3, r1, #1
 8009c7a:	9303      	str	r3, [sp, #12]
 8009c7c:	b342      	cbz	r2, 8009cd0 <__hexnan+0x88>
 8009c7e:	4610      	mov	r0, r2
 8009c80:	9105      	str	r1, [sp, #20]
 8009c82:	9204      	str	r2, [sp, #16]
 8009c84:	f7ff fd94 	bl	80097b0 <__hexdig_fun>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d151      	bne.n	8009d30 <__hexnan+0xe8>
 8009c8c:	9a04      	ldr	r2, [sp, #16]
 8009c8e:	9905      	ldr	r1, [sp, #20]
 8009c90:	2a20      	cmp	r2, #32
 8009c92:	d818      	bhi.n	8009cc6 <__hexnan+0x7e>
 8009c94:	9b02      	ldr	r3, [sp, #8]
 8009c96:	459b      	cmp	fp, r3
 8009c98:	dd13      	ble.n	8009cc2 <__hexnan+0x7a>
 8009c9a:	454c      	cmp	r4, r9
 8009c9c:	d206      	bcs.n	8009cac <__hexnan+0x64>
 8009c9e:	2d07      	cmp	r5, #7
 8009ca0:	dc04      	bgt.n	8009cac <__hexnan+0x64>
 8009ca2:	462a      	mov	r2, r5
 8009ca4:	4649      	mov	r1, r9
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	f7ff ffa8 	bl	8009bfc <L_shift>
 8009cac:	4544      	cmp	r4, r8
 8009cae:	d952      	bls.n	8009d56 <__hexnan+0x10e>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	f1a4 0904 	sub.w	r9, r4, #4
 8009cb6:	f844 3c04 	str.w	r3, [r4, #-4]
 8009cba:	f8cd b008 	str.w	fp, [sp, #8]
 8009cbe:	464c      	mov	r4, r9
 8009cc0:	461d      	mov	r5, r3
 8009cc2:	9903      	ldr	r1, [sp, #12]
 8009cc4:	e7d7      	b.n	8009c76 <__hexnan+0x2e>
 8009cc6:	2a29      	cmp	r2, #41	@ 0x29
 8009cc8:	d157      	bne.n	8009d7a <__hexnan+0x132>
 8009cca:	3102      	adds	r1, #2
 8009ccc:	f8ca 1000 	str.w	r1, [sl]
 8009cd0:	f1bb 0f00 	cmp.w	fp, #0
 8009cd4:	d051      	beq.n	8009d7a <__hexnan+0x132>
 8009cd6:	454c      	cmp	r4, r9
 8009cd8:	d206      	bcs.n	8009ce8 <__hexnan+0xa0>
 8009cda:	2d07      	cmp	r5, #7
 8009cdc:	dc04      	bgt.n	8009ce8 <__hexnan+0xa0>
 8009cde:	462a      	mov	r2, r5
 8009ce0:	4649      	mov	r1, r9
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	f7ff ff8a 	bl	8009bfc <L_shift>
 8009ce8:	4544      	cmp	r4, r8
 8009cea:	d936      	bls.n	8009d5a <__hexnan+0x112>
 8009cec:	f1a8 0204 	sub.w	r2, r8, #4
 8009cf0:	4623      	mov	r3, r4
 8009cf2:	f853 1b04 	ldr.w	r1, [r3], #4
 8009cf6:	f842 1f04 	str.w	r1, [r2, #4]!
 8009cfa:	429f      	cmp	r7, r3
 8009cfc:	d2f9      	bcs.n	8009cf2 <__hexnan+0xaa>
 8009cfe:	1b3b      	subs	r3, r7, r4
 8009d00:	f023 0303 	bic.w	r3, r3, #3
 8009d04:	3304      	adds	r3, #4
 8009d06:	3401      	adds	r4, #1
 8009d08:	3e03      	subs	r6, #3
 8009d0a:	42b4      	cmp	r4, r6
 8009d0c:	bf88      	it	hi
 8009d0e:	2304      	movhi	r3, #4
 8009d10:	4443      	add	r3, r8
 8009d12:	2200      	movs	r2, #0
 8009d14:	f843 2b04 	str.w	r2, [r3], #4
 8009d18:	429f      	cmp	r7, r3
 8009d1a:	d2fb      	bcs.n	8009d14 <__hexnan+0xcc>
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	b91b      	cbnz	r3, 8009d28 <__hexnan+0xe0>
 8009d20:	4547      	cmp	r7, r8
 8009d22:	d128      	bne.n	8009d76 <__hexnan+0x12e>
 8009d24:	2301      	movs	r3, #1
 8009d26:	603b      	str	r3, [r7, #0]
 8009d28:	2005      	movs	r0, #5
 8009d2a:	b007      	add	sp, #28
 8009d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d30:	3501      	adds	r5, #1
 8009d32:	2d08      	cmp	r5, #8
 8009d34:	f10b 0b01 	add.w	fp, fp, #1
 8009d38:	dd06      	ble.n	8009d48 <__hexnan+0x100>
 8009d3a:	4544      	cmp	r4, r8
 8009d3c:	d9c1      	bls.n	8009cc2 <__hexnan+0x7a>
 8009d3e:	2300      	movs	r3, #0
 8009d40:	f844 3c04 	str.w	r3, [r4, #-4]
 8009d44:	2501      	movs	r5, #1
 8009d46:	3c04      	subs	r4, #4
 8009d48:	6822      	ldr	r2, [r4, #0]
 8009d4a:	f000 000f 	and.w	r0, r0, #15
 8009d4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009d52:	6020      	str	r0, [r4, #0]
 8009d54:	e7b5      	b.n	8009cc2 <__hexnan+0x7a>
 8009d56:	2508      	movs	r5, #8
 8009d58:	e7b3      	b.n	8009cc2 <__hexnan+0x7a>
 8009d5a:	9b01      	ldr	r3, [sp, #4]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d0dd      	beq.n	8009d1c <__hexnan+0xd4>
 8009d60:	f1c3 0320 	rsb	r3, r3, #32
 8009d64:	f04f 32ff 	mov.w	r2, #4294967295
 8009d68:	40da      	lsrs	r2, r3
 8009d6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009d6e:	4013      	ands	r3, r2
 8009d70:	f846 3c04 	str.w	r3, [r6, #-4]
 8009d74:	e7d2      	b.n	8009d1c <__hexnan+0xd4>
 8009d76:	3f04      	subs	r7, #4
 8009d78:	e7d0      	b.n	8009d1c <__hexnan+0xd4>
 8009d7a:	2004      	movs	r0, #4
 8009d7c:	e7d5      	b.n	8009d2a <__hexnan+0xe2>

08009d7e <__ascii_mbtowc>:
 8009d7e:	b082      	sub	sp, #8
 8009d80:	b901      	cbnz	r1, 8009d84 <__ascii_mbtowc+0x6>
 8009d82:	a901      	add	r1, sp, #4
 8009d84:	b142      	cbz	r2, 8009d98 <__ascii_mbtowc+0x1a>
 8009d86:	b14b      	cbz	r3, 8009d9c <__ascii_mbtowc+0x1e>
 8009d88:	7813      	ldrb	r3, [r2, #0]
 8009d8a:	600b      	str	r3, [r1, #0]
 8009d8c:	7812      	ldrb	r2, [r2, #0]
 8009d8e:	1e10      	subs	r0, r2, #0
 8009d90:	bf18      	it	ne
 8009d92:	2001      	movne	r0, #1
 8009d94:	b002      	add	sp, #8
 8009d96:	4770      	bx	lr
 8009d98:	4610      	mov	r0, r2
 8009d9a:	e7fb      	b.n	8009d94 <__ascii_mbtowc+0x16>
 8009d9c:	f06f 0001 	mvn.w	r0, #1
 8009da0:	e7f8      	b.n	8009d94 <__ascii_mbtowc+0x16>

08009da2 <_realloc_r>:
 8009da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009da6:	4680      	mov	r8, r0
 8009da8:	4615      	mov	r5, r2
 8009daa:	460c      	mov	r4, r1
 8009dac:	b921      	cbnz	r1, 8009db8 <_realloc_r+0x16>
 8009dae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009db2:	4611      	mov	r1, r2
 8009db4:	f7fd be60 	b.w	8007a78 <_malloc_r>
 8009db8:	b92a      	cbnz	r2, 8009dc6 <_realloc_r+0x24>
 8009dba:	f7fd fde9 	bl	8007990 <_free_r>
 8009dbe:	2400      	movs	r4, #0
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dc6:	f000 f840 	bl	8009e4a <_malloc_usable_size_r>
 8009dca:	4285      	cmp	r5, r0
 8009dcc:	4606      	mov	r6, r0
 8009dce:	d802      	bhi.n	8009dd6 <_realloc_r+0x34>
 8009dd0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009dd4:	d8f4      	bhi.n	8009dc0 <_realloc_r+0x1e>
 8009dd6:	4629      	mov	r1, r5
 8009dd8:	4640      	mov	r0, r8
 8009dda:	f7fd fe4d 	bl	8007a78 <_malloc_r>
 8009dde:	4607      	mov	r7, r0
 8009de0:	2800      	cmp	r0, #0
 8009de2:	d0ec      	beq.n	8009dbe <_realloc_r+0x1c>
 8009de4:	42b5      	cmp	r5, r6
 8009de6:	462a      	mov	r2, r5
 8009de8:	4621      	mov	r1, r4
 8009dea:	bf28      	it	cs
 8009dec:	4632      	movcs	r2, r6
 8009dee:	f7ff fc45 	bl	800967c <memcpy>
 8009df2:	4621      	mov	r1, r4
 8009df4:	4640      	mov	r0, r8
 8009df6:	f7fd fdcb 	bl	8007990 <_free_r>
 8009dfa:	463c      	mov	r4, r7
 8009dfc:	e7e0      	b.n	8009dc0 <_realloc_r+0x1e>

08009dfe <__ascii_wctomb>:
 8009dfe:	4603      	mov	r3, r0
 8009e00:	4608      	mov	r0, r1
 8009e02:	b141      	cbz	r1, 8009e16 <__ascii_wctomb+0x18>
 8009e04:	2aff      	cmp	r2, #255	@ 0xff
 8009e06:	d904      	bls.n	8009e12 <__ascii_wctomb+0x14>
 8009e08:	228a      	movs	r2, #138	@ 0x8a
 8009e0a:	601a      	str	r2, [r3, #0]
 8009e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e10:	4770      	bx	lr
 8009e12:	700a      	strb	r2, [r1, #0]
 8009e14:	2001      	movs	r0, #1
 8009e16:	4770      	bx	lr

08009e18 <fiprintf>:
 8009e18:	b40e      	push	{r1, r2, r3}
 8009e1a:	b503      	push	{r0, r1, lr}
 8009e1c:	4601      	mov	r1, r0
 8009e1e:	ab03      	add	r3, sp, #12
 8009e20:	4805      	ldr	r0, [pc, #20]	@ (8009e38 <fiprintf+0x20>)
 8009e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e26:	6800      	ldr	r0, [r0, #0]
 8009e28:	9301      	str	r3, [sp, #4]
 8009e2a:	f000 f83f 	bl	8009eac <_vfiprintf_r>
 8009e2e:	b002      	add	sp, #8
 8009e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e34:	b003      	add	sp, #12
 8009e36:	4770      	bx	lr
 8009e38:	20000028 	.word	0x20000028

08009e3c <abort>:
 8009e3c:	b508      	push	{r3, lr}
 8009e3e:	2006      	movs	r0, #6
 8009e40:	f000 fa08 	bl	800a254 <raise>
 8009e44:	2001      	movs	r0, #1
 8009e46:	f7f7 ff7e 	bl	8001d46 <_exit>

08009e4a <_malloc_usable_size_r>:
 8009e4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e4e:	1f18      	subs	r0, r3, #4
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	bfbc      	itt	lt
 8009e54:	580b      	ldrlt	r3, [r1, r0]
 8009e56:	18c0      	addlt	r0, r0, r3
 8009e58:	4770      	bx	lr

08009e5a <__sfputc_r>:
 8009e5a:	6893      	ldr	r3, [r2, #8]
 8009e5c:	3b01      	subs	r3, #1
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	b410      	push	{r4}
 8009e62:	6093      	str	r3, [r2, #8]
 8009e64:	da08      	bge.n	8009e78 <__sfputc_r+0x1e>
 8009e66:	6994      	ldr	r4, [r2, #24]
 8009e68:	42a3      	cmp	r3, r4
 8009e6a:	db01      	blt.n	8009e70 <__sfputc_r+0x16>
 8009e6c:	290a      	cmp	r1, #10
 8009e6e:	d103      	bne.n	8009e78 <__sfputc_r+0x1e>
 8009e70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e74:	f000 b932 	b.w	800a0dc <__swbuf_r>
 8009e78:	6813      	ldr	r3, [r2, #0]
 8009e7a:	1c58      	adds	r0, r3, #1
 8009e7c:	6010      	str	r0, [r2, #0]
 8009e7e:	7019      	strb	r1, [r3, #0]
 8009e80:	4608      	mov	r0, r1
 8009e82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e86:	4770      	bx	lr

08009e88 <__sfputs_r>:
 8009e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e8a:	4606      	mov	r6, r0
 8009e8c:	460f      	mov	r7, r1
 8009e8e:	4614      	mov	r4, r2
 8009e90:	18d5      	adds	r5, r2, r3
 8009e92:	42ac      	cmp	r4, r5
 8009e94:	d101      	bne.n	8009e9a <__sfputs_r+0x12>
 8009e96:	2000      	movs	r0, #0
 8009e98:	e007      	b.n	8009eaa <__sfputs_r+0x22>
 8009e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e9e:	463a      	mov	r2, r7
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	f7ff ffda 	bl	8009e5a <__sfputc_r>
 8009ea6:	1c43      	adds	r3, r0, #1
 8009ea8:	d1f3      	bne.n	8009e92 <__sfputs_r+0xa>
 8009eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009eac <_vfiprintf_r>:
 8009eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb0:	460d      	mov	r5, r1
 8009eb2:	b09d      	sub	sp, #116	@ 0x74
 8009eb4:	4614      	mov	r4, r2
 8009eb6:	4698      	mov	r8, r3
 8009eb8:	4606      	mov	r6, r0
 8009eba:	b118      	cbz	r0, 8009ec4 <_vfiprintf_r+0x18>
 8009ebc:	6a03      	ldr	r3, [r0, #32]
 8009ebe:	b90b      	cbnz	r3, 8009ec4 <_vfiprintf_r+0x18>
 8009ec0:	f7fc fdc6 	bl	8006a50 <__sinit>
 8009ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ec6:	07d9      	lsls	r1, r3, #31
 8009ec8:	d405      	bmi.n	8009ed6 <_vfiprintf_r+0x2a>
 8009eca:	89ab      	ldrh	r3, [r5, #12]
 8009ecc:	059a      	lsls	r2, r3, #22
 8009ece:	d402      	bmi.n	8009ed6 <_vfiprintf_r+0x2a>
 8009ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ed2:	f7fc ff08 	bl	8006ce6 <__retarget_lock_acquire_recursive>
 8009ed6:	89ab      	ldrh	r3, [r5, #12]
 8009ed8:	071b      	lsls	r3, r3, #28
 8009eda:	d501      	bpl.n	8009ee0 <_vfiprintf_r+0x34>
 8009edc:	692b      	ldr	r3, [r5, #16]
 8009ede:	b99b      	cbnz	r3, 8009f08 <_vfiprintf_r+0x5c>
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	f000 f938 	bl	800a158 <__swsetup_r>
 8009ee8:	b170      	cbz	r0, 8009f08 <_vfiprintf_r+0x5c>
 8009eea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009eec:	07dc      	lsls	r4, r3, #31
 8009eee:	d504      	bpl.n	8009efa <_vfiprintf_r+0x4e>
 8009ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef4:	b01d      	add	sp, #116	@ 0x74
 8009ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009efa:	89ab      	ldrh	r3, [r5, #12]
 8009efc:	0598      	lsls	r0, r3, #22
 8009efe:	d4f7      	bmi.n	8009ef0 <_vfiprintf_r+0x44>
 8009f00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f02:	f7fc fef1 	bl	8006ce8 <__retarget_lock_release_recursive>
 8009f06:	e7f3      	b.n	8009ef0 <_vfiprintf_r+0x44>
 8009f08:	2300      	movs	r3, #0
 8009f0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f0c:	2320      	movs	r3, #32
 8009f0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f12:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f16:	2330      	movs	r3, #48	@ 0x30
 8009f18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a0c8 <_vfiprintf_r+0x21c>
 8009f1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f20:	f04f 0901 	mov.w	r9, #1
 8009f24:	4623      	mov	r3, r4
 8009f26:	469a      	mov	sl, r3
 8009f28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f2c:	b10a      	cbz	r2, 8009f32 <_vfiprintf_r+0x86>
 8009f2e:	2a25      	cmp	r2, #37	@ 0x25
 8009f30:	d1f9      	bne.n	8009f26 <_vfiprintf_r+0x7a>
 8009f32:	ebba 0b04 	subs.w	fp, sl, r4
 8009f36:	d00b      	beq.n	8009f50 <_vfiprintf_r+0xa4>
 8009f38:	465b      	mov	r3, fp
 8009f3a:	4622      	mov	r2, r4
 8009f3c:	4629      	mov	r1, r5
 8009f3e:	4630      	mov	r0, r6
 8009f40:	f7ff ffa2 	bl	8009e88 <__sfputs_r>
 8009f44:	3001      	adds	r0, #1
 8009f46:	f000 80a7 	beq.w	800a098 <_vfiprintf_r+0x1ec>
 8009f4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f4c:	445a      	add	r2, fp
 8009f4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f50:	f89a 3000 	ldrb.w	r3, [sl]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	f000 809f 	beq.w	800a098 <_vfiprintf_r+0x1ec>
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f64:	f10a 0a01 	add.w	sl, sl, #1
 8009f68:	9304      	str	r3, [sp, #16]
 8009f6a:	9307      	str	r3, [sp, #28]
 8009f6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f70:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f72:	4654      	mov	r4, sl
 8009f74:	2205      	movs	r2, #5
 8009f76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f7a:	4853      	ldr	r0, [pc, #332]	@ (800a0c8 <_vfiprintf_r+0x21c>)
 8009f7c:	f7f6 f928 	bl	80001d0 <memchr>
 8009f80:	9a04      	ldr	r2, [sp, #16]
 8009f82:	b9d8      	cbnz	r0, 8009fbc <_vfiprintf_r+0x110>
 8009f84:	06d1      	lsls	r1, r2, #27
 8009f86:	bf44      	itt	mi
 8009f88:	2320      	movmi	r3, #32
 8009f8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f8e:	0713      	lsls	r3, r2, #28
 8009f90:	bf44      	itt	mi
 8009f92:	232b      	movmi	r3, #43	@ 0x2b
 8009f94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f98:	f89a 3000 	ldrb.w	r3, [sl]
 8009f9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f9e:	d015      	beq.n	8009fcc <_vfiprintf_r+0x120>
 8009fa0:	9a07      	ldr	r2, [sp, #28]
 8009fa2:	4654      	mov	r4, sl
 8009fa4:	2000      	movs	r0, #0
 8009fa6:	f04f 0c0a 	mov.w	ip, #10
 8009faa:	4621      	mov	r1, r4
 8009fac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fb0:	3b30      	subs	r3, #48	@ 0x30
 8009fb2:	2b09      	cmp	r3, #9
 8009fb4:	d94b      	bls.n	800a04e <_vfiprintf_r+0x1a2>
 8009fb6:	b1b0      	cbz	r0, 8009fe6 <_vfiprintf_r+0x13a>
 8009fb8:	9207      	str	r2, [sp, #28]
 8009fba:	e014      	b.n	8009fe6 <_vfiprintf_r+0x13a>
 8009fbc:	eba0 0308 	sub.w	r3, r0, r8
 8009fc0:	fa09 f303 	lsl.w	r3, r9, r3
 8009fc4:	4313      	orrs	r3, r2
 8009fc6:	9304      	str	r3, [sp, #16]
 8009fc8:	46a2      	mov	sl, r4
 8009fca:	e7d2      	b.n	8009f72 <_vfiprintf_r+0xc6>
 8009fcc:	9b03      	ldr	r3, [sp, #12]
 8009fce:	1d19      	adds	r1, r3, #4
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	9103      	str	r1, [sp, #12]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	bfbb      	ittet	lt
 8009fd8:	425b      	neglt	r3, r3
 8009fda:	f042 0202 	orrlt.w	r2, r2, #2
 8009fde:	9307      	strge	r3, [sp, #28]
 8009fe0:	9307      	strlt	r3, [sp, #28]
 8009fe2:	bfb8      	it	lt
 8009fe4:	9204      	strlt	r2, [sp, #16]
 8009fe6:	7823      	ldrb	r3, [r4, #0]
 8009fe8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009fea:	d10a      	bne.n	800a002 <_vfiprintf_r+0x156>
 8009fec:	7863      	ldrb	r3, [r4, #1]
 8009fee:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ff0:	d132      	bne.n	800a058 <_vfiprintf_r+0x1ac>
 8009ff2:	9b03      	ldr	r3, [sp, #12]
 8009ff4:	1d1a      	adds	r2, r3, #4
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	9203      	str	r2, [sp, #12]
 8009ffa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ffe:	3402      	adds	r4, #2
 800a000:	9305      	str	r3, [sp, #20]
 800a002:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a0d8 <_vfiprintf_r+0x22c>
 800a006:	7821      	ldrb	r1, [r4, #0]
 800a008:	2203      	movs	r2, #3
 800a00a:	4650      	mov	r0, sl
 800a00c:	f7f6 f8e0 	bl	80001d0 <memchr>
 800a010:	b138      	cbz	r0, 800a022 <_vfiprintf_r+0x176>
 800a012:	9b04      	ldr	r3, [sp, #16]
 800a014:	eba0 000a 	sub.w	r0, r0, sl
 800a018:	2240      	movs	r2, #64	@ 0x40
 800a01a:	4082      	lsls	r2, r0
 800a01c:	4313      	orrs	r3, r2
 800a01e:	3401      	adds	r4, #1
 800a020:	9304      	str	r3, [sp, #16]
 800a022:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a026:	4829      	ldr	r0, [pc, #164]	@ (800a0cc <_vfiprintf_r+0x220>)
 800a028:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a02c:	2206      	movs	r2, #6
 800a02e:	f7f6 f8cf 	bl	80001d0 <memchr>
 800a032:	2800      	cmp	r0, #0
 800a034:	d03f      	beq.n	800a0b6 <_vfiprintf_r+0x20a>
 800a036:	4b26      	ldr	r3, [pc, #152]	@ (800a0d0 <_vfiprintf_r+0x224>)
 800a038:	bb1b      	cbnz	r3, 800a082 <_vfiprintf_r+0x1d6>
 800a03a:	9b03      	ldr	r3, [sp, #12]
 800a03c:	3307      	adds	r3, #7
 800a03e:	f023 0307 	bic.w	r3, r3, #7
 800a042:	3308      	adds	r3, #8
 800a044:	9303      	str	r3, [sp, #12]
 800a046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a048:	443b      	add	r3, r7
 800a04a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a04c:	e76a      	b.n	8009f24 <_vfiprintf_r+0x78>
 800a04e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a052:	460c      	mov	r4, r1
 800a054:	2001      	movs	r0, #1
 800a056:	e7a8      	b.n	8009faa <_vfiprintf_r+0xfe>
 800a058:	2300      	movs	r3, #0
 800a05a:	3401      	adds	r4, #1
 800a05c:	9305      	str	r3, [sp, #20]
 800a05e:	4619      	mov	r1, r3
 800a060:	f04f 0c0a 	mov.w	ip, #10
 800a064:	4620      	mov	r0, r4
 800a066:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a06a:	3a30      	subs	r2, #48	@ 0x30
 800a06c:	2a09      	cmp	r2, #9
 800a06e:	d903      	bls.n	800a078 <_vfiprintf_r+0x1cc>
 800a070:	2b00      	cmp	r3, #0
 800a072:	d0c6      	beq.n	800a002 <_vfiprintf_r+0x156>
 800a074:	9105      	str	r1, [sp, #20]
 800a076:	e7c4      	b.n	800a002 <_vfiprintf_r+0x156>
 800a078:	fb0c 2101 	mla	r1, ip, r1, r2
 800a07c:	4604      	mov	r4, r0
 800a07e:	2301      	movs	r3, #1
 800a080:	e7f0      	b.n	800a064 <_vfiprintf_r+0x1b8>
 800a082:	ab03      	add	r3, sp, #12
 800a084:	9300      	str	r3, [sp, #0]
 800a086:	462a      	mov	r2, r5
 800a088:	4b12      	ldr	r3, [pc, #72]	@ (800a0d4 <_vfiprintf_r+0x228>)
 800a08a:	a904      	add	r1, sp, #16
 800a08c:	4630      	mov	r0, r6
 800a08e:	f7fb fe87 	bl	8005da0 <_printf_float>
 800a092:	4607      	mov	r7, r0
 800a094:	1c78      	adds	r0, r7, #1
 800a096:	d1d6      	bne.n	800a046 <_vfiprintf_r+0x19a>
 800a098:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a09a:	07d9      	lsls	r1, r3, #31
 800a09c:	d405      	bmi.n	800a0aa <_vfiprintf_r+0x1fe>
 800a09e:	89ab      	ldrh	r3, [r5, #12]
 800a0a0:	059a      	lsls	r2, r3, #22
 800a0a2:	d402      	bmi.n	800a0aa <_vfiprintf_r+0x1fe>
 800a0a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0a6:	f7fc fe1f 	bl	8006ce8 <__retarget_lock_release_recursive>
 800a0aa:	89ab      	ldrh	r3, [r5, #12]
 800a0ac:	065b      	lsls	r3, r3, #25
 800a0ae:	f53f af1f 	bmi.w	8009ef0 <_vfiprintf_r+0x44>
 800a0b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0b4:	e71e      	b.n	8009ef4 <_vfiprintf_r+0x48>
 800a0b6:	ab03      	add	r3, sp, #12
 800a0b8:	9300      	str	r3, [sp, #0]
 800a0ba:	462a      	mov	r2, r5
 800a0bc:	4b05      	ldr	r3, [pc, #20]	@ (800a0d4 <_vfiprintf_r+0x228>)
 800a0be:	a904      	add	r1, sp, #16
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	f7fc f905 	bl	80062d0 <_printf_i>
 800a0c6:	e7e4      	b.n	800a092 <_vfiprintf_r+0x1e6>
 800a0c8:	0800a7c9 	.word	0x0800a7c9
 800a0cc:	0800a7d3 	.word	0x0800a7d3
 800a0d0:	08005da1 	.word	0x08005da1
 800a0d4:	08009e89 	.word	0x08009e89
 800a0d8:	0800a7cf 	.word	0x0800a7cf

0800a0dc <__swbuf_r>:
 800a0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0de:	460e      	mov	r6, r1
 800a0e0:	4614      	mov	r4, r2
 800a0e2:	4605      	mov	r5, r0
 800a0e4:	b118      	cbz	r0, 800a0ee <__swbuf_r+0x12>
 800a0e6:	6a03      	ldr	r3, [r0, #32]
 800a0e8:	b90b      	cbnz	r3, 800a0ee <__swbuf_r+0x12>
 800a0ea:	f7fc fcb1 	bl	8006a50 <__sinit>
 800a0ee:	69a3      	ldr	r3, [r4, #24]
 800a0f0:	60a3      	str	r3, [r4, #8]
 800a0f2:	89a3      	ldrh	r3, [r4, #12]
 800a0f4:	071a      	lsls	r2, r3, #28
 800a0f6:	d501      	bpl.n	800a0fc <__swbuf_r+0x20>
 800a0f8:	6923      	ldr	r3, [r4, #16]
 800a0fa:	b943      	cbnz	r3, 800a10e <__swbuf_r+0x32>
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	4628      	mov	r0, r5
 800a100:	f000 f82a 	bl	800a158 <__swsetup_r>
 800a104:	b118      	cbz	r0, 800a10e <__swbuf_r+0x32>
 800a106:	f04f 37ff 	mov.w	r7, #4294967295
 800a10a:	4638      	mov	r0, r7
 800a10c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a10e:	6823      	ldr	r3, [r4, #0]
 800a110:	6922      	ldr	r2, [r4, #16]
 800a112:	1a98      	subs	r0, r3, r2
 800a114:	6963      	ldr	r3, [r4, #20]
 800a116:	b2f6      	uxtb	r6, r6
 800a118:	4283      	cmp	r3, r0
 800a11a:	4637      	mov	r7, r6
 800a11c:	dc05      	bgt.n	800a12a <__swbuf_r+0x4e>
 800a11e:	4621      	mov	r1, r4
 800a120:	4628      	mov	r0, r5
 800a122:	f7ff fa47 	bl	80095b4 <_fflush_r>
 800a126:	2800      	cmp	r0, #0
 800a128:	d1ed      	bne.n	800a106 <__swbuf_r+0x2a>
 800a12a:	68a3      	ldr	r3, [r4, #8]
 800a12c:	3b01      	subs	r3, #1
 800a12e:	60a3      	str	r3, [r4, #8]
 800a130:	6823      	ldr	r3, [r4, #0]
 800a132:	1c5a      	adds	r2, r3, #1
 800a134:	6022      	str	r2, [r4, #0]
 800a136:	701e      	strb	r6, [r3, #0]
 800a138:	6962      	ldr	r2, [r4, #20]
 800a13a:	1c43      	adds	r3, r0, #1
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d004      	beq.n	800a14a <__swbuf_r+0x6e>
 800a140:	89a3      	ldrh	r3, [r4, #12]
 800a142:	07db      	lsls	r3, r3, #31
 800a144:	d5e1      	bpl.n	800a10a <__swbuf_r+0x2e>
 800a146:	2e0a      	cmp	r6, #10
 800a148:	d1df      	bne.n	800a10a <__swbuf_r+0x2e>
 800a14a:	4621      	mov	r1, r4
 800a14c:	4628      	mov	r0, r5
 800a14e:	f7ff fa31 	bl	80095b4 <_fflush_r>
 800a152:	2800      	cmp	r0, #0
 800a154:	d0d9      	beq.n	800a10a <__swbuf_r+0x2e>
 800a156:	e7d6      	b.n	800a106 <__swbuf_r+0x2a>

0800a158 <__swsetup_r>:
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	4b29      	ldr	r3, [pc, #164]	@ (800a200 <__swsetup_r+0xa8>)
 800a15c:	4605      	mov	r5, r0
 800a15e:	6818      	ldr	r0, [r3, #0]
 800a160:	460c      	mov	r4, r1
 800a162:	b118      	cbz	r0, 800a16c <__swsetup_r+0x14>
 800a164:	6a03      	ldr	r3, [r0, #32]
 800a166:	b90b      	cbnz	r3, 800a16c <__swsetup_r+0x14>
 800a168:	f7fc fc72 	bl	8006a50 <__sinit>
 800a16c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a170:	0719      	lsls	r1, r3, #28
 800a172:	d422      	bmi.n	800a1ba <__swsetup_r+0x62>
 800a174:	06da      	lsls	r2, r3, #27
 800a176:	d407      	bmi.n	800a188 <__swsetup_r+0x30>
 800a178:	2209      	movs	r2, #9
 800a17a:	602a      	str	r2, [r5, #0]
 800a17c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a180:	81a3      	strh	r3, [r4, #12]
 800a182:	f04f 30ff 	mov.w	r0, #4294967295
 800a186:	e033      	b.n	800a1f0 <__swsetup_r+0x98>
 800a188:	0758      	lsls	r0, r3, #29
 800a18a:	d512      	bpl.n	800a1b2 <__swsetup_r+0x5a>
 800a18c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a18e:	b141      	cbz	r1, 800a1a2 <__swsetup_r+0x4a>
 800a190:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a194:	4299      	cmp	r1, r3
 800a196:	d002      	beq.n	800a19e <__swsetup_r+0x46>
 800a198:	4628      	mov	r0, r5
 800a19a:	f7fd fbf9 	bl	8007990 <_free_r>
 800a19e:	2300      	movs	r3, #0
 800a1a0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1a2:	89a3      	ldrh	r3, [r4, #12]
 800a1a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a1a8:	81a3      	strh	r3, [r4, #12]
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	6063      	str	r3, [r4, #4]
 800a1ae:	6923      	ldr	r3, [r4, #16]
 800a1b0:	6023      	str	r3, [r4, #0]
 800a1b2:	89a3      	ldrh	r3, [r4, #12]
 800a1b4:	f043 0308 	orr.w	r3, r3, #8
 800a1b8:	81a3      	strh	r3, [r4, #12]
 800a1ba:	6923      	ldr	r3, [r4, #16]
 800a1bc:	b94b      	cbnz	r3, 800a1d2 <__swsetup_r+0x7a>
 800a1be:	89a3      	ldrh	r3, [r4, #12]
 800a1c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a1c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1c8:	d003      	beq.n	800a1d2 <__swsetup_r+0x7a>
 800a1ca:	4621      	mov	r1, r4
 800a1cc:	4628      	mov	r0, r5
 800a1ce:	f000 f883 	bl	800a2d8 <__smakebuf_r>
 800a1d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1d6:	f013 0201 	ands.w	r2, r3, #1
 800a1da:	d00a      	beq.n	800a1f2 <__swsetup_r+0x9a>
 800a1dc:	2200      	movs	r2, #0
 800a1de:	60a2      	str	r2, [r4, #8]
 800a1e0:	6962      	ldr	r2, [r4, #20]
 800a1e2:	4252      	negs	r2, r2
 800a1e4:	61a2      	str	r2, [r4, #24]
 800a1e6:	6922      	ldr	r2, [r4, #16]
 800a1e8:	b942      	cbnz	r2, 800a1fc <__swsetup_r+0xa4>
 800a1ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a1ee:	d1c5      	bne.n	800a17c <__swsetup_r+0x24>
 800a1f0:	bd38      	pop	{r3, r4, r5, pc}
 800a1f2:	0799      	lsls	r1, r3, #30
 800a1f4:	bf58      	it	pl
 800a1f6:	6962      	ldrpl	r2, [r4, #20]
 800a1f8:	60a2      	str	r2, [r4, #8]
 800a1fa:	e7f4      	b.n	800a1e6 <__swsetup_r+0x8e>
 800a1fc:	2000      	movs	r0, #0
 800a1fe:	e7f7      	b.n	800a1f0 <__swsetup_r+0x98>
 800a200:	20000028 	.word	0x20000028

0800a204 <_raise_r>:
 800a204:	291f      	cmp	r1, #31
 800a206:	b538      	push	{r3, r4, r5, lr}
 800a208:	4605      	mov	r5, r0
 800a20a:	460c      	mov	r4, r1
 800a20c:	d904      	bls.n	800a218 <_raise_r+0x14>
 800a20e:	2316      	movs	r3, #22
 800a210:	6003      	str	r3, [r0, #0]
 800a212:	f04f 30ff 	mov.w	r0, #4294967295
 800a216:	bd38      	pop	{r3, r4, r5, pc}
 800a218:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a21a:	b112      	cbz	r2, 800a222 <_raise_r+0x1e>
 800a21c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a220:	b94b      	cbnz	r3, 800a236 <_raise_r+0x32>
 800a222:	4628      	mov	r0, r5
 800a224:	f000 f830 	bl	800a288 <_getpid_r>
 800a228:	4622      	mov	r2, r4
 800a22a:	4601      	mov	r1, r0
 800a22c:	4628      	mov	r0, r5
 800a22e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a232:	f000 b817 	b.w	800a264 <_kill_r>
 800a236:	2b01      	cmp	r3, #1
 800a238:	d00a      	beq.n	800a250 <_raise_r+0x4c>
 800a23a:	1c59      	adds	r1, r3, #1
 800a23c:	d103      	bne.n	800a246 <_raise_r+0x42>
 800a23e:	2316      	movs	r3, #22
 800a240:	6003      	str	r3, [r0, #0]
 800a242:	2001      	movs	r0, #1
 800a244:	e7e7      	b.n	800a216 <_raise_r+0x12>
 800a246:	2100      	movs	r1, #0
 800a248:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a24c:	4620      	mov	r0, r4
 800a24e:	4798      	blx	r3
 800a250:	2000      	movs	r0, #0
 800a252:	e7e0      	b.n	800a216 <_raise_r+0x12>

0800a254 <raise>:
 800a254:	4b02      	ldr	r3, [pc, #8]	@ (800a260 <raise+0xc>)
 800a256:	4601      	mov	r1, r0
 800a258:	6818      	ldr	r0, [r3, #0]
 800a25a:	f7ff bfd3 	b.w	800a204 <_raise_r>
 800a25e:	bf00      	nop
 800a260:	20000028 	.word	0x20000028

0800a264 <_kill_r>:
 800a264:	b538      	push	{r3, r4, r5, lr}
 800a266:	4d07      	ldr	r5, [pc, #28]	@ (800a284 <_kill_r+0x20>)
 800a268:	2300      	movs	r3, #0
 800a26a:	4604      	mov	r4, r0
 800a26c:	4608      	mov	r0, r1
 800a26e:	4611      	mov	r1, r2
 800a270:	602b      	str	r3, [r5, #0]
 800a272:	f7f7 fd58 	bl	8001d26 <_kill>
 800a276:	1c43      	adds	r3, r0, #1
 800a278:	d102      	bne.n	800a280 <_kill_r+0x1c>
 800a27a:	682b      	ldr	r3, [r5, #0]
 800a27c:	b103      	cbz	r3, 800a280 <_kill_r+0x1c>
 800a27e:	6023      	str	r3, [r4, #0]
 800a280:	bd38      	pop	{r3, r4, r5, pc}
 800a282:	bf00      	nop
 800a284:	200004ac 	.word	0x200004ac

0800a288 <_getpid_r>:
 800a288:	f7f7 bd45 	b.w	8001d16 <_getpid>

0800a28c <__swhatbuf_r>:
 800a28c:	b570      	push	{r4, r5, r6, lr}
 800a28e:	460c      	mov	r4, r1
 800a290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a294:	2900      	cmp	r1, #0
 800a296:	b096      	sub	sp, #88	@ 0x58
 800a298:	4615      	mov	r5, r2
 800a29a:	461e      	mov	r6, r3
 800a29c:	da0d      	bge.n	800a2ba <__swhatbuf_r+0x2e>
 800a29e:	89a3      	ldrh	r3, [r4, #12]
 800a2a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a2a4:	f04f 0100 	mov.w	r1, #0
 800a2a8:	bf14      	ite	ne
 800a2aa:	2340      	movne	r3, #64	@ 0x40
 800a2ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a2b0:	2000      	movs	r0, #0
 800a2b2:	6031      	str	r1, [r6, #0]
 800a2b4:	602b      	str	r3, [r5, #0]
 800a2b6:	b016      	add	sp, #88	@ 0x58
 800a2b8:	bd70      	pop	{r4, r5, r6, pc}
 800a2ba:	466a      	mov	r2, sp
 800a2bc:	f000 f848 	bl	800a350 <_fstat_r>
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	dbec      	blt.n	800a29e <__swhatbuf_r+0x12>
 800a2c4:	9901      	ldr	r1, [sp, #4]
 800a2c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a2ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a2ce:	4259      	negs	r1, r3
 800a2d0:	4159      	adcs	r1, r3
 800a2d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2d6:	e7eb      	b.n	800a2b0 <__swhatbuf_r+0x24>

0800a2d8 <__smakebuf_r>:
 800a2d8:	898b      	ldrh	r3, [r1, #12]
 800a2da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2dc:	079d      	lsls	r5, r3, #30
 800a2de:	4606      	mov	r6, r0
 800a2e0:	460c      	mov	r4, r1
 800a2e2:	d507      	bpl.n	800a2f4 <__smakebuf_r+0x1c>
 800a2e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a2e8:	6023      	str	r3, [r4, #0]
 800a2ea:	6123      	str	r3, [r4, #16]
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	6163      	str	r3, [r4, #20]
 800a2f0:	b003      	add	sp, #12
 800a2f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2f4:	ab01      	add	r3, sp, #4
 800a2f6:	466a      	mov	r2, sp
 800a2f8:	f7ff ffc8 	bl	800a28c <__swhatbuf_r>
 800a2fc:	9f00      	ldr	r7, [sp, #0]
 800a2fe:	4605      	mov	r5, r0
 800a300:	4639      	mov	r1, r7
 800a302:	4630      	mov	r0, r6
 800a304:	f7fd fbb8 	bl	8007a78 <_malloc_r>
 800a308:	b948      	cbnz	r0, 800a31e <__smakebuf_r+0x46>
 800a30a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a30e:	059a      	lsls	r2, r3, #22
 800a310:	d4ee      	bmi.n	800a2f0 <__smakebuf_r+0x18>
 800a312:	f023 0303 	bic.w	r3, r3, #3
 800a316:	f043 0302 	orr.w	r3, r3, #2
 800a31a:	81a3      	strh	r3, [r4, #12]
 800a31c:	e7e2      	b.n	800a2e4 <__smakebuf_r+0xc>
 800a31e:	89a3      	ldrh	r3, [r4, #12]
 800a320:	6020      	str	r0, [r4, #0]
 800a322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a326:	81a3      	strh	r3, [r4, #12]
 800a328:	9b01      	ldr	r3, [sp, #4]
 800a32a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a32e:	b15b      	cbz	r3, 800a348 <__smakebuf_r+0x70>
 800a330:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a334:	4630      	mov	r0, r6
 800a336:	f000 f81d 	bl	800a374 <_isatty_r>
 800a33a:	b128      	cbz	r0, 800a348 <__smakebuf_r+0x70>
 800a33c:	89a3      	ldrh	r3, [r4, #12]
 800a33e:	f023 0303 	bic.w	r3, r3, #3
 800a342:	f043 0301 	orr.w	r3, r3, #1
 800a346:	81a3      	strh	r3, [r4, #12]
 800a348:	89a3      	ldrh	r3, [r4, #12]
 800a34a:	431d      	orrs	r5, r3
 800a34c:	81a5      	strh	r5, [r4, #12]
 800a34e:	e7cf      	b.n	800a2f0 <__smakebuf_r+0x18>

0800a350 <_fstat_r>:
 800a350:	b538      	push	{r3, r4, r5, lr}
 800a352:	4d07      	ldr	r5, [pc, #28]	@ (800a370 <_fstat_r+0x20>)
 800a354:	2300      	movs	r3, #0
 800a356:	4604      	mov	r4, r0
 800a358:	4608      	mov	r0, r1
 800a35a:	4611      	mov	r1, r2
 800a35c:	602b      	str	r3, [r5, #0]
 800a35e:	f7f7 fd42 	bl	8001de6 <_fstat>
 800a362:	1c43      	adds	r3, r0, #1
 800a364:	d102      	bne.n	800a36c <_fstat_r+0x1c>
 800a366:	682b      	ldr	r3, [r5, #0]
 800a368:	b103      	cbz	r3, 800a36c <_fstat_r+0x1c>
 800a36a:	6023      	str	r3, [r4, #0]
 800a36c:	bd38      	pop	{r3, r4, r5, pc}
 800a36e:	bf00      	nop
 800a370:	200004ac 	.word	0x200004ac

0800a374 <_isatty_r>:
 800a374:	b538      	push	{r3, r4, r5, lr}
 800a376:	4d06      	ldr	r5, [pc, #24]	@ (800a390 <_isatty_r+0x1c>)
 800a378:	2300      	movs	r3, #0
 800a37a:	4604      	mov	r4, r0
 800a37c:	4608      	mov	r0, r1
 800a37e:	602b      	str	r3, [r5, #0]
 800a380:	f7f7 fd41 	bl	8001e06 <_isatty>
 800a384:	1c43      	adds	r3, r0, #1
 800a386:	d102      	bne.n	800a38e <_isatty_r+0x1a>
 800a388:	682b      	ldr	r3, [r5, #0]
 800a38a:	b103      	cbz	r3, 800a38e <_isatty_r+0x1a>
 800a38c:	6023      	str	r3, [r4, #0]
 800a38e:	bd38      	pop	{r3, r4, r5, pc}
 800a390:	200004ac 	.word	0x200004ac

0800a394 <_init>:
 800a394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a396:	bf00      	nop
 800a398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a39a:	bc08      	pop	{r3}
 800a39c:	469e      	mov	lr, r3
 800a39e:	4770      	bx	lr

0800a3a0 <_fini>:
 800a3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3a2:	bf00      	nop
 800a3a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3a6:	bc08      	pop	{r3}
 800a3a8:	469e      	mov	lr, r3
 800a3aa:	4770      	bx	lr
