#OPTIONS:"|-layerid|0|-orig_srs|C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\impl1\\synwork\\Modulator_impl1_comp.srs|-top|Modulator|-prodtype|synplify_pro|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-I|C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator|-I|C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\impl1\\|-I|C:\\lscc\\diamond\\3.12\\synpbase\\lib|-sysv|-devicelib|C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\xp2.v|-devicelib|C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\pmi_def.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fv2001|-lib|work|-fv2001|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv"
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\bin64\\c_ver.exe":1603959522
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\xp2.v":1603959654
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\pmi_def.v":1603959654
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\hypermods.v":1603959790
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\umr_capim.v":1603959790
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\scemi_objects.v":1603959790
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\scemi_pipes.svh":1603959790
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\IP\\SineTable.v":1658327168
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\IP\\FIFO.v":1658259719
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\System\\Structures.v":1658259719
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\System\\Registers.v":1658259719
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\Comms\\UART.v":1658169793
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\Comms\\UART_Packets.v":1658167580
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\System\\Controller.v":1658259719
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\System\\Streamer.v":1658252851
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\DSP\\PWM.v":1658160124
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\DSP\\NCO.v":1658336683
#CUR:"C:\\Users\\reeve\\git\\EEE5118Z_Project\\Modulator\\Modulator.v":1658330390
0			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v" verilog
1			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v" verilog
2			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Structures.v" verilog
3			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Registers.v" verilog
4			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v" verilog
5			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v" verilog
6			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Controller.v" verilog
7			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Streamer.v" verilog
8			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\PWM.v" verilog
9			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v" verilog
10			"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v" verilog
#Dependency Lists(Uses List)
0 3 2
1 3 2
2 3 2
3 3 2
4 3 2
5 3 4 2
6 3 2
7 3 1 2
8 3 2
9 3 0 2
10 9 8 7 3 6 5 2
#Dependency Lists(Users Of)
0 9
1 7
2 8 4 1 0 10 9 7 6 5 3
3 9 8 7 6 5 4 2 1 0 10
4 5
5 10
6 10
7 10
8 10
9 10
10 -1
#Design Unit to File Association
module work Modulator 10
module work NCO 9
module work PWM 8
module work Streamer 7
module work Controller 6
module work UART_Packets 5
module work UART 4
module work Registers 3
module work FIFO 1
module work SineTable 0
