// Seed: 1479828385
module module_0 (
    output wire id_0,
    output wor  id_1
);
  assign id_1 = -1;
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    output uwire id_0,
    output wor   id_1,
    output tri0  id_2,
    output tri1  id_3 [-1 'b0 : -1],
    input  uwire _id_4,
    input  uwire id_5
    , id_9,
    input  uwire id_6 [  -1 : id_4],
    output tri   id_7
);
  logic id_10;
  ;
  logic [7:0][1 : (  1  )] id_11, id_12;
  assign (weak1, supply0) id_1 = id_5;
  assign id_7 = id_12 || -1;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  assign modCall_1.id_1 = 0;
  always id_12[1 :-1+-1] <= -1;
endmodule
