INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/Lucrarea 4/Sumator_16_biti.srcs/sources_1/new/GUAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GUAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/Lucrarea 4/Sumator_16_biti.srcs/sources_1/new/UAT_t1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/Lucrarea 4/Sumator_16_biti.srcs/sources_1/new/sc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/Lucrarea 4/Sumator_16_biti.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/Lucrarea 4/Sumator_16_biti.srcs/sim_1/new/CLA_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_sim
