

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Mon Aug 16 14:12:39 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        voicerec
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     8.658|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  22530|  3301122|  22530|  3301122|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |   3072|     3840|  12 ~ 15  |          -|          -|   256|    no    |
        | + Loop 1.1  |      8|        8|          1|          1|          1|     8|    yes   |
        |- Loop 2     |  19456|  3297280| 19 ~ 3220 |          -|          -|  1024|    no    |
        | + Loop 2.1  |   3200|     3200|         26|         25|          1|   128|    yes   |
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 25, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 7 }
  Pipeline-1 : II = 25, D = 26, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3 & tmp)
	6  / (!exitcond3 & !tmp)
	9  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (exitcond2)
	7  / (!exitcond2)
8 --> 
	2  / true
9 --> 
	10  / (!exitcond_flatten)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	52  / (!tmp_64)
	26  / (tmp_64)
26 --> 
	52  / (exitcond)
	27  / (!exitcond)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	26  / true
52 --> 
	53  / true
53 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)" [voicerec/voicerec.cpp:93]   --->   Operation 54 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.66ns)   --->   "br label %1" [voicerec/voicerec.cpp:94]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%k = phi i9 [ 0, %0 ], [ %k_3, %5 ]"   --->   Operation 56 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %j_4, %5 ]"   --->   Operation 57 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%exitcond3 = icmp eq i9 %k, -256" [voicerec/voicerec.cpp:94]   --->   Operation 58 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.11ns)   --->   "%k_3 = add i9 %k, 1" [voicerec/voicerec.cpp:94]   --->   Operation 60 'add' 'k_3' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader.preheader, label %2" [voicerec/voicerec.cpp:94]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%k_cast3 = zext i9 %k to i32" [voicerec/voicerec.cpp:94]   --->   Operation 62 'zext' 'k_cast3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.43ns)   --->   "%tmp = icmp slt i32 %k_cast3, %j" [voicerec/voicerec.cpp:96]   --->   Operation 63 'icmp' 'tmp' <Predicate = (!exitcond3)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %._crit_edge" [voicerec/voicerec.cpp:96]   --->   Operation 64 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i0 = shl i9 %k, 1" [voicerec/voicerec.cpp:98]   --->   Operation 65 'shl' 'i0' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_53 = zext i9 %i0 to i64" [voicerec/voicerec.cpp:100]   --->   Operation 66 'zext' 'tmp_53' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [512 x float]* %c, i64 0, i64 %tmp_53" [voicerec/voicerec.cpp:100]   --->   Operation 67 'getelementptr' 'c_addr' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%dr = load float* %c_addr, align 4" [voicerec/voicerec.cpp:100]   --->   Operation 68 'load' 'dr' <Predicate = (!exitcond3 & tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_54 = or i9 %i0, 1" [voicerec/voicerec.cpp:101]   --->   Operation 69 'or' 'tmp_54' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_55 = zext i9 %tmp_54 to i64" [voicerec/voicerec.cpp:101]   --->   Operation 70 'zext' 'tmp_55' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_55" [voicerec/voicerec.cpp:101]   --->   Operation 71 'getelementptr' 'c_addr_4' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%di = load float* %c_addr_4, align 4" [voicerec/voicerec.cpp:101]   --->   Operation 72 'load' 'di' <Predicate = (!exitcond3 & tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 73 [1/1] (1.66ns)   --->   "br label %.preheader4.preheader" [voicerec/voicerec.cpp:123]   --->   Operation 73 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i1 = shl i32 %j, 1" [voicerec/voicerec.cpp:99]   --->   Operation 74 'shl' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%dr = load float* %c_addr, align 4" [voicerec/voicerec.cpp:100]   --->   Operation 75 'load' 'dr' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%di = load float* %c_addr_4, align 4" [voicerec/voicerec.cpp:101]   --->   Operation 76 'load' 'di' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_56 = sext i32 %i1 to i64" [voicerec/voicerec.cpp:102]   --->   Operation 77 'sext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_56" [voicerec/voicerec.cpp:102]   --->   Operation 78 'getelementptr' 'c_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%c_load = load float* %c_addr_5, align 4" [voicerec/voicerec.cpp:102]   --->   Operation 79 'load' 'c_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_57 = or i32 %i1, 1" [voicerec/voicerec.cpp:103]   --->   Operation 80 'or' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_58 = sext i32 %tmp_57 to i64" [voicerec/voicerec.cpp:103]   --->   Operation 81 'sext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_58" [voicerec/voicerec.cpp:103]   --->   Operation 82 'getelementptr' 'c_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%c_load_2 = load float* %c_addr_6, align 4" [voicerec/voicerec.cpp:103]   --->   Operation 83 'load' 'c_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%c_load = load float* %c_addr_5, align 4" [voicerec/voicerec.cpp:102]   --->   Operation 84 'load' 'c_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%c_load_2 = load float* %c_addr_6, align 4" [voicerec/voicerec.cpp:103]   --->   Operation 85 'load' 'c_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 86 [1/1] (3.25ns)   --->   "store float %c_load, float* %c_addr, align 4" [voicerec/voicerec.cpp:102]   --->   Operation 86 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "store float %c_load_2, float* %c_addr_4, align 4" [voicerec/voicerec.cpp:103]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 88 [1/1] (3.25ns)   --->   "store float %dr, float* %c_addr_5, align 4" [voicerec/voicerec.cpp:104]   --->   Operation 88 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 89 [1/1] (3.25ns)   --->   "store float %di, float* %c_addr_6, align 4" [voicerec/voicerec.cpp:105]   --->   Operation 89 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge" [voicerec/voicerec.cpp:106]   --->   Operation 90 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.66ns)   --->   "br label %4" [voicerec/voicerec.cpp:108]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%q = phi i4 [ 0, %._crit_edge ], [ %q_1, %_ifconv ]"   --->   Operation 92 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%j_1 = phi i32 [ %j, %._crit_edge ], [ %j_2, %_ifconv ]"   --->   Operation 93 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%n3 = phi i32 [ 128, %._crit_edge ], [ %n_1, %_ifconv ]"   --->   Operation 94 'phi' 'n3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.44ns)   --->   "%exitcond2 = icmp eq i4 %q, -8" [voicerec/voicerec.cpp:108]   --->   Operation 95 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 96 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.77ns)   --->   "%q_1 = add i4 %q, 1" [voicerec/voicerec.cpp:108]   --->   Operation 97 'add' 'q_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %_ifconv" [voicerec/voicerec.cpp:108]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [voicerec/voicerec.cpp:108]   --->   Operation 99 'specregionbegin' 'tmp_63' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [voicerec/voicerec.cpp:109]   --->   Operation 100 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (2.43ns)   --->   "%slt = icmp slt i32 %j_1, %n3" [voicerec/voicerec.cpp:110]   --->   Operation 101 'icmp' 'slt' <Predicate = (!exitcond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%rev = xor i1 %slt, true" [voicerec/voicerec.cpp:110]   --->   Operation 102 'xor' 'rev' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_65 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n3, i32 1, i32 31)" [voicerec/voicerec.cpp:110]   --->   Operation 103 'partselect' 'tmp_65' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.43ns)   --->   "%icmp = icmp sgt i31 %tmp_65, 0" [voicerec/voicerec.cpp:110]   --->   Operation 104 'icmp' 'icmp' <Predicate = (!exitcond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = and i1 %rev, %icmp" [voicerec/voicerec.cpp:110]   --->   Operation 105 'and' 'or_cond' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (2.70ns)   --->   "%j_6 = sub nsw i32 %j_1, %n3" [voicerec/voicerec.cpp:111]   --->   Operation 106 'sub' 'j_6' <Predicate = (!exitcond2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_66 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n3, i32 1, i32 31)" [voicerec/voicerec.cpp:112]   --->   Operation 107 'partselect' 'tmp_66' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%n_3 = zext i31 %tmp_66 to i32" [voicerec/voicerec.cpp:112]   --->   Operation 108 'zext' 'n_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.79ns)   --->   "%j_2 = select i1 %or_cond, i32 %j_6, i32 %j_1" [voicerec/voicerec.cpp:110]   --->   Operation 109 'select' 'j_2' <Predicate = (!exitcond2)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.79ns)   --->   "%n_1 = select i1 %or_cond, i32 %n_3, i32 %n3" [voicerec/voicerec.cpp:110]   --->   Operation 110 'select' 'n_1' <Predicate = (!exitcond2)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_63)" [voicerec/voicerec.cpp:114]   --->   Operation 111 'specregionend' 'empty_44' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br label %4" [voicerec/voicerec.cpp:108]   --->   Operation 112 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.70>
ST_8 : Operation 113 [1/1] (2.70ns)   --->   "%j_4 = add nsw i32 %j_1, %n3" [voicerec/voicerec.cpp:115]   --->   Operation 113 'add' 'j_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br label %1" [voicerec/voicerec.cpp:94]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 2.12>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ %indvar_flatten_next, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]"   --->   Operation 115 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%n_2 = phi i32 [ %wr_mid2_v_v, %._crit_edge6 ], [ 2, %.preheader4.preheader.preheader ]" [voicerec/voicerec.cpp:121]   --->   Operation 116 'phi' 'n_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%j_3 = phi i8 [ %j_5, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]"   --->   Operation 117 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%cp_rec = phi i39 [ %cp_addr_rec, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]" [voicerec/voicerec.cpp:152]   --->   Operation 118 'phi' 'cp_rec' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i32 %n_2 to i31" [voicerec/voicerec.cpp:121]   --->   Operation 119 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%n = shl i32 %n_2, 1" [voicerec/voicerec.cpp:152]   --->   Operation 120 'shl' 'n' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.81ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 121 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (2.12ns)   --->   "%indvar_flatten_next = add i11 1, %indvar_flatten"   --->   Operation 122 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %8, label %.preheader4.loopexit"   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.47ns)   --->   "%exitcond1 = icmp eq i8 %j_3, -128" [voicerec/voicerec.cpp:126]   --->   Operation 124 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_s)" [voicerec/voicerec.cpp:156]   --->   Operation 125 'specregionend' 'empty_47' <Predicate = (exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [voicerec/voicerec.cpp:157]   --->   Operation 126 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 4.94>
ST_10 : Operation 127 [1/1] (0.79ns)   --->   "%wr_mid2_v_v = select i1 %exitcond1, i32 %n, i32 %n_2" [voicerec/voicerec.cpp:121]   --->   Operation 127 'select' 'wr_mid2_v_v' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [15/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 128 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_59 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n_2, i32 1, i32 31)" [voicerec/voicerec.cpp:125]   --->   Operation 129 'partselect' 'tmp_59' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.94ns)   --->   "%tmp_60 = select i1 %exitcond1, i31 %tmp_48, i31 %tmp_59" [voicerec/voicerec.cpp:125]   --->   Operation 130 'select' 'tmp_60' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp_52 = shl i32 %n_2, 2" [voicerec/voicerec.cpp:152]   --->   Operation 131 'shl' 'tmp_52' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.79ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %exitcond1, i32 %tmp_52, i32 %n" [voicerec/voicerec.cpp:152]   --->   Operation 132 'select' 'n_mid2' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %wr_mid2_v_v to i11" [voicerec/voicerec.cpp:121]   --->   Operation 133 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 4.14>
ST_11 : Operation 134 [14/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 134 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 4.14>
ST_12 : Operation 135 [13/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 135 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 4.14>
ST_13 : Operation 136 [12/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 136 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 4.14>
ST_14 : Operation 137 [11/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 137 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 4.14>
ST_15 : Operation 138 [10/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 138 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 4.14>
ST_16 : Operation 139 [9/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 139 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 4.14>
ST_17 : Operation 140 [8/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 140 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 4.14>
ST_18 : Operation 141 [7/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 141 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 4.14>
ST_19 : Operation 142 [6/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 142 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 4.14>
ST_20 : Operation 143 [5/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 143 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 4.14>
ST_21 : Operation 144 [4/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 144 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 4.14>
ST_22 : Operation 145 [3/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 145 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 4.14>
ST_23 : Operation 146 [1/1] (2.70ns)   --->   "%wr_mid2_v = add i32 -1, %wr_mid2_v_v" [voicerec/voicerec.cpp:121]   --->   Operation 146 'add' 'wr_mid2_v' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [2/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 147 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 4.14>
ST_24 : Operation 148 [1/1] (1.04ns)   --->   "%j_3_mid2 = select i1 %exitcond1, i8 0, i8 %j_3" [voicerec/voicerec.cpp:126]   --->   Operation 148 'select' 'j_3_mid2' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%wr_mid2 = sext i32 %wr_mid2_v to i64" [voicerec/voicerec.cpp:121]   --->   Operation 149 'sext' 'wr_mid2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%cosVec_addr = getelementptr [256 x float]* @cosVec, i64 0, i64 %wr_mid2" [voicerec/voicerec.cpp:121]   --->   Operation 150 'getelementptr' 'cosVec_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [2/2] (3.25ns)   --->   "%cosVec_load = load float* %cosVec_addr, align 4" [voicerec/voicerec.cpp:121]   --->   Operation 151 'load' 'cosVec_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%sinVec_addr = getelementptr [256 x float]* @sinVec, i64 0, i64 %wr_mid2" [voicerec/voicerec.cpp:122]   --->   Operation 152 'getelementptr' 'sinVec_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [2/2] (3.25ns)   --->   "%sinVec_load = load float* %sinVec_addr, align 4" [voicerec/voicerec.cpp:122]   --->   Operation 153 'load' 'sinVec_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 154 [1/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 154 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 4.10>
ST_25 : Operation 155 [1/1] (1.03ns)   --->   "%cp_rec_mid2 = select i1 %exitcond1, i39 0, i39 %cp_rec" [voicerec/voicerec.cpp:126]   --->   Operation 155 'select' 'cp_rec_mid2' <Predicate = true> <Delay = 1.03> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 156 [1/2] (3.25ns)   --->   "%cosVec_load = load float* %cosVec_addr, align 4" [voicerec/voicerec.cpp:121]   --->   Operation 156 'load' 'cosVec_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 157 [1/2] (3.25ns)   --->   "%sinVec_load = load float* %sinVec_addr, align 4" [voicerec/voicerec.cpp:122]   --->   Operation 157 'load' 'sinVec_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%j_3_cast2 = zext i8 %j_3_mid2 to i32" [voicerec/voicerec.cpp:126]   --->   Operation 158 'zext' 'j_3_cast2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i39 %cp_rec_mid2 to i11" [voicerec/voicerec.cpp:126]   --->   Operation 159 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (2.43ns)   --->   "%tmp_64 = icmp slt i32 %j_3_cast2, %nb_mid2" [voicerec/voicerec.cpp:128]   --->   Operation 160 'icmp' 'tmp_64' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [1/1] (1.66ns)   --->   "br i1 %tmp_64, label %.preheader.preheader, label %._crit_edge6" [voicerec/voicerec.cpp:128]   --->   Operation 161 'br' <Predicate = true> <Delay = 1.66>
ST_25 : Operation 162 [1/1] (1.66ns)   --->   "br label %.preheader" [voicerec/voicerec.cpp:131]   --->   Operation 162 'br' <Predicate = (tmp_64)> <Delay = 1.66>

State 26 <SV = 19> <Delay = 4.34>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%d = phi float [ %wrk_1, %._crit_edge7 ], [ 1.000000e+00, %.preheader.preheader ]" [voicerec/voicerec.cpp:148]   --->   Operation 163 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%wik = phi float [ %wik_1, %._crit_edge7 ], [ 0.000000e+00, %.preheader.preheader ]" [voicerec/voicerec.cpp:149]   --->   Operation 164 'phi' 'wik' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%k_1 = phi i8 [ %k_4, %._crit_edge7 ], [ 0, %.preheader.preheader ]"   --->   Operation 165 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (1.47ns)   --->   "%exitcond = icmp eq i8 %k_1, -128" [voicerec/voicerec.cpp:131]   --->   Operation 166 'icmp' 'exitcond' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 167 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (2.11ns)   --->   "%k_4 = add i8 %k_1, 1" [voicerec/voicerec.cpp:131]   --->   Operation 168 'add' 'k_4' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge6.loopexit, label %6" [voicerec/voicerec.cpp:131]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%k_1_cast1 = zext i8 %k_1 to i31" [voicerec/voicerec.cpp:131]   --->   Operation 170 'zext' 'k_1_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [voicerec/voicerec.cpp:132]   --->   Operation 171 'specregionbegin' 'tmp_67' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [voicerec/voicerec.cpp:133]   --->   Operation 172 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (2.43ns)   --->   "%tmp_68 = icmp slt i31 %k_1_cast1, %tmp_60" [voicerec/voicerec.cpp:134]   --->   Operation 173 'icmp' 'tmp_68' <Predicate = (!exitcond)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [1/1] (1.66ns)   --->   "br i1 %tmp_68, label %7, label %._crit_edge7" [voicerec/voicerec.cpp:134]   --->   Operation 174 'br' <Predicate = (!exitcond)> <Delay = 1.66>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%i0_1 = shl i8 %k_1, 1" [voicerec/voicerec.cpp:135]   --->   Operation 175 'shl' 'i0_1' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_39 = zext i8 %i0_1 to i11" [voicerec/voicerec.cpp:135]   --->   Operation 176 'zext' 'tmp_39' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 177 [1/1] (2.12ns)   --->   "%cp_sum = add i11 %tmp_39, %tmp_62" [voicerec/voicerec.cpp:137]   --->   Operation 177 'add' 'cp_sum' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%cp_sum_cast = zext i11 %cp_sum to i64" [voicerec/voicerec.cpp:137]   --->   Operation 178 'zext' 'cp_sum_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum_cast" [voicerec/voicerec.cpp:137]   --->   Operation 179 'getelementptr' 'c_addr_7' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node cp_sum9)   --->   "%tmp_69 = or i8 %i0_1, 1" [voicerec/voicerec.cpp:138]   --->   Operation 180 'or' 'tmp_69' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node cp_sum9)   --->   "%tmp_75_cast = zext i8 %tmp_69 to i11" [voicerec/voicerec.cpp:138]   --->   Operation 181 'zext' 'tmp_75_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (2.12ns) (out node of the LUT)   --->   "%cp_sum9 = add i11 %tmp_75_cast, %tmp_62" [voicerec/voicerec.cpp:138]   --->   Operation 182 'add' 'cp_sum9' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%cp_sum9_cast = zext i11 %cp_sum9 to i64" [voicerec/voicerec.cpp:138]   --->   Operation 183 'zext' 'cp_sum9_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum9_cast" [voicerec/voicerec.cpp:138]   --->   Operation 184 'getelementptr' 'c_addr_8' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (2.12ns)   --->   "%tmp_76_cast = add i11 %tmp_61, %tmp_39" [voicerec/voicerec.cpp:139]   --->   Operation 185 'add' 'tmp_76_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (2.12ns)   --->   "%cp_sum1 = add i11 %tmp_76_cast, %tmp_62" [voicerec/voicerec.cpp:139]   --->   Operation 186 'add' 'cp_sum1' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%cp_sum1_cast = zext i11 %cp_sum1 to i64" [voicerec/voicerec.cpp:139]   --->   Operation 187 'zext' 'cp_sum1_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum1_cast" [voicerec/voicerec.cpp:139]   --->   Operation 188 'getelementptr' 'c_addr_9' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node cp_sum2)   --->   "%tmp_78_cast = or i11 %tmp_76_cast, 1" [voicerec/voicerec.cpp:140]   --->   Operation 189 'or' 'tmp_78_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (2.12ns) (out node of the LUT)   --->   "%cp_sum2 = add i11 %tmp_78_cast, %tmp_62" [voicerec/voicerec.cpp:140]   --->   Operation 190 'add' 'cp_sum2' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%cp_sum2_cast = zext i11 %cp_sum2 to i64" [voicerec/voicerec.cpp:140]   --->   Operation 191 'zext' 'cp_sum2_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum2_cast" [voicerec/voicerec.cpp:140]   --->   Operation 192 'getelementptr' 'c_addr_10' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 193 [5/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 193 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [5/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 194 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 195 [5/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 195 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 196 [5/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 196 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 4.34>
ST_27 : Operation 197 [2/2] (3.25ns)   --->   "%d1r = load float* %c_addr_9, align 4" [voicerec/voicerec.cpp:139]   --->   Operation 197 'load' 'd1r' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 198 [2/2] (3.25ns)   --->   "%d1i = load float* %c_addr_10, align 4" [voicerec/voicerec.cpp:140]   --->   Operation 198 'load' 'd1i' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 199 [4/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 199 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 200 [4/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 200 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 201 [4/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 201 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [4/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 202 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 7.60>
ST_28 : Operation 203 [2/2] (3.25ns)   --->   "%d0r = load float* %c_addr_7, align 4" [voicerec/voicerec.cpp:137]   --->   Operation 203 'load' 'd0r' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 204 [2/2] (3.25ns)   --->   "%d0i = load float* %c_addr_8, align 4" [voicerec/voicerec.cpp:138]   --->   Operation 204 'load' 'd0i' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 205 [1/2] (3.25ns)   --->   "%d1r = load float* %c_addr_9, align 4" [voicerec/voicerec.cpp:139]   --->   Operation 205 'load' 'd1r' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 206 [1/2] (3.25ns)   --->   "%d1i = load float* %c_addr_10, align 4" [voicerec/voicerec.cpp:140]   --->   Operation 206 'load' 'd1i' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 207 [5/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 207 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 208 [5/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 208 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [5/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 209 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [5/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 210 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [3/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 211 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 212 [3/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 212 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [3/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 213 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [3/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 214 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.34>
ST_29 : Operation 215 [1/2] (3.25ns)   --->   "%d0r = load float* %c_addr_7, align 4" [voicerec/voicerec.cpp:137]   --->   Operation 215 'load' 'd0r' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 216 [1/2] (3.25ns)   --->   "%d0i = load float* %c_addr_8, align 4" [voicerec/voicerec.cpp:138]   --->   Operation 216 'load' 'd0i' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 217 [4/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 217 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 218 [4/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 218 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 219 [4/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 219 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [4/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 220 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 221 [2/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 221 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 222 [2/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 222 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [2/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 223 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 224 [2/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 224 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 4.34>
ST_30 : Operation 225 [3/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 225 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 226 [3/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 226 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 227 [3/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 227 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 228 [3/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 228 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 229 [1/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 229 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 230 [1/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 230 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 231 [1/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 231 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 232 [1/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 232 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 4.34>
ST_31 : Operation 233 [2/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 233 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 234 [2/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 234 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 235 [2/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 235 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 236 [2/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 236 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 237 [9/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 237 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 238 [9/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 238 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 8.65>
ST_32 : Operation 239 [1/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 239 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 240 [1/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 240 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 241 [9/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 241 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 242 [1/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 242 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 243 [1/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 243 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 244 [8/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 244 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 245 [8/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 245 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 4.31>
ST_33 : Operation 246 [8/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 246 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 247 [9/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 247 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [7/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 248 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 249 [7/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 249 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 4.31>
ST_34 : Operation 250 [7/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 250 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 251 [8/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 251 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 252 [6/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 252 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 253 [6/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 253 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 4.31>
ST_35 : Operation 254 [6/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 254 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [7/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 255 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 256 [5/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 256 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 257 [5/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 257 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 4.31>
ST_36 : Operation 258 [5/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 258 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 259 [6/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 259 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [4/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 260 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 261 [4/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 261 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 4.31>
ST_37 : Operation 262 [4/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 262 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 263 [5/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 263 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 264 [3/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 264 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 265 [3/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 265 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 4.31>
ST_38 : Operation 266 [3/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 266 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 267 [4/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 267 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 268 [2/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 268 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 269 [2/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 269 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 4.31>
ST_39 : Operation 270 [2/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 270 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 271 [3/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 271 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 272 [1/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 272 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 273 [1/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 273 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 8.62>
ST_40 : Operation 274 [1/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 274 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [2/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 275 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 276 [9/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 276 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 277 [1/1] (1.66ns)   --->   "br label %._crit_edge7" [voicerec/voicerec.cpp:150]   --->   Operation 277 'br' <Predicate = (!exitcond & tmp_68)> <Delay = 1.66>

State 41 <SV = 34> <Delay = 8.62>
ST_41 : Operation 278 [1/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 278 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 279 [8/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 279 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [9/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 280 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 281 [9/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 281 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "%wrk_1 = phi float [ %wrk, %7 ], [ %d, %6 ]"   --->   Operation 282 'phi' 'wrk_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%wik_1 = phi float [ %wik_2, %7 ], [ %wik, %6 ]"   --->   Operation 283 'phi' 'wik_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_67)" [voicerec/voicerec.cpp:151]   --->   Operation 284 'specregionend' 'empty_46' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "br label %.preheader" [voicerec/voicerec.cpp:131]   --->   Operation 285 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 42 <SV = 35> <Delay = 4.31>
ST_42 : Operation 286 [7/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 286 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 287 [8/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 287 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 288 [8/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 288 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 289 [9/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 289 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 4.31>
ST_43 : Operation 290 [6/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 290 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 291 [7/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 291 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 292 [7/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 292 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [8/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 293 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 4.31>
ST_44 : Operation 294 [5/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 294 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 295 [6/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 295 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 296 [6/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 296 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 297 [7/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 297 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 4.31>
ST_45 : Operation 298 [4/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 298 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 299 [5/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 299 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 300 [5/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 300 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 301 [6/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 301 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 4.31>
ST_46 : Operation 302 [3/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 302 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 303 [4/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 303 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 304 [4/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 304 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 305 [5/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 305 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 4.31>
ST_47 : Operation 306 [2/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 306 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 307 [3/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 307 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 308 [3/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 308 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 309 [4/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 309 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 7.56>
ST_48 : Operation 310 [1/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 310 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 311 [1/1] (3.25ns)   --->   "store float %tmp_74, float* %c_addr_7, align 4" [voicerec/voicerec.cpp:143]   --->   Operation 311 'store' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 312 [2/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 312 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 313 [2/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 313 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 314 [3/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 314 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 42> <Delay = 7.56>
ST_49 : Operation 315 [1/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 315 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 316 [1/1] (3.25ns)   --->   "store float %tmp_75, float* %c_addr_8, align 4" [voicerec/voicerec.cpp:144]   --->   Operation 316 'store' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 317 [1/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 317 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 318 [2/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 318 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 4.31>
ST_50 : Operation 319 [1/1] (3.25ns)   --->   "store float %tmp_76, float* %c_addr_9, align 4" [voicerec/voicerec.cpp:145]   --->   Operation 319 'store' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 320 [1/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 320 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 3.25>
ST_51 : Operation 321 [1/1] (3.25ns)   --->   "store float %tmp_77, float* %c_addr_10, align 4" [voicerec/voicerec.cpp:146]   --->   Operation 321 'store' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 52 <SV = 20> <Delay = 2.11>
ST_52 : Operation 322 [1/1] (1.66ns)   --->   "br label %._crit_edge6"   --->   Operation 322 'br' <Predicate = (tmp_64)> <Delay = 1.66>
ST_52 : Operation 323 [1/1] (2.11ns)   --->   "%j_5 = add i8 %j_3_mid2, 1" [voicerec/voicerec.cpp:126]   --->   Operation 323 'add' 'j_5' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 2.85>
ST_53 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node cp_addr_rec)   --->   "%cp_s = phi i32 [ 0, %.preheader4.loopexit ], [ %n_mid2, %._crit_edge6.loopexit ]" [voicerec/voicerec.cpp:152]   --->   Operation 324 'phi' 'cp_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node cp_addr_rec)   --->   "%cp_cast = sext i32 %cp_s to i39" [voicerec/voicerec.cpp:152]   --->   Operation 325 'sext' 'cp_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 326 [1/1] (2.85ns) (out node of the LUT)   --->   "%cp_addr_rec = add i39 %cp_cast, %cp_rec_mid2" [voicerec/voicerec.cpp:152]   --->   Operation 326 'add' 'cp_addr_rec' <Predicate = true> <Delay = 2.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader4.preheader" [voicerec/voicerec.cpp:126]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', voicerec/voicerec.cpp:94) [7]  (1.66 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', voicerec/voicerec.cpp:94) [7]  (0 ns)
	'shl' operation ('i0', voicerec/voicerec.cpp:98) [18]  (0 ns)
	'getelementptr' operation ('c_addr', voicerec/voicerec.cpp:100) [21]  (0 ns)
	'load' operation ('dr', voicerec/voicerec.cpp:100) on array 'c' [22]  (3.26 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'shl' operation ('i1', voicerec/voicerec.cpp:99) [19]  (0 ns)
	'getelementptr' operation ('c_addr_5', voicerec/voicerec.cpp:102) [28]  (0 ns)
	'load' operation ('c_load', voicerec/voicerec.cpp:102) on array 'c' [29]  (3.26 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'load' operation ('c_load', voicerec/voicerec.cpp:102) on array 'c' [29]  (3.26 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'store' operation (voicerec/voicerec.cpp:102) of variable 'c_load', voicerec/voicerec.cpp:102 on array 'c' [30]  (3.26 ns)

 <State 6>: 3.26ns
The critical path consists of the following:
	'store' operation (voicerec/voicerec.cpp:104) of variable 'dr', voicerec/voicerec.cpp:100 on array 'c' [36]  (3.26 ns)

 <State 7>: 4.21ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', voicerec/voicerec.cpp:110) ('j', voicerec/voicerec.cpp:115) [43]  (0 ns)
	'icmp' operation ('slt', voicerec/voicerec.cpp:110) [52]  (2.44 ns)
	'xor' operation ('rev', voicerec/voicerec.cpp:110) [53]  (0 ns)
	'and' operation ('or_cond', voicerec/voicerec.cpp:110) [56]  (0.978 ns)
	'select' operation ('j', voicerec/voicerec.cpp:110) [60]  (0.796 ns)

 <State 8>: 2.7ns
The critical path consists of the following:
	'add' operation ('j', voicerec/voicerec.cpp:115) [65]  (2.7 ns)

 <State 9>: 2.13ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [70]  (0 ns)
	'add' operation ('indvar_flatten_next') [77]  (2.13 ns)

 <State 10>: 4.94ns
The critical path consists of the following:
	'select' operation ('wr_mid2_v_v', voicerec/voicerec.cpp:121) [83]  (0.796 ns)
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 11>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 12>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 13>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 14>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 15>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 16>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 17>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 18>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 19>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 20>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 21>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 22>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 23>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 24>: 4.15ns
The critical path consists of the following:
	'sdiv' operation ('nb_mid2', voicerec/voicerec.cpp:124) [90]  (4.15 ns)

 <State 25>: 4.1ns
The critical path consists of the following:
	'icmp' operation ('tmp_64', voicerec/voicerec.cpp:128) [98]  (2.44 ns)
	multiplexor before 'phi' operation ('cp_s', voicerec/voicerec.cpp:152) with incoming values : ('n_mid2', voicerec/voicerec.cpp:152) [168]  (1.66 ns)

 <State 26>: 4.35ns
The critical path consists of the following:
	'phi' operation ('d', voicerec/voicerec.cpp:148) with incoming values : ('wrk', voicerec/voicerec.cpp:148) [103]  (0 ns)
	'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148) [153]  (4.35 ns)

 <State 27>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148) [153]  (4.35 ns)

 <State 28>: 7.61ns
The critical path consists of the following:
	'load' operation ('d1r', voicerec/voicerec.cpp:139) on array 'c' [133]  (3.26 ns)
	'fmul' operation ('tmp_73', voicerec/voicerec.cpp:142) [143]  (4.35 ns)

 <State 29>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_70', voicerec/voicerec.cpp:141) [139]  (4.35 ns)

 <State 30>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_70', voicerec/voicerec.cpp:141) [139]  (4.35 ns)

 <State 31>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_70', voicerec/voicerec.cpp:141) [139]  (4.35 ns)

 <State 32>: 8.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_70', voicerec/voicerec.cpp:141) [139]  (4.35 ns)
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)

 <State 33>: 4.31ns
The critical path consists of the following:
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)

 <State 34>: 4.31ns
The critical path consists of the following:
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)

 <State 35>: 4.31ns
The critical path consists of the following:
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)

 <State 36>: 4.31ns
The critical path consists of the following:
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)

 <State 37>: 4.31ns
The critical path consists of the following:
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)

 <State 38>: 4.31ns
The critical path consists of the following:
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)

 <State 39>: 4.31ns
The critical path consists of the following:
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)

 <State 40>: 8.62ns
The critical path consists of the following:
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) [141]  (4.31 ns)
	'fadd' operation ('tmp_74', voicerec/voicerec.cpp:143) [145]  (4.31 ns)

 <State 41>: 8.62ns
The critical path consists of the following:
	'fadd' operation ('di', voicerec/voicerec.cpp:142) [144]  (4.31 ns)
	'fadd' operation ('tmp_75', voicerec/voicerec.cpp:144) [147]  (4.31 ns)

 <State 42>: 4.31ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', voicerec/voicerec.cpp:143) [145]  (4.31 ns)

 <State 43>: 4.31ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', voicerec/voicerec.cpp:143) [145]  (4.31 ns)

 <State 44>: 4.31ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', voicerec/voicerec.cpp:143) [145]  (4.31 ns)

 <State 45>: 4.31ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', voicerec/voicerec.cpp:143) [145]  (4.31 ns)

 <State 46>: 4.31ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', voicerec/voicerec.cpp:143) [145]  (4.31 ns)

 <State 47>: 4.31ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', voicerec/voicerec.cpp:143) [145]  (4.31 ns)

 <State 48>: 7.57ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', voicerec/voicerec.cpp:143) [145]  (4.31 ns)
	'store' operation (voicerec/voicerec.cpp:143) of variable 'tmp_74', voicerec/voicerec.cpp:143 on array 'c' [146]  (3.26 ns)

 <State 49>: 7.57ns
The critical path consists of the following:
	'fadd' operation ('tmp_75', voicerec/voicerec.cpp:144) [147]  (4.31 ns)
	'store' operation (voicerec/voicerec.cpp:144) of variable 'tmp_75', voicerec/voicerec.cpp:144 on array 'c' [148]  (3.26 ns)

 <State 50>: 4.31ns
The critical path consists of the following:
	'fsub' operation ('tmp_77', voicerec/voicerec.cpp:146) [151]  (4.31 ns)

 <State 51>: 3.26ns
The critical path consists of the following:
	'store' operation (voicerec/voicerec.cpp:146) of variable 'tmp_77', voicerec/voicerec.cpp:146 on array 'c' [152]  (3.26 ns)

 <State 52>: 2.12ns
The critical path consists of the following:
	'add' operation ('j', voicerec/voicerec.cpp:126) [171]  (2.12 ns)

 <State 53>: 2.86ns
The critical path consists of the following:
	'phi' operation ('cp_s', voicerec/voicerec.cpp:152) with incoming values : ('n_mid2', voicerec/voicerec.cpp:152) [168]  (0 ns)
	'add' operation ('cp_addr_rec', voicerec/voicerec.cpp:152) [170]  (2.86 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
