Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 17 16:19:34 2025
| Host         : LAPTOP-AIR04ARS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_test_timing_summary_routed.rpt -pb led_test_timing_summary_routed.pb -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     268         
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (293)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (532)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (293)
--------------------------
 There are 219 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: control_game/game_fsm/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: control_game/game_fsm/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: control_game/game_fsm/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: control_game/game_fsm/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: control_game/game_fsm/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timers/clock_1ms_control_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: timers/clock_1s_control_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (532)
--------------------------------------------------
 There are 532 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  559          inf        0.000                      0                  559           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           559 Endpoints
Min Delay           559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.102ns  (logic 4.506ns (44.601%)  route 5.597ns (55.399%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          3.316     3.794    control_leds/Q[2]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.321     4.115 r  control_leds/g0_b0/O
                         net (fo=1, routed)           2.281     6.396    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    10.102 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.102    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.994ns  (logic 4.523ns (45.260%)  route 5.471ns (54.740%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          3.199     3.677    control_leds/Q[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I2_O)        0.323     4.000 r  control_leds/g0_b5/O
                         net (fo=1, routed)           2.272     6.272    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722     9.994 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.994    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.994ns  (logic 4.415ns (44.181%)  route 5.578ns (55.819%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[3]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control_leds/state_reg[3]/Q
                         net (fo=20, routed)          2.425     2.943    control_leds/Q[3]
    SLICE_X64Y47         LUT5 (Prop_lut5_I3_O)        0.152     3.095 r  control_leds/g0_b15/O
                         net (fo=1, routed)           3.154     6.248    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.745     9.994 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.994    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 4.507ns (45.169%)  route 5.471ns (54.831%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          3.200     3.678    control_leds/Q[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I2_O)        0.325     4.003 r  control_leds/g0_b7/O
                         net (fo=1, routed)           2.271     6.274    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.704     9.977 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.977    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.303ns (43.292%)  route 5.636ns (56.708%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          3.316     3.794    control_leds/Q[2]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.295     4.089 r  control_leds/g0_b1/O
                         net (fo=1, routed)           2.320     6.409    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.939 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.939    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 4.279ns (43.176%)  route 5.632ns (56.824%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          3.200     3.678    control_leds/Q[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I2_O)        0.295     3.973 r  control_leds/g0_b6/O
                         net (fo=1, routed)           2.432     6.405    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.911 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.911    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 4.512ns (48.116%)  route 4.865ns (51.884%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          3.200     3.678    control_leds/Q[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I2_O)        0.323     4.001 r  control_leds/g0_b3/O
                         net (fo=1, routed)           1.665     5.666    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711     9.377 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.377    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.366ns  (logic 4.379ns (46.759%)  route 4.986ns (53.241%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[3]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control_leds/state_reg[3]/Q
                         net (fo=20, routed)          2.435     2.953    control_leds/Q[3]
    SLICE_X64Y47         LUT5 (Prop_lut5_I3_O)        0.150     3.103 r  control_leds/g0_b13/O
                         net (fo=1, routed)           2.552     5.654    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.711     9.366 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.366    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 4.160ns (44.738%)  route 5.139ns (55.262%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[3]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control_leds/state_reg[3]/Q
                         net (fo=20, routed)          2.435     2.953    control_leds/Q[3]
    SLICE_X64Y47         LUT5 (Prop_lut5_I3_O)        0.124     3.077 r  control_leds/g0_b12/O
                         net (fo=1, routed)           2.704     5.781    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.299 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.299    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 4.277ns (46.179%)  route 4.985ns (53.821%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          1.693     2.171    control_leds/Q[2]
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.295     2.466 r  control_leds/g0_b8/O
                         net (fo=1, routed)           3.292     5.758    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.262 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.262    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_game/randon_number/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/mixed_bits_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  control_game/randon_number/counter_reg[2]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/counter_reg[2]/Q
                         net (fo=2, routed)           0.065     0.206    control_game/randon_number/counter_reg[2]
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.251 r  control_game/randon_number/mixed_bits[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    control_game/randon_number/xor[2]
    SLICE_X59Y24         FDRE                                         r  control_game/randon_number/mixed_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/mixed_bits_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/random_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  control_game/randon_number/mixed_bits_reg[1]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/mixed_bits_reg[1]/Q
                         net (fo=2, routed)           0.114     0.255    control_game/randon_number/mixed_bits_reg_n_0_[1]
    SLICE_X60Y24         FDRE                                         r  control_game/randon_number/random_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/mixed_bits_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/random_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  control_game/randon_number/mixed_bits_reg[2]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/mixed_bits_reg[2]/Q
                         net (fo=2, routed)           0.114     0.255    control_game/randon_number/mixed_bits_reg_n_0_[2]
    SLICE_X60Y24         FDRE                                         r  control_game/randon_number/random_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/game_fsm/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control_game/game_fsm/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         LDCE                         0.000     0.000 r  control_game/game_fsm/FSM_onehot_next_state_reg[3]/G
    SLICE_X63Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_game/game_fsm/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.101     0.259    control_game/game_fsm/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X64Y20         FDRE                                         r  control_game/game_fsm/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/mixed_bits_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/random_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.348%)  route 0.139ns (49.652%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  control_game/randon_number/mixed_bits_reg[3]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/mixed_bits_reg[3]/Q
                         net (fo=2, routed)           0.139     0.280    control_game/randon_number/mixed_bits_reg_n_0_[3]
    SLICE_X60Y24         FDRE                                         r  control_game/randon_number/random_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/mixed_bits_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  control_game/randon_number/counter_reg[3]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/counter_reg[3]/Q
                         net (fo=2, routed)           0.097     0.238    control_game/randon_number/counter_reg[3]
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  control_game/randon_number/mixed_bits[3]_i_2/O
                         net (fo=1, routed)           0.000     0.283    control_game/randon_number/xor[3]
    SLICE_X59Y24         FDRE                                         r  control_game/randon_number/mixed_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/read_number_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/read_captured_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.591%)  route 0.149ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  control_game/read_number_reg/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/read_number_reg/Q
                         net (fo=4, routed)           0.149     0.290    control_game/randon_number/read
    SLICE_X58Y22         FDRE                                         r  control_game/randon_number/read_captured_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/game_fsm/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/game_fsm/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.409%)  route 0.109ns (36.591%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  control_game/game_fsm/FSM_onehot_current_state_reg[1]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/game_fsm/FSM_onehot_current_state_reg[1]/Q
                         net (fo=20, routed)          0.109     0.250    control_game/game_fsm/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.048     0.298 r  control_game/game_fsm/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.298    control_game/game_fsm/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X58Y20         LDCE                                         r  control_game/game_fsm/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/read_submit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/submit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.081%)  route 0.107ns (33.919%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  control_game/read_submit_reg/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  control_game/read_submit_reg/Q
                         net (fo=2, routed)           0.107     0.271    control_game/read_submit
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.316 r  control_game/submit_i_1/O
                         net (fo=1, routed)           0.000     0.316    control_game/submit_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  control_game/submit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/game_fsm/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control_game/game_fsm/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.487%)  route 0.161ns (50.513%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         LDCE                         0.000     0.000 r  control_game/game_fsm/FSM_onehot_next_state_reg[2]/G
    SLICE_X63Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_game/game_fsm/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.161     0.319    control_game/game_fsm/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X64Y20         FDRE                                         r  control_game/game_fsm/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





