Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab3/DECSTAGE_TEST_isim_beh.exe" -prj "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab3/DECSTAGE_TEST_beh.prj" "work.DECSTAGE_TEST" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "G:/lab3_test/regist.vhd" into library work
Parsing VHDL file "G:/lab3_test/multiplexer32to1.vhd" into library work
Parsing VHDL file "G:/lab3_test/decoder5x32.vhd" into library work
Parsing VHDL file "G:/lab3_test/shiftBox.vhd" into library work
Parsing VHDL file "G:/lab3_test/register_file.vhd" into library work
Parsing VHDL file "G:/lab3_test/MUX64to32.vhd" into library work
Parsing VHDL file "G:/lab3_test/MUX10to5.vhd" into library work
Parsing VHDL file "G:/lab3_test/Extender.vhd" into library work
Parsing VHDL file "G:/lab3_test/DECSTAGE.vhd" into library work
Parsing VHDL file "G:/lab3_test/DECSTAGE_TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Extender [extender_default]
Compiling architecture behavioral of entity MUX10to5 [mux10to5_default]
Compiling architecture behavioral of entity MUX64to32 [mux64to32_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity decoder5x32 [decoder5x32_default]
Compiling architecture mux of entity multiplexer32to1 [multiplexer32to1_default]
Compiling architecture behavior of entity regist [regist_default]
Compiling architecture behavioral of entity register_file [register_file_default]
Compiling architecture behavioral of entity shiftBox [shiftbox_default]
Compiling architecture behavioral of entity DECSTAGE [decstage_default]
Compiling architecture behavior of entity decstage_test
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable D:/TUC_PROJECT/TUC_Computer_Architecture/Lab3/DECSTAGE_TEST_isim_beh.exe
Fuse Memory Usage: 37448 KB
Fuse CPU Usage: 655 ms
