timestamp 1599268620
version 8.1
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 10
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use 5BitDac 5BitDac_0 1 0 -869 0 1 885
use 5BitDac 5BitDac_1 1 0 -868 0 1 -730
use switchNew switchNew_0 1 0 -459 0 1 -6
node "m6_n674_n96#" 3 3370.44 -674 -96 m6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2380 810
node "m6_n827_n43#" 0 118.59 -827 -43 m6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33 28
node "m6_n807_n45#" 1 1367.25 -807 -45 m6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 775 320
node "m5_n727_50#" 4 2031.32 -727 50 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3208 824 0 0
node "m5_n790_166#" 2 1002.58 -790 166 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1720 446 0 0
node "m3_n716_20#" 3 142.348 -716 20 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 648 332 0 0 0 0 0 0
node "m3_n850_66#" 2 63.032 -850 66 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 249 160 0 0 0 0 0 0
node "D2" 0 3.098 -692 1620 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 10 0 0 0 0 0 0
node "D1" 0 2.922 -702 1638 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 10 0 0 0 0 0 0
node "D0" 0 2.922 -837 1681 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 10 0 0 0 0 0 0
node "R_out6" 0 20.586 -858 -1539 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0 0 0 0 0 0 0
node "m1_n427_n756#" 8 4391.63 -427 -756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6277 1594 0 0 0 0 0 0 0 0 0 0
node "V_out6" 0 20.586 -273 33 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0 0 0 0 0 0 0
node "D5" 16 2865.02 -397 30 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2828 1430 296 156 0 0 0 0 0 0 0 0
node "m1_n860_68#" 0 71.484 -860 68 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70 38 0 0 0 0 0 0 0 0 0 0
node "m1_n711_262#" 9 350.946 -711 262 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 34 72 34 1083 700 0 0 0 0 0 0
node "m1_n428_859#" 22 2896.07 -428 859 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2493 1668 0 0 0 0 0 0 0 0 0 0
node "D4" 44 2191.26 -555 856 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92 62 92 62 9933 4638 0 0 0 0 0 0
node "D3" 51 3418.47 -721 456 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 195 124 143 98 143 98 13075 5974 0 0 0 0
node "R_in6" 0 15.441 -861 1685 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 12 0 0 0 0 0 0 0 0 0 0
substrate "w_n1073741817_n1073741817#" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m5_n727_50#" "D4" 88.8
cap "m1_n428_859#" "D5" 22.556
cap "m5_n790_166#" "m5_n727_50#" 82.28
cap "m6_n674_n96#" "m1_n427_n756#" 56.56
cap "m3_n716_20#" "D3" 101.312
cap "m1_n428_859#" "m5_n727_50#" 50.56
cap "m5_n727_50#" "m1_n711_262#" 80.6
cap "m5_n790_166#" "m3_n716_20#" 670.35
cap "m6_n674_n96#" "D4" 58.16
cap "m5_n727_50#" "m3_n716_20#" 88.8
cap "m5_n790_166#" "D3" 444.8
cap "m1_n711_262#" "m3_n716_20#" 32.288
cap "m5_n727_50#" "D3" 161.6
cap "m5_n727_50#" "D5" 67.68
cap "5BitDac_1/m1_162_n428#" "5BitDac_1/4BitDac_1/m1_156_n212#" 60.54
cap "D3" "5BitDac_1/4BitDac_1/m5_79_89#" 95.6
cap "D3" "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_1/m6_87_n171#" 59.7
cap "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_1/switchNew_2/a_81_36#" "D3" 43.747
cap "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_1/m1_198_n130#" "D3" 17.19
cap "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_1/m5_111_n90#" "D3" 95.6
cap "D3" "5BitDac_1/4BitDac_1/3BitDac_0/m3_136_n34#" 37.76
cap "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_1/m5_111_n90#" "5BitDac_1/4BitDac_1/3BitDac_0/m3_136_n34#" -22.35
cap "D3" "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_0/m6_87_n171#" 21.6
cap "D3" "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_1/m1_201_n40#" 22.608
cap "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_0/m1_213_n91#" "D3" 43.747
cap "D3" "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_0/m1_198_n130#" 7.038
cap "5BitDac_1/4BitDac_1/3BitDac_0/m5_80_94#" "D3" 70.8
cap "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_0/m6_87_n171#" "D3" 246.9
cap "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_0/m5_111_n90#" "D3" 95.6
cap "D3" "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_0/m1_201_n40#" 7.038
cap "D3" "5BitDac_1/m3_157_83#" 358.268
cap "5BitDac_1/4BitDac_1/3BitDac_0/2BitDac_0/m5_111_n90#" "5BitDac_1/m3_157_83#" -33
subcap "m1_n427_n756#" -4251.44
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/m1_213_n91#" "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/m6_87_n171#" -26.1
cap "D3" "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/m6_87_n171#" 59.7
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/switchNew_1/w_152_9#" "D3" 4.713
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/m1_213_n91#" "D3" 369.32
cap "D4" "5BitDac_1/m5_185_n64#" 66
cap "D4" "5BitDac_1/m1_308_6#" 9.312
cap "D3" "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/m5_111_n90#" 95.6
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/m1_213_n91#" "D3" 37.76
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/m1_213_n91#" "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/m5_111_n90#" -22.35
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_1/switchNew_0/w_152_9#" "D3" 23.958
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_0/m1_213_n91#" "D3" 43.747
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_0/m1_198_n130#" "D3" 16.38
cap "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_0/m1_198_n130#" "5BitDac_1/4BitDac_0/3BitDac_1/m5_80_94#" -6.6
cap "D3" "5BitDac_1/4BitDac_0/3BitDac_1/m5_80_94#" 70.8
cap "D3" "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_0/m6_87_n171#" 59.7
cap "5BitDac_1/m1_169_378#" "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_0/m1_201_n40#" 7.038
cap "5BitDac_1/m1_169_378#" "5BitDac_1/4BitDac_0/m3_138_n60#" 70.5186
cap "5BitDac_1/m1_169_378#" "5BitDac_1/4BitDac_0/3BitDac_1/2BitDac_0/m5_111_n90#" 95.6
cap "D3" "5BitDac_1/4BitDac_0/m5_79_89#" 95.6
cap "D3" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_1/m6_87_n171#" 235.86
cap "D3" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_1/switchNew_1/w_152_9#" 7.038
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_1/switchNew_2/a_81_36#" "D3" 92.565
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_1/m1_213_n91#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_1/m5_111_n90#" -37.25
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_1/m1_213_n91#" "D3" 50.656
cap "D3" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_1/m5_111_n90#" 122
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_1/switchNew_0/w_152_9#" "D3" 9.654
subcap "m6_n807_n45#" -980.727
subcap "m6_n674_n96#" -2472.23
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_2/a_81_36#" "D3" 118.345
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_1/w_152_9#" "D3" 9.654
cap "5BitDac_1/4BitDac_0/3BitDac_0/switchNew_0/w_71_44#" "D3" 95.6
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/m6_87_n171#" "D3" 296.48
subcap "m6_n674_n96#" -2478.3
cap "m6_n674_n96#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/V_out2" 35.46
subcap "m6_n807_n45#" -528.657
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_77_24#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/beta" 31.45
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_86_24#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_77_24#" 35.6
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_77_24#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_105_21#" 35.6
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_77_24#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/alpha" 31.45
cap "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_77_24#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/w_71_44#" 237.33
subcap "m5_n727_50#" -825.424
subcap "m3_n716_20#" -58.325
cap "5BitDac_1/D2!" "5BitDac_1/m5_133_775#" 58.25
cap "D3" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/w_152_9#" 9.654
cap "D3" "5BitDac_1/m5_133_775#" 122
cap "5BitDac_1/D1!" "5BitDac_1/m5_133_775#" 223.5
cap "5BitDac_1/D1!" "5BitDac_1/D2!" 121.08
subcap "D5" -2776.48
subcap "m5_n790_166#" -53.54
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m1_78_n133#" "5BitDac_0/R_out5" 6.534
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m5_111_n90#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_1/w_152_9#" 22.77
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m1_213_n91#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_1/w_152_9#" 15.624
cap "D3" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m6_87_n171#" 117.9
cap "D3" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_1/w_152_9#" 20.796
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m5_111_n90#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m6_87_n171#" 292.36
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_2/a_130_17#" "m1_n711_262#" 6.534
cap "m1_n711_262#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_2/a_86_24#" 5.22
subcap "m5_n790_166#" -817
subcap "m1_n711_262#" -298.511
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_0/w_152_9#" "D3" 26.574
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m5_111_n90#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m1_213_n91#" -37.25
cap "5BitDac_0/4BitDac_1/3BitDac_1/switchNew_0/a_86_24#" "5BitDac_0/4BitDac_1/m1_156_n212#" 8.287
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m1_213_n91#" "D3" 50.656
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m5_111_n90#" "D3" 122
cap "5BitDac_0/4BitDac_1/m1_156_n212#" "5BitDac_0/4BitDac_1/3BitDac_1/switchNew_0/a_77_24#" 57.82
cap "m1_n711_262#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_2/w_124_44#" 6.534
cap "m1_n711_262#" "5BitDac_0/4BitDac_1/3BitDac_1/switchNew_0/a_105_21#" 17.781
cap "m1_n711_262#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_2/a_105_21#" 7.848
cap "m1_n711_262#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/switchNew_2/a_86_24#" 5.22
cap "m1_n711_262#" "5BitDac_0/4BitDac_1/3BitDac_1/m1_209_n42#" 6.534
cap "m1_n711_262#" "5BitDac_0/4BitDac_1/3BitDac_1/switchNew_0/a_86_24#" -1.026
subcap "m1_n711_262#" -154.899
cap "5BitDac_0/4BitDac_1/3BitDac_1/switchNew_0/w_71_44#" "D3" 95.6
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_0/switchNew_2/a_81_36#" "D3" 57.565
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_0/switchNew_1/w_152_9#" "5BitDac_0/4BitDac_1/3BitDac_1/switchNew_0/w_71_44#" -6.6
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_0/switchNew_1/w_152_9#" "D3" 18.996
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_0/switchNew_2/a_77_24#" "D3" 288.36
subcap "D3" -3158.53
cap "5BitDac_0/m1_162_n428#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_0/m5_111_n90#" 122
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_0/switchNew_0/w_152_9#" "5BitDac_0/m1_162_n428#" 25.224
cap "5BitDac_0/m1_162_n428#" "5BitDac_0/4BitDac_1/m1_156_n212#" 48.432
cap "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_0/switchNew_2/a_81_36#" "5BitDac_0/m1_162_n428#" 104.287
subcap "D3" -3273.49
cap "5BitDac_0/m1_162_n428#" "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_1/m6_87_n171#" 255.02
cap "5BitDac_0/m1_162_n428#" "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_1/m1_198_n130#" 9.654
cap "5BitDac_0/m1_162_n428#" "5BitDac_0/4BitDac_1/m5_79_89#" 122
cap "D3" "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_1/m5_111_n90#" 122
cap "D3" "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_1/m1_213_n91#" 108.221
cap "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_1/m5_111_n90#" "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_1/m1_213_n91#" -37.25
cap "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_1/switchNew_0/w_152_9#" "D3" 9.654
cap "D3" "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_0/m6_87_n171#" 300.54
cap "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_0/m1_213_n91#" "D3" 57.565
cap "D3" "5BitDac_0/4BitDac_1/3BitDac_0/m5_80_94#" 95.6
cap "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_0/switchNew_1/w_152_9#" "D3" 9.654
cap "5BitDac_0/m6_180_n172#" "D4" 58.16
cap "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_0/m5_111_n90#" "D3" 122
cap "5BitDac_0/4BitDac_1/3BitDac_0/2BitDac_0/switchNew_0/w_152_9#" "D3" 9.654
subcap "D4" -1953.36
cap "5BitDac_0/m1_327_n29#" "5BitDac_0/m1_301_n425#" 7.848
subcap "m1_n428_859#" -2491.47
cap "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_1/switchNew_1/w_152_9#" "D3" 9.654
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_1/m6_87_n171#" 200.2
subcap "D4" -2116.69
cap "5BitDac_0/m1_327_n29#" "5BitDac_0/m1_308_6#" 10.776
cap "5BitDac_0/m5_185_n64#" "5BitDac_0/m1_327_n29#" 73.75
subcap "m1_n428_859#" -2867.97
cap "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_1/m1_213_n91#" "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_1/m5_111_n90#" -37.25
cap "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_1/m1_213_n91#" "D3" 50.656
cap "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_1/m5_111_n90#" "D3" 122
cap "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_1/switchNew_0/w_152_9#" "D3" 9.654
cap "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_0/m1_213_n91#" "D3" 29.929
cap "5BitDac_0/4BitDac_0/3BitDac_1/m5_80_94#" "D3" 95.6
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_0/m6_87_n171#" 296.48
cap "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_0/m1_198_n130#" "D3" 9.654
cap "5BitDac_0/m1_169_378#" "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_0/switchNew_2/a_81_36#" 94.403
cap "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_0/switchNew_0/w_152_9#" "5BitDac_0/m1_169_378#" 9.654
cap "5BitDac_0/m1_169_378#" "5BitDac_0/4BitDac_0/3BitDac_1/2BitDac_0/m5_111_n90#" 122
cap "5BitDac_0/m1_169_378#" "5BitDac_0/4BitDac_0/m5_79_89#" 122
cap "5BitDac_0/4BitDac_0/switchNew_0/w_124_44#" "5BitDac_0/m1_169_378#" 4.422
cap "5BitDac_0/m1_169_378#" "5BitDac_0/4BitDac_0/m1_156_n212#" 32.288
cap "5BitDac_0/m1_169_378#" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_1/m6_87_n171#" 75.5
cap "5BitDac_0/m1_169_378#" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_1/switchNew_1/w_152_9#" 21.426
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_1/switchNew_0/w_152_9#" 9.654
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_1/m5_111_n90#" 122
cap "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_1/m5_111_n90#" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_1/m1_213_n91#" -44.55
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_1/m1_213_n91#" 225.177
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_1/w_152_9#" 6.789
cap "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/m1_213_n91#" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/m6_87_n171#" -103.86
cap "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/m1_213_n91#" "D3" 530.906
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/m6_87_n171#" 200.2
cap "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/m1_213_n91#" "5BitDac_0/4BitDac_0/3BitDac_0/m5_80_94#" -17.95
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_0/m5_80_94#" 95.6
cap "D2" "D1" 16.144
cap "D3" "D1" 41.445
cap "D3" "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/w_152_9#" 18.476
cap "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/m5_111_n90#" "D3" 470
cap "5BitDac_0/4BitDac_0/3BitDac_0/2BitDac_0/m5_111_n90#" "D3" 52
merge "5BitDac_0/m1_327_n29#" "5BitDac_1/m1_327_n29#" -1634.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0 -7708 -3604 0 0 0 0 0 0
merge "5BitDac_1/m1_327_n29#" "D4"
merge "5BitDac_0/4BitDac_1/m1_156_n212#" "5BitDac_1/D2!" -285.205 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -63 -34 -63 -34 -714 -538 0 0 0 0 0 0
merge "5BitDac_1/D2!" "m1_n711_262#"
merge "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m1_78_n133#" "5BitDac_1/D0!" -11.716 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19 -30 0 0 0 0 0 0
merge "5BitDac_1/D0!" "m3_n850_66#"
merge "5BitDac_0/D1!" "D1" -2.056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0
merge "5BitDac_0/R_out5" "5BitDac_1/R_in5" -33.531 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 -32 0 0 0 0 0 0 0 0 0 0
merge "5BitDac_1/R_in5" "m1_n860_68#"
merge "5BitDac_0/w_n1073741817_n1073741817#" "switchNew_0/a_77_24#" -1116.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -602 -230
merge "switchNew_0/a_77_24#" "5BitDac_1/w_n1073741817_n1073741817#"
merge "5BitDac_1/w_n1073741817_n1073741817#" "w_n1073741817_n1073741817#"
merge "w_n1073741817_n1073741817#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/m6_87_n171#"
merge "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/m6_87_n171#" "m6_n674_n96#"
merge "switchNew_0/a_130_17#" "5BitDac_1/V_out5" -364.533 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -303 -214 0 0 0 0 0 0 0 0 0 0
merge "5BitDac_1/V_out5" "m1_n427_n756#"
merge "5BitDac_0/V_out5" "switchNew_0/w_124_44#" -13.356 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0 0 0 0 0 0 0
merge "switchNew_0/w_124_44#" "m1_n428_859#"
merge "5BitDac_0/m1_169_378#" "5BitDac_0/m1_162_n428#" -2601.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 0 0 0 0 -10149 -4826 0 0 0 0
merge "5BitDac_0/m1_162_n428#" "5BitDac_1/m1_169_378#"
merge "5BitDac_1/m1_169_378#" "5BitDac_1/m1_162_n428#"
merge "5BitDac_1/m1_162_n428#" "D3"
merge "5BitDac_1/R_out5" "R_out6" -16.692 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 0 0 0 0 0 0 0 0
merge "5BitDac_0/D2!" "D2" -1.542 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0 0 0
merge "switchNew_0/w_71_44#" "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m5_111_n90#" -2009.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2177 -772 0 0
merge "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m5_111_n90#" "5BitDac_1/m5_133_775#"
merge "5BitDac_1/m5_133_775#" "m5_n790_166#"
merge "m5_n790_166#" "m5_n727_50#"
merge "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m1_213_n91#" "5BitDac_1/D1!" -15.951 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0 0 0 0 0
merge "5BitDac_1/D1!" "m3_n716_20#"
merge "5BitDac_0/R_in5" "R_in6" -11.13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "5BitDac_0/D0!" "D0" -2.056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0
merge "5BitDac_0/4BitDac_1/3BitDac_1/2BitDac_1/m6_87_n171#" "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_77_24#" -717.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 157 -66
merge "5BitDac_1/4BitDac_0/3BitDac_0/2BitDac_0/switchNew_0/a_77_24#" "m6_n807_n45#"
merge "m6_n807_n45#" "m6_n827_n43#"
merge "switchNew_0/a_81_36#" "D5" -44.716 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 -8 -132 -70 0 0 0 0 0 0 0 0
merge "switchNew_0/w_152_9#" "V_out6" -5.151 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 -8 0 0 0 0 0 0 0 0 0 0
