
rak_lora_test3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007720  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08007858  08007858  00008858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a90  08007a90  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007a90  08007a90  00008a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a98  08007a98  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a98  08007a98  00008a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a9c  08007a9c  00008a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007aa0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  2000000c  08007aac  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08007aac  000093b0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020f58  00000000  00000000  00009036  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049bc  00000000  00000000  00029f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e68  00000000  00000000  0002e950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001746  00000000  00000000  000307b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000074dd  00000000  00000000  00031efe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021a0c  00000000  00000000  000393db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c118a  00000000  00000000  0005ade7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011bf71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ef8  00000000  00000000  0011bfb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00123eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000000c 	.word	0x2000000c
 8000154:	00000000 	.word	0x00000000
 8000158:	08007840 	.word	0x08007840

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000010 	.word	0x20000010
 8000174:	08007840 	.word	0x08007840

08000178 <__aeabi_uldivmod>:
 8000178:	b953      	cbnz	r3, 8000190 <__aeabi_uldivmod+0x18>
 800017a:	b94a      	cbnz	r2, 8000190 <__aeabi_uldivmod+0x18>
 800017c:	2900      	cmp	r1, #0
 800017e:	bf08      	it	eq
 8000180:	2800      	cmpeq	r0, #0
 8000182:	bf1c      	itt	ne
 8000184:	f04f 31ff 	movne.w	r1, #4294967295
 8000188:	f04f 30ff 	movne.w	r0, #4294967295
 800018c:	f000 b988 	b.w	80004a0 <__aeabi_idiv0>
 8000190:	f1ad 0c08 	sub.w	ip, sp, #8
 8000194:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000198:	f000 f806 	bl	80001a8 <__udivmoddi4>
 800019c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a4:	b004      	add	sp, #16
 80001a6:	4770      	bx	lr

080001a8 <__udivmoddi4>:
 80001a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001ac:	9d08      	ldr	r5, [sp, #32]
 80001ae:	468e      	mov	lr, r1
 80001b0:	4604      	mov	r4, r0
 80001b2:	4688      	mov	r8, r1
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d14a      	bne.n	800024e <__udivmoddi4+0xa6>
 80001b8:	428a      	cmp	r2, r1
 80001ba:	4617      	mov	r7, r2
 80001bc:	d962      	bls.n	8000284 <__udivmoddi4+0xdc>
 80001be:	fab2 f682 	clz	r6, r2
 80001c2:	b14e      	cbz	r6, 80001d8 <__udivmoddi4+0x30>
 80001c4:	f1c6 0320 	rsb	r3, r6, #32
 80001c8:	fa01 f806 	lsl.w	r8, r1, r6
 80001cc:	fa20 f303 	lsr.w	r3, r0, r3
 80001d0:	40b7      	lsls	r7, r6
 80001d2:	ea43 0808 	orr.w	r8, r3, r8
 80001d6:	40b4      	lsls	r4, r6
 80001d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001dc:	fa1f fc87 	uxth.w	ip, r7
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	0c23      	lsrs	r3, r4, #16
 80001e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001ee:	fb01 f20c 	mul.w	r2, r1, ip
 80001f2:	429a      	cmp	r2, r3
 80001f4:	d909      	bls.n	800020a <__udivmoddi4+0x62>
 80001f6:	18fb      	adds	r3, r7, r3
 80001f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80001fc:	f080 80ea 	bcs.w	80003d4 <__udivmoddi4+0x22c>
 8000200:	429a      	cmp	r2, r3
 8000202:	f240 80e7 	bls.w	80003d4 <__udivmoddi4+0x22c>
 8000206:	3902      	subs	r1, #2
 8000208:	443b      	add	r3, r7
 800020a:	1a9a      	subs	r2, r3, r2
 800020c:	b2a3      	uxth	r3, r4
 800020e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000212:	fb0e 2210 	mls	r2, lr, r0, r2
 8000216:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800021a:	fb00 fc0c 	mul.w	ip, r0, ip
 800021e:	459c      	cmp	ip, r3
 8000220:	d909      	bls.n	8000236 <__udivmoddi4+0x8e>
 8000222:	18fb      	adds	r3, r7, r3
 8000224:	f100 32ff 	add.w	r2, r0, #4294967295
 8000228:	f080 80d6 	bcs.w	80003d8 <__udivmoddi4+0x230>
 800022c:	459c      	cmp	ip, r3
 800022e:	f240 80d3 	bls.w	80003d8 <__udivmoddi4+0x230>
 8000232:	443b      	add	r3, r7
 8000234:	3802      	subs	r0, #2
 8000236:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023a:	eba3 030c 	sub.w	r3, r3, ip
 800023e:	2100      	movs	r1, #0
 8000240:	b11d      	cbz	r5, 800024a <__udivmoddi4+0xa2>
 8000242:	40f3      	lsrs	r3, r6
 8000244:	2200      	movs	r2, #0
 8000246:	e9c5 3200 	strd	r3, r2, [r5]
 800024a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800024e:	428b      	cmp	r3, r1
 8000250:	d905      	bls.n	800025e <__udivmoddi4+0xb6>
 8000252:	b10d      	cbz	r5, 8000258 <__udivmoddi4+0xb0>
 8000254:	e9c5 0100 	strd	r0, r1, [r5]
 8000258:	2100      	movs	r1, #0
 800025a:	4608      	mov	r0, r1
 800025c:	e7f5      	b.n	800024a <__udivmoddi4+0xa2>
 800025e:	fab3 f183 	clz	r1, r3
 8000262:	2900      	cmp	r1, #0
 8000264:	d146      	bne.n	80002f4 <__udivmoddi4+0x14c>
 8000266:	4573      	cmp	r3, lr
 8000268:	d302      	bcc.n	8000270 <__udivmoddi4+0xc8>
 800026a:	4282      	cmp	r2, r0
 800026c:	f200 8105 	bhi.w	800047a <__udivmoddi4+0x2d2>
 8000270:	1a84      	subs	r4, r0, r2
 8000272:	eb6e 0203 	sbc.w	r2, lr, r3
 8000276:	2001      	movs	r0, #1
 8000278:	4690      	mov	r8, r2
 800027a:	2d00      	cmp	r5, #0
 800027c:	d0e5      	beq.n	800024a <__udivmoddi4+0xa2>
 800027e:	e9c5 4800 	strd	r4, r8, [r5]
 8000282:	e7e2      	b.n	800024a <__udivmoddi4+0xa2>
 8000284:	2a00      	cmp	r2, #0
 8000286:	f000 8090 	beq.w	80003aa <__udivmoddi4+0x202>
 800028a:	fab2 f682 	clz	r6, r2
 800028e:	2e00      	cmp	r6, #0
 8000290:	f040 80a4 	bne.w	80003dc <__udivmoddi4+0x234>
 8000294:	1a8a      	subs	r2, r1, r2
 8000296:	0c03      	lsrs	r3, r0, #16
 8000298:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800029c:	b280      	uxth	r0, r0
 800029e:	b2bc      	uxth	r4, r7
 80002a0:	2101      	movs	r1, #1
 80002a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ae:	fb04 f20c 	mul.w	r2, r4, ip
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d907      	bls.n	80002c6 <__udivmoddi4+0x11e>
 80002b6:	18fb      	adds	r3, r7, r3
 80002b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002bc:	d202      	bcs.n	80002c4 <__udivmoddi4+0x11c>
 80002be:	429a      	cmp	r2, r3
 80002c0:	f200 80e0 	bhi.w	8000484 <__udivmoddi4+0x2dc>
 80002c4:	46c4      	mov	ip, r8
 80002c6:	1a9b      	subs	r3, r3, r2
 80002c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80002cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	429c      	cmp	r4, r3
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0x144>
 80002dc:	18fb      	adds	r3, r7, r3
 80002de:	f102 30ff 	add.w	r0, r2, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0x142>
 80002e4:	429c      	cmp	r4, r3
 80002e6:	f200 80ca 	bhi.w	800047e <__udivmoddi4+0x2d6>
 80002ea:	4602      	mov	r2, r0
 80002ec:	1b1b      	subs	r3, r3, r4
 80002ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f2:	e7a5      	b.n	8000240 <__udivmoddi4+0x98>
 80002f4:	f1c1 0620 	rsb	r6, r1, #32
 80002f8:	408b      	lsls	r3, r1
 80002fa:	fa22 f706 	lsr.w	r7, r2, r6
 80002fe:	431f      	orrs	r7, r3
 8000300:	fa0e f401 	lsl.w	r4, lr, r1
 8000304:	fa20 f306 	lsr.w	r3, r0, r6
 8000308:	fa2e fe06 	lsr.w	lr, lr, r6
 800030c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000310:	4323      	orrs	r3, r4
 8000312:	fa00 f801 	lsl.w	r8, r0, r1
 8000316:	fa1f fc87 	uxth.w	ip, r7
 800031a:	fbbe f0f9 	udiv	r0, lr, r9
 800031e:	0c1c      	lsrs	r4, r3, #16
 8000320:	fb09 ee10 	mls	lr, r9, r0, lr
 8000324:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000328:	fb00 fe0c 	mul.w	lr, r0, ip
 800032c:	45a6      	cmp	lr, r4
 800032e:	fa02 f201 	lsl.w	r2, r2, r1
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x1a0>
 8000334:	193c      	adds	r4, r7, r4
 8000336:	f100 3aff 	add.w	sl, r0, #4294967295
 800033a:	f080 809c 	bcs.w	8000476 <__udivmoddi4+0x2ce>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f240 8099 	bls.w	8000476 <__udivmoddi4+0x2ce>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 040e 	sub.w	r4, r4, lr
 800034c:	fa1f fe83 	uxth.w	lr, r3
 8000350:	fbb4 f3f9 	udiv	r3, r4, r9
 8000354:	fb09 4413 	mls	r4, r9, r3, r4
 8000358:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	45a4      	cmp	ip, r4
 8000362:	d908      	bls.n	8000376 <__udivmoddi4+0x1ce>
 8000364:	193c      	adds	r4, r7, r4
 8000366:	f103 3eff 	add.w	lr, r3, #4294967295
 800036a:	f080 8082 	bcs.w	8000472 <__udivmoddi4+0x2ca>
 800036e:	45a4      	cmp	ip, r4
 8000370:	d97f      	bls.n	8000472 <__udivmoddi4+0x2ca>
 8000372:	3b02      	subs	r3, #2
 8000374:	443c      	add	r4, r7
 8000376:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800037a:	eba4 040c 	sub.w	r4, r4, ip
 800037e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000382:	4564      	cmp	r4, ip
 8000384:	4673      	mov	r3, lr
 8000386:	46e1      	mov	r9, ip
 8000388:	d362      	bcc.n	8000450 <__udivmoddi4+0x2a8>
 800038a:	d05f      	beq.n	800044c <__udivmoddi4+0x2a4>
 800038c:	b15d      	cbz	r5, 80003a6 <__udivmoddi4+0x1fe>
 800038e:	ebb8 0203 	subs.w	r2, r8, r3
 8000392:	eb64 0409 	sbc.w	r4, r4, r9
 8000396:	fa04 f606 	lsl.w	r6, r4, r6
 800039a:	fa22 f301 	lsr.w	r3, r2, r1
 800039e:	431e      	orrs	r6, r3
 80003a0:	40cc      	lsrs	r4, r1
 80003a2:	e9c5 6400 	strd	r6, r4, [r5]
 80003a6:	2100      	movs	r1, #0
 80003a8:	e74f      	b.n	800024a <__udivmoddi4+0xa2>
 80003aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003ae:	0c01      	lsrs	r1, r0, #16
 80003b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003ba:	463b      	mov	r3, r7
 80003bc:	4638      	mov	r0, r7
 80003be:	463c      	mov	r4, r7
 80003c0:	46b8      	mov	r8, r7
 80003c2:	46be      	mov	lr, r7
 80003c4:	2620      	movs	r6, #32
 80003c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003ca:	eba2 0208 	sub.w	r2, r2, r8
 80003ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d2:	e766      	b.n	80002a2 <__udivmoddi4+0xfa>
 80003d4:	4601      	mov	r1, r0
 80003d6:	e718      	b.n	800020a <__udivmoddi4+0x62>
 80003d8:	4610      	mov	r0, r2
 80003da:	e72c      	b.n	8000236 <__udivmoddi4+0x8e>
 80003dc:	f1c6 0220 	rsb	r2, r6, #32
 80003e0:	fa2e f302 	lsr.w	r3, lr, r2
 80003e4:	40b7      	lsls	r7, r6
 80003e6:	40b1      	lsls	r1, r6
 80003e8:	fa20 f202 	lsr.w	r2, r0, r2
 80003ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f0:	430a      	orrs	r2, r1
 80003f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003fc:	0c11      	lsrs	r1, r2, #16
 80003fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000402:	fb08 f904 	mul.w	r9, r8, r4
 8000406:	40b0      	lsls	r0, r6
 8000408:	4589      	cmp	r9, r1
 800040a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800040e:	b280      	uxth	r0, r0
 8000410:	d93e      	bls.n	8000490 <__udivmoddi4+0x2e8>
 8000412:	1879      	adds	r1, r7, r1
 8000414:	f108 3cff 	add.w	ip, r8, #4294967295
 8000418:	d201      	bcs.n	800041e <__udivmoddi4+0x276>
 800041a:	4589      	cmp	r9, r1
 800041c:	d81f      	bhi.n	800045e <__udivmoddi4+0x2b6>
 800041e:	eba1 0109 	sub.w	r1, r1, r9
 8000422:	fbb1 f9fe 	udiv	r9, r1, lr
 8000426:	fb09 f804 	mul.w	r8, r9, r4
 800042a:	fb0e 1119 	mls	r1, lr, r9, r1
 800042e:	b292      	uxth	r2, r2
 8000430:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000434:	4542      	cmp	r2, r8
 8000436:	d229      	bcs.n	800048c <__udivmoddi4+0x2e4>
 8000438:	18ba      	adds	r2, r7, r2
 800043a:	f109 31ff 	add.w	r1, r9, #4294967295
 800043e:	d2c4      	bcs.n	80003ca <__udivmoddi4+0x222>
 8000440:	4542      	cmp	r2, r8
 8000442:	d2c2      	bcs.n	80003ca <__udivmoddi4+0x222>
 8000444:	f1a9 0102 	sub.w	r1, r9, #2
 8000448:	443a      	add	r2, r7
 800044a:	e7be      	b.n	80003ca <__udivmoddi4+0x222>
 800044c:	45f0      	cmp	r8, lr
 800044e:	d29d      	bcs.n	800038c <__udivmoddi4+0x1e4>
 8000450:	ebbe 0302 	subs.w	r3, lr, r2
 8000454:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000458:	3801      	subs	r0, #1
 800045a:	46e1      	mov	r9, ip
 800045c:	e796      	b.n	800038c <__udivmoddi4+0x1e4>
 800045e:	eba7 0909 	sub.w	r9, r7, r9
 8000462:	4449      	add	r1, r9
 8000464:	f1a8 0c02 	sub.w	ip, r8, #2
 8000468:	fbb1 f9fe 	udiv	r9, r1, lr
 800046c:	fb09 f804 	mul.w	r8, r9, r4
 8000470:	e7db      	b.n	800042a <__udivmoddi4+0x282>
 8000472:	4673      	mov	r3, lr
 8000474:	e77f      	b.n	8000376 <__udivmoddi4+0x1ce>
 8000476:	4650      	mov	r0, sl
 8000478:	e766      	b.n	8000348 <__udivmoddi4+0x1a0>
 800047a:	4608      	mov	r0, r1
 800047c:	e6fd      	b.n	800027a <__udivmoddi4+0xd2>
 800047e:	443b      	add	r3, r7
 8000480:	3a02      	subs	r2, #2
 8000482:	e733      	b.n	80002ec <__udivmoddi4+0x144>
 8000484:	f1ac 0c02 	sub.w	ip, ip, #2
 8000488:	443b      	add	r3, r7
 800048a:	e71c      	b.n	80002c6 <__udivmoddi4+0x11e>
 800048c:	4649      	mov	r1, r9
 800048e:	e79c      	b.n	80003ca <__udivmoddi4+0x222>
 8000490:	eba1 0109 	sub.w	r1, r1, r9
 8000494:	46c4      	mov	ip, r8
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	e7c4      	b.n	800042a <__udivmoddi4+0x282>

080004a0 <__aeabi_idiv0>:
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop

080004a4 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	4313      	orrs	r3, r2
 80004ba:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4013      	ands	r3, r2
 80004c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004c8:	68fb      	ldr	r3, [r7, #12]
}
 80004ca:	bf00      	nop
 80004cc:	3714      	adds	r7, #20
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr

080004d4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
 80004e6:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004e8:	2002      	movs	r0, #2
 80004ea:	f7ff ffdb 	bl	80004a4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ee:	2001      	movs	r0, #1
 80004f0:	f7ff ffd8 	bl	80004a4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004f4:	2080      	movs	r0, #128	@ 0x80
 80004f6:	f7ff ffd5 	bl	80004a4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004fa:	2004      	movs	r0, #4
 80004fc:	f7ff ffd2 	bl	80004a4 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_Port, RF_SW_CTRL2_Pin, GPIO_PIN_RESET);
 8000500:	2200      	movs	r2, #0
 8000502:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000506:	4826      	ldr	r0, [pc, #152]	@ (80005a0 <MX_GPIO_Init+0xcc>)
 8000508:	f000 ffa2 	bl	8001450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_RESET);
 800050c:	2200      	movs	r2, #0
 800050e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000512:	4824      	ldr	r0, [pc, #144]	@ (80005a4 <MX_GPIO_Init+0xd0>)
 8000514:	f000 ff9c 	bl	8001450 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB0 PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000518:	f241 03fd 	movw	r3, #4349	@ 0x10fd
 800051c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800051e:	2303      	movs	r3, #3
 8000520:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000522:	2300      	movs	r3, #0
 8000524:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	4619      	mov	r1, r3
 800052a:	481d      	ldr	r0, [pc, #116]	@ (80005a0 <MX_GPIO_Init+0xcc>)
 800052c:	f000 fe30 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_SW_CTRL2_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL2_Pin;
 8000530:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000534:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000536:	2301      	movs	r3, #1
 8000538:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053a:	2300      	movs	r3, #0
 800053c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800053e:	2303      	movs	r3, #3
 8000540:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_Port, &GPIO_InitStruct);
 8000542:	1d3b      	adds	r3, r7, #4
 8000544:	4619      	mov	r1, r3
 8000546:	4816      	ldr	r0, [pc, #88]	@ (80005a0 <MX_GPIO_Init+0xcc>)
 8000548:	f000 fe22 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 800054c:	f649 73f3 	movw	r3, #40947	@ 0x9ff3
 8000550:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000552:	2303      	movs	r3, #3
 8000554:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000556:	2300      	movs	r3, #0
 8000558:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	4619      	mov	r1, r3
 800055e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000562:	f000 fe15 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000566:	2308      	movs	r3, #8
 8000568:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800056a:	2303      	movs	r3, #3
 800056c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056e:	2300      	movs	r3, #0
 8000570:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	4619      	mov	r1, r3
 8000576:	480c      	ldr	r0, [pc, #48]	@ (80005a8 <MX_GPIO_Init+0xd4>)
 8000578:	f000 fe0a 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_SW_CTRL1_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL1_Pin;
 800057c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000580:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000582:	2301      	movs	r3, #1
 8000584:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000586:	2300      	movs	r3, #0
 8000588:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800058a:	2300      	movs	r3, #0
 800058c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_Port, &GPIO_InitStruct);
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	4619      	mov	r1, r3
 8000592:	4804      	ldr	r0, [pc, #16]	@ (80005a4 <MX_GPIO_Init+0xd0>)
 8000594:	f000 fdfc 	bl	8001190 <HAL_GPIO_Init>

}
 8000598:	bf00      	nop
 800059a:	3718      	adds	r7, #24
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	48000400 	.word	0x48000400
 80005a4:	48000800 	.word	0x48000800
 80005a8:	48001c00 	.word	0x48001c00

080005ac <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80005b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80005bc:	f023 0218 	bic.w	r2, r3, #24
 80005c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4313      	orrs	r3, r2
 80005c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80005cc:	bf00      	nop
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bc80      	pop	{r7}
 80005d4:	4770      	bx	lr
	...

080005d8 <OnTxDone>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void OnTxDone(void) {
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  //  HAL_UART_Transmit(&huart2, (uint8_t *)txm, sizeof(txm), HAL_MAX_DELAY);
	txDone++;
 80005dc:	4b04      	ldr	r3, [pc, #16]	@ (80005f0 <OnTxDone+0x18>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	b2da      	uxtb	r2, r3
 80005e4:	4b02      	ldr	r3, [pc, #8]	@ (80005f0 <OnTxDone+0x18>)
 80005e6:	701a      	strb	r2, [r3, #0]
	//Radio.Send(BufferTx,64);
    //Radio.Rx(3000); // Restart receiving after transmission
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr
 80005f0:	20000041 	.word	0x20000041

080005f4 <OnRxDone>:

void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr) {
 80005f4:	b4b0      	push	{r4, r5, r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	4608      	mov	r0, r1
 80005fe:	4611      	mov	r1, r2
 8000600:	461a      	mov	r2, r3
 8000602:	4603      	mov	r3, r0
 8000604:	817b      	strh	r3, [r7, #10]
 8000606:	460b      	mov	r3, r1
 8000608:	813b      	strh	r3, [r7, #8]
 800060a:	4613      	mov	r3, r2
 800060c:	71fb      	strb	r3, [r7, #7]
//    payload[size] = '\0';  // Null-terminate received data
  //  HAL_UART_Transmit(&huart2, (uint8_t *)rxm, sizeof(rxm), HAL_MAX_DELAY);
   // Radio.Rx(3000);  // Restart listening
	rssiVal=rssi;
 800060e:	893b      	ldrh	r3, [r7, #8]
 8000610:	b25a      	sxtb	r2, r3
 8000612:	4b0c      	ldr	r3, [pc, #48]	@ (8000644 <OnRxDone+0x50>)
 8000614:	701a      	strb	r2, [r3, #0]
	snrVal=snr;
 8000616:	79fa      	ldrb	r2, [r7, #7]
 8000618:	4b0b      	ldr	r3, [pc, #44]	@ (8000648 <OnRxDone+0x54>)
 800061a:	701a      	strb	r2, [r3, #0]
    memcpy(message,payload,20);
 800061c:	4a0b      	ldr	r2, [pc, #44]	@ (800064c <OnRxDone+0x58>)
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	4614      	mov	r4, r2
 8000622:	461d      	mov	r5, r3
 8000624:	6828      	ldr	r0, [r5, #0]
 8000626:	6869      	ldr	r1, [r5, #4]
 8000628:	68aa      	ldr	r2, [r5, #8]
 800062a:	68eb      	ldr	r3, [r5, #12]
 800062c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062e:	6928      	ldr	r0, [r5, #16]
 8000630:	6020      	str	r0, [r4, #0]
    rxDone=1;
 8000632:	4b07      	ldr	r3, [pc, #28]	@ (8000650 <OnRxDone+0x5c>)
 8000634:	2201      	movs	r2, #1
 8000636:	701a      	strb	r2, [r3, #0]

}
 8000638:	bf00      	nop
 800063a:	3714      	adds	r7, #20
 800063c:	46bd      	mov	sp, r7
 800063e:	bcb0      	pop	{r4, r5, r7}
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	2000003d 	.word	0x2000003d
 8000648:	2000003c 	.word	0x2000003c
 800064c:	20000028 	.word	0x20000028
 8000650:	2000003e 	.word	0x2000003e

08000654 <OnTxTimeout>:

void OnTxTimeout(void) {
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
   // HAL_UART_Transmit(&huart2, (uint8_t *)txtmo, sizeof(txtmo), HAL_MAX_DELAY);
	txTimout=1;
 8000658:	4b03      	ldr	r3, [pc, #12]	@ (8000668 <OnTxTimeout+0x14>)
 800065a:	2201      	movs	r2, #1
 800065c:	701a      	strb	r2, [r3, #0]
//	Radio.Send(BufferTx,sizeof(BufferTx));
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	20000040 	.word	0x20000040

0800066c <OnRxTimeout>:


void OnRxTimeout(void) {
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
   // HAL_UART_Transmit(&huart2, (uint8_t *)rxtmo, sizeof(rxtmo), HAL_MAX_DELAY);
//    Radio.Rx(0);  // Restart listening
//	Radio.Rx(RX_TIMOUT_VALUE);
	rxTimout=1;
 8000670:	4b03      	ldr	r3, [pc, #12]	@ (8000680 <OnRxTimeout+0x14>)
 8000672:	2201      	movs	r2, #1
 8000674:	701a      	strb	r2, [r3, #0]
}
 8000676:	bf00      	nop
 8000678:	46bd      	mov	sp, r7
 800067a:	bc80      	pop	{r7}
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	2000003f 	.word	0x2000003f

08000684 <OnRxError>:

void OnRxError(void){
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit(&huart2, (uint8_t *)errradio, sizeof(errradio), HAL_MAX_DELAY);
//	Radio.Rx(0);  // Restart listening
	rxerror=1;
 8000688:	4b03      	ldr	r3, [pc, #12]	@ (8000698 <OnRxError+0x14>)
 800068a:	2201      	movs	r2, #1
 800068c:	701a      	strb	r2, [r3, #0]
}
 800068e:	bf00      	nop
 8000690:	46bd      	mov	sp, r7
 8000692:	bc80      	pop	{r7}
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	20000042 	.word	0x20000042

0800069c <RadioInit>:

void RadioInit(void) {
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b08b      	sub	sp, #44	@ 0x2c
 80006a0:	af0a      	add	r7, sp, #40	@ 0x28
    static RadioEvents_t RadioEvents;  // Make sure it's static or global

    // Assign the callback functions
    RadioEvents.TxDone = OnTxDone;
 80006a2:	4b2a      	ldr	r3, [pc, #168]	@ (800074c <RadioInit+0xb0>)
 80006a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000750 <RadioInit+0xb4>)
 80006a6:	601a      	str	r2, [r3, #0]
    RadioEvents.RxDone = OnRxDone;
 80006a8:	4b28      	ldr	r3, [pc, #160]	@ (800074c <RadioInit+0xb0>)
 80006aa:	4a2a      	ldr	r2, [pc, #168]	@ (8000754 <RadioInit+0xb8>)
 80006ac:	609a      	str	r2, [r3, #8]
    RadioEvents.TxTimeout = OnTxTimeout;
 80006ae:	4b27      	ldr	r3, [pc, #156]	@ (800074c <RadioInit+0xb0>)
 80006b0:	4a29      	ldr	r2, [pc, #164]	@ (8000758 <RadioInit+0xbc>)
 80006b2:	605a      	str	r2, [r3, #4]
    RadioEvents.RxTimeout = OnRxTimeout;
 80006b4:	4b25      	ldr	r3, [pc, #148]	@ (800074c <RadioInit+0xb0>)
 80006b6:	4a29      	ldr	r2, [pc, #164]	@ (800075c <RadioInit+0xc0>)
 80006b8:	60da      	str	r2, [r3, #12]
    RadioEvents.RxError = OnRxError;
 80006ba:	4b24      	ldr	r3, [pc, #144]	@ (800074c <RadioInit+0xb0>)
 80006bc:	4a28      	ldr	r2, [pc, #160]	@ (8000760 <RadioInit+0xc4>)
 80006be:	611a      	str	r2, [r3, #16]

    // Initialize the radio with the events
    Radio.Init(&RadioEvents);
 80006c0:	4b28      	ldr	r3, [pc, #160]	@ (8000764 <RadioInit+0xc8>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4821      	ldr	r0, [pc, #132]	@ (800074c <RadioInit+0xb0>)
 80006c6:	4798      	blx	r3

    Radio.SetChannel(RF_FREQUENCY);
 80006c8:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <RadioInit+0xc8>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	4826      	ldr	r0, [pc, #152]	@ (8000768 <RadioInit+0xcc>)
 80006ce:	4798      	blx	r3

    Radio.SetTxConfig(MODEM_LORA,TX_OUTPUT_POWER,0,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,
 80006d0:	4b24      	ldr	r3, [pc, #144]	@ (8000764 <RadioInit+0xc8>)
 80006d2:	69dc      	ldr	r4, [r3, #28]
 80006d4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80006d8:	9308      	str	r3, [sp, #32]
 80006da:	2300      	movs	r3, #0
 80006dc:	9307      	str	r3, [sp, #28]
 80006de:	2300      	movs	r3, #0
 80006e0:	9306      	str	r3, [sp, #24]
 80006e2:	2300      	movs	r3, #0
 80006e4:	9305      	str	r3, [sp, #20]
 80006e6:	2301      	movs	r3, #1
 80006e8:	9304      	str	r3, [sp, #16]
 80006ea:	2300      	movs	r3, #0
 80006ec:	9303      	str	r3, [sp, #12]
 80006ee:	2308      	movs	r3, #8
 80006f0:	9302      	str	r3, [sp, #8]
 80006f2:	2301      	movs	r3, #1
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	2307      	movs	r3, #7
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2300      	movs	r3, #0
 80006fc:	2200      	movs	r2, #0
 80006fe:	2116      	movs	r1, #22
 8000700:	2001      	movs	r0, #1
 8000702:	47a0      	blx	r4
    		LORA_PREAMBLE_LENGTH,LORA_FIX_LENGTH_PAYLOAD_ON,true,0,0,LORA_IQ_INVERSION_ON,TX_TIMOUT_VALUE);

    Radio.SetRxConfig(MODEM_LORA,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,0,
 8000704:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <RadioInit+0xc8>)
 8000706:	699c      	ldr	r4, [r3, #24]
 8000708:	2301      	movs	r3, #1
 800070a:	9309      	str	r3, [sp, #36]	@ 0x24
 800070c:	2300      	movs	r3, #0
 800070e:	9308      	str	r3, [sp, #32]
 8000710:	2300      	movs	r3, #0
 8000712:	9307      	str	r3, [sp, #28]
 8000714:	2300      	movs	r3, #0
 8000716:	9306      	str	r3, [sp, #24]
 8000718:	2301      	movs	r3, #1
 800071a:	9305      	str	r3, [sp, #20]
 800071c:	2300      	movs	r3, #0
 800071e:	9304      	str	r3, [sp, #16]
 8000720:	2300      	movs	r3, #0
 8000722:	9303      	str	r3, [sp, #12]
 8000724:	2305      	movs	r3, #5
 8000726:	9302      	str	r3, [sp, #8]
 8000728:	2308      	movs	r3, #8
 800072a:	9301      	str	r3, [sp, #4]
 800072c:	2300      	movs	r3, #0
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	2301      	movs	r3, #1
 8000732:	2207      	movs	r2, #7
 8000734:	2100      	movs	r1, #0
 8000736:	2001      	movs	r0, #1
 8000738:	47a0      	blx	r4
    		LORA_PREAMBLE_LENGTH,LORA_SYMBOL_TIMEOUT,LORA_FIX_LENGTH_PAYLOAD_ON,0,true,0,0,LORA_IQ_INVERSION_ON,true);

    Radio.SetMaxPayloadLength(MODEM_LORA,MAX_APP_BUFFEE_SIZE);
 800073a:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <RadioInit+0xc8>)
 800073c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800073e:	21ff      	movs	r1, #255	@ 0xff
 8000740:	2001      	movs	r0, #1
 8000742:	4798      	blx	r3

}
 8000744:	bf00      	nop
 8000746:	3704      	adds	r7, #4
 8000748:	46bd      	mov	sp, r7
 800074a:	bd90      	pop	{r4, r7, pc}
 800074c:	20000044 	.word	0x20000044
 8000750:	080005d9 	.word	0x080005d9
 8000754:	080005f5 	.word	0x080005f5
 8000758:	08000655 	.word	0x08000655
 800075c:	0800066d 	.word	0x0800066d
 8000760:	08000685 	.word	0x08000685
 8000764:	08007950 	.word	0x08007950
 8000768:	3689cac0 	.word	0x3689cac0

0800076c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000770:	f000 fa7c 	bl	8000c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000774:	f000 f810 	bl	8000798 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000778:	f7ff feac 	bl	80004d4 <MX_GPIO_Init>
//  MX_DMA_Init();
  MX_SubGHz_Phy_Init();
 800077c:	f006 fd0b 	bl	8007196 <MX_SubGHz_Phy_Init>
  /* USER CODE BEGIN 2 */
  RadioInit();
 8000780:	f7ff ff8c 	bl	800069c <RadioInit>

//  HAL_Delay(10000);
//  Radio.Send(BufferTx,sizeof(BufferTx));
  Radio.Rx(RX_TIMOUT_VALUE);
 8000784:	4b03      	ldr	r3, [pc, #12]	@ (8000794 <main+0x28>)
 8000786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000788:	f247 5030 	movw	r0, #30000	@ 0x7530
 800078c:	4798      	blx	r3
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800078e:	bf00      	nop
 8000790:	e7fd      	b.n	800078e <main+0x22>
 8000792:	bf00      	nop
 8000794:	08007950 	.word	0x08007950

08000798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b09a      	sub	sp, #104	@ 0x68
 800079c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079e:	f107 0320 	add.w	r3, r7, #32
 80007a2:	2248      	movs	r2, #72	@ 0x48
 80007a4:	2100      	movs	r1, #0
 80007a6:	4618      	mov	r0, r3
 80007a8:	f007 f81e 	bl	80077e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ac:	f107 0308 	add.w	r3, r7, #8
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
 80007ba:	611a      	str	r2, [r3, #16]
 80007bc:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007be:	f000 fe5f 	bl	8001480 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007c2:	2000      	movs	r0, #0
 80007c4:	f7ff fef2 	bl	80005ac <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000848 <SystemClock_Config+0xb0>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000848 <SystemClock_Config+0xb0>)
 80007d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007d6:	6013      	str	r3, [r2, #0]
 80007d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000848 <SystemClock_Config+0xb0>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80007e4:	2324      	movs	r3, #36	@ 0x24
 80007e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007e8:	2381      	movs	r3, #129	@ 0x81
 80007ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007ec:	2301      	movs	r3, #1
 80007ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80007f0:	2300      	movs	r3, #0
 80007f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80007f4:	23b0      	movs	r3, #176	@ 0xb0
 80007f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007f8:	2300      	movs	r3, #0
 80007fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fc:	f107 0320 	add.w	r3, r7, #32
 8000800:	4618      	mov	r0, r3
 8000802:	f001 f8dd 	bl	80019c0 <HAL_RCC_OscConfig>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800080c:	f000 f830 	bl	8000870 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000810:	234f      	movs	r3, #79	@ 0x4f
 8000812:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000814:	2300      	movs	r3, #0
 8000816:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000828:	f107 0308 	add.w	r3, r7, #8
 800082c:	2102      	movs	r1, #2
 800082e:	4618      	mov	r0, r3
 8000830:	f001 fc48 	bl	80020c4 <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800083a:	f000 f819 	bl	8000870 <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3768      	adds	r7, #104	@ 0x68
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	58000400 	.word	0x58000400

0800084c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a04      	ldr	r2, [pc, #16]	@ (800086c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d101      	bne.n	8000862 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800085e:	f000 fa25 	bl	8000cac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40012c00 	.word	0x40012c00

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <Error_Handler+0x8>

0800087c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr

08000888 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000894:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000896:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4313      	orrs	r3, r2
 800089e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80008a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4013      	ands	r3, r2
 80008aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008ac:	68fb      	ldr	r3, [r7, #12]
}
 80008ae:	bf00      	nop
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr

080008b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08c      	sub	sp, #48	@ 0x30
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80008c8:	2300      	movs	r3, #0
 80008ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008ce:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80008d2:	f7ff ffd9 	bl	8000888 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008d6:	f107 0208 	add.w	r2, r7, #8
 80008da:	f107 030c 	add.w	r3, r7, #12
 80008de:	4611      	mov	r1, r2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f001 fdd9 	bl	8002498 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008e6:	f001 fdc5 	bl	8002474 <HAL_RCC_GetPCLK2Freq>
 80008ea:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008ee:	4a21      	ldr	r2, [pc, #132]	@ (8000974 <HAL_InitTick+0xbc>)
 80008f0:	fba2 2303 	umull	r2, r3, r2, r3
 80008f4:	0c9b      	lsrs	r3, r3, #18
 80008f6:	3b01      	subs	r3, #1
 80008f8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000978 <HAL_InitTick+0xc0>)
 80008fc:	4a1f      	ldr	r2, [pc, #124]	@ (800097c <HAL_InitTick+0xc4>)
 80008fe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000900:	4b1d      	ldr	r3, [pc, #116]	@ (8000978 <HAL_InitTick+0xc0>)
 8000902:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000906:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000908:	4a1b      	ldr	r2, [pc, #108]	@ (8000978 <HAL_InitTick+0xc0>)
 800090a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800090c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800090e:	4b1a      	ldr	r3, [pc, #104]	@ (8000978 <HAL_InitTick+0xc0>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000914:	4b18      	ldr	r3, [pc, #96]	@ (8000978 <HAL_InitTick+0xc0>)
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 800091a:	4817      	ldr	r0, [pc, #92]	@ (8000978 <HAL_InitTick+0xc0>)
 800091c:	f002 fbd6 	bl	80030cc <HAL_TIM_Base_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000926:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800092a:	2b00      	cmp	r3, #0
 800092c:	d11b      	bne.n	8000966 <HAL_InitTick+0xae>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800092e:	4812      	ldr	r0, [pc, #72]	@ (8000978 <HAL_InitTick+0xc0>)
 8000930:	f002 fc2c 	bl	800318c <HAL_TIM_Base_Start_IT>
 8000934:	4603      	mov	r3, r0
 8000936:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800093a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800093e:	2b00      	cmp	r3, #0
 8000940:	d111      	bne.n	8000966 <HAL_InitTick+0xae>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000942:	2018      	movs	r0, #24
 8000944:	f000 fa93 	bl	8000e6e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b0f      	cmp	r3, #15
 800094c:	d808      	bhi.n	8000960 <HAL_InitTick+0xa8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 800094e:	2200      	movs	r2, #0
 8000950:	6879      	ldr	r1, [r7, #4]
 8000952:	2018      	movs	r0, #24
 8000954:	f000 fa71 	bl	8000e3a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000958:	4a09      	ldr	r2, [pc, #36]	@ (8000980 <HAL_InitTick+0xc8>)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6013      	str	r3, [r2, #0]
 800095e:	e002      	b.n	8000966 <HAL_InitTick+0xae>
      }
      else
      {
        status = HAL_ERROR;
 8000960:	2301      	movs	r3, #1
 8000962:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000966:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800096a:	4618      	mov	r0, r3
 800096c:	3730      	adds	r7, #48	@ 0x30
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	431bde83 	.word	0x431bde83
 8000978:	20000098 	.word	0x20000098
 800097c:	40012c00 	.word	0x40012c00
 8000980:	20000004 	.word	0x20000004

08000984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000988:	bf00      	nop
 800098a:	e7fd      	b.n	8000988 <NMI_Handler+0x4>

0800098c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000990:	bf00      	nop
 8000992:	e7fd      	b.n	8000990 <HardFault_Handler+0x4>

08000994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <MemManage_Handler+0x4>

0800099c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <BusFault_Handler+0x4>

080009a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <UsageFault_Handler+0x4>

080009ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr

080009b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	bc80      	pop	{r7}
 80009c2:	4770      	bx	lr

080009c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr

080009d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr

080009dc <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80009e0:	4802      	ldr	r0, [pc, #8]	@ (80009ec <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 80009e2:	f001 fe7d 	bl	80026e0 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000060 	.word	0x20000060

080009f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80009f4:	4802      	ldr	r0, [pc, #8]	@ (8000a00 <DMA1_Channel1_IRQHandler+0x10>)
 80009f6:	f000 fb05 	bl	8001004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	2000018c 	.word	0x2000018c

08000a04 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a08:	4802      	ldr	r0, [pc, #8]	@ (8000a14 <TIM1_UP_IRQHandler+0x10>)
 8000a0a:	f002 fc0b 	bl	8003224 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	20000098 	.word	0x20000098

08000a18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a1c:	4802      	ldr	r0, [pc, #8]	@ (8000a28 <USART2_IRQHandler+0x10>)
 8000a1e:	f002 fdb1 	bl	8003584 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	200000f8 	.word	0x200000f8

08000a2c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000a30:	4802      	ldr	r0, [pc, #8]	@ (8000a3c <RTC_Alarm_IRQHandler+0x10>)
 8000a32:	f001 fe21 	bl	8002678 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000060 	.word	0x20000060

08000a40 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000a44:	4802      	ldr	r0, [pc, #8]	@ (8000a50 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000a46:	f002 f993 	bl	8002d70 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	200000e4 	.word	0x200000e4

08000a54 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000a5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a60:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000a62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000a6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a70:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4013      	ands	r3, r2
 8000a76:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a78:	68fb      	ldr	r3, [r7, #12]
}
 8000a7a:	bf00      	nop
 8000a7c:	3714      	adds	r7, #20
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr

08000a84 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000a88:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <MX_SUBGHZ_Init+0x20>)
 8000a8a:	2208      	movs	r2, #8
 8000a8c:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000a8e:	4805      	ldr	r0, [pc, #20]	@ (8000aa4 <MX_SUBGHZ_Init+0x20>)
 8000a90:	f001 feec 	bl	800286c <HAL_SUBGHZ_Init>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000a9a:	f7ff fee9 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	200000e4 	.word	0x200000e4

08000aa8 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000ab0:	2001      	movs	r0, #1
 8000ab2:	f7ff ffcf 	bl	8000a54 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2100      	movs	r1, #0
 8000aba:	2032      	movs	r0, #50	@ 0x32
 8000abc:	f000 f9bd 	bl	8000e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000ac0:	2032      	movs	r0, #50	@ 0x32
 8000ac2:	f000 f9d4 	bl	8000e6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}

08000ace <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr
	...

08000adc <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8000ae6:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <HAL_GetTick+0x24>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d002      	beq.n	8000af4 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8000aee:	f000 f85c 	bl	8000baa <TIMER_IF_GetTimerValue>
 8000af2:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8000af4:	687b      	ldr	r3, [r7, #4]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	200000f0 	.word	0x200000f0

08000b04 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f000 f879 	bl	8000c06 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8000b14:	bf00      	nop
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  return ret;
 8000b32:	79fb      	ldrb	r3, [r7, #7]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bc80      	pop	{r7}
 8000b3c:	4770      	bx	lr

08000b3e <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b085      	sub	sp, #20
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000b46:	2300      	movs	r3, #0
 8000b48:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  return ret;
 8000b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3714      	adds	r7, #20
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bc80      	pop	{r7}
 8000b54:	4770      	bx	lr

08000b56 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	b083      	sub	sp, #12
 8000b5a:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  return ret;
 8000b60:	79fb      	ldrb	r3, [r7, #7]
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr

08000b6c <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_SetTimerContext */

  /* USER CODE END TIMER_IF_SetTimerContext */

  /*return time context*/
  return RtcTimerContext;
 8000b70:	4b02      	ldr	r3, [pc, #8]	@ (8000b7c <TIMER_IF_SetTimerContext+0x10>)
 8000b72:	681b      	ldr	r3, [r3, #0]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr
 8000b7c:	200000f4 	.word	0x200000f4

08000b80 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerContext */

  /* USER CODE END TIMER_IF_GetTimerContext */

  /*return time context*/
  return RtcTimerContext;
 8000b84:	4b02      	ldr	r3, [pc, #8]	@ (8000b90 <TIMER_IF_GetTimerContext+0x10>)
 8000b86:	681b      	ldr	r3, [r3, #0]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr
 8000b90:	200000f4 	.word	0x200000f4

08000b94 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ret;
 8000b9e:	687b      	ldr	r3, [r7, #4]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bc80      	pop	{r7}
 8000ba8:	4770      	bx	lr

08000baa <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  return ret;
 8000bb4:	687b      	ldr	r3, [r7, #4]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr

08000bc0 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  return ret;
 8000bca:	687b      	ldr	r3, [r7, #4]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr

08000bd6 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b085      	sub	sp, #20
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ret;
 8000be2:	68fb      	ldr	r3, [r7, #12]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bc80      	pop	{r7}
 8000bec:	4770      	bx	lr

08000bee <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b085      	sub	sp, #20
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  return ret;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bc80      	pop	{r7}
 8000c04:	4770      	bx	lr

08000c06 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8000c06:	b480      	push	{r7}
 8000c08:	b083      	sub	sp, #12
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bc80      	pop	{r7}
 8000c16:	4770      	bx	lr

08000c18 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c18:	480d      	ldr	r0, [pc, #52]	@ (8000c50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c1a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c1c:	f7ff ff7e 	bl	8000b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c20:	480c      	ldr	r0, [pc, #48]	@ (8000c54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c22:	490d      	ldr	r1, [pc, #52]	@ (8000c58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c24:	4a0d      	ldr	r2, [pc, #52]	@ (8000c5c <LoopForever+0xe>)
  movs r3, #0
 8000c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c28:	e002      	b.n	8000c30 <LoopCopyDataInit>

08000c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2e:	3304      	adds	r3, #4

08000c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c34:	d3f9      	bcc.n	8000c2a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c36:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c38:	4c0a      	ldr	r4, [pc, #40]	@ (8000c64 <LoopForever+0x16>)
  movs r3, #0
 8000c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c3c:	e001      	b.n	8000c42 <LoopFillZerobss>

08000c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c40:	3204      	adds	r2, #4

08000c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c44:	d3fb      	bcc.n	8000c3e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c46:	f006 fdd7 	bl	80077f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c4a:	f7ff fd8f 	bl	800076c <main>

08000c4e <LoopForever>:

LoopForever:
    b LoopForever
 8000c4e:	e7fe      	b.n	8000c4e <LoopForever>
  ldr   r0, =_estack
 8000c50:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000c54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c58:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c5c:	08007aa0 	.word	0x08007aa0
  ldr r2, =_sbss
 8000c60:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c64:	200003b0 	.word	0x200003b0

08000c68 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c68:	e7fe      	b.n	8000c68 <ADC_IRQHandler>
	...

08000c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c72:	2300      	movs	r3, #0
 8000c74:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c76:	2003      	movs	r0, #3
 8000c78:	f000 f8d4 	bl	8000e24 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000c7c:	f001 fbe6 	bl	800244c <HAL_RCC_GetHCLKFreq>
 8000c80:	4603      	mov	r3, r0
 8000c82:	4a09      	ldr	r2, [pc, #36]	@ (8000ca8 <HAL_Init+0x3c>)
 8000c84:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c86:	200f      	movs	r0, #15
 8000c88:	f7ff fe16 	bl	80008b8 <HAL_InitTick>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d002      	beq.n	8000c98 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	71fb      	strb	r3, [r7, #7]
 8000c96:	e001      	b.n	8000c9c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c98:	f7ff fdf0 	bl	800087c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	20000000 	.word	0x20000000

08000cac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cb0:	4b05      	ldr	r3, [pc, #20]	@ (8000cc8 <HAL_IncTick+0x1c>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b05      	ldr	r3, [pc, #20]	@ (8000ccc <HAL_IncTick+0x20>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4413      	add	r3, r2
 8000cbc:	4a03      	ldr	r2, [pc, #12]	@ (8000ccc <HAL_IncTick+0x20>)
 8000cbe:	6013      	str	r3, [r2, #0]
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr
 8000cc8:	20000008 	.word	0x20000008
 8000ccc:	200001ec 	.word	0x200001ec

08000cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d02:	4a04      	ldr	r2, [pc, #16]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	@ (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bc80      	pop	{r7}
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db0b      	blt.n	8000d5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	f003 021f 	and.w	r2, r3, #31
 8000d4c:	4906      	ldr	r1, [pc, #24]	@ (8000d68 <__NVIC_EnableIRQ+0x34>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	2001      	movs	r0, #1
 8000d56:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr
 8000d68:	e000e100 	.word	0xe000e100

08000d6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	6039      	str	r1, [r7, #0]
 8000d76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	db0a      	blt.n	8000d96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	b2da      	uxtb	r2, r3
 8000d84:	490c      	ldr	r1, [pc, #48]	@ (8000db8 <__NVIC_SetPriority+0x4c>)
 8000d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8a:	0112      	lsls	r2, r2, #4
 8000d8c:	b2d2      	uxtb	r2, r2
 8000d8e:	440b      	add	r3, r1
 8000d90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d94:	e00a      	b.n	8000dac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4908      	ldr	r1, [pc, #32]	@ (8000dbc <__NVIC_SetPriority+0x50>)
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	f003 030f 	and.w	r3, r3, #15
 8000da2:	3b04      	subs	r3, #4
 8000da4:	0112      	lsls	r2, r2, #4
 8000da6:	b2d2      	uxtb	r2, r2
 8000da8:	440b      	add	r3, r1
 8000daa:	761a      	strb	r2, [r3, #24]
}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000e100 	.word	0xe000e100
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b089      	sub	sp, #36	@ 0x24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	f003 0307 	and.w	r3, r3, #7
 8000dd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	f1c3 0307 	rsb	r3, r3, #7
 8000dda:	2b04      	cmp	r3, #4
 8000ddc:	bf28      	it	cs
 8000dde:	2304      	movcs	r3, #4
 8000de0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	3304      	adds	r3, #4
 8000de6:	2b06      	cmp	r3, #6
 8000de8:	d902      	bls.n	8000df0 <NVIC_EncodePriority+0x30>
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3b03      	subs	r3, #3
 8000dee:	e000      	b.n	8000df2 <NVIC_EncodePriority+0x32>
 8000df0:	2300      	movs	r3, #0
 8000df2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df4:	f04f 32ff 	mov.w	r2, #4294967295
 8000df8:	69bb      	ldr	r3, [r7, #24]
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	43da      	mvns	r2, r3
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	401a      	ands	r2, r3
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e08:	f04f 31ff 	mov.w	r1, #4294967295
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e12:	43d9      	mvns	r1, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e18:	4313      	orrs	r3, r2
         );
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3724      	adds	r7, #36	@ 0x24
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr

08000e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff ff4f 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b086      	sub	sp, #24
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	4603      	mov	r3, r0
 8000e42:	60b9      	str	r1, [r7, #8]
 8000e44:	607a      	str	r2, [r7, #4]
 8000e46:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e48:	f7ff ff66 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	68b9      	ldr	r1, [r7, #8]
 8000e52:	6978      	ldr	r0, [r7, #20]
 8000e54:	f7ff ffb4 	bl	8000dc0 <NVIC_EncodePriority>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e5e:	4611      	mov	r1, r2
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff ff83 	bl	8000d6c <__NVIC_SetPriority>
}
 8000e66:	bf00      	nop
 8000e68:	3718      	adds	r7, #24
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b082      	sub	sp, #8
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	4603      	mov	r3, r0
 8000e76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff ff59 	bl	8000d34 <__NVIC_EnableIRQ>
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	b083      	sub	sp, #12
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d101      	bne.n	8000e9c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e04f      	b.n	8000f3c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	2b02      	cmp	r3, #2
 8000ea6:	d008      	beq.n	8000eba <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2204      	movs	r2, #4
 8000eac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e040      	b.n	8000f3c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f022 020e 	bic.w	r2, r2, #14
 8000ec8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ed4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000ed8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f022 0201 	bic.w	r2, r2, #1
 8000ee8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eee:	f003 021c 	and.w	r2, r3, #28
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8000efc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8000f06:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d00c      	beq.n	8000f2a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f1a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000f1e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8000f28:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr

08000f46 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b084      	sub	sp, #16
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d005      	beq.n	8000f6a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2204      	movs	r2, #4
 8000f62:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	73fb      	strb	r3, [r7, #15]
 8000f68:	e047      	b.n	8000ffa <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f022 020e 	bic.w	r2, r2, #14
 8000f78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f022 0201 	bic.w	r2, r2, #1
 8000f88:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000f98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	f003 021c 	and.w	r2, r3, #28
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fac:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8000fb6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d00c      	beq.n	8000fda <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000fca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000fce:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8000fd8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d003      	beq.n	8000ffa <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	4798      	blx	r3
    }
  }
  return status;
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001020:	f003 031c 	and.w	r3, r3, #28
 8001024:	2204      	movs	r2, #4
 8001026:	409a      	lsls	r2, r3
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4013      	ands	r3, r2
 800102c:	2b00      	cmp	r3, #0
 800102e:	d027      	beq.n	8001080 <HAL_DMA_IRQHandler+0x7c>
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	2b00      	cmp	r3, #0
 8001038:	d022      	beq.n	8001080 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0320 	and.w	r3, r3, #32
 8001044:	2b00      	cmp	r3, #0
 8001046:	d107      	bne.n	8001058 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f022 0204 	bic.w	r2, r2, #4
 8001056:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105c:	f003 021c 	and.w	r2, r3, #28
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001064:	2104      	movs	r1, #4
 8001066:	fa01 f202 	lsl.w	r2, r1, r2
 800106a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001070:	2b00      	cmp	r3, #0
 8001072:	f000 8081 	beq.w	8001178 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800107e:	e07b      	b.n	8001178 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001084:	f003 031c 	and.w	r3, r3, #28
 8001088:	2202      	movs	r2, #2
 800108a:	409a      	lsls	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4013      	ands	r3, r2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d03d      	beq.n	8001110 <HAL_DMA_IRQHandler+0x10c>
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d038      	beq.n	8001110 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0320 	and.w	r3, r3, #32
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d10b      	bne.n	80010c4 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f022 020a 	bic.w	r2, r2, #10
 80010ba:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2201      	movs	r2, #1
 80010c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001184 <HAL_DMA_IRQHandler+0x180>)
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d909      	bls.n	80010e4 <HAL_DMA_IRQHandler+0xe0>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d4:	f003 031c 	and.w	r3, r3, #28
 80010d8:	4a2b      	ldr	r2, [pc, #172]	@ (8001188 <HAL_DMA_IRQHandler+0x184>)
 80010da:	2102      	movs	r1, #2
 80010dc:	fa01 f303 	lsl.w	r3, r1, r3
 80010e0:	6053      	str	r3, [r2, #4]
 80010e2:	e008      	b.n	80010f6 <HAL_DMA_IRQHandler+0xf2>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e8:	f003 031c 	and.w	r3, r3, #28
 80010ec:	4a27      	ldr	r2, [pc, #156]	@ (800118c <HAL_DMA_IRQHandler+0x188>)
 80010ee:	2102      	movs	r1, #2
 80010f0:	fa01 f303 	lsl.w	r3, r1, r3
 80010f4:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001102:	2b00      	cmp	r3, #0
 8001104:	d038      	beq.n	8001178 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800110e:	e033      	b.n	8001178 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001114:	f003 031c 	and.w	r3, r3, #28
 8001118:	2208      	movs	r2, #8
 800111a:	409a      	lsls	r2, r3
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4013      	ands	r3, r2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d02a      	beq.n	800117a <HAL_DMA_IRQHandler+0x176>
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	f003 0308 	and.w	r3, r3, #8
 800112a:	2b00      	cmp	r3, #0
 800112c:	d025      	beq.n	800117a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f022 020e 	bic.w	r2, r2, #14
 800113c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001142:	f003 021c 	and.w	r2, r3, #28
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114a:	2101      	movs	r1, #1
 800114c:	fa01 f202 	lsl.w	r2, r1, r2
 8001150:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2201      	movs	r2, #1
 8001156:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2201      	movs	r2, #1
 800115c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800116c:	2b00      	cmp	r3, #0
 800116e:	d004      	beq.n	800117a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001178:	bf00      	nop
 800117a:	bf00      	nop
}
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40020080 	.word	0x40020080
 8001188:	40020400 	.word	0x40020400
 800118c:	40020000 	.word	0x40020000

08001190 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001190:	b480      	push	{r7}
 8001192:	b087      	sub	sp, #28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800119e:	e140      	b.n	8001422 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	2101      	movs	r1, #1
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	fa01 f303 	lsl.w	r3, r1, r3
 80011ac:	4013      	ands	r3, r2
 80011ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 8132 	beq.w	800141c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 0303 	and.w	r3, r3, #3
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d005      	beq.n	80011d0 <HAL_GPIO_Init+0x40>
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f003 0303 	and.w	r3, r3, #3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d130      	bne.n	8001232 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	2203      	movs	r2, #3
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4013      	ands	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	68da      	ldr	r2, [r3, #12]
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001206:	2201      	movs	r2, #1
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	43db      	mvns	r3, r3
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	091b      	lsrs	r3, r3, #4
 800121c:	f003 0201 	and.w	r2, r3, #1
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f003 0303 	and.w	r3, r3, #3
 800123a:	2b03      	cmp	r3, #3
 800123c:	d017      	beq.n	800126e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	2203      	movs	r2, #3
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	43db      	mvns	r3, r3
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	4013      	ands	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	689a      	ldr	r2, [r3, #8]
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f003 0303 	and.w	r3, r3, #3
 8001276:	2b02      	cmp	r3, #2
 8001278:	d123      	bne.n	80012c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	08da      	lsrs	r2, r3, #3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3208      	adds	r2, #8
 8001282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001286:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	220f      	movs	r2, #15
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	43db      	mvns	r3, r3
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	4013      	ands	r3, r2
 800129c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	691a      	ldr	r2, [r3, #16]
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	f003 0307 	and.w	r3, r3, #7
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	08da      	lsrs	r2, r3, #3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	3208      	adds	r2, #8
 80012bc:	6939      	ldr	r1, [r7, #16]
 80012be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	2203      	movs	r2, #3
 80012ce:	fa02 f303 	lsl.w	r3, r2, r3
 80012d2:	43db      	mvns	r3, r3
 80012d4:	693a      	ldr	r2, [r7, #16]
 80012d6:	4013      	ands	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f003 0203 	and.w	r2, r3, #3
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	f000 808c 	beq.w	800141c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001304:	4a4e      	ldr	r2, [pc, #312]	@ (8001440 <HAL_GPIO_Init+0x2b0>)
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	089b      	lsrs	r3, r3, #2
 800130a:	3302      	adds	r3, #2
 800130c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001310:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	f003 0303 	and.w	r3, r3, #3
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	2207      	movs	r2, #7
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	43db      	mvns	r3, r3
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800132e:	d00d      	beq.n	800134c <HAL_GPIO_Init+0x1bc>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	4a44      	ldr	r2, [pc, #272]	@ (8001444 <HAL_GPIO_Init+0x2b4>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d007      	beq.n	8001348 <HAL_GPIO_Init+0x1b8>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a43      	ldr	r2, [pc, #268]	@ (8001448 <HAL_GPIO_Init+0x2b8>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d101      	bne.n	8001344 <HAL_GPIO_Init+0x1b4>
 8001340:	2302      	movs	r3, #2
 8001342:	e004      	b.n	800134e <HAL_GPIO_Init+0x1be>
 8001344:	2307      	movs	r3, #7
 8001346:	e002      	b.n	800134e <HAL_GPIO_Init+0x1be>
 8001348:	2301      	movs	r3, #1
 800134a:	e000      	b.n	800134e <HAL_GPIO_Init+0x1be>
 800134c:	2300      	movs	r3, #0
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	f002 0203 	and.w	r2, r2, #3
 8001354:	0092      	lsls	r2, r2, #2
 8001356:	4093      	lsls	r3, r2
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	4313      	orrs	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800135e:	4938      	ldr	r1, [pc, #224]	@ (8001440 <HAL_GPIO_Init+0x2b0>)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	089b      	lsrs	r3, r3, #2
 8001364:	3302      	adds	r3, #2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800136c:	4b37      	ldr	r3, [pc, #220]	@ (800144c <HAL_GPIO_Init+0x2bc>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	43db      	mvns	r3, r3
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	4013      	ands	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d003      	beq.n	8001390 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	4313      	orrs	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001390:	4a2e      	ldr	r2, [pc, #184]	@ (800144c <HAL_GPIO_Init+0x2bc>)
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001396:	4b2d      	ldr	r3, [pc, #180]	@ (800144c <HAL_GPIO_Init+0x2bc>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	43db      	mvns	r3, r3
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013ba:	4a24      	ldr	r2, [pc, #144]	@ (800144c <HAL_GPIO_Init+0x2bc>)
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <HAL_GPIO_Init+0x2bc>)
 80013c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013c6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	43db      	mvns	r3, r3
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	4013      	ands	r3, r2
 80013d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80013e6:	4a19      	ldr	r2, [pc, #100]	@ (800144c <HAL_GPIO_Init+0x2bc>)
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80013ee:	4b17      	ldr	r3, [pc, #92]	@ (800144c <HAL_GPIO_Init+0x2bc>)
 80013f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80013f4:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	43db      	mvns	r3, r3
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	4013      	ands	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d003      	beq.n	8001414 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	4313      	orrs	r3, r2
 8001412:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001414:	4a0d      	ldr	r2, [pc, #52]	@ (800144c <HAL_GPIO_Init+0x2bc>)
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	3301      	adds	r3, #1
 8001420:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	fa22 f303 	lsr.w	r3, r2, r3
 800142c:	2b00      	cmp	r3, #0
 800142e:	f47f aeb7 	bne.w	80011a0 <HAL_GPIO_Init+0x10>
  }
}
 8001432:	bf00      	nop
 8001434:	bf00      	nop
 8001436:	371c      	adds	r7, #28
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40010000 	.word	0x40010000
 8001444:	48000400 	.word	0x48000400
 8001448:	48000800 	.word	0x48000800
 800144c:	58000800 	.word	0x58000800

08001450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	460b      	mov	r3, r1
 800145a:	807b      	strh	r3, [r7, #2]
 800145c:	4613      	mov	r3, r2
 800145e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001460:	787b      	ldrb	r3, [r7, #1]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d003      	beq.n	800146e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001466:	887a      	ldrh	r2, [r7, #2]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800146c:	e002      	b.n	8001474 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800146e:	887a      	ldrh	r2, [r7, #2]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr
	...

08001480 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001484:	4b04      	ldr	r3, [pc, #16]	@ (8001498 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a03      	ldr	r2, [pc, #12]	@ (8001498 <HAL_PWR_EnableBkUpAccess+0x18>)
 800148a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800148e:	6013      	str	r3, [r2, #0]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	58000400 	.word	0x58000400

0800149c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80014a0:	4b03      	ldr	r3, [pc, #12]	@ (80014b0 <HAL_PWREx_GetVoltageRange+0x14>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr
 80014b0:	58000400 	.word	0x58000400

080014b4 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80014b8:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80014c4:	d101      	bne.n	80014ca <LL_PWR_IsEnabledBkUpAccess+0x16>
 80014c6:	2301      	movs	r3, #1
 80014c8:	e000      	b.n	80014cc <LL_PWR_IsEnabledBkUpAccess+0x18>
 80014ca:	2300      	movs	r3, #0
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	58000400 	.word	0x58000400

080014d8 <LL_RCC_HSE_EnableTcxo>:
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80014dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014ea:	6013      	str	r3, [r2, #0]
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr

080014f4 <LL_RCC_HSE_DisableTcxo>:
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80014f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001502:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr

08001510 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001514:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800151e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001522:	d101      	bne.n	8001528 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001524:	2301      	movs	r3, #1
 8001526:	e000      	b.n	800152a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr

08001532 <LL_RCC_HSE_Enable>:
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001536:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001544:	6013      	str	r3, [r2, #0]
}
 8001546:	bf00      	nop
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr

0800154e <LL_RCC_HSE_Disable>:
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001552:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800155c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001560:	6013      	str	r3, [r2, #0]
}
 8001562:	bf00      	nop
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr

0800156a <LL_RCC_HSE_IsReady>:
{
 800156a:	b480      	push	{r7}
 800156c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800156e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001578:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800157c:	d101      	bne.n	8001582 <LL_RCC_HSE_IsReady+0x18>
 800157e:	2301      	movs	r3, #1
 8001580:	e000      	b.n	8001584 <LL_RCC_HSE_IsReady+0x1a>
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr

0800158c <LL_RCC_HSI_Enable>:
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001590:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800159a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800159e:	6013      	str	r3, [r2, #0]
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr

080015a8 <LL_RCC_HSI_Disable>:
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80015ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015ba:	6013      	str	r3, [r2, #0]
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <LL_RCC_HSI_IsReady>:
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80015c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015d6:	d101      	bne.n	80015dc <LL_RCC_HSI_IsReady+0x18>
 80015d8:	2301      	movs	r3, #1
 80015da:	e000      	b.n	80015de <LL_RCC_HSI_IsReady+0x1a>
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr

080015e6 <LL_RCC_HSI_SetCalibTrimming>:
{
 80015e6:	b480      	push	{r7}
 80015e8:	b083      	sub	sp, #12
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80015ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	061b      	lsls	r3, r3, #24
 80015fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001600:	4313      	orrs	r3, r2
 8001602:	604b      	str	r3, [r1, #4]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr

0800160e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b02      	cmp	r3, #2
 8001620:	d101      	bne.n	8001626 <LL_RCC_LSE_IsReady+0x18>
 8001622:	2301      	movs	r3, #1
 8001624:	e000      	b.n	8001628 <LL_RCC_LSE_IsReady+0x1a>
 8001626:	2300      	movs	r3, #0
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr

08001630 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001638:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800163c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001654:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800165c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001660:	f023 0301 	bic.w	r3, r3, #1
 8001664:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001678:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b02      	cmp	r3, #2
 8001682:	d101      	bne.n	8001688 <LL_RCC_LSI_IsReady+0x18>
 8001684:	2301      	movs	r3, #1
 8001686:	e000      	b.n	800168a <LL_RCC_LSI_IsReady+0x1a>
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	46bd      	mov	sp, r7
 800168e:	bc80      	pop	{r7}
 8001690:	4770      	bx	lr

08001692 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001692:	b480      	push	{r7}
 8001694:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001696:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	6013      	str	r3, [r2, #0]
}
 80016a6:	bf00      	nop
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr

080016ae <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80016ae:	b480      	push	{r7}
 80016b0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80016b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016bc:	f023 0301 	bic.w	r3, r3, #1
 80016c0:	6013      	str	r3, [r2, #0]
}
 80016c2:	bf00      	nop
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr

080016ca <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80016ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d101      	bne.n	80016e0 <LL_RCC_MSI_IsReady+0x16>
 80016dc:	2301      	movs	r3, #1
 80016de:	e000      	b.n	80016e2 <LL_RCC_MSI_IsReady+0x18>
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr

080016ea <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80016ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0308 	and.w	r3, r3, #8
 80016f8:	2b08      	cmp	r3, #8
 80016fa:	d101      	bne.n	8001700 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80016fc:	2301      	movs	r3, #1
 80016fe:	e000      	b.n	8001702 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	46bd      	mov	sp, r7
 8001706:	bc80      	pop	{r7}
 8001708:	4770      	bx	lr

0800170a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800170a:	b480      	push	{r7}
 800170c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800170e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001718:	4618      	mov	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001724:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001728:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800172c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001740:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	021b      	lsls	r3, r3, #8
 800174e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001752:	4313      	orrs	r3, r2
 8001754:	604b      	str	r3, [r1, #4]
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr

08001760 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f023 0203 	bic.w	r2, r3, #3
 8001772:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4313      	orrs	r3, r2
 800177a:	608b      	str	r3, [r1, #8]
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr

08001786 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800178a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	f003 030c 	and.w	r3, r3, #12
}
 8001794:	4618      	mov	r0, r3
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr

0800179c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80017a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	608b      	str	r3, [r1, #8]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr

080017c2 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b083      	sub	sp, #12
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80017ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80017d2:	f023 020f 	bic.w	r2, r3, #15
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	091b      	lsrs	r3, r3, #4
 80017da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017de:	4313      	orrs	r3, r2
 80017e0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80017e4:	bf00      	nop
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr

080017ee <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b083      	sub	sp, #12
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80017f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001800:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4313      	orrs	r3, r2
 8001808:	608b      	str	r3, [r1, #8]
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr

08001814 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800181c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001826:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4313      	orrs	r3, r2
 800182e:	608b      	str	r3, [r1, #8]
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr

0800183a <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800183e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001848:	4618      	mov	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001854:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001858:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800185c:	011b      	lsls	r3, r3, #4
 800185e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001862:	4618      	mov	r0, r3
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr

0800186a <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800186e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001878:	4618      	mov	r0, r3
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800188e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001892:	6013      	str	r3, [r2, #0]
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr

0800189c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80018a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr

080018b8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80018bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80018ca:	d101      	bne.n	80018d0 <LL_RCC_PLL_IsReady+0x18>
 80018cc:	2301      	movs	r3, #1
 80018ce:	e000      	b.n	80018d2 <LL_RCC_PLL_IsReady+0x1a>
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr

080018da <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80018de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	0a1b      	lsrs	r3, r3, #8
 80018e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr

080018f2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80018f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8001900:	4618      	mov	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr

08001908 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800190c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8001916:	4618      	mov	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001922:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	f003 0303 	and.w	r3, r3, #3
}
 800192c:	4618      	mov	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr

08001934 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001938:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001942:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001946:	d101      	bne.n	800194c <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr

08001956 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800195a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800195e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001962:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800196a:	d101      	bne.n	8001970 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr

0800197a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800197e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001988:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800198c:	d101      	bne.n	8001992 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800198e:	2301      	movs	r3, #1
 8001990:	e000      	b.n	8001994 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80019a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80019ae:	d101      	bne.n	80019b4 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80019b0:	2301      	movs	r3, #1
 80019b2:	e000      	b.n	80019b6 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bc80      	pop	{r7}
 80019bc:	4770      	bx	lr
	...

080019c0 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e36f      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019d2:	f7ff fed8 	bl	8001786 <LL_RCC_GetSysClkSource>
 80019d6:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019d8:	f7ff ffa1 	bl	800191e <LL_RCC_PLL_GetMainSource>
 80019dc:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0320 	and.w	r3, r3, #32
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 80c4 	beq.w	8001b74 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d005      	beq.n	80019fe <HAL_RCC_OscConfig+0x3e>
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	2b0c      	cmp	r3, #12
 80019f6:	d176      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d173      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e353      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0308 	and.w	r3, r3, #8
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <HAL_RCC_OscConfig+0x68>
 8001a1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a26:	e006      	b.n	8001a36 <HAL_RCC_OscConfig+0x76>
 8001a28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d222      	bcs.n	8001a80 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 fd68 	bl	8002514 <RCC_SetFlashLatencyFromMSIRange>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e331      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a58:	f043 0308 	orr.w	r3, r3, #8
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a70:	4313      	orrs	r3, r2
 8001a72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fe5d 	bl	8001738 <LL_RCC_MSI_SetCalibTrimming>
 8001a7e:	e021      	b.n	8001ac4 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a8a:	f043 0308 	orr.w	r3, r3, #8
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fe44 	bl	8001738 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f000 fd2d 	bl	8002514 <RCC_SetFlashLatencyFromMSIRange>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e2f6      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001ac4:	f000 fcc2 	bl	800244c <HAL_RCC_GetHCLKFreq>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	4aa7      	ldr	r2, [pc, #668]	@ (8001d68 <HAL_RCC_OscConfig+0x3a8>)
 8001acc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8001ace:	4ba7      	ldr	r3, [pc, #668]	@ (8001d6c <HAL_RCC_OscConfig+0x3ac>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7fe fef0 	bl	80008b8 <HAL_InitTick>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8001adc:	7cfb      	ldrb	r3, [r7, #19]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d047      	beq.n	8001b72 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8001ae2:	7cfb      	ldrb	r3, [r7, #19]
 8001ae4:	e2e5      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a1b      	ldr	r3, [r3, #32]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d02c      	beq.n	8001b48 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001aee:	f7ff fdd0 	bl	8001692 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001af2:	f7fe fff3 	bl	8000adc <HAL_GetTick>
 8001af6:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001afa:	f7fe ffef 	bl	8000adc <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e2d2      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001b0c:	f7ff fddd 	bl	80016ca <LL_RCC_MSI_IsReady>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d0f1      	beq.n	8001afa <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b20:	f043 0308 	orr.w	r3, r3, #8
 8001b24:	6013      	str	r3, [r2, #0]
 8001b26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fdf9 	bl	8001738 <LL_RCC_MSI_SetCalibTrimming>
 8001b46:	e015      	b.n	8001b74 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b48:	f7ff fdb1 	bl	80016ae <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b4c:	f7fe ffc6 	bl	8000adc <HAL_GetTick>
 8001b50:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b54:	f7fe ffc2 	bl	8000adc <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e2a5      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001b66:	f7ff fdb0 	bl	80016ca <LL_RCC_MSI_IsReady>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1f1      	bne.n	8001b54 <HAL_RCC_OscConfig+0x194>
 8001b70:	e000      	b.n	8001b74 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001b72:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d058      	beq.n	8001c32 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d005      	beq.n	8001b92 <HAL_RCC_OscConfig+0x1d2>
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	2b0c      	cmp	r3, #12
 8001b8a:	d108      	bne.n	8001b9e <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d105      	bne.n	8001b9e <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d14b      	bne.n	8001c32 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e289      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001b9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bbc:	d102      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x204>
 8001bbe:	f7ff fcb8 	bl	8001532 <LL_RCC_HSE_Enable>
 8001bc2:	e00d      	b.n	8001be0 <HAL_RCC_OscConfig+0x220>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001bcc:	d104      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x218>
 8001bce:	f7ff fc83 	bl	80014d8 <LL_RCC_HSE_EnableTcxo>
 8001bd2:	f7ff fcae 	bl	8001532 <LL_RCC_HSE_Enable>
 8001bd6:	e003      	b.n	8001be0 <HAL_RCC_OscConfig+0x220>
 8001bd8:	f7ff fcb9 	bl	800154e <LL_RCC_HSE_Disable>
 8001bdc:	f7ff fc8a 	bl	80014f4 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d012      	beq.n	8001c0e <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be8:	f7fe ff78 	bl	8000adc <HAL_GetTick>
 8001bec:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf0:	f7fe ff74 	bl	8000adc <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b64      	cmp	r3, #100	@ 0x64
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e257      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001c02:	f7ff fcb2 	bl	800156a <LL_RCC_HSE_IsReady>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0f1      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x230>
 8001c0c:	e011      	b.n	8001c32 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0e:	f7fe ff65 	bl	8000adc <HAL_GetTick>
 8001c12:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001c14:	e008      	b.n	8001c28 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c16:	f7fe ff61 	bl	8000adc <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b64      	cmp	r3, #100	@ 0x64
 8001c22:	d901      	bls.n	8001c28 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e244      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001c28:	f7ff fc9f 	bl	800156a <LL_RCC_HSE_IsReady>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f1      	bne.n	8001c16 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d046      	beq.n	8001ccc <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	2b04      	cmp	r3, #4
 8001c42:	d005      	beq.n	8001c50 <HAL_RCC_OscConfig+0x290>
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	2b0c      	cmp	r3, #12
 8001c48:	d10e      	bne.n	8001c68 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d10b      	bne.n	8001c68 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d101      	bne.n	8001c5c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e22a      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	695b      	ldr	r3, [r3, #20]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff fcc0 	bl	80015e6 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001c66:	e031      	b.n	8001ccc <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d019      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c70:	f7ff fc8c 	bl	800158c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c74:	f7fe ff32 	bl	8000adc <HAL_GetTick>
 8001c78:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c7c:	f7fe ff2e 	bl	8000adc <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e211      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001c8e:	f7ff fc99 	bl	80015c4 <LL_RCC_HSI_IsReady>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0f1      	beq.n	8001c7c <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	695b      	ldr	r3, [r3, #20]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff fca2 	bl	80015e6 <LL_RCC_HSI_SetCalibTrimming>
 8001ca2:	e013      	b.n	8001ccc <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ca4:	f7ff fc80 	bl	80015a8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca8:	f7fe ff18 	bl	8000adc <HAL_GetTick>
 8001cac:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb0:	f7fe ff14 	bl	8000adc <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e1f7      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001cc2:	f7ff fc7f 	bl	80015c4 <LL_RCC_HSI_IsReady>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1f1      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0308 	and.w	r3, r3, #8
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d06e      	beq.n	8001db6 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d056      	beq.n	8001d8e <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001ce0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ce8:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69da      	ldr	r2, [r3, #28]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f003 0310 	and.w	r3, r3, #16
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d031      	beq.n	8001d5c <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d006      	beq.n	8001d10 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e1d0      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d013      	beq.n	8001d42 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001d1a:	f7ff fc99 	bl	8001650 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d1e:	f7fe fedd 	bl	8000adc <HAL_GetTick>
 8001d22:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001d24:	e008      	b.n	8001d38 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d26:	f7fe fed9 	bl	8000adc <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b11      	cmp	r3, #17
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e1bc      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001d38:	f7ff fc9a 	bl	8001670 <LL_RCC_LSI_IsReady>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f1      	bne.n	8001d26 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001d42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d4a:	f023 0210 	bic.w	r2, r3, #16
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d56:	4313      	orrs	r3, r2
 8001d58:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d5c:	f7ff fc68 	bl	8001630 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d60:	f7fe febc 	bl	8000adc <HAL_GetTick>
 8001d64:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001d66:	e00c      	b.n	8001d82 <HAL_RCC_OscConfig+0x3c2>
 8001d68:	20000000 	.word	0x20000000
 8001d6c:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d70:	f7fe feb4 	bl	8000adc <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b11      	cmp	r3, #17
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e197      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001d82:	f7ff fc75 	bl	8001670 <LL_RCC_LSI_IsReady>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f1      	beq.n	8001d70 <HAL_RCC_OscConfig+0x3b0>
 8001d8c:	e013      	b.n	8001db6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d8e:	f7ff fc5f 	bl	8001650 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d92:	f7fe fea3 	bl	8000adc <HAL_GetTick>
 8001d96:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d9a:	f7fe fe9f 	bl	8000adc <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b11      	cmp	r3, #17
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e182      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001dac:	f7ff fc60 	bl	8001670 <LL_RCC_LSI_IsReady>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1f1      	bne.n	8001d9a <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f000 80d8 	beq.w	8001f74 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001dc4:	f7ff fb76 	bl	80014b4 <LL_PWR_IsEnabledBkUpAccess>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d113      	bne.n	8001df6 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001dce:	f7ff fb57 	bl	8001480 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dd2:	f7fe fe83 	bl	8000adc <HAL_GetTick>
 8001dd6:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001dd8:	e008      	b.n	8001dec <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dda:	f7fe fe7f 	bl	8000adc <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d901      	bls.n	8001dec <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e162      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001dec:	f7ff fb62 	bl	80014b4 <LL_PWR_IsEnabledBkUpAccess>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d0f1      	beq.n	8001dda <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d07b      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	2b85      	cmp	r3, #133	@ 0x85
 8001e04:	d003      	beq.n	8001e0e <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	2b05      	cmp	r3, #5
 8001e0c:	d109      	bne.n	8001e22 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e1a:	f043 0304 	orr.w	r3, r3, #4
 8001e1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e22:	f7fe fe5b 	bl	8000adc <HAL_GetTick>
 8001e26:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001e3c:	e00a      	b.n	8001e54 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e3e:	f7fe fe4d 	bl	8000adc <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e12e      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001e54:	f7ff fbdb 	bl	800160e <LL_RCC_LSE_IsReady>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0ef      	beq.n	8001e3e <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	2b81      	cmp	r3, #129	@ 0x81
 8001e64:	d003      	beq.n	8001e6e <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b85      	cmp	r3, #133	@ 0x85
 8001e6c:	d121      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e6e:	f7fe fe35 	bl	8000adc <HAL_GetTick>
 8001e72:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001e74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001e88:	e00a      	b.n	8001ea0 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8a:	f7fe fe27 	bl	8000adc <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e108      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001ea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ea8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0ec      	beq.n	8001e8a <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001eb0:	e060      	b.n	8001f74 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb2:	f7fe fe13 	bl	8000adc <HAL_GetTick>
 8001eb6:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001eb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ec0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ec4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ec8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001ecc:	e00a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ece:	f7fe fe05 	bl	8000adc <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e0e6      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001ee4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1ec      	bne.n	8001ece <HAL_RCC_OscConfig+0x50e>
 8001ef4:	e03e      	b.n	8001f74 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef6:	f7fe fdf1 	bl	8000adc <HAL_GetTick>
 8001efa:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001efc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f10:	e00a      	b.n	8001f28 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f12:	f7fe fde3 	bl	8000adc <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e0c4      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1ec      	bne.n	8001f12 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f38:	f7fe fdd0 	bl	8000adc <HAL_GetTick>
 8001f3c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001f3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f4a:	f023 0301 	bic.w	r3, r3, #1
 8001f4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001f52:	e00a      	b.n	8001f6a <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f54:	f7fe fdc2 	bl	8000adc <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e0a3      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001f6a:	f7ff fb50 	bl	800160e <LL_RCC_LSE_IsReady>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1ef      	bne.n	8001f54 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	f000 8099 	beq.w	80020b0 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	2b0c      	cmp	r3, #12
 8001f82:	d06c      	beq.n	800205e <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d14b      	bne.n	8002024 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f8c:	f7ff fc86 	bl	800189c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7fe fda4 	bl	8000adc <HAL_GetTick>
 8001f94:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f98:	f7fe fda0 	bl	8000adc <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b0a      	cmp	r3, #10
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e083      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001faa:	f7ff fc85 	bl	80018b8 <LL_RCC_PLL_IsReady>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1f1      	bne.n	8001f98 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fb8:	68da      	ldr	r2, [r3, #12]
 8001fba:	4b40      	ldr	r3, [pc, #256]	@ (80020bc <HAL_RCC_OscConfig+0x6fc>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001fc6:	4311      	orrs	r1, r2
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001fcc:	0212      	lsls	r2, r2, #8
 8001fce:	4311      	orrs	r1, r2
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001fd4:	4311      	orrs	r1, r2
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001fda:	4311      	orrs	r1, r2
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fea:	f7ff fc49 	bl	8001880 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ff8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ffc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffe:	f7fe fd6d 	bl	8000adc <HAL_GetTick>
 8002002:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002004:	e008      	b.n	8002018 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002006:	f7fe fd69 	bl	8000adc <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b0a      	cmp	r3, #10
 8002012:	d901      	bls.n	8002018 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e04c      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8002018:	f7ff fc4e 	bl	80018b8 <LL_RCC_PLL_IsReady>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0f1      	beq.n	8002006 <HAL_RCC_OscConfig+0x646>
 8002022:	e045      	b.n	80020b0 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002024:	f7ff fc3a 	bl	800189c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002028:	f7fe fd58 	bl	8000adc <HAL_GetTick>
 800202c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002030:	f7fe fd54 	bl	8000adc <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b0a      	cmp	r3, #10
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e037      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002042:	f7ff fc39 	bl	80018b8 <LL_RCC_PLL_IsReady>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d1f1      	bne.n	8002030 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800204c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002050:	68da      	ldr	r2, [r3, #12]
 8002052:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002056:	4b1a      	ldr	r3, [pc, #104]	@ (80020c0 <HAL_RCC_OscConfig+0x700>)
 8002058:	4013      	ands	r3, r2
 800205a:	60cb      	str	r3, [r1, #12]
 800205c:	e028      	b.n	80020b0 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002062:	2b01      	cmp	r3, #1
 8002064:	d101      	bne.n	800206a <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e023      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800206a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	f003 0203 	and.w	r2, r3, #3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207c:	429a      	cmp	r2, r3
 800207e:	d115      	bne.n	80020ac <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800208a:	429a      	cmp	r2, r3
 800208c:	d10e      	bne.n	80020ac <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002098:	021b      	lsls	r3, r3, #8
 800209a:	429a      	cmp	r2, r3
 800209c:	d106      	bne.n	80020ac <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d001      	beq.n	80020b0 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e000      	b.n	80020b2 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3720      	adds	r7, #32
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	11c1808c 	.word	0x11c1808c
 80020c0:	eefefffc 	.word	0xeefefffc

080020c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e10f      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020d8:	4b89      	ldr	r3, [pc, #548]	@ (8002300 <HAL_RCC_ClockConfig+0x23c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d91b      	bls.n	800211e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e6:	4b86      	ldr	r3, [pc, #536]	@ (8002300 <HAL_RCC_ClockConfig+0x23c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f023 0207 	bic.w	r2, r3, #7
 80020ee:	4984      	ldr	r1, [pc, #528]	@ (8002300 <HAL_RCC_ClockConfig+0x23c>)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020f6:	f7fe fcf1 	bl	8000adc <HAL_GetTick>
 80020fa:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80020fe:	f7fe fced 	bl	8000adc <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e0f3      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002110:	4b7b      	ldr	r3, [pc, #492]	@ (8002300 <HAL_RCC_ClockConfig+0x23c>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d1ef      	bne.n	80020fe <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d016      	beq.n	8002158 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff fb34 	bl	800179c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002134:	f7fe fcd2 	bl	8000adc <HAL_GetTick>
 8002138:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800213a:	e008      	b.n	800214e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800213c:	f7fe fcce 	bl	8000adc <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d901      	bls.n	800214e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e0d4      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800214e:	f7ff fbf1 	bl	8001934 <LL_RCC_IsActiveFlag_HPRE>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f1      	beq.n	800213c <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002160:	2b00      	cmp	r3, #0
 8002162:	d016      	beq.n	8002192 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	695b      	ldr	r3, [r3, #20]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fb2a 	bl	80017c2 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800216e:	f7fe fcb5 	bl	8000adc <HAL_GetTick>
 8002172:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002174:	e008      	b.n	8002188 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002176:	f7fe fcb1 	bl	8000adc <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	2b02      	cmp	r3, #2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e0b7      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002188:	f7ff fbe5 	bl	8001956 <LL_RCC_IsActiveFlag_SHDHPRE>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0f1      	beq.n	8002176 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	2b00      	cmp	r3, #0
 800219c:	d016      	beq.n	80021cc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fb23 	bl	80017ee <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80021a8:	f7fe fc98 	bl	8000adc <HAL_GetTick>
 80021ac:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80021b0:	f7fe fc94 	bl	8000adc <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e09a      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80021c2:	f7ff fbda 	bl	800197a <LL_RCC_IsActiveFlag_PPRE1>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0f1      	beq.n	80021b0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0308 	and.w	r3, r3, #8
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d017      	beq.n	8002208 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff fb18 	bl	8001814 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80021e4:	f7fe fc7a 	bl	8000adc <HAL_GetTick>
 80021e8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80021ea:	e008      	b.n	80021fe <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80021ec:	f7fe fc76 	bl	8000adc <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e07c      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80021fe:	f7ff fbcd 	bl	800199c <LL_RCC_IsActiveFlag_PPRE2>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d0f1      	beq.n	80021ec <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	2b00      	cmp	r3, #0
 8002212:	d043      	beq.n	800229c <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b02      	cmp	r3, #2
 800221a:	d106      	bne.n	800222a <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800221c:	f7ff f9a5 	bl	800156a <LL_RCC_HSE_IsReady>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d11e      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e066      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b03      	cmp	r3, #3
 8002230:	d106      	bne.n	8002240 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002232:	f7ff fb41 	bl	80018b8 <LL_RCC_PLL_IsReady>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d113      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e05b      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d106      	bne.n	8002256 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002248:	f7ff fa3f 	bl	80016ca <LL_RCC_MSI_IsReady>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d108      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e050      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002256:	f7ff f9b5 	bl	80015c4 <LL_RCC_HSI_IsReady>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e049      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fa79 	bl	8001760 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800226e:	f7fe fc35 	bl	8000adc <HAL_GetTick>
 8002272:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002274:	e00a      	b.n	800228c <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002276:	f7fe fc31 	bl	8000adc <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002284:	4293      	cmp	r3, r2
 8002286:	d901      	bls.n	800228c <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e035      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800228c:	f7ff fa7b 	bl	8001786 <LL_RCC_GetSysClkSource>
 8002290:	4602      	mov	r2, r0
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	429a      	cmp	r2, r3
 800229a:	d1ec      	bne.n	8002276 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800229c:	4b18      	ldr	r3, [pc, #96]	@ (8002300 <HAL_RCC_ClockConfig+0x23c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d21b      	bcs.n	80022e2 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <HAL_RCC_ClockConfig+0x23c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f023 0207 	bic.w	r2, r3, #7
 80022b2:	4913      	ldr	r1, [pc, #76]	@ (8002300 <HAL_RCC_ClockConfig+0x23c>)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022ba:	f7fe fc0f 	bl	8000adc <HAL_GetTick>
 80022be:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80022c2:	f7fe fc0b 	bl	8000adc <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e011      	b.n	80022f8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002300 <HAL_RCC_ClockConfig+0x23c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0307 	and.w	r3, r3, #7
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d1ef      	bne.n	80022c2 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80022e2:	f000 f8b3 	bl	800244c <HAL_RCC_GetHCLKFreq>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4a06      	ldr	r2, [pc, #24]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80022ea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 80022ec:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe fae1 	bl	80008b8 <HAL_InitTick>
 80022f6:	4603      	mov	r3, r0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	58004000 	.word	0x58004000
 8002304:	20000000 	.word	0x20000000
 8002308:	20000004 	.word	0x20000004

0800230c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800230c:	b590      	push	{r4, r7, lr}
 800230e:	b087      	sub	sp, #28
 8002310:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8002316:	2300      	movs	r3, #0
 8002318:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800231a:	f7ff fa34 	bl	8001786 <LL_RCC_GetSysClkSource>
 800231e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002320:	f7ff fafd 	bl	800191e <LL_RCC_PLL_GetMainSource>
 8002324:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_RCC_GetSysClockFreq+0x2c>
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	2b0c      	cmp	r3, #12
 8002330:	d139      	bne.n	80023a6 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d136      	bne.n	80023a6 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002338:	f7ff f9d7 	bl	80016ea <LL_RCC_MSI_IsEnabledRangeSelect>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d115      	bne.n	800236e <HAL_RCC_GetSysClockFreq+0x62>
 8002342:	f7ff f9d2 	bl	80016ea <LL_RCC_MSI_IsEnabledRangeSelect>
 8002346:	4603      	mov	r3, r0
 8002348:	2b01      	cmp	r3, #1
 800234a:	d106      	bne.n	800235a <HAL_RCC_GetSysClockFreq+0x4e>
 800234c:	f7ff f9dd 	bl	800170a <LL_RCC_MSI_GetRange>
 8002350:	4603      	mov	r3, r0
 8002352:	0a1b      	lsrs	r3, r3, #8
 8002354:	f003 030f 	and.w	r3, r3, #15
 8002358:	e005      	b.n	8002366 <HAL_RCC_GetSysClockFreq+0x5a>
 800235a:	f7ff f9e1 	bl	8001720 <LL_RCC_MSI_GetRangeAfterStandby>
 800235e:	4603      	mov	r3, r0
 8002360:	0a1b      	lsrs	r3, r3, #8
 8002362:	f003 030f 	and.w	r3, r3, #15
 8002366:	4a36      	ldr	r2, [pc, #216]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x134>)
 8002368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800236c:	e014      	b.n	8002398 <HAL_RCC_GetSysClockFreq+0x8c>
 800236e:	f7ff f9bc 	bl	80016ea <LL_RCC_MSI_IsEnabledRangeSelect>
 8002372:	4603      	mov	r3, r0
 8002374:	2b01      	cmp	r3, #1
 8002376:	d106      	bne.n	8002386 <HAL_RCC_GetSysClockFreq+0x7a>
 8002378:	f7ff f9c7 	bl	800170a <LL_RCC_MSI_GetRange>
 800237c:	4603      	mov	r3, r0
 800237e:	091b      	lsrs	r3, r3, #4
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	e005      	b.n	8002392 <HAL_RCC_GetSysClockFreq+0x86>
 8002386:	f7ff f9cb 	bl	8001720 <LL_RCC_MSI_GetRangeAfterStandby>
 800238a:	4603      	mov	r3, r0
 800238c:	091b      	lsrs	r3, r3, #4
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	4a2b      	ldr	r2, [pc, #172]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x134>)
 8002394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002398:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d115      	bne.n	80023cc <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80023a4:	e012      	b.n	80023cc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d102      	bne.n	80023b2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80023ac:	4b25      	ldr	r3, [pc, #148]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x138>)
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	e00c      	b.n	80023cc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	d109      	bne.n	80023cc <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80023b8:	f7ff f8aa 	bl	8001510 <LL_RCC_HSE_IsEnabledDiv2>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d102      	bne.n	80023c8 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80023c2:	4b20      	ldr	r3, [pc, #128]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x138>)
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	e001      	b.n	80023cc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80023c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002448 <HAL_RCC_GetSysClockFreq+0x13c>)
 80023ca:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023cc:	f7ff f9db 	bl	8001786 <LL_RCC_GetSysClkSource>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b0c      	cmp	r3, #12
 80023d4:	d12f      	bne.n	8002436 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80023d6:	f7ff faa2 	bl	800191e <LL_RCC_PLL_GetMainSource>
 80023da:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d003      	beq.n	80023ea <HAL_RCC_GetSysClockFreq+0xde>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d003      	beq.n	80023f0 <HAL_RCC_GetSysClockFreq+0xe4>
 80023e8:	e00d      	b.n	8002406 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80023ea:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x138>)
 80023ec:	60fb      	str	r3, [r7, #12]
        break;
 80023ee:	e00d      	b.n	800240c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80023f0:	f7ff f88e 	bl	8001510 <LL_RCC_HSE_IsEnabledDiv2>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d102      	bne.n	8002400 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80023fa:	4b12      	ldr	r3, [pc, #72]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x138>)
 80023fc:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80023fe:	e005      	b.n	800240c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002400:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002402:	60fb      	str	r3, [r7, #12]
        break;
 8002404:	e002      	b.n	800240c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	60fb      	str	r3, [r7, #12]
        break;
 800240a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800240c:	f7ff fa65 	bl	80018da <LL_RCC_PLL_GetN>
 8002410:	4602      	mov	r2, r0
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	fb03 f402 	mul.w	r4, r3, r2
 8002418:	f7ff fa76 	bl	8001908 <LL_RCC_PLL_GetDivider>
 800241c:	4603      	mov	r3, r0
 800241e:	091b      	lsrs	r3, r3, #4
 8002420:	3301      	adds	r3, #1
 8002422:	fbb4 f4f3 	udiv	r4, r4, r3
 8002426:	f7ff fa64 	bl	80018f2 <LL_RCC_PLL_GetR>
 800242a:	4603      	mov	r3, r0
 800242c:	0f5b      	lsrs	r3, r3, #29
 800242e:	3301      	adds	r3, #1
 8002430:	fbb4 f3f3 	udiv	r3, r4, r3
 8002434:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002436:	697b      	ldr	r3, [r7, #20]
}
 8002438:	4618      	mov	r0, r3
 800243a:	371c      	adds	r7, #28
 800243c:	46bd      	mov	sp, r7
 800243e:	bd90      	pop	{r4, r7, pc}
 8002440:	080078e4 	.word	0x080078e4
 8002444:	00f42400 	.word	0x00f42400
 8002448:	01e84800 	.word	0x01e84800

0800244c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800244c:	b598      	push	{r3, r4, r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002450:	f7ff ff5c 	bl	800230c <HAL_RCC_GetSysClockFreq>
 8002454:	4604      	mov	r4, r0
 8002456:	f7ff f9f0 	bl	800183a <LL_RCC_GetAHBPrescaler>
 800245a:	4603      	mov	r3, r0
 800245c:	091b      	lsrs	r3, r3, #4
 800245e:	f003 030f 	and.w	r3, r3, #15
 8002462:	4a03      	ldr	r2, [pc, #12]	@ (8002470 <HAL_RCC_GetHCLKFreq+0x24>)
 8002464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002468:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800246c:	4618      	mov	r0, r3
 800246e:	bd98      	pop	{r3, r4, r7, pc}
 8002470:	08007884 	.word	0x08007884

08002474 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002474:	b598      	push	{r3, r4, r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002478:	f7ff ffe8 	bl	800244c <HAL_RCC_GetHCLKFreq>
 800247c:	4604      	mov	r4, r0
 800247e:	f7ff f9f4 	bl	800186a <LL_RCC_GetAPB2Prescaler>
 8002482:	4603      	mov	r3, r0
 8002484:	0adb      	lsrs	r3, r3, #11
 8002486:	4a03      	ldr	r2, [pc, #12]	@ (8002494 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800248c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002490:	4618      	mov	r0, r3
 8002492:	bd98      	pop	{r3, r4, r7, pc}
 8002494:	080078c4 	.word	0x080078c4

08002498 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer to the Flash Latency variable.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t regvalue;

  /* Check the parameters */
  if ((RCC_ClkInitStruct != NULL) && (pFLatency != NULL))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d02d      	beq.n	8002504 <HAL_RCC_GetClockConfig+0x6c>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d02a      	beq.n	8002504 <HAL_RCC_GetClockConfig+0x6c>
  {
    /* Set all possible values for the Clock type parameter --------------------*/
    RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 \
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	224f      	movs	r2, #79	@ 0x4f
 80024b2:	601a      	str	r2, [r3, #0]
#if defined(DUAL_CORE)
    RCC_ClkInitStruct->ClockType |= RCC_CLOCKTYPE_HCLK2;
#endif  /* DUAL_CORE */

    /* Get Clock Configuration Register */
    regvalue = RCC->CFGR;
 80024b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	60fb      	str	r3, [r7, #12]

    /* Get the SYSCLK configuration --------------------------------------------*/
    RCC_ClkInitStruct->SYSCLKSource = (regvalue & RCC_CFGR_SWS);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f003 020c 	and.w	r2, r3, #12
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	605a      	str	r2, [r3, #4]

    /* Get the HCLK configuration ----------------------------------------------*/
    RCC_ClkInitStruct->AHBCLKDivider = (regvalue & RCC_CFGR_HPRE);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	609a      	str	r2, [r3, #8]

    /* Get the APB1 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB1CLKDivider = (regvalue & RCC_CFGR_PPRE1);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	60da      	str	r2, [r3, #12]

    /* Get the APB2 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB2CLKDivider = (regvalue & RCC_CFGR_PPRE2);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f403 5260 	and.w	r2, r3, #14336	@ 0x3800
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	611a      	str	r2, [r3, #16]

    /* Get Extended Clock Recovery Register */
    regvalue = RCC->EXTCFGR;
 80024e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80024ec:	60fb      	str	r3, [r7, #12]
    /* Get the AHBCLK2Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK2Divider =  (regvalue & RCC_EXTCFGR_C2HPRE);
#endif  /* DUAL_CORE */

    /* Get the AHBCLK3Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK3Divider = ((regvalue & RCC_EXTCFGR_SHDHPRE) << 4);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	011b      	lsls	r3, r3, #4
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	615a      	str	r2, [r3, #20]

    /* Get the Flash Wait State (Latency) configuration ------------------------*/
    *pFLatency = __HAL_FLASH_GET_LATENCY();
 80024f8:	4b05      	ldr	r3, [pc, #20]	@ (8002510 <HAL_RCC_GetClockConfig+0x78>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0207 	and.w	r2, r3, #7
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	601a      	str	r2, [r3, #0]
  }
}
 8002504:	bf00      	nop
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	58004000 	.word	0x58004000

08002514 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002514:	b590      	push	{r4, r7, lr}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	091b      	lsrs	r3, r3, #4
 8002520:	f003 030f 	and.w	r3, r3, #15
 8002524:	4a10      	ldr	r2, [pc, #64]	@ (8002568 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800252a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800252c:	f7ff f990 	bl	8001850 <LL_RCC_GetAHB3Prescaler>
 8002530:	4603      	mov	r3, r0
 8002532:	091b      	lsrs	r3, r3, #4
 8002534:	f003 030f 	and.w	r3, r3, #15
 8002538:	4a0c      	ldr	r2, [pc, #48]	@ (800256c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800253a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	fbb2 f3f3 	udiv	r3, r2, r3
 8002544:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	4a09      	ldr	r2, [pc, #36]	@ (8002570 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800254a:	fba2 2303 	umull	r2, r3, r2, r3
 800254e:	0c9c      	lsrs	r4, r3, #18
 8002550:	f7fe ffa4 	bl	800149c <HAL_PWREx_GetVoltageRange>
 8002554:	4603      	mov	r3, r0
 8002556:	4619      	mov	r1, r3
 8002558:	4620      	mov	r0, r4
 800255a:	f000 f80b 	bl	8002574 <RCC_SetFlashLatency>
 800255e:	4603      	mov	r3, r0
}
 8002560:	4618      	mov	r0, r3
 8002562:	3714      	adds	r7, #20
 8002564:	46bd      	mov	sp, r7
 8002566:	bd90      	pop	{r4, r7, pc}
 8002568:	080078e4 	.word	0x080078e4
 800256c:	08007884 	.word	0x08007884
 8002570:	431bde83 	.word	0x431bde83

08002574 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b08e      	sub	sp, #56	@ 0x38
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800257e:	4a3a      	ldr	r2, [pc, #232]	@ (8002668 <RCC_SetFlashLatency+0xf4>)
 8002580:	f107 0320 	add.w	r3, r7, #32
 8002584:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002588:	6018      	str	r0, [r3, #0]
 800258a:	3304      	adds	r3, #4
 800258c:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800258e:	4a37      	ldr	r2, [pc, #220]	@ (800266c <RCC_SetFlashLatency+0xf8>)
 8002590:	f107 0318 	add.w	r3, r7, #24
 8002594:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002598:	6018      	str	r0, [r3, #0]
 800259a:	3304      	adds	r3, #4
 800259c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800259e:	4a34      	ldr	r2, [pc, #208]	@ (8002670 <RCC_SetFlashLatency+0xfc>)
 80025a0:	f107 030c 	add.w	r3, r7, #12
 80025a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80025a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80025aa:	2300      	movs	r3, #0
 80025ac:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025b4:	d11b      	bne.n	80025ee <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80025b6:	2300      	movs	r3, #0
 80025b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80025ba:	e014      	b.n	80025e6 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80025bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	3338      	adds	r3, #56	@ 0x38
 80025c2:	443b      	add	r3, r7
 80025c4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80025c8:	461a      	mov	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d807      	bhi.n	80025e0 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80025d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	3338      	adds	r3, #56	@ 0x38
 80025d6:	443b      	add	r3, r7
 80025d8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80025dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80025de:	e021      	b.n	8002624 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80025e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025e2:	3301      	adds	r3, #1
 80025e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80025e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d9e7      	bls.n	80025bc <RCC_SetFlashLatency+0x48>
 80025ec:	e01a      	b.n	8002624 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80025ee:	2300      	movs	r3, #0
 80025f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025f2:	e014      	b.n	800261e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80025f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	3338      	adds	r3, #56	@ 0x38
 80025fa:	443b      	add	r3, r7
 80025fc:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002600:	461a      	mov	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4293      	cmp	r3, r2
 8002606:	d807      	bhi.n	8002618 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	3338      	adds	r3, #56	@ 0x38
 800260e:	443b      	add	r3, r7
 8002610:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002614:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002616:	e005      	b.n	8002624 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800261a:	3301      	adds	r3, #1
 800261c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800261e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002620:	2b02      	cmp	r3, #2
 8002622:	d9e7      	bls.n	80025f4 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002624:	4b13      	ldr	r3, [pc, #76]	@ (8002674 <RCC_SetFlashLatency+0x100>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f023 0207 	bic.w	r2, r3, #7
 800262c:	4911      	ldr	r1, [pc, #68]	@ (8002674 <RCC_SetFlashLatency+0x100>)
 800262e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002630:	4313      	orrs	r3, r2
 8002632:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002634:	f7fe fa52 	bl	8000adc <HAL_GetTick>
 8002638:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800263a:	e008      	b.n	800264e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800263c:	f7fe fa4e 	bl	8000adc <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e007      	b.n	800265e <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800264e:	4b09      	ldr	r3, [pc, #36]	@ (8002674 <RCC_SetFlashLatency+0x100>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002658:	429a      	cmp	r2, r3
 800265a:	d1ef      	bne.n	800263c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3738      	adds	r7, #56	@ 0x38
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	08007858 	.word	0x08007858
 800266c:	08007860 	.word	0x08007860
 8002670:	08007868 	.word	0x08007868
 8002674:	58004000 	.word	0x58004000

08002678 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8002680:	4b11      	ldr	r3, [pc, #68]	@ (80026c8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8002682:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002688:	4013      	ands	r3, r2
 800268a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d005      	beq.n	80026a2 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8002696:	4b0c      	ldr	r3, [pc, #48]	@ (80026c8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8002698:	2201      	movs	r2, #1
 800269a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f000 f815 	bl	80026cc <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80026ac:	4b06      	ldr	r3, [pc, #24]	@ (80026c8 <HAL_RTC_AlarmIRQHandler+0x50>)
 80026ae:	2202      	movs	r2, #2
 80026b0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f837 	bl	8002726 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80026c0:	bf00      	nop
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40002800 	.word	0x40002800

080026cc <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	bc80      	pop	{r7}
 80026dc:	4770      	bx	lr
	...

080026e0 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80026e8:	4b09      	ldr	r3, [pc, #36]	@ (8002710 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80026ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d005      	beq.n	8002700 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80026f6:	2240      	movs	r2, #64	@ 0x40
 80026f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f80a 	bl	8002714 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40002800 	.word	0x40002800

08002714 <HAL_RTCEx_SSRUEventCallback>:
  * @brief  SSR underflow callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_SSRUEventCallback could be implemented in the user file
   */
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr

08002726 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr

08002738 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002748:	4904      	ldr	r1, [pc, #16]	@ (800275c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4313      	orrs	r3, r2
 800274e:	608b      	str	r3, [r1, #8]
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	58000400 	.word	0x58000400

08002760 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8002766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276a:	4a04      	ldr	r2, [pc, #16]	@ (800277c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800276c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	58000400 	.word	0x58000400

08002780 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002784:	4b05      	ldr	r3, [pc, #20]	@ (800279c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8002786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800278a:	4a04      	ldr	r2, [pc, #16]	@ (800279c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800278c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002794:	bf00      	nop
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	58000400 	.word	0x58000400

080027a0 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80027a4:	4b03      	ldr	r3, [pc, #12]	@ (80027b4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80027a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027aa:	619a      	str	r2, [r3, #24]
}
 80027ac:	bf00      	nop
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr
 80027b4:	58000400 	.word	0x58000400

080027b8 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80027bc:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d101      	bne.n	80027cc <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80027c8:	2301      	movs	r3, #1
 80027ca:	e000      	b.n	80027ce <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	58000400 	.word	0x58000400

080027dc <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80027e0:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d101      	bne.n	80027f0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80027ec:	2301      	movs	r3, #1
 80027ee:	e000      	b.n	80027f2 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	58000400 	.word	0x58000400

08002800 <LL_RCC_RF_DisableReset>:
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8002804:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002808:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800280c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002810:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002814:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002818:	bf00      	nop
 800281a:	46bd      	mov	sp, r7
 800281c:	bc80      	pop	{r7}
 800281e:	4770      	bx	lr

08002820 <LL_RCC_IsRFUnderReset>:
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8002824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002828:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800282c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002830:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002834:	d101      	bne.n	800283a <LL_RCC_IsRFUnderReset+0x1a>
 8002836:	2301      	movs	r3, #1
 8002838:	e000      	b.n	800283c <LL_RCC_IsRFUnderReset+0x1c>
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800284c:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <LL_EXTI_EnableIT_32_63+0x24>)
 800284e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002852:	4905      	ldr	r1, [pc, #20]	@ (8002868 <LL_EXTI_EnableIT_32_63+0x24>)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4313      	orrs	r3, r2
 8002858:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	58000800 	.word	0x58000800

0800286c <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d103      	bne.n	8002882 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	73fb      	strb	r3, [r7, #15]
    return status;
 800287e:	7bfb      	ldrb	r3, [r7, #15]
 8002880:	e052      	b.n	8002928 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	799b      	ldrb	r3, [r3, #6]
 800288a:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 800288c:	7bbb      	ldrb	r3, [r7, #14]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d002      	beq.n	8002898 <HAL_SUBGHZ_Init+0x2c>
 8002892:	7bbb      	ldrb	r3, [r7, #14]
 8002894:	2b03      	cmp	r3, #3
 8002896:	d109      	bne.n	80028ac <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7fe f902 	bl	8000aa8 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80028a4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80028a8:	f7ff ffcc 	bl	8002844 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 80028ac:	7bbb      	ldrb	r3, [r7, #14]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d126      	bne.n	8002900 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2202      	movs	r2, #2
 80028b6:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 80028b8:	f7ff ffa2 	bl	8002800 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80028bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002930 <HAL_SUBGHZ_Init+0xc4>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4613      	mov	r3, r2
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	1a9b      	subs	r3, r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	0cdb      	lsrs	r3, r3, #19
 80028ca:	2264      	movs	r2, #100	@ 0x64
 80028cc:	fb02 f303 	mul.w	r3, r2, r3
 80028d0:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d105      	bne.n	80028e4 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	609a      	str	r2, [r3, #8]
        break;
 80028e2:	e007      	b.n	80028f4 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 80028ea:	f7ff ff99 	bl	8002820 <LL_RCC_IsRFUnderReset>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1ee      	bne.n	80028d2 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80028f4:	f7ff ff34 	bl	8002760 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80028f8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80028fc:	f7ff ff1c 	bl	8002738 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8002900:	f7ff ff4e 	bl	80027a0 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10a      	bne.n	8002920 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f000 fabc 	bl	8002e8c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	719a      	strb	r2, [r3, #6]

  return status;
 8002926:	7bfb      	ldrb	r3, [r7, #15]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	20000000 	.word	0x20000000

08002934 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	607a      	str	r2, [r7, #4]
 800293e:	461a      	mov	r2, r3
 8002940:	460b      	mov	r3, r1
 8002942:	817b      	strh	r3, [r7, #10]
 8002944:	4613      	mov	r3, r2
 8002946:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	799b      	ldrb	r3, [r3, #6]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b01      	cmp	r3, #1
 8002950:	d14a      	bne.n	80029e8 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	795b      	ldrb	r3, [r3, #5]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_SUBGHZ_WriteRegisters+0x2a>
 800295a:	2302      	movs	r3, #2
 800295c:	e045      	b.n	80029ea <HAL_SUBGHZ_WriteRegisters+0xb6>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2202      	movs	r2, #2
 8002968:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 fb5c 	bl	8003028 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002970:	f7ff ff06 	bl	8002780 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8002974:	210d      	movs	r1, #13
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 faa8 	bl	8002ecc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800297c:	897b      	ldrh	r3, [r7, #10]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	b29b      	uxth	r3, r3
 8002982:	b2db      	uxtb	r3, r3
 8002984:	4619      	mov	r1, r3
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 faa0 	bl	8002ecc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800298c:	897b      	ldrh	r3, [r7, #10]
 800298e:	b2db      	uxtb	r3, r3
 8002990:	4619      	mov	r1, r3
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 fa9a 	bl	8002ecc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002998:	2300      	movs	r3, #0
 800299a:	82bb      	strh	r3, [r7, #20]
 800299c:	e00a      	b.n	80029b4 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800299e:	8abb      	ldrh	r3, [r7, #20]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	4413      	add	r3, r2
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	4619      	mov	r1, r3
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 fa8f 	bl	8002ecc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80029ae:	8abb      	ldrh	r3, [r7, #20]
 80029b0:	3301      	adds	r3, #1
 80029b2:	82bb      	strh	r3, [r7, #20]
 80029b4:	8aba      	ldrh	r2, [r7, #20]
 80029b6:	893b      	ldrh	r3, [r7, #8]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d3f0      	bcc.n	800299e <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80029bc:	f7ff fed0 	bl	8002760 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f000 fb55 	bl	8003070 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d002      	beq.n	80029d4 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	75fb      	strb	r3, [r7, #23]
 80029d2:	e001      	b.n	80029d8 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2201      	movs	r2, #1
 80029dc:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	715a      	strb	r2, [r3, #5]

    return status;
 80029e4:	7dfb      	ldrb	r3, [r7, #23]
 80029e6:	e000      	b.n	80029ea <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80029e8:	2302      	movs	r3, #2
  }
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3718      	adds	r7, #24
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b088      	sub	sp, #32
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	607a      	str	r2, [r7, #4]
 80029fc:	461a      	mov	r2, r3
 80029fe:	460b      	mov	r3, r1
 8002a00:	817b      	strh	r3, [r7, #10]
 8002a02:	4613      	mov	r3, r2
 8002a04:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	799b      	ldrb	r3, [r3, #6]
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d14a      	bne.n	8002aaa <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	795b      	ldrb	r3, [r3, #5]
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d101      	bne.n	8002a20 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	e045      	b.n	8002aac <HAL_SUBGHZ_ReadRegisters+0xba>
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2201      	movs	r2, #1
 8002a24:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f000 fafe 	bl	8003028 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002a2c:	f7ff fea8 	bl	8002780 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8002a30:	211d      	movs	r1, #29
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 fa4a 	bl	8002ecc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002a38:	897b      	ldrh	r3, [r7, #10]
 8002a3a:	0a1b      	lsrs	r3, r3, #8
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	4619      	mov	r1, r3
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 fa42 	bl	8002ecc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002a48:	897b      	ldrh	r3, [r7, #10]
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f000 fa3c 	bl	8002ecc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8002a54:	2100      	movs	r1, #0
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 fa38 	bl	8002ecc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	82fb      	strh	r3, [r7, #22]
 8002a60:	e009      	b.n	8002a76 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002a62:	69b9      	ldr	r1, [r7, #24]
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f000 fa87 	bl	8002f78 <SUBGHZSPI_Receive>
      pData++;
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002a70:	8afb      	ldrh	r3, [r7, #22]
 8002a72:	3301      	adds	r3, #1
 8002a74:	82fb      	strh	r3, [r7, #22]
 8002a76:	8afa      	ldrh	r2, [r7, #22]
 8002a78:	893b      	ldrh	r3, [r7, #8]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d3f1      	bcc.n	8002a62 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002a7e:	f7ff fe6f 	bl	8002760 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f000 faf4 	bl	8003070 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	77fb      	strb	r3, [r7, #31]
 8002a94:	e001      	b.n	8002a9a <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8002a96:	2300      	movs	r3, #0
 8002a98:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	715a      	strb	r2, [r3, #5]

    return status;
 8002aa6:	7ffb      	ldrb	r3, [r7, #31]
 8002aa8:	e000      	b.n	8002aac <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8002aaa:	2302      	movs	r3, #2
  }
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3720      	adds	r7, #32
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	607a      	str	r2, [r7, #4]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	72fb      	strb	r3, [r7, #11]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	799b      	ldrb	r3, [r3, #6]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d14a      	bne.n	8002b68 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	795b      	ldrb	r3, [r3, #5]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d101      	bne.n	8002ade <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8002ada:	2302      	movs	r3, #2
 8002adc:	e045      	b.n	8002b6a <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002ae4:	68f8      	ldr	r0, [r7, #12]
 8002ae6:	f000 fa9f 	bl	8003028 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8002aea:	7afb      	ldrb	r3, [r7, #11]
 8002aec:	2b84      	cmp	r3, #132	@ 0x84
 8002aee:	d002      	beq.n	8002af6 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8002af0:	7afb      	ldrb	r3, [r7, #11]
 8002af2:	2b94      	cmp	r3, #148	@ 0x94
 8002af4:	d103      	bne.n	8002afe <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2201      	movs	r2, #1
 8002afa:	711a      	strb	r2, [r3, #4]
 8002afc:	e002      	b.n	8002b04 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002b04:	f7ff fe3c 	bl	8002780 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002b08:	7afb      	ldrb	r3, [r7, #11]
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f000 f9dd 	bl	8002ecc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002b12:	2300      	movs	r3, #0
 8002b14:	82bb      	strh	r3, [r7, #20]
 8002b16:	e00a      	b.n	8002b2e <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002b18:	8abb      	ldrh	r3, [r7, #20]
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	4619      	mov	r1, r3
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f000 f9d2 	bl	8002ecc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002b28:	8abb      	ldrh	r3, [r7, #20]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	82bb      	strh	r3, [r7, #20]
 8002b2e:	8aba      	ldrh	r2, [r7, #20]
 8002b30:	893b      	ldrh	r3, [r7, #8]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d3f0      	bcc.n	8002b18 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002b36:	f7ff fe13 	bl	8002760 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8002b3a:	7afb      	ldrb	r3, [r7, #11]
 8002b3c:	2b84      	cmp	r3, #132	@ 0x84
 8002b3e:	d002      	beq.n	8002b46 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f000 fa95 	bl	8003070 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	75fb      	strb	r3, [r7, #23]
 8002b52:	e001      	b.n	8002b58 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	715a      	strb	r2, [r3, #5]

    return status;
 8002b64:	7dfb      	ldrb	r3, [r7, #23]
 8002b66:	e000      	b.n	8002b6a <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002b68:	2302      	movs	r3, #2
  }
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b088      	sub	sp, #32
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	607a      	str	r2, [r7, #4]
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	460b      	mov	r3, r1
 8002b80:	72fb      	strb	r3, [r7, #11]
 8002b82:	4613      	mov	r3, r2
 8002b84:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	799b      	ldrb	r3, [r3, #6]
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d13d      	bne.n	8002c10 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	795b      	ldrb	r3, [r3, #5]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d101      	bne.n	8002ba0 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	e038      	b.n	8002c12 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f000 fa3e 	bl	8003028 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002bac:	f7ff fde8 	bl	8002780 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002bb0:	7afb      	ldrb	r3, [r7, #11]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f000 f989 	bl	8002ecc <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002bba:	2100      	movs	r1, #0
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 f985 	bl	8002ecc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	82fb      	strh	r3, [r7, #22]
 8002bc6:	e009      	b.n	8002bdc <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002bc8:	69b9      	ldr	r1, [r7, #24]
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f9d4 	bl	8002f78 <SUBGHZSPI_Receive>
      pData++;
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002bd6:	8afb      	ldrh	r3, [r7, #22]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	82fb      	strh	r3, [r7, #22]
 8002bdc:	8afa      	ldrh	r2, [r7, #22]
 8002bde:	893b      	ldrh	r3, [r7, #8]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d3f1      	bcc.n	8002bc8 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002be4:	f7ff fdbc 	bl	8002760 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 fa41 	bl	8003070 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	77fb      	strb	r3, [r7, #31]
 8002bfa:	e001      	b.n	8002c00 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2201      	movs	r2, #1
 8002c04:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	715a      	strb	r2, [r3, #5]

    return status;
 8002c0c:	7ffb      	ldrb	r3, [r7, #31]
 8002c0e:	e000      	b.n	8002c12 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002c10:	2302      	movs	r3, #2
  }
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3720      	adds	r7, #32
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	461a      	mov	r2, r3
 8002c26:	460b      	mov	r3, r1
 8002c28:	72fb      	strb	r3, [r7, #11]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	799b      	ldrb	r3, [r3, #6]
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d13e      	bne.n	8002cb6 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	795b      	ldrb	r3, [r3, #5]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d101      	bne.n	8002c44 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e039      	b.n	8002cb8 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2201      	movs	r2, #1
 8002c48:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 f9ec 	bl	8003028 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002c50:	f7ff fd96 	bl	8002780 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8002c54:	210e      	movs	r1, #14
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 f938 	bl	8002ecc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002c5c:	7afb      	ldrb	r3, [r7, #11]
 8002c5e:	4619      	mov	r1, r3
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 f933 	bl	8002ecc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002c66:	2300      	movs	r3, #0
 8002c68:	82bb      	strh	r3, [r7, #20]
 8002c6a:	e00a      	b.n	8002c82 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002c6c:	8abb      	ldrh	r3, [r7, #20]
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	4413      	add	r3, r2
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	4619      	mov	r1, r3
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 f928 	bl	8002ecc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002c7c:	8abb      	ldrh	r3, [r7, #20]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	82bb      	strh	r3, [r7, #20]
 8002c82:	8aba      	ldrh	r2, [r7, #20]
 8002c84:	893b      	ldrh	r3, [r7, #8]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d3f0      	bcc.n	8002c6c <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002c8a:	f7ff fd69 	bl	8002760 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 f9ee 	bl	8003070 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d002      	beq.n	8002ca2 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	75fb      	strb	r3, [r7, #23]
 8002ca0:	e001      	b.n	8002ca6 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	715a      	strb	r2, [r3, #5]

    return status;
 8002cb2:	7dfb      	ldrb	r3, [r7, #23]
 8002cb4:	e000      	b.n	8002cb8 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002cb6:	2302      	movs	r3, #2
  }
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b088      	sub	sp, #32
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	461a      	mov	r2, r3
 8002ccc:	460b      	mov	r3, r1
 8002cce:	72fb      	strb	r3, [r7, #11]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	799b      	ldrb	r3, [r3, #6]
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d141      	bne.n	8002d66 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	795b      	ldrb	r3, [r3, #5]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_SUBGHZ_ReadBuffer+0x2e>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e03c      	b.n	8002d68 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f000 f997 	bl	8003028 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002cfa:	f7ff fd41 	bl	8002780 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8002cfe:	211e      	movs	r1, #30
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f000 f8e3 	bl	8002ecc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002d06:	7afb      	ldrb	r3, [r7, #11]
 8002d08:	4619      	mov	r1, r3
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	f000 f8de 	bl	8002ecc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002d10:	2100      	movs	r1, #0
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 f8da 	bl	8002ecc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002d18:	2300      	movs	r3, #0
 8002d1a:	82fb      	strh	r3, [r7, #22]
 8002d1c:	e009      	b.n	8002d32 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002d1e:	69b9      	ldr	r1, [r7, #24]
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f000 f929 	bl	8002f78 <SUBGHZSPI_Receive>
      pData++;
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002d2c:	8afb      	ldrh	r3, [r7, #22]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	82fb      	strh	r3, [r7, #22]
 8002d32:	8afa      	ldrh	r2, [r7, #22]
 8002d34:	893b      	ldrh	r3, [r7, #8]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d3f1      	bcc.n	8002d1e <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002d3a:	f7ff fd11 	bl	8002760 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 f996 	bl	8003070 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d002      	beq.n	8002d52 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	77fb      	strb	r3, [r7, #31]
 8002d50:	e001      	b.n	8002d56 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	715a      	strb	r2, [r3, #5]

    return status;
 8002d62:	7ffb      	ldrb	r3, [r7, #31]
 8002d64:	e000      	b.n	8002d68 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002d66:	2302      	movs	r3, #2
  }
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3720      	adds	r7, #32
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8002d78:	2300      	movs	r3, #0
 8002d7a:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8002d7c:	f107 020c 	add.w	r2, r7, #12
 8002d80:	2302      	movs	r3, #2
 8002d82:	2112      	movs	r1, #18
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7ff fef4 	bl	8002b72 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8002d8a:	7b3b      	ldrb	r3, [r7, #12]
 8002d8c:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8002d8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d92:	021b      	lsls	r3, r3, #8
 8002d94:	b21a      	sxth	r2, r3
 8002d96:	7b7b      	ldrb	r3, [r7, #13]
 8002d98:	b21b      	sxth	r3, r3
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	b21b      	sxth	r3, r3
 8002d9e:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8002da0:	f107 020c 	add.w	r2, r7, #12
 8002da4:	2302      	movs	r3, #2
 8002da6:	2102      	movs	r1, #2
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff fe83 	bl	8002ab4 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8002dae:	89fb      	ldrh	r3, [r7, #14]
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d002      	beq.n	8002dbe <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f004 f811 	bl	8006de0 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8002dbe:	89fb      	ldrh	r3, [r7, #14]
 8002dc0:	085b      	lsrs	r3, r3, #1
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d008      	beq.n	8002ddc <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8002dca:	89fb      	ldrh	r3, [r7, #14]
 8002dcc:	099b      	lsrs	r3, r3, #6
 8002dce:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d102      	bne.n	8002ddc <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f004 f810 	bl	8006dfc <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8002ddc:	89fb      	ldrh	r3, [r7, #14]
 8002dde:	089b      	lsrs	r3, r3, #2
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d002      	beq.n	8002dee <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f004 f85f 	bl	8006eac <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8002dee:	89fb      	ldrh	r3, [r7, #14]
 8002df0:	08db      	lsrs	r3, r3, #3
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d002      	beq.n	8002e00 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f004 f864 	bl	8006ec8 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8002e00:	89fb      	ldrh	r3, [r7, #14]
 8002e02:	091b      	lsrs	r3, r3, #4
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f004 f869 	bl	8006ee4 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8002e12:	89fb      	ldrh	r3, [r7, #14]
 8002e14:	095b      	lsrs	r3, r3, #5
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f004 f836 	bl	8006e90 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8002e24:	89fb      	ldrh	r3, [r7, #14]
 8002e26:	099b      	lsrs	r3, r3, #6
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d002      	beq.n	8002e36 <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f003 fff1 	bl	8006e18 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8002e36:	89fb      	ldrh	r3, [r7, #14]
 8002e38:	09db      	lsrs	r3, r3, #7
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00e      	beq.n	8002e60 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8002e42:	89fb      	ldrh	r3, [r7, #14]
 8002e44:	0a1b      	lsrs	r3, r3, #8
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d004      	beq.n	8002e58 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8002e4e:	2101      	movs	r1, #1
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f003 ffef 	bl	8006e34 <HAL_SUBGHZ_CADStatusCallback>
 8002e56:	e003      	b.n	8002e60 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8002e58:	2100      	movs	r1, #0
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f003 ffea 	bl	8006e34 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8002e60:	89fb      	ldrh	r3, [r7, #14]
 8002e62:	0a5b      	lsrs	r3, r3, #9
 8002e64:	f003 0301 	and.w	r3, r3, #1
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f003 ffff 	bl	8006e70 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8002e72:	89fb      	ldrh	r3, [r7, #14]
 8002e74:	0b9b      	lsrs	r3, r3, #14
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f004 f83e 	bl	8006f00 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8002e84:	bf00      	nop
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002e94:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec8 <SUBGHZSPI_Init+0x3c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a0b      	ldr	r2, [pc, #44]	@ (8002ec8 <SUBGHZSPI_Init+0x3c>)
 8002e9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e9e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8002ea0:	4a09      	ldr	r2, [pc, #36]	@ (8002ec8 <SUBGHZSPI_Init+0x3c>)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8002ea8:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8002eaa:	4b07      	ldr	r3, [pc, #28]	@ (8002ec8 <SUBGHZSPI_Init+0x3c>)
 8002eac:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8002eb0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002eb2:	4b05      	ldr	r3, [pc, #20]	@ (8002ec8 <SUBGHZSPI_Init+0x3c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a04      	ldr	r2, [pc, #16]	@ (8002ec8 <SUBGHZSPI_Init+0x3c>)
 8002eb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ebc:	6013      	str	r3, [r2, #0]
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr
 8002ec8:	58010000 	.word	0x58010000

08002ecc <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b087      	sub	sp, #28
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002edc:	4b23      	ldr	r3, [pc, #140]	@ (8002f6c <SUBGHZSPI_Transmit+0xa0>)
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	1a9b      	subs	r3, r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	0cdb      	lsrs	r3, r3, #19
 8002eea:	2264      	movs	r2, #100	@ 0x64
 8002eec:	fb02 f303 	mul.w	r3, r2, r3
 8002ef0:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d105      	bne.n	8002f04 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	609a      	str	r2, [r3, #8]
      break;
 8002f02:	e008      	b.n	8002f16 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002f0a:	4b19      	ldr	r3, [pc, #100]	@ (8002f70 <SUBGHZSPI_Transmit+0xa4>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d1ed      	bne.n	8002ef2 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002f16:	4b17      	ldr	r3, [pc, #92]	@ (8002f74 <SUBGHZSPI_Transmit+0xa8>)
 8002f18:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002f20:	4b12      	ldr	r3, [pc, #72]	@ (8002f6c <SUBGHZSPI_Transmit+0xa0>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4613      	mov	r3, r2
 8002f26:	00db      	lsls	r3, r3, #3
 8002f28:	1a9b      	subs	r3, r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	0cdb      	lsrs	r3, r3, #19
 8002f2e:	2264      	movs	r2, #100	@ 0x64
 8002f30:	fb02 f303 	mul.w	r3, r2, r3
 8002f34:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d105      	bne.n	8002f48 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	609a      	str	r2, [r3, #8]
      break;
 8002f46:	e008      	b.n	8002f5a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002f4e:	4b08      	ldr	r3, [pc, #32]	@ (8002f70 <SUBGHZSPI_Transmit+0xa4>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d1ed      	bne.n	8002f36 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8002f5a:	4b05      	ldr	r3, [pc, #20]	@ (8002f70 <SUBGHZSPI_Transmit+0xa4>)
 8002f5c:	68db      	ldr	r3, [r3, #12]

  return status;
 8002f5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	371c      	adds	r7, #28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bc80      	pop	{r7}
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	20000000 	.word	0x20000000
 8002f70:	58010000 	.word	0x58010000
 8002f74:	5801000c 	.word	0x5801000c

08002f78 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b087      	sub	sp, #28
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f82:	2300      	movs	r3, #0
 8002f84:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002f86:	4b25      	ldr	r3, [pc, #148]	@ (800301c <SUBGHZSPI_Receive+0xa4>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	1a9b      	subs	r3, r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	0cdb      	lsrs	r3, r3, #19
 8002f94:	2264      	movs	r2, #100	@ 0x64
 8002f96:	fb02 f303 	mul.w	r3, r2, r3
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d105      	bne.n	8002fae <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	609a      	str	r2, [r3, #8]
      break;
 8002fac:	e008      	b.n	8002fc0 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8003020 <SUBGHZSPI_Receive+0xa8>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d1ed      	bne.n	8002f9c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002fc0:	4b18      	ldr	r3, [pc, #96]	@ (8003024 <SUBGHZSPI_Receive+0xac>)
 8002fc2:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	22ff      	movs	r2, #255	@ 0xff
 8002fc8:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002fca:	4b14      	ldr	r3, [pc, #80]	@ (800301c <SUBGHZSPI_Receive+0xa4>)
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	0cdb      	lsrs	r3, r3, #19
 8002fd8:	2264      	movs	r2, #100	@ 0x64
 8002fda:	fb02 f303 	mul.w	r3, r2, r3
 8002fde:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d105      	bne.n	8002ff2 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	609a      	str	r2, [r3, #8]
      break;
 8002ff0:	e008      	b.n	8003004 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002ff8:	4b09      	ldr	r3, [pc, #36]	@ (8003020 <SUBGHZSPI_Receive+0xa8>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	2b01      	cmp	r3, #1
 8003002:	d1ed      	bne.n	8002fe0 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8003004:	4b06      	ldr	r3, [pc, #24]	@ (8003020 <SUBGHZSPI_Receive+0xa8>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	b2da      	uxtb	r2, r3
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	701a      	strb	r2, [r3, #0]

  return status;
 800300e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003010:	4618      	mov	r0, r3
 8003012:	371c      	adds	r7, #28
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	20000000 	.word	0x20000000
 8003020:	58010000 	.word	0x58010000
 8003024:	5801000c 	.word	0x5801000c

08003028 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	791b      	ldrb	r3, [r3, #4]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d111      	bne.n	800305c <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8003038:	4b0c      	ldr	r3, [pc, #48]	@ (800306c <SUBGHZ_CheckDeviceReady+0x44>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4613      	mov	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	4413      	add	r3, r2
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	0c1b      	lsrs	r3, r3, #16
 8003046:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003048:	f7ff fb9a 	bl	8002780 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	3b01      	subs	r3, #1
 8003050:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1f9      	bne.n	800304c <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003058:	f7ff fb82 	bl	8002760 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 f807 	bl	8003070 <SUBGHZ_WaitOnBusy>
 8003062:	4603      	mov	r3, r0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20000000 	.word	0x20000000

08003070 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8003078:	2300      	movs	r3, #0
 800307a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800307c:	4b12      	ldr	r3, [pc, #72]	@ (80030c8 <SUBGHZ_WaitOnBusy+0x58>)
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	4613      	mov	r3, r2
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	4413      	add	r3, r2
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	0d1b      	lsrs	r3, r3, #20
 800308a:	2264      	movs	r2, #100	@ 0x64
 800308c:	fb02 f303 	mul.w	r3, r2, r3
 8003090:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8003092:	f7ff fba3 	bl	80027dc <LL_PWR_IsActiveFlag_RFBUSYMS>
 8003096:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d105      	bne.n	80030aa <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2202      	movs	r2, #2
 80030a6:	609a      	str	r2, [r3, #8]
      break;
 80030a8:	e009      	b.n	80030be <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	3b01      	subs	r3, #1
 80030ae:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80030b0:	f7ff fb82 	bl	80027b8 <LL_PWR_IsActiveFlag_RFBUSYS>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	4013      	ands	r3, r2
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d0e9      	beq.n	8003092 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80030be:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	20000000 	.word	0x20000000

080030cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e049      	b.n	8003172 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d106      	bne.n	80030f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 f841 	bl	800317a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2202      	movs	r2, #2
 80030fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3304      	adds	r3, #4
 8003108:	4619      	mov	r1, r3
 800310a:	4610      	mov	r0, r2
 800310c:	f000 f9b0 	bl	8003470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800317a:	b480      	push	{r7}
 800317c:	b083      	sub	sp, #12
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr

0800318c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b01      	cmp	r3, #1
 800319e:	d001      	beq.n	80031a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e036      	b.n	8003212 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2202      	movs	r2, #2
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0201 	orr.w	r2, r2, #1
 80031ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a16      	ldr	r2, [pc, #88]	@ (800321c <HAL_TIM_Base_Start_IT+0x90>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d004      	beq.n	80031d0 <HAL_TIM_Base_Start_IT+0x44>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031ce:	d115      	bne.n	80031fc <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	4b12      	ldr	r3, [pc, #72]	@ (8003220 <HAL_TIM_Base_Start_IT+0x94>)
 80031d8:	4013      	ands	r3, r2
 80031da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2b06      	cmp	r3, #6
 80031e0:	d015      	beq.n	800320e <HAL_TIM_Base_Start_IT+0x82>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e8:	d011      	beq.n	800320e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0201 	orr.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031fa:	e008      	b.n	800320e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f042 0201 	orr.w	r2, r2, #1
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	e000      	b.n	8003210 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800320e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3714      	adds	r7, #20
 8003216:	46bd      	mov	sp, r7
 8003218:	bc80      	pop	{r7}
 800321a:	4770      	bx	lr
 800321c:	40012c00 	.word	0x40012c00
 8003220:	00010007 	.word	0x00010007

08003224 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d020      	beq.n	8003288 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d01b      	beq.n	8003288 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f06f 0202 	mvn.w	r2, #2
 8003258:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2201      	movs	r2, #1
 800325e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	f003 0303 	and.w	r3, r3, #3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f8e3 	bl	800343a <HAL_TIM_IC_CaptureCallback>
 8003274:	e005      	b.n	8003282 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 f8d6 	bl	8003428 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 f8e5 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b00      	cmp	r3, #0
 8003290:	d020      	beq.n	80032d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	d01b      	beq.n	80032d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0204 	mvn.w	r2, #4
 80032a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2202      	movs	r2, #2
 80032aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d003      	beq.n	80032c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 f8bd 	bl	800343a <HAL_TIM_IC_CaptureCallback>
 80032c0:	e005      	b.n	80032ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f8b0 	bl	8003428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 f8bf 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d020      	beq.n	8003320 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f003 0308 	and.w	r3, r3, #8
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d01b      	beq.n	8003320 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f06f 0208 	mvn.w	r2, #8
 80032f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2204      	movs	r2, #4
 80032f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 f897 	bl	800343a <HAL_TIM_IC_CaptureCallback>
 800330c:	e005      	b.n	800331a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f88a 	bl	8003428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 f899 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	2b00      	cmp	r3, #0
 8003328:	d020      	beq.n	800336c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f003 0310 	and.w	r3, r3, #16
 8003330:	2b00      	cmp	r3, #0
 8003332:	d01b      	beq.n	800336c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f06f 0210 	mvn.w	r2, #16
 800333c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2208      	movs	r2, #8
 8003342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f871 	bl	800343a <HAL_TIM_IC_CaptureCallback>
 8003358:	e005      	b.n	8003366 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f864 	bl	8003428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f873 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00c      	beq.n	8003390 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b00      	cmp	r3, #0
 800337e:	d007      	beq.n	8003390 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f06f 0201 	mvn.w	r2, #1
 8003388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7fd fa5e 	bl	800084c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00c      	beq.n	80033b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d007      	beq.n	80033b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80033ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f8d5 	bl	800355e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00c      	beq.n	80033d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d007      	beq.n	80033d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80033d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f8cc 	bl	8003570 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00c      	beq.n	80033fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d007      	beq.n	80033fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80033f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f831 	bl	800345e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f003 0320 	and.w	r3, r3, #32
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00c      	beq.n	8003420 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f003 0320 	and.w	r3, r3, #32
 800340c:	2b00      	cmp	r3, #0
 800340e:	d007      	beq.n	8003420 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f06f 0220 	mvn.w	r2, #32
 8003418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 f896 	bl	800354c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003420:	bf00      	nop
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	bc80      	pop	{r7}
 8003438:	4770      	bx	lr

0800343a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	bc80      	pop	{r7}
 800345c:	4770      	bx	lr

0800345e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr

08003470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a2f      	ldr	r2, [pc, #188]	@ (8003540 <TIM_Base_SetConfig+0xd0>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d003      	beq.n	8003490 <TIM_Base_SetConfig+0x20>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800348e:	d108      	bne.n	80034a2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003496:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	4313      	orrs	r3, r2
 80034a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a26      	ldr	r2, [pc, #152]	@ (8003540 <TIM_Base_SetConfig+0xd0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d00b      	beq.n	80034c2 <TIM_Base_SetConfig+0x52>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034b0:	d007      	beq.n	80034c2 <TIM_Base_SetConfig+0x52>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a23      	ldr	r2, [pc, #140]	@ (8003544 <TIM_Base_SetConfig+0xd4>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d003      	beq.n	80034c2 <TIM_Base_SetConfig+0x52>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a22      	ldr	r2, [pc, #136]	@ (8003548 <TIM_Base_SetConfig+0xd8>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d108      	bne.n	80034d4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	4313      	orrs	r3, r2
 80034e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a11      	ldr	r2, [pc, #68]	@ (8003540 <TIM_Base_SetConfig+0xd0>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d007      	beq.n	8003510 <TIM_Base_SetConfig+0xa0>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a10      	ldr	r2, [pc, #64]	@ (8003544 <TIM_Base_SetConfig+0xd4>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d003      	beq.n	8003510 <TIM_Base_SetConfig+0xa0>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a0f      	ldr	r2, [pc, #60]	@ (8003548 <TIM_Base_SetConfig+0xd8>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d103      	bne.n	8003518 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b01      	cmp	r3, #1
 8003528:	d105      	bne.n	8003536 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	f023 0201 	bic.w	r2, r3, #1
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	611a      	str	r2, [r3, #16]
  }
}
 8003536:	bf00      	nop
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr
 8003540:	40012c00 	.word	0x40012c00
 8003544:	40014400 	.word	0x40014400
 8003548:	40014800 	.word	0x40014800

0800354c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr

0800355e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800355e:	b480      	push	{r7}
 8003560:	b083      	sub	sp, #12
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	bc80      	pop	{r7}
 800356e:	4770      	bx	lr

08003570 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	bc80      	pop	{r7}
 8003580:	4770      	bx	lr
	...

08003584 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b0ba      	sub	sp, #232	@ 0xe8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80035aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80035ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80035b2:	4013      	ands	r3, r2
 80035b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80035b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d11b      	bne.n	80035f8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80035c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035c4:	f003 0320 	and.w	r3, r3, #32
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d015      	beq.n	80035f8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80035cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d105      	bne.n	80035e4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80035d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d009      	beq.n	80035f8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f000 82e3 	beq.w	8003bb4 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	4798      	blx	r3
      }
      return;
 80035f6:	e2dd      	b.n	8003bb4 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80035f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f000 8123 	beq.w	8003848 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003602:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003606:	4b8d      	ldr	r3, [pc, #564]	@ (800383c <HAL_UART_IRQHandler+0x2b8>)
 8003608:	4013      	ands	r3, r2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800360e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003612:	4b8b      	ldr	r3, [pc, #556]	@ (8003840 <HAL_UART_IRQHandler+0x2bc>)
 8003614:	4013      	ands	r3, r2
 8003616:	2b00      	cmp	r3, #0
 8003618:	f000 8116 	beq.w	8003848 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800361c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b00      	cmp	r3, #0
 8003626:	d011      	beq.n	800364c <HAL_UART_IRQHandler+0xc8>
 8003628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800362c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00b      	beq.n	800364c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2201      	movs	r2, #1
 800363a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003642:	f043 0201 	orr.w	r2, r3, #1
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800364c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003650:	f003 0302 	and.w	r3, r3, #2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d011      	beq.n	800367c <HAL_UART_IRQHandler+0xf8>
 8003658:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d00b      	beq.n	800367c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2202      	movs	r2, #2
 800366a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003672:	f043 0204 	orr.w	r2, r3, #4
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800367c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003680:	f003 0304 	and.w	r3, r3, #4
 8003684:	2b00      	cmp	r3, #0
 8003686:	d011      	beq.n	80036ac <HAL_UART_IRQHandler+0x128>
 8003688:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800368c:	f003 0301 	and.w	r3, r3, #1
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00b      	beq.n	80036ac <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2204      	movs	r2, #4
 800369a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a2:	f043 0202 	orr.w	r2, r3, #2
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80036ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036b0:	f003 0308 	and.w	r3, r3, #8
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d017      	beq.n	80036e8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80036b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036bc:	f003 0320 	and.w	r3, r3, #32
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d105      	bne.n	80036d0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80036c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80036c8:	4b5c      	ldr	r3, [pc, #368]	@ (800383c <HAL_UART_IRQHandler+0x2b8>)
 80036ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00b      	beq.n	80036e8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2208      	movs	r2, #8
 80036d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036de:	f043 0208 	orr.w	r2, r3, #8
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80036e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d012      	beq.n	800371a <HAL_UART_IRQHandler+0x196>
 80036f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00c      	beq.n	800371a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003708:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003710:	f043 0220 	orr.w	r2, r3, #32
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 8249 	beq.w	8003bb8 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800372a:	f003 0320 	and.w	r3, r3, #32
 800372e:	2b00      	cmp	r3, #0
 8003730:	d013      	beq.n	800375a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003736:	f003 0320 	and.w	r3, r3, #32
 800373a:	2b00      	cmp	r3, #0
 800373c:	d105      	bne.n	800374a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800373e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d007      	beq.n	800375a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800374e:	2b00      	cmp	r3, #0
 8003750:	d003      	beq.n	800375a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003760:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800376e:	2b40      	cmp	r3, #64	@ 0x40
 8003770:	d005      	beq.n	800377e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003772:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003776:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800377a:	2b00      	cmp	r3, #0
 800377c:	d054      	beq.n	8003828 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 fa41 	bl	8003c06 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378e:	2b40      	cmp	r3, #64	@ 0x40
 8003790:	d146      	bne.n	8003820 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	3308      	adds	r3, #8
 8003798:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037a0:	e853 3f00 	ldrex	r3, [r3]
 80037a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80037a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	3308      	adds	r3, #8
 80037ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80037be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80037c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80037ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80037ce:	e841 2300 	strex	r3, r2, [r1]
 80037d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80037d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1d9      	bne.n	8003792 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d017      	beq.n	8003818 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ee:	4a15      	ldr	r2, [pc, #84]	@ (8003844 <HAL_UART_IRQHandler+0x2c0>)
 80037f0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fd fba4 	bl	8000f46 <HAL_DMA_Abort_IT>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d019      	beq.n	8003838 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800380a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8003812:	4610      	mov	r0, r2
 8003814:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003816:	e00f      	b.n	8003838 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 f9e0 	bl	8003bde <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800381e:	e00b      	b.n	8003838 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 f9dc 	bl	8003bde <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003826:	e007      	b.n	8003838 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f000 f9d8 	bl	8003bde <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003836:	e1bf      	b.n	8003bb8 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003838:	bf00      	nop
    return;
 800383a:	e1bd      	b.n	8003bb8 <HAL_UART_IRQHandler+0x634>
 800383c:	10000001 	.word	0x10000001
 8003840:	04000120 	.word	0x04000120
 8003844:	08003cd1 	.word	0x08003cd1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800384c:	2b01      	cmp	r3, #1
 800384e:	f040 8153 	bne.w	8003af8 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003856:	f003 0310 	and.w	r3, r3, #16
 800385a:	2b00      	cmp	r3, #0
 800385c:	f000 814c 	beq.w	8003af8 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003864:	f003 0310 	and.w	r3, r3, #16
 8003868:	2b00      	cmp	r3, #0
 800386a:	f000 8145 	beq.w	8003af8 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2210      	movs	r2, #16
 8003874:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003880:	2b40      	cmp	r3, #64	@ 0x40
 8003882:	f040 80bb 	bne.w	80039fc <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003894:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 818f 	beq.w	8003bbc <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80038a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038a8:	429a      	cmp	r2, r3
 80038aa:	f080 8187 	bcs.w	8003bbc <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0320 	and.w	r3, r3, #32
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f040 8087 	bne.w	80039da <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038d8:	e853 3f00 	ldrex	r3, [r3]
 80038dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80038e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	461a      	mov	r2, r3
 80038f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80038f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80038fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003902:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003906:	e841 2300 	strex	r3, r2, [r1]
 800390a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800390e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1da      	bne.n	80038cc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	3308      	adds	r3, #8
 800391c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800391e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003920:	e853 3f00 	ldrex	r3, [r3]
 8003924:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003926:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003928:	f023 0301 	bic.w	r3, r3, #1
 800392c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3308      	adds	r3, #8
 8003936:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800393a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800393e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003940:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003942:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003946:	e841 2300 	strex	r3, r2, [r1]
 800394a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800394c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1e1      	bne.n	8003916 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	3308      	adds	r3, #8
 8003958:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800395c:	e853 3f00 	ldrex	r3, [r3]
 8003960:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003962:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003964:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003968:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	3308      	adds	r3, #8
 8003972:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003976:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003978:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800397a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800397c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800397e:	e841 2300 	strex	r3, r2, [r1]
 8003982:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003984:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1e3      	bne.n	8003952 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2220      	movs	r2, #32
 800398e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800399e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039a0:	e853 3f00 	ldrex	r3, [r3]
 80039a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80039a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039a8:	f023 0310 	bic.w	r3, r3, #16
 80039ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	461a      	mov	r2, r3
 80039b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80039bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80039c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80039c2:	e841 2300 	strex	r3, r2, [r1]
 80039c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80039c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1e4      	bne.n	8003998 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fd fa58 	bl	8000e8a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2202      	movs	r2, #2
 80039de:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	4619      	mov	r1, r3
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f8fb 	bl	8003bf0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039fa:	e0df      	b.n	8003bbc <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 80d1 	beq.w	8003bc0 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8003a1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 80cc 	beq.w	8003bc0 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a30:	e853 3f00 	ldrex	r3, [r3]
 8003a34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	461a      	mov	r2, r3
 8003a46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003a4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a4c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a52:	e841 2300 	strex	r3, r2, [r1]
 8003a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1e4      	bne.n	8003a28 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	3308      	adds	r3, #8
 8003a64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a68:	e853 3f00 	ldrex	r3, [r3]
 8003a6c:	623b      	str	r3, [r7, #32]
   return(result);
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a74:	f023 0301 	bic.w	r3, r3, #1
 8003a78:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	3308      	adds	r3, #8
 8003a82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003a86:	633a      	str	r2, [r7, #48]	@ 0x30
 8003a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a8e:	e841 2300 	strex	r3, r2, [r1]
 8003a92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1e1      	bne.n	8003a5e <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	e853 3f00 	ldrex	r3, [r3]
 8003aba:	60fb      	str	r3, [r7, #12]
   return(result);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0310 	bic.w	r3, r3, #16
 8003ac2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ad0:	61fb      	str	r3, [r7, #28]
 8003ad2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad4:	69b9      	ldr	r1, [r7, #24]
 8003ad6:	69fa      	ldr	r2, [r7, #28]
 8003ad8:	e841 2300 	strex	r3, r2, [r1]
 8003adc:	617b      	str	r3, [r7, #20]
   return(result);
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1e4      	bne.n	8003aae <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003aea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003aee:	4619      	mov	r1, r3
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 f87d 	bl	8003bf0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003af6:	e063      	b.n	8003bc0 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003afc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00e      	beq.n	8003b22 <HAL_UART_IRQHandler+0x59e>
 8003b04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d008      	beq.n	8003b22 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003b18:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f919 	bl	8003d52 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003b20:	e051      	b.n	8003bc6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d014      	beq.n	8003b58 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d105      	bne.n	8003b46 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003b3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d008      	beq.n	8003b58 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d03a      	beq.n	8003bc4 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	4798      	blx	r3
    }
    return;
 8003b56:	e035      	b.n	8003bc4 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d009      	beq.n	8003b78 <HAL_UART_IRQHandler+0x5f4>
 8003b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 f8c3 	bl	8003cfc <UART_EndTransmit_IT>
    return;
 8003b76:	e026      	b.n	8003bc6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d009      	beq.n	8003b98 <HAL_UART_IRQHandler+0x614>
 8003b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b88:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f8f0 	bl	8003d76 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003b96:	e016      	b.n	8003bc6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003b98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d010      	beq.n	8003bc6 <HAL_UART_IRQHandler+0x642>
 8003ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	da0c      	bge.n	8003bc6 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f8d9 	bl	8003d64 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003bb2:	e008      	b.n	8003bc6 <HAL_UART_IRQHandler+0x642>
      return;
 8003bb4:	bf00      	nop
 8003bb6:	e006      	b.n	8003bc6 <HAL_UART_IRQHandler+0x642>
    return;
 8003bb8:	bf00      	nop
 8003bba:	e004      	b.n	8003bc6 <HAL_UART_IRQHandler+0x642>
      return;
 8003bbc:	bf00      	nop
 8003bbe:	e002      	b.n	8003bc6 <HAL_UART_IRQHandler+0x642>
      return;
 8003bc0:	bf00      	nop
 8003bc2:	e000      	b.n	8003bc6 <HAL_UART_IRQHandler+0x642>
    return;
 8003bc4:	bf00      	nop
  }
}
 8003bc6:	37e8      	adds	r7, #232	@ 0xe8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr

08003bde <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bc80      	pop	{r7}
 8003bee:	4770      	bx	lr

08003bf0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr

08003c06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c06:	b480      	push	{r7}
 8003c08:	b095      	sub	sp, #84	@ 0x54
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c16:	e853 3f00 	ldrex	r3, [r3]
 8003c1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c2e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c34:	e841 2300 	strex	r3, r2, [r1]
 8003c38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1e6      	bne.n	8003c0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3308      	adds	r3, #8
 8003c46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c48:	6a3b      	ldr	r3, [r7, #32]
 8003c4a:	e853 3f00 	ldrex	r3, [r3]
 8003c4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c56:	f023 0301 	bic.w	r3, r3, #1
 8003c5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	3308      	adds	r3, #8
 8003c62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c6c:	e841 2300 	strex	r3, r2, [r1]
 8003c70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1e3      	bne.n	8003c40 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d118      	bne.n	8003cb2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	e853 3f00 	ldrex	r3, [r3]
 8003c8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	f023 0310 	bic.w	r3, r3, #16
 8003c94:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c9e:	61bb      	str	r3, [r7, #24]
 8003ca0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca2:	6979      	ldr	r1, [r7, #20]
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	e841 2300 	strex	r3, r2, [r1]
 8003caa:	613b      	str	r3, [r7, #16]
   return(result);
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1e6      	bne.n	8003c80 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003cc6:	bf00      	nop
 8003cc8:	3754      	adds	r7, #84	@ 0x54
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f7ff ff75 	bl	8003bde <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cf4:	bf00      	nop
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b088      	sub	sp, #32
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	e853 3f00 	ldrex	r3, [r3]
 8003d10:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d18:	61fb      	str	r3, [r7, #28]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	61bb      	str	r3, [r7, #24]
 8003d24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d26:	6979      	ldr	r1, [r7, #20]
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	e841 2300 	strex	r3, r2, [r1]
 8003d2e:	613b      	str	r3, [r7, #16]
   return(result);
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1e6      	bne.n	8003d04 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2220      	movs	r2, #32
 8003d3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7ff ff41 	bl	8003bcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d4a:	bf00      	nop
 8003d4c:	3720      	adds	r7, #32
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bc80      	pop	{r7}
 8003d62:	4770      	bx	lr

08003d64 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr

08003d76 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b083      	sub	sp, #12
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bc80      	pop	{r7}
 8003d86:	4770      	bx	lr

08003d88 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af02      	add	r7, sp, #8
 8003d8e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8003d90:	4a24      	ldr	r2, [pc, #144]	@ (8003e24 <RadioInit+0x9c>)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8003d96:	4b24      	ldr	r3, [pc, #144]	@ (8003e28 <RadioInit+0xa0>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8003d9c:	4b22      	ldr	r3, [pc, #136]	@ (8003e28 <RadioInit+0xa0>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8003da2:	4b21      	ldr	r3, [pc, #132]	@ (8003e28 <RadioInit+0xa0>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8003da8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e28 <RadioInit+0xa0>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 8003dae:	481f      	ldr	r0, [pc, #124]	@ (8003e2c <RadioInit+0xa4>)
 8003db0:	f001 ff8c 	bl	8005ccc <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8003db4:	4b1c      	ldr	r3, [pc, #112]	@ (8003e28 <RadioInit+0xa0>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8003dba:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <RadioInit+0xa0>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8003dc0:	f002 fa22 	bl	8006208 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	2000      	movs	r0, #0
 8003dc8:	f002 fdee 	bl	80069a8 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8003dcc:	2204      	movs	r2, #4
 8003dce:	2100      	movs	r1, #0
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	f002 fbb1 	bl	8006538 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003dde:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003de2:	f002 fae1 	bl	80063a8 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 8003de6:	f000 fe91 	bl	8004b0c <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8003dea:	2300      	movs	r3, #0
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	4b10      	ldr	r3, [pc, #64]	@ (8003e30 <RadioInit+0xa8>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	f04f 31ff 	mov.w	r1, #4294967295
 8003df6:	480f      	ldr	r0, [pc, #60]	@ (8003e34 <RadioInit+0xac>)
 8003df8:	f003 faf6 	bl	80073e8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	4b0d      	ldr	r3, [pc, #52]	@ (8003e38 <RadioInit+0xb0>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	f04f 31ff 	mov.w	r1, #4294967295
 8003e08:	480c      	ldr	r0, [pc, #48]	@ (8003e3c <RadioInit+0xb4>)
 8003e0a:	f003 faed 	bl	80073e8 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8003e0e:	4809      	ldr	r0, [pc, #36]	@ (8003e34 <RadioInit+0xac>)
 8003e10:	f003 fb8e 	bl	8007530 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8003e14:	4809      	ldr	r0, [pc, #36]	@ (8003e3c <RadioInit+0xb4>)
 8003e16:	f003 fb8b 	bl	8007530 <UTIL_TIMER_Stop>
}
 8003e1a:	bf00      	nop
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	200002f0 	.word	0x200002f0
 8003e28:	200002f4 	.word	0x200002f4
 8003e2c:	08004f01 	.word	0x08004f01
 8003e30:	08004e89 	.word	0x08004e89
 8003e34:	20000350 	.word	0x20000350
 8003e38:	08004e9d 	.word	0x08004e9d
 8003e3c:	20000368 	.word	0x20000368

08003e40 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8003e44:	f001 ff8a 	bl	8005d5c <SUBGRF_GetOperatingMode>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b07      	cmp	r3, #7
 8003e4c:	d00a      	beq.n	8003e64 <RadioGetStatus+0x24>
 8003e4e:	2b07      	cmp	r3, #7
 8003e50:	dc0a      	bgt.n	8003e68 <RadioGetStatus+0x28>
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d002      	beq.n	8003e5c <RadioGetStatus+0x1c>
 8003e56:	2b05      	cmp	r3, #5
 8003e58:	d002      	beq.n	8003e60 <RadioGetStatus+0x20>
 8003e5a:	e005      	b.n	8003e68 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	e004      	b.n	8003e6a <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e002      	b.n	8003e6a <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e000      	b.n	8003e6a <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8003e68:	2300      	movs	r3, #0
    }
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8003e7a:	4a2a      	ldr	r2, [pc, #168]	@ (8003f24 <RadioSetModem+0xb4>)
 8003e7c:	79fb      	ldrb	r3, [r7, #7]
 8003e7e:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8003e80:	79fb      	ldrb	r3, [r7, #7]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f003 f97d 	bl	8007182 <RFW_SetRadioModem>
    switch( modem )
 8003e88:	79fb      	ldrb	r3, [r7, #7]
 8003e8a:	2b05      	cmp	r3, #5
 8003e8c:	d80e      	bhi.n	8003eac <RadioSetModem+0x3c>
 8003e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003e94 <RadioSetModem+0x24>)
 8003e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e94:	08003ebb 	.word	0x08003ebb
 8003e98:	08003ec9 	.word	0x08003ec9
 8003e9c:	08003ead 	.word	0x08003ead
 8003ea0:	08003eef 	.word	0x08003eef
 8003ea4:	08003efd 	.word	0x08003efd
 8003ea8:	08003f0b 	.word	0x08003f0b
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8003eac:	2003      	movs	r0, #3
 8003eae:	f002 fb1d 	bl	80064ec <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8003eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003f24 <RadioSetModem+0xb4>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	735a      	strb	r2, [r3, #13]
        break;
 8003eb8:	e02f      	b.n	8003f1a <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8003eba:	2000      	movs	r0, #0
 8003ebc:	f002 fb16 	bl	80064ec <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8003ec0:	4b18      	ldr	r3, [pc, #96]	@ (8003f24 <RadioSetModem+0xb4>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	735a      	strb	r2, [r3, #13]
        break;
 8003ec6:	e028      	b.n	8003f1a <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8003ec8:	2001      	movs	r0, #1
 8003eca:	f002 fb0f 	bl	80064ec <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8003ece:	4b15      	ldr	r3, [pc, #84]	@ (8003f24 <RadioSetModem+0xb4>)
 8003ed0:	7b5a      	ldrb	r2, [r3, #13]
 8003ed2:	4b14      	ldr	r3, [pc, #80]	@ (8003f24 <RadioSetModem+0xb4>)
 8003ed4:	7b1b      	ldrb	r3, [r3, #12]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d01e      	beq.n	8003f18 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8003eda:	4b12      	ldr	r3, [pc, #72]	@ (8003f24 <RadioSetModem+0xb4>)
 8003edc:	7b1a      	ldrb	r2, [r3, #12]
 8003ede:	4b11      	ldr	r3, [pc, #68]	@ (8003f24 <RadioSetModem+0xb4>)
 8003ee0:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8003ee2:	4b10      	ldr	r3, [pc, #64]	@ (8003f24 <RadioSetModem+0xb4>)
 8003ee4:	7b5b      	ldrb	r3, [r3, #13]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 ff98 	bl	8004e1c <RadioSetPublicNetwork>
        }
        break;
 8003eec:	e014      	b.n	8003f18 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8003eee:	2002      	movs	r0, #2
 8003ef0:	f002 fafc 	bl	80064ec <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <RadioSetModem+0xb4>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	735a      	strb	r2, [r3, #13]
        break;
 8003efa:	e00e      	b.n	8003f1a <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8003efc:	2002      	movs	r0, #2
 8003efe:	f002 faf5 	bl	80064ec <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8003f02:	4b08      	ldr	r3, [pc, #32]	@ (8003f24 <RadioSetModem+0xb4>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	735a      	strb	r2, [r3, #13]
        break;
 8003f08:	e007      	b.n	8003f1a <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8003f0a:	2000      	movs	r0, #0
 8003f0c:	f002 faee 	bl	80064ec <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8003f10:	4b04      	ldr	r3, [pc, #16]	@ (8003f24 <RadioSetModem+0xb4>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	735a      	strb	r2, [r3, #13]
        break;
 8003f16:	e000      	b.n	8003f1a <RadioSetModem+0xaa>
        break;
 8003f18:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	200002f4 	.word	0x200002f4

08003f28 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f002 fa95 	bl	8006460 <SUBGRF_SetRfFrequency>
}
 8003f36:	bf00      	nop
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b090      	sub	sp, #64	@ 0x40
 8003f42:	af0a      	add	r7, sp, #40	@ 0x28
 8003f44:	60f8      	str	r0, [r7, #12]
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	603b      	str	r3, [r7, #0]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8003f52:	2300      	movs	r3, #0
 8003f54:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8003f56:	2300      	movs	r3, #0
 8003f58:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 8003f5a:	f000 fdea 	bl	8004b32 <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8003f5e:	2000      	movs	r0, #0
 8003f60:	f7ff ff86 	bl	8003e70 <RadioSetModem>

    RadioSetChannel( freq );
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f7ff ffdf 	bl	8003f28 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f6e:	2300      	movs	r3, #0
 8003f70:	9308      	str	r3, [sp, #32]
 8003f72:	2300      	movs	r3, #0
 8003f74:	9307      	str	r3, [sp, #28]
 8003f76:	2300      	movs	r3, #0
 8003f78:	9306      	str	r3, [sp, #24]
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	9305      	str	r3, [sp, #20]
 8003f7e:	2300      	movs	r3, #0
 8003f80:	9304      	str	r3, [sp, #16]
 8003f82:	2300      	movs	r3, #0
 8003f84:	9303      	str	r3, [sp, #12]
 8003f86:	2300      	movs	r3, #0
 8003f88:	9302      	str	r3, [sp, #8]
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	9301      	str	r3, [sp, #4]
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	2300      	movs	r3, #0
 8003f94:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8003f98:	68b9      	ldr	r1, [r7, #8]
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	f000 f83c 	bl	8004018 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8003fa0:	2000      	movs	r0, #0
 8003fa2:	f000 fdcd 	bl	8004b40 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8003fa6:	f000 ff67 	bl	8004e78 <RadioGetWakeupTime>
 8003faa:	4603      	mov	r3, r0
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7fc fda9 	bl	8000b04 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8003fb2:	f003 fb57 	bl	8007664 <UTIL_TIMER_GetCurrentTime>
 8003fb6:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8003fb8:	e00d      	b.n	8003fd6 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8003fba:	2000      	movs	r0, #0
 8003fbc:	f000 feae 	bl	8004d1c <RadioRssi>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8003fc4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003fc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	dd02      	ble.n	8003fd6 <RadioIsChannelFree+0x98>
        {
            status = false;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	75fb      	strb	r3, [r7, #23]
            break;
 8003fd4:	e006      	b.n	8003fe4 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8003fd6:	6938      	ldr	r0, [r7, #16]
 8003fd8:	f003 fb56 	bl	8007688 <UTIL_TIMER_GetElapsedTime>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d8ea      	bhi.n	8003fba <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 8003fe4:	f000 fda5 	bl	8004b32 <RadioStandby>

    return status;
 8003fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b082      	sub	sp, #8
 8003ff6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	2200      	movs	r2, #0
 8004000:	2100      	movs	r1, #0
 8004002:	2000      	movs	r0, #0
 8004004:	f002 f9d0 	bl	80063a8 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8004008:	f001 ff79 	bl	8005efe <SUBGRF_GetRandom>
 800400c:	6078      	str	r0, [r7, #4]

    return rnd;
 800400e:	687b      	ldr	r3, [r7, #4]
}
 8004010:	4618      	mov	r0, r3
 8004012:	3708      	adds	r7, #8
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b08a      	sub	sp, #40	@ 0x28
 800401c:	af00      	add	r7, sp, #0
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	607a      	str	r2, [r7, #4]
 8004022:	461a      	mov	r2, r3
 8004024:	4603      	mov	r3, r0
 8004026:	73fb      	strb	r3, [r7, #15]
 8004028:	4613      	mov	r3, r2
 800402a:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 800402c:	4ab9      	ldr	r2, [pc, #740]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 800402e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8004032:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 8004034:	f003 f863 	bl	80070fe <RFW_DeInit>
    if( rxContinuous == true )
 8004038:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800403c:	2b00      	cmp	r3, #0
 800403e:	d001      	beq.n	8004044 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8004040:	2300      	movs	r3, #0
 8004042:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8004044:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004048:	2b00      	cmp	r3, #0
 800404a:	d004      	beq.n	8004056 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 800404c:	4ab2      	ldr	r2, [pc, #712]	@ (8004318 <RadioSetRxConfig+0x300>)
 800404e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8004052:	7013      	strb	r3, [r2, #0]
 8004054:	e002      	b.n	800405c <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8004056:	4bb0      	ldr	r3, [pc, #704]	@ (8004318 <RadioSetRxConfig+0x300>)
 8004058:	22ff      	movs	r2, #255	@ 0xff
 800405a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800405c:	7bfb      	ldrb	r3, [r7, #15]
 800405e:	2b05      	cmp	r3, #5
 8004060:	d009      	beq.n	8004076 <RadioSetRxConfig+0x5e>
 8004062:	2b05      	cmp	r3, #5
 8004064:	f300 81d7 	bgt.w	8004416 <RadioSetRxConfig+0x3fe>
 8004068:	2b00      	cmp	r3, #0
 800406a:	f000 80bf 	beq.w	80041ec <RadioSetRxConfig+0x1d4>
 800406e:	2b01      	cmp	r3, #1
 8004070:	f000 8124 	beq.w	80042bc <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8004074:	e1cf      	b.n	8004416 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8004076:	2001      	movs	r0, #1
 8004078:	f002 f888 	bl	800618c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800407c:	4ba5      	ldr	r3, [pc, #660]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 800407e:	2200      	movs	r2, #0
 8004080:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8004084:	4aa3      	ldr	r2, [pc, #652]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800408a:	4ba2      	ldr	r3, [pc, #648]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 800408c:	2209      	movs	r2, #9
 800408e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8004092:	4ba0      	ldr	r3, [pc, #640]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004094:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8004098:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800409a:	68b8      	ldr	r0, [r7, #8]
 800409c:	f002 ff62 	bl	8006f64 <SUBGRF_GetFskBandwidthRegValue>
 80040a0:	4603      	mov	r3, r0
 80040a2:	461a      	mov	r2, r3
 80040a4:	4b9b      	ldr	r3, [pc, #620]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80040aa:	4b9a      	ldr	r3, [pc, #616]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80040b0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	4b97      	ldr	r3, [pc, #604]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040b8:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80040ba:	4b96      	ldr	r3, [pc, #600]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040bc:	2200      	movs	r2, #0
 80040be:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80040c0:	4b94      	ldr	r3, [pc, #592]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040c2:	2210      	movs	r2, #16
 80040c4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80040c6:	4b93      	ldr	r3, [pc, #588]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80040cc:	4b91      	ldr	r3, [pc, #580]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80040d2:	4b91      	ldr	r3, [pc, #580]	@ (8004318 <RadioSetRxConfig+0x300>)
 80040d4:	781a      	ldrb	r2, [r3, #0]
 80040d6:	4b8f      	ldr	r3, [pc, #572]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040d8:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80040da:	4b8e      	ldr	r3, [pc, #568]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040dc:	2201      	movs	r2, #1
 80040de:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 80040e0:	4b8c      	ldr	r3, [pc, #560]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 80040e6:	2005      	movs	r0, #5
 80040e8:	f7ff fec2 	bl	8003e70 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80040ec:	488b      	ldr	r0, [pc, #556]	@ (800431c <RadioSetRxConfig+0x304>)
 80040ee:	f002 faf1 	bl	80066d4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80040f2:	488b      	ldr	r0, [pc, #556]	@ (8004320 <RadioSetRxConfig+0x308>)
 80040f4:	f002 fbbc 	bl	8006870 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80040f8:	4a8a      	ldr	r2, [pc, #552]	@ (8004324 <RadioSetRxConfig+0x30c>)
 80040fa:	f107 031c 	add.w	r3, r7, #28
 80040fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004102:	e883 0003 	stmia.w	r3, {r0, r1}
 8004106:	f107 031c 	add.w	r3, r7, #28
 800410a:	4618      	mov	r0, r3
 800410c:	f001 fe75 	bl	8005dfa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8004110:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8004114:	f001 fec0 	bl	8005e98 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8004118:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 800411c:	f000 fe1c 	bl	8004d58 <RadioRead>
 8004120:	4603      	mov	r3, r0
 8004122:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8004126:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800412a:	f023 0310 	bic.w	r3, r3, #16
 800412e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8004132:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004136:	4619      	mov	r1, r3
 8004138:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 800413c:	f000 fdfa 	bl	8004d34 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8004140:	2104      	movs	r1, #4
 8004142:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8004146:	f000 fdf5 	bl	8004d34 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 800414a:	f640 009b 	movw	r0, #2203	@ 0x89b
 800414e:	f000 fe03 	bl	8004d58 <RadioRead>
 8004152:	4603      	mov	r3, r0
 8004154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8004158:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800415c:	f023 031c 	bic.w	r3, r3, #28
 8004160:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8004164:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004168:	f043 0308 	orr.w	r3, r3, #8
 800416c:	b2db      	uxtb	r3, r3
 800416e:	4619      	mov	r1, r3
 8004170:	f640 009b 	movw	r0, #2203	@ 0x89b
 8004174:	f000 fdde 	bl	8004d34 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8004178:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 800417c:	f000 fdec 	bl	8004d58 <RadioRead>
 8004180:	4603      	mov	r3, r0
 8004182:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8004186:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800418a:	f023 0318 	bic.w	r3, r3, #24
 800418e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8004192:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004196:	f043 0318 	orr.w	r3, r3, #24
 800419a:	b2db      	uxtb	r3, r3
 800419c:	4619      	mov	r1, r3
 800419e:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 80041a2:	f000 fdc7 	bl	8004d34 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 80041a6:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80041aa:	f000 fdd5 	bl	8004d58 <RadioRead>
 80041ae:	4603      	mov	r3, r0
 80041b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80041b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 80041c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041c4:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	4619      	mov	r1, r3
 80041cc:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80041d0:	f000 fdb0 	bl	8004d34 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80041d4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80041d6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80041da:	fb02 f303 	mul.w	r3, r2, r3
 80041de:	461a      	mov	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e6:	4a4b      	ldr	r2, [pc, #300]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80041e8:	6093      	str	r3, [r2, #8]
            break;
 80041ea:	e115      	b.n	8004418 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80041ec:	2000      	movs	r0, #0
 80041ee:	f001 ffcd 	bl	800618c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80041f2:	4b48      	ldr	r3, [pc, #288]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80041fa:	4a46      	ldr	r2, [pc, #280]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8004200:	4b44      	ldr	r3, [pc, #272]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004202:	220b      	movs	r2, #11
 8004204:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8004208:	68b8      	ldr	r0, [r7, #8]
 800420a:	f002 feab 	bl	8006f64 <SUBGRF_GetFskBandwidthRegValue>
 800420e:	4603      	mov	r3, r0
 8004210:	461a      	mov	r2, r3
 8004212:	4b40      	ldr	r3, [pc, #256]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004214:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8004218:	4b3e      	ldr	r3, [pc, #248]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 800421a:	2200      	movs	r2, #0
 800421c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800421e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004220:	00db      	lsls	r3, r3, #3
 8004222:	b29a      	uxth	r2, r3
 8004224:	4b3b      	ldr	r3, [pc, #236]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004226:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8004228:	4b3a      	ldr	r3, [pc, #232]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 800422a:	2204      	movs	r2, #4
 800422c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800422e:	4b39      	ldr	r3, [pc, #228]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004230:	2218      	movs	r2, #24
 8004232:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8004234:	4b37      	ldr	r3, [pc, #220]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004236:	2200      	movs	r2, #0
 8004238:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800423a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800423e:	f083 0301 	eor.w	r3, r3, #1
 8004242:	b2db      	uxtb	r3, r3
 8004244:	461a      	mov	r2, r3
 8004246:	4b33      	ldr	r3, [pc, #204]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004248:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800424a:	4b33      	ldr	r3, [pc, #204]	@ (8004318 <RadioSetRxConfig+0x300>)
 800424c:	781a      	ldrb	r2, [r3, #0]
 800424e:	4b31      	ldr	r3, [pc, #196]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004250:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8004252:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8004256:	2b00      	cmp	r3, #0
 8004258:	d003      	beq.n	8004262 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800425a:	4b2e      	ldr	r3, [pc, #184]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 800425c:	22f2      	movs	r2, #242	@ 0xf2
 800425e:	75da      	strb	r2, [r3, #23]
 8004260:	e002      	b.n	8004268 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8004262:	4b2c      	ldr	r3, [pc, #176]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 8004264:	2201      	movs	r2, #1
 8004266:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8004268:	4b2a      	ldr	r3, [pc, #168]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 800426a:	2201      	movs	r2, #1
 800426c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800426e:	f000 fc60 	bl	8004b32 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8004272:	2000      	movs	r0, #0
 8004274:	f7ff fdfc 	bl	8003e70 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8004278:	4828      	ldr	r0, [pc, #160]	@ (800431c <RadioSetRxConfig+0x304>)
 800427a:	f002 fa2b 	bl	80066d4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800427e:	4828      	ldr	r0, [pc, #160]	@ (8004320 <RadioSetRxConfig+0x308>)
 8004280:	f002 faf6 	bl	8006870 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8004284:	4a28      	ldr	r2, [pc, #160]	@ (8004328 <RadioSetRxConfig+0x310>)
 8004286:	f107 0314 	add.w	r3, r7, #20
 800428a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800428e:	e883 0003 	stmia.w	r3, {r0, r1}
 8004292:	f107 0314 	add.w	r3, r7, #20
 8004296:	4618      	mov	r0, r3
 8004298:	f001 fdaf 	bl	8005dfa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800429c:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80042a0:	f001 fdfa 	bl	8005e98 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80042a4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80042a6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80042aa:	fb02 f303 	mul.w	r3, r2, r3
 80042ae:	461a      	mov	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b6:	4a17      	ldr	r2, [pc, #92]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80042b8:	6093      	str	r3, [r2, #8]
            break;
 80042ba:	e0ad      	b.n	8004418 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80042bc:	2000      	movs	r0, #0
 80042be:	f001 ff65 	bl	800618c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80042c2:	4b14      	ldr	r3, [pc, #80]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	b2da      	uxtb	r2, r3
 80042ce:	4b11      	ldr	r3, [pc, #68]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80042d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80042d4:	4a15      	ldr	r2, [pc, #84]	@ (800432c <RadioSetRxConfig+0x314>)
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	4413      	add	r3, r2
 80042da:	781a      	ldrb	r2, [r3, #0]
 80042dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80042de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 80042e2:	4a0c      	ldr	r2, [pc, #48]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 80042e4:	7bbb      	ldrb	r3, [r7, #14]
 80042e6:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d105      	bne.n	80042fc <RadioSetRxConfig+0x2e4>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b0b      	cmp	r3, #11
 80042f4:	d008      	beq.n	8004308 <RadioSetRxConfig+0x2f0>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b0c      	cmp	r3, #12
 80042fa:	d005      	beq.n	8004308 <RadioSetRxConfig+0x2f0>
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d116      	bne.n	8004330 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b0c      	cmp	r3, #12
 8004306:	d113      	bne.n	8004330 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8004308:	4b02      	ldr	r3, [pc, #8]	@ (8004314 <RadioSetRxConfig+0x2fc>)
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8004310:	e012      	b.n	8004338 <RadioSetRxConfig+0x320>
 8004312:	bf00      	nop
 8004314:	200002f4 	.word	0x200002f4
 8004318:	20000009 	.word	0x20000009
 800431c:	2000032c 	.word	0x2000032c
 8004320:	20000302 	.word	0x20000302
 8004324:	08007874 	.word	0x08007874
 8004328:	0800787c 	.word	0x0800787c
 800432c:	080079dc 	.word	0x080079dc
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8004330:	4b3b      	ldr	r3, [pc, #236]	@ (8004420 <RadioSetRxConfig+0x408>)
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8004338:	4b39      	ldr	r3, [pc, #228]	@ (8004420 <RadioSetRxConfig+0x408>)
 800433a:	2201      	movs	r2, #1
 800433c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800433e:	4b38      	ldr	r3, [pc, #224]	@ (8004420 <RadioSetRxConfig+0x408>)
 8004340:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004344:	2b05      	cmp	r3, #5
 8004346:	d004      	beq.n	8004352 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8004348:	4b35      	ldr	r3, [pc, #212]	@ (8004420 <RadioSetRxConfig+0x408>)
 800434a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800434e:	2b06      	cmp	r3, #6
 8004350:	d10a      	bne.n	8004368 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8004352:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004354:	2b0b      	cmp	r3, #11
 8004356:	d803      	bhi.n	8004360 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8004358:	4b31      	ldr	r3, [pc, #196]	@ (8004420 <RadioSetRxConfig+0x408>)
 800435a:	220c      	movs	r2, #12
 800435c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800435e:	e006      	b.n	800436e <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8004360:	4a2f      	ldr	r2, [pc, #188]	@ (8004420 <RadioSetRxConfig+0x408>)
 8004362:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004364:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8004366:	e002      	b.n	800436e <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8004368:	4a2d      	ldr	r2, [pc, #180]	@ (8004420 <RadioSetRxConfig+0x408>)
 800436a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800436c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800436e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8004372:	4b2b      	ldr	r3, [pc, #172]	@ (8004420 <RadioSetRxConfig+0x408>)
 8004374:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8004376:	4b2b      	ldr	r3, [pc, #172]	@ (8004424 <RadioSetRxConfig+0x40c>)
 8004378:	781a      	ldrb	r2, [r3, #0]
 800437a:	4b29      	ldr	r3, [pc, #164]	@ (8004420 <RadioSetRxConfig+0x408>)
 800437c:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800437e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8004382:	4b27      	ldr	r3, [pc, #156]	@ (8004420 <RadioSetRxConfig+0x408>)
 8004384:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8004388:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800438c:	4b24      	ldr	r3, [pc, #144]	@ (8004420 <RadioSetRxConfig+0x408>)
 800438e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8004392:	f000 fbce 	bl	8004b32 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8004396:	2001      	movs	r0, #1
 8004398:	f7ff fd6a 	bl	8003e70 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800439c:	4822      	ldr	r0, [pc, #136]	@ (8004428 <RadioSetRxConfig+0x410>)
 800439e:	f002 f999 	bl	80066d4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80043a2:	4822      	ldr	r0, [pc, #136]	@ (800442c <RadioSetRxConfig+0x414>)
 80043a4:	f002 fa64 	bl	8006870 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80043a8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	4618      	mov	r0, r3
 80043ae:	f001 fefc 	bl	80061aa <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 80043b2:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 80043b6:	f002 fbc3 	bl	8006b40 <SUBGRF_ReadRegister>
 80043ba:	4603      	mov	r3, r0
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	4619      	mov	r1, r3
 80043c4:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 80043c8:	f002 fb98 	bl	8006afc <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80043cc:	4b14      	ldr	r3, [pc, #80]	@ (8004420 <RadioSetRxConfig+0x408>)
 80043ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d10d      	bne.n	80043f2 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80043d6:	f240 7036 	movw	r0, #1846	@ 0x736
 80043da:	f002 fbb1 	bl	8006b40 <SUBGRF_ReadRegister>
 80043de:	4603      	mov	r3, r0
 80043e0:	f023 0304 	bic.w	r3, r3, #4
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	4619      	mov	r1, r3
 80043e8:	f240 7036 	movw	r0, #1846	@ 0x736
 80043ec:	f002 fb86 	bl	8006afc <SUBGRF_WriteRegister>
 80043f0:	e00c      	b.n	800440c <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80043f2:	f240 7036 	movw	r0, #1846	@ 0x736
 80043f6:	f002 fba3 	bl	8006b40 <SUBGRF_ReadRegister>
 80043fa:	4603      	mov	r3, r0
 80043fc:	f043 0304 	orr.w	r3, r3, #4
 8004400:	b2db      	uxtb	r3, r3
 8004402:	4619      	mov	r1, r3
 8004404:	f240 7036 	movw	r0, #1846	@ 0x736
 8004408:	f002 fb78 	bl	8006afc <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800440c:	4b04      	ldr	r3, [pc, #16]	@ (8004420 <RadioSetRxConfig+0x408>)
 800440e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004412:	609a      	str	r2, [r3, #8]
            break;
 8004414:	e000      	b.n	8004418 <RadioSetRxConfig+0x400>
            break;
 8004416:	bf00      	nop
    }
}
 8004418:	bf00      	nop
 800441a:	3728      	adds	r7, #40	@ 0x28
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	200002f4 	.word	0x200002f4
 8004424:	20000009 	.word	0x20000009
 8004428:	2000032c 	.word	0x2000032c
 800442c:	20000302 	.word	0x20000302

08004430 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
 8004436:	60ba      	str	r2, [r7, #8]
 8004438:	607b      	str	r3, [r7, #4]
 800443a:	4603      	mov	r3, r0
 800443c:	73fb      	strb	r3, [r7, #15]
 800443e:	460b      	mov	r3, r1
 8004440:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 8004442:	f002 fe5c 	bl	80070fe <RFW_DeInit>
    switch( modem )
 8004446:	7bfb      	ldrb	r3, [r7, #15]
 8004448:	2b04      	cmp	r3, #4
 800444a:	f000 80c7 	beq.w	80045dc <RadioSetTxConfig+0x1ac>
 800444e:	2b04      	cmp	r3, #4
 8004450:	f300 80d6 	bgt.w	8004600 <RadioSetTxConfig+0x1d0>
 8004454:	2b00      	cmp	r3, #0
 8004456:	d002      	beq.n	800445e <RadioSetTxConfig+0x2e>
 8004458:	2b01      	cmp	r3, #1
 800445a:	d059      	beq.n	8004510 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 800445c:	e0d0      	b.n	8004600 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800445e:	4b77      	ldr	r3, [pc, #476]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8004466:	4a75      	ldr	r2, [pc, #468]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004468:	6a3b      	ldr	r3, [r7, #32]
 800446a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800446c:	4b73      	ldr	r3, [pc, #460]	@ (800463c <RadioSetTxConfig+0x20c>)
 800446e:	220b      	movs	r2, #11
 8004470:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f002 fd75 	bl	8006f64 <SUBGRF_GetFskBandwidthRegValue>
 800447a:	4603      	mov	r3, r0
 800447c:	461a      	mov	r2, r3
 800447e:	4b6f      	ldr	r3, [pc, #444]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004480:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8004484:	4a6d      	ldr	r2, [pc, #436]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800448a:	4b6c      	ldr	r3, [pc, #432]	@ (800463c <RadioSetTxConfig+0x20c>)
 800448c:	2200      	movs	r2, #0
 800448e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8004490:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	b29a      	uxth	r2, r3
 8004496:	4b69      	ldr	r3, [pc, #420]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004498:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800449a:	4b68      	ldr	r3, [pc, #416]	@ (800463c <RadioSetTxConfig+0x20c>)
 800449c:	2204      	movs	r2, #4
 800449e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80044a0:	4b66      	ldr	r3, [pc, #408]	@ (800463c <RadioSetTxConfig+0x20c>)
 80044a2:	2218      	movs	r2, #24
 80044a4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80044a6:	4b65      	ldr	r3, [pc, #404]	@ (800463c <RadioSetTxConfig+0x20c>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80044ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80044b0:	f083 0301 	eor.w	r3, r3, #1
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	461a      	mov	r2, r3
 80044b8:	4b60      	ldr	r3, [pc, #384]	@ (800463c <RadioSetTxConfig+0x20c>)
 80044ba:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80044bc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80044c4:	4b5d      	ldr	r3, [pc, #372]	@ (800463c <RadioSetTxConfig+0x20c>)
 80044c6:	22f2      	movs	r2, #242	@ 0xf2
 80044c8:	75da      	strb	r2, [r3, #23]
 80044ca:	e002      	b.n	80044d2 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80044cc:	4b5b      	ldr	r3, [pc, #364]	@ (800463c <RadioSetTxConfig+0x20c>)
 80044ce:	2201      	movs	r2, #1
 80044d0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80044d2:	4b5a      	ldr	r3, [pc, #360]	@ (800463c <RadioSetTxConfig+0x20c>)
 80044d4:	2201      	movs	r2, #1
 80044d6:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80044d8:	f000 fb2b 	bl	8004b32 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 80044dc:	2000      	movs	r0, #0
 80044de:	f7ff fcc7 	bl	8003e70 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80044e2:	4857      	ldr	r0, [pc, #348]	@ (8004640 <RadioSetTxConfig+0x210>)
 80044e4:	f002 f8f6 	bl	80066d4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80044e8:	4856      	ldr	r0, [pc, #344]	@ (8004644 <RadioSetTxConfig+0x214>)
 80044ea:	f002 f9c1 	bl	8006870 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80044ee:	4a56      	ldr	r2, [pc, #344]	@ (8004648 <RadioSetTxConfig+0x218>)
 80044f0:	f107 0310 	add.w	r3, r7, #16
 80044f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80044f8:	e883 0003 	stmia.w	r3, {r0, r1}
 80044fc:	f107 0310 	add.w	r3, r7, #16
 8004500:	4618      	mov	r0, r3
 8004502:	f001 fc7a 	bl	8005dfa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8004506:	f240 10ff 	movw	r0, #511	@ 0x1ff
 800450a:	f001 fcc5 	bl	8005e98 <SUBGRF_SetWhiteningSeed>
            break;
 800450e:	e078      	b.n	8004602 <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8004510:	4b4a      	ldr	r3, [pc, #296]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8004518:	6a3b      	ldr	r3, [r7, #32]
 800451a:	b2da      	uxtb	r2, r3
 800451c:	4b47      	ldr	r3, [pc, #284]	@ (800463c <RadioSetTxConfig+0x20c>)
 800451e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8004522:	4a4a      	ldr	r2, [pc, #296]	@ (800464c <RadioSetTxConfig+0x21c>)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4413      	add	r3, r2
 8004528:	781a      	ldrb	r2, [r3, #0]
 800452a:	4b44      	ldr	r3, [pc, #272]	@ (800463c <RadioSetTxConfig+0x20c>)
 800452c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8004530:	4a42      	ldr	r2, [pc, #264]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004532:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004536:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d105      	bne.n	800454c <RadioSetTxConfig+0x11c>
 8004540:	6a3b      	ldr	r3, [r7, #32]
 8004542:	2b0b      	cmp	r3, #11
 8004544:	d008      	beq.n	8004558 <RadioSetTxConfig+0x128>
 8004546:	6a3b      	ldr	r3, [r7, #32]
 8004548:	2b0c      	cmp	r3, #12
 800454a:	d005      	beq.n	8004558 <RadioSetTxConfig+0x128>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d107      	bne.n	8004562 <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8004552:	6a3b      	ldr	r3, [r7, #32]
 8004554:	2b0c      	cmp	r3, #12
 8004556:	d104      	bne.n	8004562 <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8004558:	4b38      	ldr	r3, [pc, #224]	@ (800463c <RadioSetTxConfig+0x20c>)
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8004560:	e003      	b.n	800456a <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8004562:	4b36      	ldr	r3, [pc, #216]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800456a:	4b34      	ldr	r3, [pc, #208]	@ (800463c <RadioSetTxConfig+0x20c>)
 800456c:	2201      	movs	r2, #1
 800456e:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8004570:	4b32      	ldr	r3, [pc, #200]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004572:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004576:	2b05      	cmp	r3, #5
 8004578:	d004      	beq.n	8004584 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800457a:	4b30      	ldr	r3, [pc, #192]	@ (800463c <RadioSetTxConfig+0x20c>)
 800457c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8004580:	2b06      	cmp	r3, #6
 8004582:	d10a      	bne.n	800459a <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8004584:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004586:	2b0b      	cmp	r3, #11
 8004588:	d803      	bhi.n	8004592 <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800458a:	4b2c      	ldr	r3, [pc, #176]	@ (800463c <RadioSetTxConfig+0x20c>)
 800458c:	220c      	movs	r2, #12
 800458e:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8004590:	e006      	b.n	80045a0 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8004592:	4a2a      	ldr	r2, [pc, #168]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004594:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004596:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8004598:	e002      	b.n	80045a0 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800459a:	4a28      	ldr	r2, [pc, #160]	@ (800463c <RadioSetTxConfig+0x20c>)
 800459c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800459e:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80045a0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80045a4:	4b25      	ldr	r3, [pc, #148]	@ (800463c <RadioSetTxConfig+0x20c>)
 80045a6:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80045a8:	4b29      	ldr	r3, [pc, #164]	@ (8004650 <RadioSetTxConfig+0x220>)
 80045aa:	781a      	ldrb	r2, [r3, #0]
 80045ac:	4b23      	ldr	r3, [pc, #140]	@ (800463c <RadioSetTxConfig+0x20c>)
 80045ae:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80045b0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80045b4:	4b21      	ldr	r3, [pc, #132]	@ (800463c <RadioSetTxConfig+0x20c>)
 80045b6:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80045ba:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80045be:	4b1f      	ldr	r3, [pc, #124]	@ (800463c <RadioSetTxConfig+0x20c>)
 80045c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 80045c4:	f000 fab5 	bl	8004b32 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80045c8:	2001      	movs	r0, #1
 80045ca:	f7ff fc51 	bl	8003e70 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80045ce:	481c      	ldr	r0, [pc, #112]	@ (8004640 <RadioSetTxConfig+0x210>)
 80045d0:	f002 f880 	bl	80066d4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80045d4:	481b      	ldr	r0, [pc, #108]	@ (8004644 <RadioSetTxConfig+0x214>)
 80045d6:	f002 f94b 	bl	8006870 <SUBGRF_SetPacketParams>
            break;
 80045da:	e012      	b.n	8004602 <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 80045dc:	2004      	movs	r0, #4
 80045de:	f7ff fc47 	bl	8003e70 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80045e2:	4b16      	ldr	r3, [pc, #88]	@ (800463c <RadioSetTxConfig+0x20c>)
 80045e4:	2202      	movs	r2, #2
 80045e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 80045ea:	4a14      	ldr	r2, [pc, #80]	@ (800463c <RadioSetTxConfig+0x20c>)
 80045ec:	6a3b      	ldr	r3, [r7, #32]
 80045ee:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80045f0:	4b12      	ldr	r3, [pc, #72]	@ (800463c <RadioSetTxConfig+0x20c>)
 80045f2:	2216      	movs	r2, #22
 80045f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80045f8:	4811      	ldr	r0, [pc, #68]	@ (8004640 <RadioSetTxConfig+0x210>)
 80045fa:	f002 f86b 	bl	80066d4 <SUBGRF_SetModulationParams>
            break;
 80045fe:	e000      	b.n	8004602 <RadioSetTxConfig+0x1d2>
            break;
 8004600:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8004602:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004606:	4618      	mov	r0, r3
 8004608:	f002 fbae 	bl	8006d68 <SUBGRF_SetRfTxPower>
 800460c:	4603      	mov	r3, r0
 800460e:	461a      	mov	r2, r3
 8004610:	4b0a      	ldr	r3, [pc, #40]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004612:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8004616:	210e      	movs	r1, #14
 8004618:	f640 101f 	movw	r0, #2335	@ 0x91f
 800461c:	f002 fa6e 	bl	8006afc <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8004620:	4b06      	ldr	r3, [pc, #24]	@ (800463c <RadioSetTxConfig+0x20c>)
 8004622:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004626:	4618      	mov	r0, r3
 8004628:	f002 fd7d 	bl	8007126 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800462c:	4a03      	ldr	r2, [pc, #12]	@ (800463c <RadioSetTxConfig+0x20c>)
 800462e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004630:	6053      	str	r3, [r2, #4]
}
 8004632:	bf00      	nop
 8004634:	3718      	adds	r7, #24
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	200002f4 	.word	0x200002f4
 8004640:	2000032c 	.word	0x2000032c
 8004644:	20000302 	.word	0x20000302
 8004648:	0800787c 	.word	0x0800787c
 800464c:	080079dc 	.word	0x080079dc
 8004650:	20000009 	.word	0x20000009

08004654 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
    return true;
 800465c:	2301      	movs	r3, #1
}
 800465e:	4618      	mov	r0, r3
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr

08004668 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8004672:	2300      	movs	r3, #0
 8004674:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	2b0a      	cmp	r3, #10
 800467a:	d83e      	bhi.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
 800467c:	a201      	add	r2, pc, #4	@ (adr r2, 8004684 <RadioGetLoRaBandwidthInHz+0x1c>)
 800467e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004682:	bf00      	nop
 8004684:	080046b1 	.word	0x080046b1
 8004688:	080046c1 	.word	0x080046c1
 800468c:	080046d1 	.word	0x080046d1
 8004690:	080046e1 	.word	0x080046e1
 8004694:	080046e9 	.word	0x080046e9
 8004698:	080046ef 	.word	0x080046ef
 800469c:	080046f5 	.word	0x080046f5
 80046a0:	080046fb 	.word	0x080046fb
 80046a4:	080046b9 	.word	0x080046b9
 80046a8:	080046c9 	.word	0x080046c9
 80046ac:	080046d9 	.word	0x080046d9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80046b0:	f641 6384 	movw	r3, #7812	@ 0x1e84
 80046b4:	60fb      	str	r3, [r7, #12]
        break;
 80046b6:	e020      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80046b8:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 80046bc:	60fb      	str	r3, [r7, #12]
        break;
 80046be:	e01c      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80046c0:	f643 5309 	movw	r3, #15625	@ 0x3d09
 80046c4:	60fb      	str	r3, [r7, #12]
        break;
 80046c6:	e018      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80046c8:	f245 1361 	movw	r3, #20833	@ 0x5161
 80046cc:	60fb      	str	r3, [r7, #12]
        break;
 80046ce:	e014      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80046d0:	f647 2312 	movw	r3, #31250	@ 0x7a12
 80046d4:	60fb      	str	r3, [r7, #12]
        break;
 80046d6:	e010      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 80046d8:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 80046dc:	60fb      	str	r3, [r7, #12]
        break;
 80046de:	e00c      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 80046e0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80046e4:	60fb      	str	r3, [r7, #12]
        break;
 80046e6:	e008      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 80046e8:	4b07      	ldr	r3, [pc, #28]	@ (8004708 <RadioGetLoRaBandwidthInHz+0xa0>)
 80046ea:	60fb      	str	r3, [r7, #12]
        break;
 80046ec:	e005      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 80046ee:	4b07      	ldr	r3, [pc, #28]	@ (800470c <RadioGetLoRaBandwidthInHz+0xa4>)
 80046f0:	60fb      	str	r3, [r7, #12]
        break;
 80046f2:	e002      	b.n	80046fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 80046f4:	4b06      	ldr	r3, [pc, #24]	@ (8004710 <RadioGetLoRaBandwidthInHz+0xa8>)
 80046f6:	60fb      	str	r3, [r7, #12]
        break;
 80046f8:	bf00      	nop
    }

    return bandwidthInHz;
 80046fa:	68fb      	ldr	r3, [r7, #12]
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	bc80      	pop	{r7}
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	0001e848 	.word	0x0001e848
 800470c:	0003d090 	.word	0x0003d090
 8004710:	0007a120 	.word	0x0007a120

08004714 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	4608      	mov	r0, r1
 800471e:	4611      	mov	r1, r2
 8004720:	461a      	mov	r2, r3
 8004722:	4603      	mov	r3, r0
 8004724:	70fb      	strb	r3, [r7, #3]
 8004726:	460b      	mov	r3, r1
 8004728:	803b      	strh	r3, [r7, #0]
 800472a:	4613      	mov	r3, r2
 800472c:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 800472e:	883b      	ldrh	r3, [r7, #0]
 8004730:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8004732:	78ba      	ldrb	r2, [r7, #2]
 8004734:	f082 0201 	eor.w	r2, r2, #1
 8004738:	b2d2      	uxtb	r2, r2
 800473a:	2a00      	cmp	r2, #0
 800473c:	d001      	beq.n	8004742 <RadioGetGfskTimeOnAirNumerator+0x2e>
 800473e:	2208      	movs	r2, #8
 8004740:	e000      	b.n	8004744 <RadioGetGfskTimeOnAirNumerator+0x30>
 8004742:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8004744:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8004746:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800474a:	7c3b      	ldrb	r3, [r7, #16]
 800474c:	7d39      	ldrb	r1, [r7, #20]
 800474e:	2900      	cmp	r1, #0
 8004750:	d001      	beq.n	8004756 <RadioGetGfskTimeOnAirNumerator+0x42>
 8004752:	2102      	movs	r1, #2
 8004754:	e000      	b.n	8004758 <RadioGetGfskTimeOnAirNumerator+0x44>
 8004756:	2100      	movs	r1, #0
 8004758:	440b      	add	r3, r1
 800475a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800475c:	4413      	add	r3, r2
}
 800475e:	4618      	mov	r0, r3
 8004760:	370c      	adds	r7, #12
 8004762:	46bd      	mov	sp, r7
 8004764:	bc80      	pop	{r7}
 8004766:	4770      	bx	lr

08004768 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8004768:	b480      	push	{r7}
 800476a:	b08b      	sub	sp, #44	@ 0x2c
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	4611      	mov	r1, r2
 8004774:	461a      	mov	r2, r3
 8004776:	460b      	mov	r3, r1
 8004778:	71fb      	strb	r3, [r7, #7]
 800477a:	4613      	mov	r3, r2
 800477c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800477e:	79fb      	ldrb	r3, [r7, #7]
 8004780:	3304      	adds	r3, #4
 8004782:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8004784:	2300      	movs	r3, #0
 8004786:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b05      	cmp	r3, #5
 800478e:	d002      	beq.n	8004796 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b06      	cmp	r3, #6
 8004794:	d104      	bne.n	80047a0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8004796:	88bb      	ldrh	r3, [r7, #4]
 8004798:	2b0b      	cmp	r3, #11
 800479a:	d801      	bhi.n	80047a0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800479c:	230c      	movs	r3, #12
 800479e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d105      	bne.n	80047b2 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2b0b      	cmp	r3, #11
 80047aa:	d008      	beq.n	80047be <RadioGetLoRaTimeOnAirNumerator+0x56>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b0c      	cmp	r3, #12
 80047b0:	d005      	beq.n	80047be <RadioGetLoRaTimeOnAirNumerator+0x56>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d105      	bne.n	80047c4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	2b0c      	cmp	r3, #12
 80047bc:	d102      	bne.n	80047c4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80047be:	2301      	movs	r3, #1
 80047c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80047c4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80047c8:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 80047ca:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80047ce:	2a00      	cmp	r2, #0
 80047d0:	d001      	beq.n	80047d6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 80047d2:	2210      	movs	r2, #16
 80047d4:	e000      	b.n	80047d8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 80047d6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80047d8:	4413      	add	r3, r2
 80047da:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 80047e0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 80047e2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80047e6:	2a00      	cmp	r2, #0
 80047e8:	d001      	beq.n	80047ee <RadioGetLoRaTimeOnAirNumerator+0x86>
 80047ea:	2200      	movs	r2, #0
 80047ec:	e000      	b.n	80047f0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 80047ee:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 80047f0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80047f2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b06      	cmp	r3, #6
 80047f8:	d803      	bhi.n	8004802 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	623b      	str	r3, [r7, #32]
 8004800:	e00e      	b.n	8004820 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	3308      	adds	r3, #8
 8004806:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8004808:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800480c:	2b00      	cmp	r3, #0
 800480e:	d004      	beq.n	800481a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	3b02      	subs	r3, #2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	623b      	str	r3, [r7, #32]
 8004818:	e002      	b.n	8004820 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	2b00      	cmp	r3, #0
 8004824:	da01      	bge.n	800482a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8004826:	2300      	movs	r3, #0
 8004828:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800482a:	69fa      	ldr	r2, [r7, #28]
 800482c:	6a3b      	ldr	r3, [r7, #32]
 800482e:	4413      	add	r3, r2
 8004830:	1e5a      	subs	r2, r3, #1
 8004832:	6a3b      	ldr	r3, [r7, #32]
 8004834:	fb92 f3f3 	sdiv	r3, r2, r3
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	fb03 f202 	mul.w	r2, r3, r2
 800483e:	88bb      	ldrh	r3, [r7, #4]
 8004840:	4413      	add	r3, r2
    int32_t intermediate =
 8004842:	330c      	adds	r3, #12
 8004844:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	2b06      	cmp	r3, #6
 800484a:	d802      	bhi.n	8004852 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	3302      	adds	r3, #2
 8004850:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	3b02      	subs	r3, #2
 800485c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8004860:	4618      	mov	r0, r3
 8004862:	372c      	adds	r7, #44	@ 0x2c
 8004864:	46bd      	mov	sp, r7
 8004866:	bc80      	pop	{r7}
 8004868:	4770      	bx	lr
	...

0800486c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b08a      	sub	sp, #40	@ 0x28
 8004870:	af04      	add	r7, sp, #16
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	607a      	str	r2, [r7, #4]
 8004876:	461a      	mov	r2, r3
 8004878:	4603      	mov	r3, r0
 800487a:	73fb      	strb	r3, [r7, #15]
 800487c:	4613      	mov	r3, r2
 800487e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8004884:	2301      	movs	r3, #1
 8004886:	613b      	str	r3, [r7, #16]

    switch( modem )
 8004888:	7bfb      	ldrb	r3, [r7, #15]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d002      	beq.n	8004894 <RadioTimeOnAir+0x28>
 800488e:	2b01      	cmp	r3, #1
 8004890:	d017      	beq.n	80048c2 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8004892:	e035      	b.n	8004900 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8004894:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8004898:	8c3a      	ldrh	r2, [r7, #32]
 800489a:	7bb9      	ldrb	r1, [r7, #14]
 800489c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80048a0:	9301      	str	r3, [sp, #4]
 80048a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80048a6:	9300      	str	r3, [sp, #0]
 80048a8:	4603      	mov	r3, r0
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7ff ff32 	bl	8004714 <RadioGetGfskTimeOnAirNumerator>
 80048b0:	4603      	mov	r3, r0
 80048b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80048b6:	fb02 f303 	mul.w	r3, r2, r3
 80048ba:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	613b      	str	r3, [r7, #16]
        break;
 80048c0:	e01e      	b.n	8004900 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 80048c2:	8c39      	ldrh	r1, [r7, #32]
 80048c4:	7bba      	ldrb	r2, [r7, #14]
 80048c6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80048ca:	9302      	str	r3, [sp, #8]
 80048cc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80048d0:	9301      	str	r3, [sp, #4]
 80048d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	460b      	mov	r3, r1
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	68b8      	ldr	r0, [r7, #8]
 80048de:	f7ff ff43 	bl	8004768 <RadioGetLoRaTimeOnAirNumerator>
 80048e2:	4603      	mov	r3, r0
 80048e4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80048e8:	fb02 f303 	mul.w	r3, r2, r3
 80048ec:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80048ee:	4a0a      	ldr	r2, [pc, #40]	@ (8004918 <RadioTimeOnAir+0xac>)
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	4413      	add	r3, r2
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7ff feb6 	bl	8004668 <RadioGetLoRaBandwidthInHz>
 80048fc:	6138      	str	r0, [r7, #16]
        break;
 80048fe:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	4413      	add	r3, r2
 8004906:	1e5a      	subs	r2, r3, #1
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800490e:	4618      	mov	r0, r3
 8004910:	3718      	adds	r7, #24
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	080079dc 	.word	0x080079dc

0800491c <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8004928:	2300      	movs	r3, #0
 800492a:	2200      	movs	r2, #0
 800492c:	f240 2101 	movw	r1, #513	@ 0x201
 8004930:	f240 2001 	movw	r0, #513	@ 0x201
 8004934:	f001 fd38 	bl	80063a8 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8004938:	4b70      	ldr	r3, [pc, #448]	@ (8004afc <RadioSend+0x1e0>)
 800493a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800493e:	2101      	movs	r1, #1
 8004940:	4618      	mov	r0, r3
 8004942:	f002 f9e9 	bl	8006d18 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8004946:	4b6d      	ldr	r3, [pc, #436]	@ (8004afc <RadioSend+0x1e0>)
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d112      	bne.n	8004974 <RadioSend+0x58>
 800494e:	4b6b      	ldr	r3, [pc, #428]	@ (8004afc <RadioSend+0x1e0>)
 8004950:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004954:	2b06      	cmp	r3, #6
 8004956:	d10d      	bne.n	8004974 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8004958:	f640 0089 	movw	r0, #2185	@ 0x889
 800495c:	f002 f8f0 	bl	8006b40 <SUBGRF_ReadRegister>
 8004960:	4603      	mov	r3, r0
 8004962:	f023 0304 	bic.w	r3, r3, #4
 8004966:	b2db      	uxtb	r3, r3
 8004968:	4619      	mov	r1, r3
 800496a:	f640 0089 	movw	r0, #2185	@ 0x889
 800496e:	f002 f8c5 	bl	8006afc <SUBGRF_WriteRegister>
 8004972:	e00c      	b.n	800498e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8004974:	f640 0089 	movw	r0, #2185	@ 0x889
 8004978:	f002 f8e2 	bl	8006b40 <SUBGRF_ReadRegister>
 800497c:	4603      	mov	r3, r0
 800497e:	f043 0304 	orr.w	r3, r3, #4
 8004982:	b2db      	uxtb	r3, r3
 8004984:	4619      	mov	r1, r3
 8004986:	f640 0089 	movw	r0, #2185	@ 0x889
 800498a:	f002 f8b7 	bl	8006afc <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 800498e:	4b5b      	ldr	r3, [pc, #364]	@ (8004afc <RadioSend+0x1e0>)
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b04      	cmp	r3, #4
 8004994:	f200 80a2 	bhi.w	8004adc <RadioSend+0x1c0>
 8004998:	a201      	add	r2, pc, #4	@ (adr r2, 80049a0 <RadioSend+0x84>)
 800499a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800499e:	bf00      	nop
 80049a0:	080049cf 	.word	0x080049cf
 80049a4:	080049b5 	.word	0x080049b5
 80049a8:	080049cf 	.word	0x080049cf
 80049ac:	08004a25 	.word	0x08004a25
 80049b0:	08004a45 	.word	0x08004a45
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 80049b4:	4a51      	ldr	r2, [pc, #324]	@ (8004afc <RadioSend+0x1e0>)
 80049b6:	78fb      	ldrb	r3, [r7, #3]
 80049b8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80049ba:	4851      	ldr	r0, [pc, #324]	@ (8004b00 <RadioSend+0x1e4>)
 80049bc:	f001 ff58 	bl	8006870 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80049c0:	78fb      	ldrb	r3, [r7, #3]
 80049c2:	2200      	movs	r2, #0
 80049c4:	4619      	mov	r1, r3
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f001 fa04 	bl	8005dd4 <SUBGRF_SendPayload>
            break;
 80049cc:	e087      	b.n	8004ade <RadioSend+0x1c2>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 80049ce:	f002 fb9c 	bl	800710a <RFW_Is_Init>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d118      	bne.n	8004a0a <RadioSend+0xee>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 80049d8:	f107 020d 	add.w	r2, r7, #13
 80049dc:	78fb      	ldrb	r3, [r7, #3]
 80049de:	4619      	mov	r1, r3
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f002 fbaa 	bl	800713a <RFW_TransmitInit>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d10c      	bne.n	8004a06 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80049ec:	7b7a      	ldrb	r2, [r7, #13]
 80049ee:	4b43      	ldr	r3, [pc, #268]	@ (8004afc <RadioSend+0x1e0>)
 80049f0:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80049f2:	4843      	ldr	r0, [pc, #268]	@ (8004b00 <RadioSend+0x1e4>)
 80049f4:	f001 ff3c 	bl	8006870 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 80049f8:	7b7b      	ldrb	r3, [r7, #13]
 80049fa:	2200      	movs	r2, #0
 80049fc:	4619      	mov	r1, r3
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f001 f9e8 	bl	8005dd4 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8004a04:	e06b      	b.n	8004ade <RadioSend+0x1c2>
                    return RADIO_STATUS_ERROR;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e073      	b.n	8004af2 <RadioSend+0x1d6>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8004a0a:	4a3c      	ldr	r2, [pc, #240]	@ (8004afc <RadioSend+0x1e0>)
 8004a0c:	78fb      	ldrb	r3, [r7, #3]
 8004a0e:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8004a10:	483b      	ldr	r0, [pc, #236]	@ (8004b00 <RadioSend+0x1e4>)
 8004a12:	f001 ff2d 	bl	8006870 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 8004a16:	78fb      	ldrb	r3, [r7, #3]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f001 f9d9 	bl	8005dd4 <SUBGRF_SendPayload>
            break;
 8004a22:	e05c      	b.n	8004ade <RadioSend+0x1c2>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8004a24:	4b35      	ldr	r3, [pc, #212]	@ (8004afc <RadioSend+0x1e0>)
 8004a26:	2202      	movs	r2, #2
 8004a28:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8004a2a:	4a34      	ldr	r2, [pc, #208]	@ (8004afc <RadioSend+0x1e0>)
 8004a2c:	78fb      	ldrb	r3, [r7, #3]
 8004a2e:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8004a30:	4833      	ldr	r0, [pc, #204]	@ (8004b00 <RadioSend+0x1e4>)
 8004a32:	f001 ff1d 	bl	8006870 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8004a36:	78fb      	ldrb	r3, [r7, #3]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f001 f9c9 	bl	8005dd4 <SUBGRF_SendPayload>
            break;
 8004a42:	e04c      	b.n	8004ade <RadioSend+0x1c2>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8004a44:	78fb      	ldrb	r3, [r7, #3]
 8004a46:	461a      	mov	r2, r3
 8004a48:	6879      	ldr	r1, [r7, #4]
 8004a4a:	482e      	ldr	r0, [pc, #184]	@ (8004b04 <RadioSend+0x1e8>)
 8004a4c:	f000 fc96 	bl	800537c <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8004a50:	4b2a      	ldr	r3, [pc, #168]	@ (8004afc <RadioSend+0x1e0>)
 8004a52:	2202      	movs	r2, #2
 8004a54:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8004a56:	78fb      	ldrb	r3, [r7, #3]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	4b27      	ldr	r3, [pc, #156]	@ (8004afc <RadioSend+0x1e0>)
 8004a5e:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8004a60:	4827      	ldr	r0, [pc, #156]	@ (8004b00 <RadioSend+0x1e4>)
 8004a62:	f001 ff05 	bl	8006870 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8004a66:	2100      	movs	r1, #0
 8004a68:	20f1      	movs	r0, #241	@ 0xf1
 8004a6a:	f000 f963 	bl	8004d34 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8004a6e:	2100      	movs	r1, #0
 8004a70:	20f0      	movs	r0, #240	@ 0xf0
 8004a72:	f000 f95f 	bl	8004d34 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8004a76:	4b21      	ldr	r3, [pc, #132]	@ (8004afc <RadioSend+0x1e0>)
 8004a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a7a:	2b64      	cmp	r3, #100	@ 0x64
 8004a7c:	d108      	bne.n	8004a90 <RadioSend+0x174>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8004a7e:	2170      	movs	r1, #112	@ 0x70
 8004a80:	20f3      	movs	r0, #243	@ 0xf3
 8004a82:	f000 f957 	bl	8004d34 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8004a86:	211d      	movs	r1, #29
 8004a88:	20f2      	movs	r0, #242	@ 0xf2
 8004a8a:	f000 f953 	bl	8004d34 <RadioWrite>
 8004a8e:	e007      	b.n	8004aa0 <RadioSend+0x184>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8004a90:	21e1      	movs	r1, #225	@ 0xe1
 8004a92:	20f3      	movs	r0, #243	@ 0xf3
 8004a94:	f000 f94e 	bl	8004d34 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8004a98:	2104      	movs	r1, #4
 8004a9a:	20f2      	movs	r0, #242	@ 0xf2
 8004a9c:	f000 f94a 	bl	8004d34 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8004aa0:	78fb      	ldrb	r3, [r7, #3]
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8004aac:	89fb      	ldrh	r3, [r7, #14]
 8004aae:	0a1b      	lsrs	r3, r3, #8
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	20f4      	movs	r0, #244	@ 0xf4
 8004ab8:	f000 f93c 	bl	8004d34 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8004abc:	89fb      	ldrh	r3, [r7, #14]
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	20f5      	movs	r0, #245	@ 0xf5
 8004ac4:	f000 f936 	bl	8004d34 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8004ac8:	78fb      	ldrb	r3, [r7, #3]
 8004aca:	3301      	adds	r3, #1
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	480b      	ldr	r0, [pc, #44]	@ (8004b04 <RadioSend+0x1e8>)
 8004ad6:	f001 f97d 	bl	8005dd4 <SUBGRF_SendPayload>
            break;
 8004ada:	e000      	b.n	8004ade <RadioSend+0x1c2>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8004adc:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8004ade:	4b07      	ldr	r3, [pc, #28]	@ (8004afc <RadioSend+0x1e0>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	4808      	ldr	r0, [pc, #32]	@ (8004b08 <RadioSend+0x1ec>)
 8004ae6:	f002 fd93 	bl	8007610 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8004aea:	4807      	ldr	r0, [pc, #28]	@ (8004b08 <RadioSend+0x1ec>)
 8004aec:	f002 fcb2 	bl	8007454 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	200002f4 	.word	0x200002f4
 8004b00:	20000302 	.word	0x20000302
 8004b04:	200001f0 	.word	0x200001f0
 8004b08:	20000350 	.word	0x20000350

08004b0c <RadioSleep>:

static void RadioSleep( void )
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8004b12:	2300      	movs	r3, #0
 8004b14:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8004b16:	793b      	ldrb	r3, [r7, #4]
 8004b18:	f043 0304 	orr.w	r3, r3, #4
 8004b1c:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8004b1e:	7938      	ldrb	r0, [r7, #4]
 8004b20:	f001 fa34 	bl	8005f8c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8004b24:	2002      	movs	r0, #2
 8004b26:	f7fb ffed 	bl	8000b04 <HAL_Delay>
}
 8004b2a:	bf00      	nop
 8004b2c:	3708      	adds	r7, #8
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <RadioStandby>:

static void RadioStandby( void )
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8004b36:	2000      	movs	r0, #0
 8004b38:	f001 fa5c 	bl	8005ff4 <SUBGRF_SetStandby>
}
 8004b3c:	bf00      	nop
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 8004b48:	f002 fadf 	bl	800710a <RFW_Is_Init>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d102      	bne.n	8004b58 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8004b52:	f002 fb02 	bl	800715a <RFW_ReceiveInit>
 8004b56:	e007      	b.n	8004b68 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8004b58:	2300      	movs	r3, #0
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f240 2162 	movw	r1, #610	@ 0x262
 8004b60:	f240 2062 	movw	r0, #610	@ 0x262
 8004b64:	f001 fc20 	bl	80063a8 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d006      	beq.n	8004b7c <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8004b6e:	6879      	ldr	r1, [r7, #4]
 8004b70:	4811      	ldr	r0, [pc, #68]	@ (8004bb8 <RadioRx+0x78>)
 8004b72:	f002 fd4d 	bl	8007610 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8004b76:	4810      	ldr	r0, [pc, #64]	@ (8004bb8 <RadioRx+0x78>)
 8004b78:	f002 fc6c 	bl	8007454 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8004b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8004bbc <RadioRx+0x7c>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8004b82:	4b0e      	ldr	r3, [pc, #56]	@ (8004bbc <RadioRx+0x7c>)
 8004b84:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004b88:	2100      	movs	r1, #0
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f002 f8c4 	bl	8006d18 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8004b90:	4b0a      	ldr	r3, [pc, #40]	@ (8004bbc <RadioRx+0x7c>)
 8004b92:	785b      	ldrb	r3, [r3, #1]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d004      	beq.n	8004ba2 <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8004b98:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8004b9c:	f001 fa66 	bl	800606c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8004ba0:	e005      	b.n	8004bae <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8004ba2:	4b06      	ldr	r3, [pc, #24]	@ (8004bbc <RadioRx+0x7c>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	019b      	lsls	r3, r3, #6
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f001 fa5f 	bl	800606c <SUBGRF_SetRx>
}
 8004bae:	bf00      	nop
 8004bb0:	3708      	adds	r7, #8
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	20000368 	.word	0x20000368
 8004bbc:	200002f4 	.word	0x200002f4

08004bc0 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 8004bc8:	f002 fa9f 	bl	800710a <RFW_Is_Init>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d102      	bne.n	8004bd8 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8004bd2:	f002 fac2 	bl	800715a <RFW_ReceiveInit>
 8004bd6:	e007      	b.n	8004be8 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8004bd8:	2300      	movs	r3, #0
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f240 2162 	movw	r1, #610	@ 0x262
 8004be0:	f240 2062 	movw	r0, #610	@ 0x262
 8004be4:	f001 fbe0 	bl	80063a8 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d006      	beq.n	8004bfc <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8004bee:	6879      	ldr	r1, [r7, #4]
 8004bf0:	4811      	ldr	r0, [pc, #68]	@ (8004c38 <RadioRxBoosted+0x78>)
 8004bf2:	f002 fd0d 	bl	8007610 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8004bf6:	4810      	ldr	r0, [pc, #64]	@ (8004c38 <RadioRxBoosted+0x78>)
 8004bf8:	f002 fc2c 	bl	8007454 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8004bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8004c3c <RadioRxBoosted+0x7c>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8004c02:	4b0e      	ldr	r3, [pc, #56]	@ (8004c3c <RadioRxBoosted+0x7c>)
 8004c04:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004c08:	2100      	movs	r1, #0
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f002 f884 	bl	8006d18 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8004c10:	4b0a      	ldr	r3, [pc, #40]	@ (8004c3c <RadioRxBoosted+0x7c>)
 8004c12:	785b      	ldrb	r3, [r3, #1]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d004      	beq.n	8004c22 <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8004c18:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8004c1c:	f001 fa46 	bl	80060ac <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8004c20:	e005      	b.n	8004c2e <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8004c22:	4b06      	ldr	r3, [pc, #24]	@ (8004c3c <RadioRxBoosted+0x7c>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	019b      	lsls	r3, r3, #6
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f001 fa3f 	bl	80060ac <SUBGRF_SetRxBoosted>
}
 8004c2e:	bf00      	nop
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	20000368 	.word	0x20000368
 8004c3c:	200002f4 	.word	0x200002f4

08004c40 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	005a      	lsls	r2, r3, #1
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	4413      	add	r3, r2
 8004c52:	4a0c      	ldr	r2, [pc, #48]	@ (8004c84 <RadioSetRxDutyCycle+0x44>)
 8004c54:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8004c56:	2300      	movs	r3, #0
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004c5e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8004c62:	f001 fba1 	bl	80063a8 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8004c66:	4b07      	ldr	r3, [pc, #28]	@ (8004c84 <RadioSetRxDutyCycle+0x44>)
 8004c68:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f002 f852 	bl	8006d18 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8004c74:	6839      	ldr	r1, [r7, #0]
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f001 fa3c 	bl	80060f4 <SUBGRF_SetRxDutyCycle>
}
 8004c7c:	bf00      	nop
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	200002f4 	.word	0x200002f4

08004c88 <RadioStartCad>:

static void RadioStartCad( void )
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8004c8c:	4b09      	ldr	r3, [pc, #36]	@ (8004cb4 <RadioStartCad+0x2c>)
 8004c8e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004c92:	2100      	movs	r1, #0
 8004c94:	4618      	mov	r0, r3
 8004c96:	f002 f83f 	bl	8006d18 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004ca2:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 8004ca6:	f001 fb7f 	bl	80063a8 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8004caa:	f001 fa4f 	bl	800614c <SUBGRF_SetCad>
}
 8004cae:	bf00      	nop
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	200002f4 	.word	0x200002f4

08004cb8 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	70fb      	strb	r3, [r7, #3]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 8004cc8:	883b      	ldrh	r3, [r7, #0]
 8004cca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004cce:	fb02 f303 	mul.w	r3, r2, r3
 8004cd2:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f001 fbc3 	bl	8006460 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8004cda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f002 f842 	bl	8006d68 <SUBGRF_SetRfTxPower>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8004ce8:	210e      	movs	r1, #14
 8004cea:	f640 101f 	movw	r0, #2335	@ 0x91f
 8004cee:	f001 ff05 	bl	8006afc <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8004cf2:	7afb      	ldrb	r3, [r7, #11]
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f002 f80e 	bl	8006d18 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8004cfc:	f001 fa34 	bl	8006168 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8004d00:	68f9      	ldr	r1, [r7, #12]
 8004d02:	4805      	ldr	r0, [pc, #20]	@ (8004d18 <RadioSetTxContinuousWave+0x60>)
 8004d04:	f002 fc84 	bl	8007610 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8004d08:	4803      	ldr	r0, [pc, #12]	@ (8004d18 <RadioSetTxContinuousWave+0x60>)
 8004d0a:	f002 fba3 	bl	8007454 <UTIL_TIMER_Start>
}
 8004d0e:	bf00      	nop
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	20000350 	.word	0x20000350

08004d1c <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	4603      	mov	r3, r0
 8004d24:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8004d26:	f001 fe56 	bl	80069d6 <SUBGRF_GetRssiInst>
 8004d2a:	4603      	mov	r3, r0
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3708      	adds	r7, #8
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	460a      	mov	r2, r1
 8004d3e:	80fb      	strh	r3, [r7, #6]
 8004d40:	4613      	mov	r3, r2
 8004d42:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8004d44:	797a      	ldrb	r2, [r7, #5]
 8004d46:	88fb      	ldrh	r3, [r7, #6]
 8004d48:	4611      	mov	r1, r2
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f001 fed6 	bl	8006afc <SUBGRF_WriteRegister>
}
 8004d50:	bf00      	nop
 8004d52:	3708      	adds	r7, #8
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	4603      	mov	r3, r0
 8004d60:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8004d62:	88fb      	ldrh	r3, [r7, #6]
 8004d64:	4618      	mov	r0, r3
 8004d66:	f001 feeb 	bl	8006b40 <SUBGRF_ReadRegister>
 8004d6a:	4603      	mov	r3, r0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b082      	sub	sp, #8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	6039      	str	r1, [r7, #0]
 8004d7e:	80fb      	strh	r3, [r7, #6]
 8004d80:	4613      	mov	r3, r2
 8004d82:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8004d84:	797b      	ldrb	r3, [r7, #5]
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	88fb      	ldrh	r3, [r7, #6]
 8004d8a:	6839      	ldr	r1, [r7, #0]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f001 fef7 	bl	8006b80 <SUBGRF_WriteRegisters>
}
 8004d92:	bf00      	nop
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b082      	sub	sp, #8
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	4603      	mov	r3, r0
 8004da2:	6039      	str	r1, [r7, #0]
 8004da4:	80fb      	strh	r3, [r7, #6]
 8004da6:	4613      	mov	r3, r2
 8004da8:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8004daa:	797b      	ldrb	r3, [r7, #5]
 8004dac:	b29a      	uxth	r2, r3
 8004dae:	88fb      	ldrh	r3, [r7, #6]
 8004db0:	6839      	ldr	r1, [r7, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f001 ff06 	bl	8006bc4 <SUBGRF_ReadRegisters>
}
 8004db8:	bf00      	nop
 8004dba:	3708      	adds	r7, #8
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	460a      	mov	r2, r1
 8004dca:	71fb      	strb	r3, [r7, #7]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8004dd0:	79fb      	ldrb	r3, [r7, #7]
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d10a      	bne.n	8004dec <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8004dd6:	4a0e      	ldr	r2, [pc, #56]	@ (8004e10 <RadioSetMaxPayloadLength+0x50>)
 8004dd8:	79bb      	ldrb	r3, [r7, #6]
 8004dda:	7013      	strb	r3, [r2, #0]
 8004ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8004e10 <RadioSetMaxPayloadLength+0x50>)
 8004dde:	781a      	ldrb	r2, [r3, #0]
 8004de0:	4b0c      	ldr	r3, [pc, #48]	@ (8004e14 <RadioSetMaxPayloadLength+0x54>)
 8004de2:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8004de4:	480c      	ldr	r0, [pc, #48]	@ (8004e18 <RadioSetMaxPayloadLength+0x58>)
 8004de6:	f001 fd43 	bl	8006870 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8004dea:	e00d      	b.n	8004e08 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8004dec:	4b09      	ldr	r3, [pc, #36]	@ (8004e14 <RadioSetMaxPayloadLength+0x54>)
 8004dee:	7d5b      	ldrb	r3, [r3, #21]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d109      	bne.n	8004e08 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8004df4:	4a06      	ldr	r2, [pc, #24]	@ (8004e10 <RadioSetMaxPayloadLength+0x50>)
 8004df6:	79bb      	ldrb	r3, [r7, #6]
 8004df8:	7013      	strb	r3, [r2, #0]
 8004dfa:	4b05      	ldr	r3, [pc, #20]	@ (8004e10 <RadioSetMaxPayloadLength+0x50>)
 8004dfc:	781a      	ldrb	r2, [r3, #0]
 8004dfe:	4b05      	ldr	r3, [pc, #20]	@ (8004e14 <RadioSetMaxPayloadLength+0x54>)
 8004e00:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8004e02:	4805      	ldr	r0, [pc, #20]	@ (8004e18 <RadioSetMaxPayloadLength+0x58>)
 8004e04:	f001 fd34 	bl	8006870 <SUBGRF_SetPacketParams>
}
 8004e08:	bf00      	nop
 8004e0a:	3708      	adds	r7, #8
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	20000009 	.word	0x20000009
 8004e14:	200002f4 	.word	0x200002f4
 8004e18:	20000302 	.word	0x20000302

08004e1c <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	4603      	mov	r3, r0
 8004e24:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8004e26:	4a13      	ldr	r2, [pc, #76]	@ (8004e74 <RadioSetPublicNetwork+0x58>)
 8004e28:	79fb      	ldrb	r3, [r7, #7]
 8004e2a:	7313      	strb	r3, [r2, #12]
 8004e2c:	4b11      	ldr	r3, [pc, #68]	@ (8004e74 <RadioSetPublicNetwork+0x58>)
 8004e2e:	7b1a      	ldrb	r2, [r3, #12]
 8004e30:	4b10      	ldr	r3, [pc, #64]	@ (8004e74 <RadioSetPublicNetwork+0x58>)
 8004e32:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8004e34:	2001      	movs	r0, #1
 8004e36:	f7ff f81b 	bl	8003e70 <RadioSetModem>
    if( enable == true )
 8004e3a:	79fb      	ldrb	r3, [r7, #7]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d00a      	beq.n	8004e56 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8004e40:	2134      	movs	r1, #52	@ 0x34
 8004e42:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8004e46:	f001 fe59 	bl	8006afc <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8004e4a:	2144      	movs	r1, #68	@ 0x44
 8004e4c:	f240 7041 	movw	r0, #1857	@ 0x741
 8004e50:	f001 fe54 	bl	8006afc <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8004e54:	e009      	b.n	8004e6a <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8004e56:	2114      	movs	r1, #20
 8004e58:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8004e5c:	f001 fe4e 	bl	8006afc <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8004e60:	2124      	movs	r1, #36	@ 0x24
 8004e62:	f240 7041 	movw	r0, #1857	@ 0x741
 8004e66:	f001 fe49 	bl	8006afc <SUBGRF_WriteRegister>
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	200002f4 	.word	0x200002f4

08004e78 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8004e7c:	f001 ffa8 	bl	8006dd0 <SUBGRF_GetRadioWakeUpTime>
 8004e80:	4603      	mov	r3, r0
 8004e82:	3303      	adds	r3, #3
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8004e90:	f000 f80e 	bl	8004eb0 <RadioOnTxTimeoutProcess>
}
 8004e94:	bf00      	nop
 8004e96:	3708      	adds	r7, #8
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8004ea4:	f000 f818 	bl	8004ed8 <RadioOnRxTimeoutProcess>
}
 8004ea8:	bf00      	nop
 8004eaa:	3708      	adds	r7, #8
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8004eb4:	4b07      	ldr	r3, [pc, #28]	@ (8004ed4 <RadioOnTxTimeoutProcess+0x24>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d008      	beq.n	8004ece <RadioOnTxTimeoutProcess+0x1e>
 8004ebc:	4b05      	ldr	r3, [pc, #20]	@ (8004ed4 <RadioOnTxTimeoutProcess+0x24>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d003      	beq.n	8004ece <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8004ec6:	4b03      	ldr	r3, [pc, #12]	@ (8004ed4 <RadioOnTxTimeoutProcess+0x24>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	4798      	blx	r3
    }
}
 8004ece:	bf00      	nop
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	200002f0 	.word	0x200002f0

08004ed8 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8004edc:	4b07      	ldr	r3, [pc, #28]	@ (8004efc <RadioOnRxTimeoutProcess+0x24>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d008      	beq.n	8004ef6 <RadioOnRxTimeoutProcess+0x1e>
 8004ee4:	4b05      	ldr	r3, [pc, #20]	@ (8004efc <RadioOnRxTimeoutProcess+0x24>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8004eee:	4b03      	ldr	r3, [pc, #12]	@ (8004efc <RadioOnRxTimeoutProcess+0x24>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	4798      	blx	r3
    }
}
 8004ef6:	bf00      	nop
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	200002f0 	.word	0x200002f0

08004f00 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	4603      	mov	r3, r0
 8004f08:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8004f0a:	4a05      	ldr	r2, [pc, #20]	@ (8004f20 <RadioOnDioIrq+0x20>)
 8004f0c:	88fb      	ldrh	r3, [r7, #6]
 8004f0e:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 8004f12:	f000 f807 	bl	8004f24 <RadioIrqProcess>
}
 8004f16:	bf00      	nop
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	200002f4 	.word	0x200002f4

08004f24 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8004f24:	b5b0      	push	{r4, r5, r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 8004f32:	4ba5      	ldr	r3, [pc, #660]	@ (80051c8 <RadioIrqProcess+0x2a4>)
 8004f34:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004f38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f3c:	f000 810d 	beq.w	800515a <RadioIrqProcess+0x236>
 8004f40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f44:	f300 81c0 	bgt.w	80052c8 <RadioIrqProcess+0x3a4>
 8004f48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f4c:	f000 80f1 	beq.w	8005132 <RadioIrqProcess+0x20e>
 8004f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f54:	f300 81b8 	bgt.w	80052c8 <RadioIrqProcess+0x3a4>
 8004f58:	2b80      	cmp	r3, #128	@ 0x80
 8004f5a:	f000 80d6 	beq.w	800510a <RadioIrqProcess+0x1e6>
 8004f5e:	2b80      	cmp	r3, #128	@ 0x80
 8004f60:	f300 81b2 	bgt.w	80052c8 <RadioIrqProcess+0x3a4>
 8004f64:	2b20      	cmp	r3, #32
 8004f66:	dc49      	bgt.n	8004ffc <RadioIrqProcess+0xd8>
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f340 81ad 	ble.w	80052c8 <RadioIrqProcess+0x3a4>
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	2b1f      	cmp	r3, #31
 8004f72:	f200 81a9 	bhi.w	80052c8 <RadioIrqProcess+0x3a4>
 8004f76:	a201      	add	r2, pc, #4	@ (adr r2, 8004f7c <RadioIrqProcess+0x58>)
 8004f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7c:	08005005 	.word	0x08005005
 8004f80:	0800503f 	.word	0x0800503f
 8004f84:	080052c9 	.word	0x080052c9
 8004f88:	080051e5 	.word	0x080051e5
 8004f8c:	080052c9 	.word	0x080052c9
 8004f90:	080052c9 	.word	0x080052c9
 8004f94:	080052c9 	.word	0x080052c9
 8004f98:	08005253 	.word	0x08005253
 8004f9c:	080052c9 	.word	0x080052c9
 8004fa0:	080052c9 	.word	0x080052c9
 8004fa4:	080052c9 	.word	0x080052c9
 8004fa8:	080052c9 	.word	0x080052c9
 8004fac:	080052c9 	.word	0x080052c9
 8004fb0:	080052c9 	.word	0x080052c9
 8004fb4:	080052c9 	.word	0x080052c9
 8004fb8:	080052c9 	.word	0x080052c9
 8004fbc:	080052c9 	.word	0x080052c9
 8004fc0:	080052c9 	.word	0x080052c9
 8004fc4:	080052c9 	.word	0x080052c9
 8004fc8:	080052c9 	.word	0x080052c9
 8004fcc:	080052c9 	.word	0x080052c9
 8004fd0:	080052c9 	.word	0x080052c9
 8004fd4:	080052c9 	.word	0x080052c9
 8004fd8:	080052c9 	.word	0x080052c9
 8004fdc:	080052c9 	.word	0x080052c9
 8004fe0:	080052c9 	.word	0x080052c9
 8004fe4:	080052c9 	.word	0x080052c9
 8004fe8:	080052c9 	.word	0x080052c9
 8004fec:	080052c9 	.word	0x080052c9
 8004ff0:	080052c9 	.word	0x080052c9
 8004ff4:	080052c9 	.word	0x080052c9
 8004ff8:	08005263 	.word	0x08005263
 8004ffc:	2b40      	cmp	r3, #64	@ 0x40
 8004ffe:	f000 814b 	beq.w	8005298 <RadioIrqProcess+0x374>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 8005002:	e161      	b.n	80052c8 <RadioIrqProcess+0x3a4>
        TimerStop( &TxTimeoutTimer );
 8005004:	4871      	ldr	r0, [pc, #452]	@ (80051cc <RadioIrqProcess+0x2a8>)
 8005006:	f002 fa93 	bl	8007530 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 800500a:	2000      	movs	r0, #0
 800500c:	f000 fff2 	bl	8005ff4 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8005010:	f002 f882 	bl	8007118 <RFW_Is_LongPacketModeEnabled>
 8005014:	4603      	mov	r3, r0
 8005016:	2b01      	cmp	r3, #1
 8005018:	d101      	bne.n	800501e <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 800501a:	f002 f8a6 	bl	800716a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800501e:	4b6c      	ldr	r3, [pc, #432]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 8152 	beq.w	80052cc <RadioIrqProcess+0x3a8>
 8005028:	4b69      	ldr	r3, [pc, #420]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 814c 	beq.w	80052cc <RadioIrqProcess+0x3a8>
            RadioEvents->TxDone( );
 8005034:	4b66      	ldr	r3, [pc, #408]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4798      	blx	r3
        break;
 800503c:	e146      	b.n	80052cc <RadioIrqProcess+0x3a8>
        TimerStop( &RxTimeoutTimer );
 800503e:	4865      	ldr	r0, [pc, #404]	@ (80051d4 <RadioIrqProcess+0x2b0>)
 8005040:	f002 fa76 	bl	8007530 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8005044:	4b60      	ldr	r3, [pc, #384]	@ (80051c8 <RadioIrqProcess+0x2a4>)
 8005046:	785b      	ldrb	r3, [r3, #1]
 8005048:	f083 0301 	eor.w	r3, r3, #1
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d014      	beq.n	800507c <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8005052:	2000      	movs	r0, #0
 8005054:	f000 ffce 	bl	8005ff4 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8005058:	2100      	movs	r1, #0
 800505a:	f640 1002 	movw	r0, #2306	@ 0x902
 800505e:	f001 fd4d 	bl	8006afc <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8005062:	f640 1044 	movw	r0, #2372	@ 0x944
 8005066:	f001 fd6b 	bl	8006b40 <SUBGRF_ReadRegister>
 800506a:	4603      	mov	r3, r0
 800506c:	f043 0302 	orr.w	r3, r3, #2
 8005070:	b2db      	uxtb	r3, r3
 8005072:	4619      	mov	r1, r3
 8005074:	f640 1044 	movw	r0, #2372	@ 0x944
 8005078:	f001 fd40 	bl	8006afc <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 800507c:	1dfb      	adds	r3, r7, #7
 800507e:	22ff      	movs	r2, #255	@ 0xff
 8005080:	4619      	mov	r1, r3
 8005082:	4855      	ldr	r0, [pc, #340]	@ (80051d8 <RadioIrqProcess+0x2b4>)
 8005084:	f000 fe84 	bl	8005d90 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8005088:	4854      	ldr	r0, [pc, #336]	@ (80051dc <RadioIrqProcess+0x2b8>)
 800508a:	f001 fce5 	bl	8006a58 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800508e:	4b50      	ldr	r3, [pc, #320]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 811c 	beq.w	80052d0 <RadioIrqProcess+0x3ac>
 8005098:	4b4d      	ldr	r3, [pc, #308]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 8116 	beq.w	80052d0 <RadioIrqProcess+0x3ac>
            switch( SubgRf.PacketStatus.packetType )
 80050a4:	4b48      	ldr	r3, [pc, #288]	@ (80051c8 <RadioIrqProcess+0x2a4>)
 80050a6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d10e      	bne.n	80050cc <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 80050ae:	4b48      	ldr	r3, [pc, #288]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	689c      	ldr	r4, [r3, #8]
 80050b4:	79fb      	ldrb	r3, [r7, #7]
 80050b6:	4619      	mov	r1, r3
 80050b8:	4b43      	ldr	r3, [pc, #268]	@ (80051c8 <RadioIrqProcess+0x2a4>)
 80050ba:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 80050be:	461a      	mov	r2, r3
 80050c0:	4b41      	ldr	r3, [pc, #260]	@ (80051c8 <RadioIrqProcess+0x2a4>)
 80050c2:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 80050c6:	4844      	ldr	r0, [pc, #272]	@ (80051d8 <RadioIrqProcess+0x2b4>)
 80050c8:	47a0      	blx	r4
                break;
 80050ca:	e01d      	b.n	8005108 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 80050cc:	4b3e      	ldr	r3, [pc, #248]	@ (80051c8 <RadioIrqProcess+0x2a4>)
 80050ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d0:	463a      	mov	r2, r7
 80050d2:	4611      	mov	r1, r2
 80050d4:	4618      	mov	r0, r3
 80050d6:	f001 ff6d 	bl	8006fb4 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 80050da:	4b3d      	ldr	r3, [pc, #244]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689c      	ldr	r4, [r3, #8]
 80050e0:	79fb      	ldrb	r3, [r7, #7]
 80050e2:	4619      	mov	r1, r3
 80050e4:	4b38      	ldr	r3, [pc, #224]	@ (80051c8 <RadioIrqProcess+0x2a4>)
 80050e6:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 80050ea:	4618      	mov	r0, r3
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80050f2:	4a3b      	ldr	r2, [pc, #236]	@ (80051e0 <RadioIrqProcess+0x2bc>)
 80050f4:	fb82 5203 	smull	r5, r2, r2, r3
 80050f8:	1192      	asrs	r2, r2, #6
 80050fa:	17db      	asrs	r3, r3, #31
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	b25b      	sxtb	r3, r3
 8005100:	4602      	mov	r2, r0
 8005102:	4835      	ldr	r0, [pc, #212]	@ (80051d8 <RadioIrqProcess+0x2b4>)
 8005104:	47a0      	blx	r4
                break;
 8005106:	bf00      	nop
        break;
 8005108:	e0e2      	b.n	80052d0 <RadioIrqProcess+0x3ac>
        SUBGRF_SetStandby( STDBY_RC );
 800510a:	2000      	movs	r0, #0
 800510c:	f000 ff72 	bl	8005ff4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005110:	4b2f      	ldr	r3, [pc, #188]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 80dd 	beq.w	80052d4 <RadioIrqProcess+0x3b0>
 800511a:	4b2d      	ldr	r3, [pc, #180]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 80d7 	beq.w	80052d4 <RadioIrqProcess+0x3b0>
            RadioEvents->CadDone( false );
 8005126:	4b2a      	ldr	r3, [pc, #168]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	2000      	movs	r0, #0
 800512e:	4798      	blx	r3
        break;
 8005130:	e0d0      	b.n	80052d4 <RadioIrqProcess+0x3b0>
        SUBGRF_SetStandby( STDBY_RC );
 8005132:	2000      	movs	r0, #0
 8005134:	f000 ff5e 	bl	8005ff4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005138:	4b25      	ldr	r3, [pc, #148]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	f000 80cb 	beq.w	80052d8 <RadioIrqProcess+0x3b4>
 8005142:	4b23      	ldr	r3, [pc, #140]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 80c5 	beq.w	80052d8 <RadioIrqProcess+0x3b4>
            RadioEvents->CadDone( true );
 800514e:	4b20      	ldr	r3, [pc, #128]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	2001      	movs	r0, #1
 8005156:	4798      	blx	r3
        break;
 8005158:	e0be      	b.n	80052d8 <RadioIrqProcess+0x3b4>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800515a:	f000 fdff 	bl	8005d5c <SUBGRF_GetOperatingMode>
 800515e:	4603      	mov	r3, r0
 8005160:	2b04      	cmp	r3, #4
 8005162:	d115      	bne.n	8005190 <RadioIrqProcess+0x26c>
            TimerStop( &TxTimeoutTimer );
 8005164:	4819      	ldr	r0, [pc, #100]	@ (80051cc <RadioIrqProcess+0x2a8>)
 8005166:	f002 f9e3 	bl	8007530 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 800516a:	2000      	movs	r0, #0
 800516c:	f000 ff42 	bl	8005ff4 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8005170:	4b17      	ldr	r3, [pc, #92]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	f000 80b1 	beq.w	80052dc <RadioIrqProcess+0x3b8>
 800517a:	4b15      	ldr	r3, [pc, #84]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 80ab 	beq.w	80052dc <RadioIrqProcess+0x3b8>
                RadioEvents->TxTimeout( );
 8005186:	4b12      	ldr	r3, [pc, #72]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	4798      	blx	r3
        break;
 800518e:	e0a5      	b.n	80052dc <RadioIrqProcess+0x3b8>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8005190:	f000 fde4 	bl	8005d5c <SUBGRF_GetOperatingMode>
 8005194:	4603      	mov	r3, r0
 8005196:	2b05      	cmp	r3, #5
 8005198:	f040 80a0 	bne.w	80052dc <RadioIrqProcess+0x3b8>
            TimerStop( &RxTimeoutTimer );
 800519c:	480d      	ldr	r0, [pc, #52]	@ (80051d4 <RadioIrqProcess+0x2b0>)
 800519e:	f002 f9c7 	bl	8007530 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 80051a2:	2000      	movs	r0, #0
 80051a4:	f000 ff26 	bl	8005ff4 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80051a8:	4b09      	ldr	r3, [pc, #36]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f000 8095 	beq.w	80052dc <RadioIrqProcess+0x3b8>
 80051b2:	4b07      	ldr	r3, [pc, #28]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f000 808f 	beq.w	80052dc <RadioIrqProcess+0x3b8>
                RadioEvents->RxTimeout( );
 80051be:	4b04      	ldr	r3, [pc, #16]	@ (80051d0 <RadioIrqProcess+0x2ac>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	4798      	blx	r3
        break;
 80051c6:	e089      	b.n	80052dc <RadioIrqProcess+0x3b8>
 80051c8:	200002f4 	.word	0x200002f4
 80051cc:	20000350 	.word	0x20000350
 80051d0:	200002f0 	.word	0x200002f0
 80051d4:	20000368 	.word	0x20000368
 80051d8:	200001f0 	.word	0x200001f0
 80051dc:	20000318 	.word	0x20000318
 80051e0:	10624dd3 	.word	0x10624dd3
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 80051e4:	4b44      	ldr	r3, [pc, #272]	@ (80052f8 <RadioIrqProcess+0x3d4>)
 80051e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d079      	beq.n	80052e0 <RadioIrqProcess+0x3bc>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 80051ec:	4a43      	ldr	r2, [pc, #268]	@ (80052fc <RadioIrqProcess+0x3d8>)
 80051ee:	4b42      	ldr	r3, [pc, #264]	@ (80052f8 <RadioIrqProcess+0x3d4>)
 80051f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051f2:	0c1b      	lsrs	r3, r3, #16
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	4619      	mov	r1, r3
 80051f8:	f640 1003 	movw	r0, #2307	@ 0x903
 80051fc:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 80051fe:	4a3f      	ldr	r2, [pc, #252]	@ (80052fc <RadioIrqProcess+0x3d8>)
 8005200:	4b3d      	ldr	r3, [pc, #244]	@ (80052f8 <RadioIrqProcess+0x3d4>)
 8005202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005204:	0a1b      	lsrs	r3, r3, #8
 8005206:	b2db      	uxtb	r3, r3
 8005208:	4619      	mov	r1, r3
 800520a:	f640 1004 	movw	r0, #2308	@ 0x904
 800520e:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 8005210:	4a3a      	ldr	r2, [pc, #232]	@ (80052fc <RadioIrqProcess+0x3d8>)
 8005212:	4b39      	ldr	r3, [pc, #228]	@ (80052f8 <RadioIrqProcess+0x3d4>)
 8005214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005216:	b2db      	uxtb	r3, r3
 8005218:	4619      	mov	r1, r3
 800521a:	f640 1005 	movw	r0, #2309	@ 0x905
 800521e:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 8005220:	4c36      	ldr	r4, [pc, #216]	@ (80052fc <RadioIrqProcess+0x3d8>)
 8005222:	4b37      	ldr	r3, [pc, #220]	@ (8005300 <RadioIrqProcess+0x3dc>)
 8005224:	f640 1002 	movw	r0, #2306	@ 0x902
 8005228:	4798      	blx	r3
 800522a:	4603      	mov	r3, r0
 800522c:	f043 0301 	orr.w	r3, r3, #1
 8005230:	b2db      	uxtb	r3, r3
 8005232:	4619      	mov	r1, r3
 8005234:	f640 1002 	movw	r0, #2306	@ 0x902
 8005238:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 800523a:	4b2f      	ldr	r3, [pc, #188]	@ (80052f8 <RadioIrqProcess+0x3d4>)
 800523c:	2200      	movs	r2, #0
 800523e:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8005240:	2300      	movs	r3, #0
 8005242:	2200      	movs	r2, #0
 8005244:	f240 2162 	movw	r1, #610	@ 0x262
 8005248:	f240 2062 	movw	r0, #610	@ 0x262
 800524c:	f001 f8ac 	bl	80063a8 <SUBGRF_SetDioIrqParams>
        break;
 8005250:	e046      	b.n	80052e0 <RadioIrqProcess+0x3bc>
        if( 1UL == RFW_Is_Init( ) )
 8005252:	f001 ff5a 	bl	800710a <RFW_Is_Init>
 8005256:	4603      	mov	r3, r0
 8005258:	2b01      	cmp	r3, #1
 800525a:	d143      	bne.n	80052e4 <RadioIrqProcess+0x3c0>
            RFW_ReceivePayload( );
 800525c:	f001 ff8b 	bl	8007176 <RFW_ReceivePayload>
        break;
 8005260:	e040      	b.n	80052e4 <RadioIrqProcess+0x3c0>
        TimerStop( &RxTimeoutTimer );
 8005262:	4828      	ldr	r0, [pc, #160]	@ (8005304 <RadioIrqProcess+0x3e0>)
 8005264:	f002 f964 	bl	8007530 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8005268:	4b23      	ldr	r3, [pc, #140]	@ (80052f8 <RadioIrqProcess+0x3d4>)
 800526a:	785b      	ldrb	r3, [r3, #1]
 800526c:	f083 0301 	eor.w	r3, r3, #1
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d002      	beq.n	800527c <RadioIrqProcess+0x358>
            SUBGRF_SetStandby( STDBY_RC );
 8005276:	2000      	movs	r0, #0
 8005278:	f000 febc 	bl	8005ff4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800527c:	4b22      	ldr	r3, [pc, #136]	@ (8005308 <RadioIrqProcess+0x3e4>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d031      	beq.n	80052e8 <RadioIrqProcess+0x3c4>
 8005284:	4b20      	ldr	r3, [pc, #128]	@ (8005308 <RadioIrqProcess+0x3e4>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d02c      	beq.n	80052e8 <RadioIrqProcess+0x3c4>
            RadioEvents->RxTimeout( );
 800528e:	4b1e      	ldr	r3, [pc, #120]	@ (8005308 <RadioIrqProcess+0x3e4>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	4798      	blx	r3
        break;
 8005296:	e027      	b.n	80052e8 <RadioIrqProcess+0x3c4>
        if( SubgRf.RxContinuous == false )
 8005298:	4b17      	ldr	r3, [pc, #92]	@ (80052f8 <RadioIrqProcess+0x3d4>)
 800529a:	785b      	ldrb	r3, [r3, #1]
 800529c:	f083 0301 	eor.w	r3, r3, #1
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <RadioIrqProcess+0x388>
            SUBGRF_SetStandby( STDBY_RC );
 80052a6:	2000      	movs	r0, #0
 80052a8:	f000 fea4 	bl	8005ff4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 80052ac:	4b16      	ldr	r3, [pc, #88]	@ (8005308 <RadioIrqProcess+0x3e4>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d01b      	beq.n	80052ec <RadioIrqProcess+0x3c8>
 80052b4:	4b14      	ldr	r3, [pc, #80]	@ (8005308 <RadioIrqProcess+0x3e4>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d016      	beq.n	80052ec <RadioIrqProcess+0x3c8>
            RadioEvents->RxError( );
 80052be:	4b12      	ldr	r3, [pc, #72]	@ (8005308 <RadioIrqProcess+0x3e4>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	4798      	blx	r3
        break;
 80052c6:	e011      	b.n	80052ec <RadioIrqProcess+0x3c8>
        break;
 80052c8:	bf00      	nop
 80052ca:	e010      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052cc:	bf00      	nop
 80052ce:	e00e      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052d0:	bf00      	nop
 80052d2:	e00c      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052d4:	bf00      	nop
 80052d6:	e00a      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052d8:	bf00      	nop
 80052da:	e008      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052dc:	bf00      	nop
 80052de:	e006      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052e0:	bf00      	nop
 80052e2:	e004      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052e4:	bf00      	nop
 80052e6:	e002      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052e8:	bf00      	nop
 80052ea:	e000      	b.n	80052ee <RadioIrqProcess+0x3ca>
        break;
 80052ec:	bf00      	nop
    }
}
 80052ee:	bf00      	nop
 80052f0:	3708      	adds	r7, #8
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bdb0      	pop	{r4, r5, r7, pc}
 80052f6:	bf00      	nop
 80052f8:	200002f4 	.word	0x200002f4
 80052fc:	08004d35 	.word	0x08004d35
 8005300:	08004d59 	.word	0x08004d59
 8005304:	20000368 	.word	0x20000368
 8005308:	200002f0 	.word	0x200002f0

0800530c <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8005310:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <RadioTxPrbs+0x2c>)
 8005312:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8005316:	2101      	movs	r1, #1
 8005318:	4618      	mov	r0, r3
 800531a:	f001 fcfd 	bl	8006d18 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 800531e:	4b07      	ldr	r3, [pc, #28]	@ (800533c <RadioTxPrbs+0x30>)
 8005320:	212d      	movs	r1, #45	@ 0x2d
 8005322:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8005326:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8005328:	f000 ff27 	bl	800617a <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 800532c:	4804      	ldr	r0, [pc, #16]	@ (8005340 <RadioTxPrbs+0x34>)
 800532e:	f000 fe7d 	bl	800602c <SUBGRF_SetTx>
}
 8005332:	bf00      	nop
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	200002f4 	.word	0x200002f4
 800533c:	08004d35 	.word	0x08004d35
 8005340:	000fffff 	.word	0x000fffff

08005344 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	4603      	mov	r3, r0
 800534c:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800534e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005352:	4618      	mov	r0, r3
 8005354:	f001 fd08 	bl	8006d68 <SUBGRF_SetRfTxPower>
 8005358:	4603      	mov	r3, r0
 800535a:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800535c:	210e      	movs	r1, #14
 800535e:	f640 101f 	movw	r0, #2335	@ 0x91f
 8005362:	f001 fbcb 	bl	8006afc <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8005366:	7bfb      	ldrb	r3, [r7, #15]
 8005368:	2101      	movs	r1, #1
 800536a:	4618      	mov	r0, r3
 800536c:	f001 fcd4 	bl	8006d18 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8005370:	f000 fefa 	bl	8006168 <SUBGRF_SetTxContinuousWave>
}
 8005374:	bf00      	nop
 8005376:	3710      	adds	r7, #16
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 800537c:	b480      	push	{r7}
 800537e:	b089      	sub	sp, #36	@ 0x24
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	4613      	mov	r3, r2
 8005388:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 800538a:	2300      	movs	r3, #0
 800538c:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 800538e:	2300      	movs	r3, #0
 8005390:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 8005392:	2300      	movs	r3, #0
 8005394:	61bb      	str	r3, [r7, #24]
 8005396:	e011      	b.n	80053bc <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	4413      	add	r3, r2
 800539e:	781a      	ldrb	r2, [r3, #0]
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	68b9      	ldr	r1, [r7, #8]
 80053a4:	440b      	add	r3, r1
 80053a6:	43d2      	mvns	r2, r2
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	4413      	add	r3, r2
 80053b2:	2200      	movs	r2, #0
 80053b4:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	3301      	adds	r3, #1
 80053ba:	61bb      	str	r3, [r7, #24]
 80053bc:	79fb      	ldrb	r3, [r7, #7]
 80053be:	69ba      	ldr	r2, [r7, #24]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	dbe9      	blt.n	8005398 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 80053c4:	2300      	movs	r3, #0
 80053c6:	61bb      	str	r3, [r7, #24]
 80053c8:	e049      	b.n	800545e <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	425a      	negs	r2, r3
 80053ce:	f003 0307 	and.w	r3, r3, #7
 80053d2:	f002 0207 	and.w	r2, r2, #7
 80053d6:	bf58      	it	pl
 80053d8:	4253      	negpl	r3, r2
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	f1c3 0307 	rsb	r3, r3, #7
 80053e0:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	da00      	bge.n	80053ea <payload_integration+0x6e>
 80053e8:	3307      	adds	r3, #7
 80053ea:	10db      	asrs	r3, r3, #3
 80053ec:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	3301      	adds	r3, #1
 80053f2:	425a      	negs	r2, r3
 80053f4:	f003 0307 	and.w	r3, r3, #7
 80053f8:	f002 0207 	and.w	r2, r2, #7
 80053fc:	bf58      	it	pl
 80053fe:	4253      	negpl	r3, r2
 8005400:	b2db      	uxtb	r3, r3
 8005402:	f1c3 0307 	rsb	r3, r3, #7
 8005406:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	3301      	adds	r3, #1
 800540c:	2b00      	cmp	r3, #0
 800540e:	da00      	bge.n	8005412 <payload_integration+0x96>
 8005410:	3307      	adds	r3, #7
 8005412:	10db      	asrs	r3, r3, #3
 8005414:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8005416:	7dbb      	ldrb	r3, [r7, #22]
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	4413      	add	r3, r2
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	7dfb      	ldrb	r3, [r7, #23]
 8005422:	fa42 f303 	asr.w	r3, r2, r3
 8005426:	b2db      	uxtb	r3, r3
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 800542e:	7ffa      	ldrb	r2, [r7, #31]
 8005430:	7cfb      	ldrb	r3, [r7, #19]
 8005432:	4053      	eors	r3, r2
 8005434:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8005436:	7d3b      	ldrb	r3, [r7, #20]
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	4413      	add	r3, r2
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	b25a      	sxtb	r2, r3
 8005440:	7ff9      	ldrb	r1, [r7, #31]
 8005442:	7d7b      	ldrb	r3, [r7, #21]
 8005444:	fa01 f303 	lsl.w	r3, r1, r3
 8005448:	b25b      	sxtb	r3, r3
 800544a:	4313      	orrs	r3, r2
 800544c:	b259      	sxtb	r1, r3
 800544e:	7d3b      	ldrb	r3, [r7, #20]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4413      	add	r3, r2
 8005454:	b2ca      	uxtb	r2, r1
 8005456:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	3301      	adds	r3, #1
 800545c:	61bb      	str	r3, [r7, #24]
 800545e:	79fb      	ldrb	r3, [r7, #7]
 8005460:	00db      	lsls	r3, r3, #3
 8005462:	69ba      	ldr	r2, [r7, #24]
 8005464:	429a      	cmp	r2, r3
 8005466:	dbb0      	blt.n	80053ca <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8005468:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800546c:	01db      	lsls	r3, r3, #7
 800546e:	b25a      	sxtb	r2, r3
 8005470:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005474:	019b      	lsls	r3, r3, #6
 8005476:	b25b      	sxtb	r3, r3
 8005478:	4313      	orrs	r3, r2
 800547a:	b25b      	sxtb	r3, r3
 800547c:	7ffa      	ldrb	r2, [r7, #31]
 800547e:	2a00      	cmp	r2, #0
 8005480:	d101      	bne.n	8005486 <payload_integration+0x10a>
 8005482:	2220      	movs	r2, #32
 8005484:	e000      	b.n	8005488 <payload_integration+0x10c>
 8005486:	2200      	movs	r2, #0
 8005488:	4313      	orrs	r3, r2
 800548a:	b259      	sxtb	r1, r3
 800548c:	79fb      	ldrb	r3, [r7, #7]
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	4413      	add	r3, r2
 8005492:	b2ca      	uxtb	r2, r1
 8005494:	701a      	strb	r2, [r3, #0]
}
 8005496:	bf00      	nop
 8005498:	3724      	adds	r7, #36	@ 0x24
 800549a:	46bd      	mov	sp, r7
 800549c:	bc80      	pop	{r7}
 800549e:	4770      	bx	lr

080054a0 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b08c      	sub	sp, #48	@ 0x30
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60b9      	str	r1, [r7, #8]
 80054a8:	607a      	str	r2, [r7, #4]
 80054aa:	603b      	str	r3, [r7, #0]
 80054ac:	4603      	mov	r3, r0
 80054ae:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 80054b0:	2300      	movs	r3, #0
 80054b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 80054b4:	f107 0320 	add.w	r3, r7, #32
 80054b8:	2200      	movs	r2, #0
 80054ba:	601a      	str	r2, [r3, #0]
 80054bc:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80054be:	f001 fe1e 	bl	80070fe <RFW_DeInit>

    if( rxContinuous != 0 )
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d001      	beq.n	80054cc <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 80054c8:	2300      	movs	r3, #0
 80054ca:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	bf14      	ite	ne
 80054d2:	2301      	movne	r3, #1
 80054d4:	2300      	moveq	r3, #0
 80054d6:	b2da      	uxtb	r2, r3
 80054d8:	4ba3      	ldr	r3, [pc, #652]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 80054da:	705a      	strb	r2, [r3, #1]

    switch( modem )
 80054dc:	7bfb      	ldrb	r3, [r7, #15]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <RadioSetRxGenericConfig+0x4a>
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	f000 80dc 	beq.w	80056a0 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 80054e8:	e195      	b.n	8005816 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d003      	beq.n	80054fa <RadioSetRxGenericConfig+0x5a>
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d102      	bne.n	8005500 <RadioSetRxGenericConfig+0x60>
            return -1;
 80054fa:	f04f 33ff 	mov.w	r3, #4294967295
 80054fe:	e18b      	b.n	8005818 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	7f9b      	ldrb	r3, [r3, #30]
 8005504:	2b08      	cmp	r3, #8
 8005506:	d902      	bls.n	800550e <RadioSetRxGenericConfig+0x6e>
            return -1;
 8005508:	f04f 33ff 	mov.w	r3, #4294967295
 800550c:	e184      	b.n	8005818 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	6919      	ldr	r1, [r3, #16]
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	7f9b      	ldrb	r3, [r3, #30]
 8005516:	461a      	mov	r2, r3
 8005518:	f107 0320 	add.w	r3, r7, #32
 800551c:	4618      	mov	r0, r3
 800551e:	f001 ff29 	bl	8007374 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	bf14      	ite	ne
 800552a:	2301      	movne	r3, #1
 800552c:	2300      	moveq	r3, #0
 800552e:	b2db      	uxtb	r3, r3
 8005530:	4618      	mov	r0, r3
 8005532:	f000 fe2b 	bl	800618c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8005536:	4b8c      	ldr	r3, [pc, #560]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	4a89      	ldr	r2, [pc, #548]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005544:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	f893 2020 	ldrb.w	r2, [r3, #32]
 800554c:	4b86      	ldr	r3, [pc, #536]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 800554e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	4618      	mov	r0, r3
 8005558:	f001 fd04 	bl	8006f64 <SUBGRF_GetFskBandwidthRegValue>
 800555c:	4603      	mov	r3, r0
 800555e:	461a      	mov	r2, r3
 8005560:	4b81      	ldr	r3, [pc, #516]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005562:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8005566:	4b80      	ldr	r3, [pc, #512]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005568:	2200      	movs	r2, #0
 800556a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	b29b      	uxth	r3, r3
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	b29a      	uxth	r2, r3
 8005576:	4b7c      	ldr	r3, [pc, #496]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005578:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	7fda      	ldrb	r2, [r3, #31]
 800557e:	4b7a      	ldr	r3, [pc, #488]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005580:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	7f9b      	ldrb	r3, [r3, #30]
 8005586:	00db      	lsls	r3, r3, #3
 8005588:	b2da      	uxtb	r2, r3
 800558a:	4b77      	ldr	r3, [pc, #476]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 800558c:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8005594:	4b74      	ldr	r3, [pc, #464]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005596:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d105      	bne.n	80055ae <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	4b6f      	ldr	r3, [pc, #444]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 80055aa:	759a      	strb	r2, [r3, #22]
 80055ac:	e00b      	b.n	80055c6 <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d103      	bne.n	80055c0 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80055b8:	4b6b      	ldr	r3, [pc, #428]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 80055ba:	22ff      	movs	r2, #255	@ 0xff
 80055bc:	759a      	strb	r2, [r3, #22]
 80055be:	e002      	b.n	80055c6 <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80055c0:	4b69      	ldr	r3, [pc, #420]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 80055c2:	22ff      	movs	r2, #255	@ 0xff
 80055c4:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d004      	beq.n	80055da <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d12d      	bne.n	8005636 <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80055e0:	2bf1      	cmp	r3, #241	@ 0xf1
 80055e2:	d00c      	beq.n	80055fe <RadioSetRxGenericConfig+0x15e>
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80055ea:	2bf2      	cmp	r3, #242	@ 0xf2
 80055ec:	d007      	beq.n	80055fe <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d002      	beq.n	80055fe <RadioSetRxGenericConfig+0x15e>
                return -1;
 80055f8:	f04f 33ff 	mov.w	r3, #4294967295
 80055fc:	e10c      	b.n	8005818 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 80055fe:	2300      	movs	r3, #0
 8005600:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8005606:	4b59      	ldr	r3, [pc, #356]	@ (800576c <RadioSetRxGenericConfig+0x2cc>)
 8005608:	6819      	ldr	r1, [r3, #0]
 800560a:	f107 0314 	add.w	r3, r7, #20
 800560e:	4a58      	ldr	r2, [pc, #352]	@ (8005770 <RadioSetRxGenericConfig+0x2d0>)
 8005610:	4618      	mov	r0, r3
 8005612:	f001 fd67 	bl	80070e4 <RFW_Init>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d002      	beq.n	8005622 <RadioSetRxGenericConfig+0x182>
                return -1;
 800561c:	f04f 33ff 	mov.w	r3, #4294967295
 8005620:	e0fa      	b.n	8005818 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8005622:	4b51      	ldr	r3, [pc, #324]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005624:	2200      	movs	r2, #0
 8005626:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8005628:	4b4f      	ldr	r3, [pc, #316]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 800562a:	2201      	movs	r2, #1
 800562c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800562e:	4b4e      	ldr	r3, [pc, #312]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005630:	2200      	movs	r2, #0
 8005632:	755a      	strb	r2, [r3, #21]
        {
 8005634:	e00e      	b.n	8005654 <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 800563c:	4b4a      	ldr	r3, [pc, #296]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 800563e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8005646:	4b48      	ldr	r3, [pc, #288]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005648:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8005650:	4b45      	ldr	r3, [pc, #276]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005652:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8005654:	f7ff fa6d 	bl	8004b32 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8005658:	2000      	movs	r0, #0
 800565a:	f7fe fc09 	bl	8003e70 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800565e:	4845      	ldr	r0, [pc, #276]	@ (8005774 <RadioSetRxGenericConfig+0x2d4>)
 8005660:	f001 f838 	bl	80066d4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005664:	4844      	ldr	r0, [pc, #272]	@ (8005778 <RadioSetRxGenericConfig+0x2d8>)
 8005666:	f001 f903 	bl	8006870 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800566a:	f107 0320 	add.w	r3, r7, #32
 800566e:	4618      	mov	r0, r3
 8005670:	f000 fbc3 	bl	8005dfa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	8b9b      	ldrh	r3, [r3, #28]
 8005678:	4618      	mov	r0, r3
 800567a:	f000 fc0d 	bl	8005e98 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	8b1b      	ldrh	r3, [r3, #24]
 8005682:	4618      	mov	r0, r3
 8005684:	f000 fbe8 	bl	8005e58 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800568e:	fb03 f202 	mul.w	r2, r3, r2
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	fbb2 f3f3 	udiv	r3, r2, r3
 800569a:	4a33      	ldr	r2, [pc, #204]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 800569c:	6093      	str	r3, [r2, #8]
        break;
 800569e:	e0ba      	b.n	8005816 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d102      	bne.n	80056ae <RadioSetRxGenericConfig+0x20e>
            return -1;
 80056a8:	f04f 33ff 	mov.w	r3, #4294967295
 80056ac:	e0b4      	b.n	8005818 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d105      	bne.n	80056c4 <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80056be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80056c2:	e002      	b.n	80056ca <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 80056c4:	23ff      	movs	r3, #255	@ 0xff
 80056c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	bf14      	ite	ne
 80056d2:	2301      	movne	r3, #1
 80056d4:	2300      	moveq	r3, #0
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	4618      	mov	r0, r3
 80056da:	f000 fd57 	bl	800618c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 fd61 	bl	80061aa <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80056e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80056f6:	4b1c      	ldr	r3, [pc, #112]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 80056f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8005702:	4b19      	ldr	r3, [pc, #100]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005704:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800570e:	4b16      	ldr	r3, [pc, #88]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005710:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800571a:	2b02      	cmp	r3, #2
 800571c:	d010      	beq.n	8005740 <RadioSetRxGenericConfig+0x2a0>
 800571e:	2b02      	cmp	r3, #2
 8005720:	dc2c      	bgt.n	800577c <RadioSetRxGenericConfig+0x2dc>
 8005722:	2b00      	cmp	r3, #0
 8005724:	d002      	beq.n	800572c <RadioSetRxGenericConfig+0x28c>
 8005726:	2b01      	cmp	r3, #1
 8005728:	d005      	beq.n	8005736 <RadioSetRxGenericConfig+0x296>
            break;
 800572a:	e027      	b.n	800577c <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800572c:	4b0e      	ldr	r3, [pc, #56]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 800572e:	2200      	movs	r2, #0
 8005730:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8005734:	e023      	b.n	800577e <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8005736:	4b0c      	ldr	r3, [pc, #48]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800573e:	e01e      	b.n	800577e <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005746:	2b0b      	cmp	r3, #11
 8005748:	d004      	beq.n	8005754 <RadioSetRxGenericConfig+0x2b4>
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005750:	2b0c      	cmp	r3, #12
 8005752:	d104      	bne.n	800575e <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8005754:	4b04      	ldr	r3, [pc, #16]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800575c:	e00f      	b.n	800577e <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800575e:	4b02      	ldr	r3, [pc, #8]	@ (8005768 <RadioSetRxGenericConfig+0x2c8>)
 8005760:	2200      	movs	r2, #0
 8005762:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8005766:	e00a      	b.n	800577e <RadioSetRxGenericConfig+0x2de>
 8005768:	200002f4 	.word	0x200002f4
 800576c:	200002f0 	.word	0x200002f0
 8005770:	20000368 	.word	0x20000368
 8005774:	2000032c 	.word	0x2000032c
 8005778:	20000302 	.word	0x20000302
            break;
 800577c:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800577e:	4b28      	ldr	r3, [pc, #160]	@ (8005820 <RadioSetRxGenericConfig+0x380>)
 8005780:	2201      	movs	r2, #1
 8005782:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8005788:	4b25      	ldr	r3, [pc, #148]	@ (8005820 <RadioSetRxGenericConfig+0x380>)
 800578a:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8005792:	4b23      	ldr	r3, [pc, #140]	@ (8005820 <RadioSetRxGenericConfig+0x380>)
 8005794:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8005796:	4a22      	ldr	r2, [pc, #136]	@ (8005820 <RadioSetRxGenericConfig+0x380>)
 8005798:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800579c:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 80057a4:	4b1e      	ldr	r3, [pc, #120]	@ (8005820 <RadioSetRxGenericConfig+0x380>)
 80057a6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 80057b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005820 <RadioSetRxGenericConfig+0x380>)
 80057b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 80057b6:	f7ff f9bc 	bl	8004b32 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80057ba:	2001      	movs	r0, #1
 80057bc:	f7fe fb58 	bl	8003e70 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80057c0:	4818      	ldr	r0, [pc, #96]	@ (8005824 <RadioSetRxGenericConfig+0x384>)
 80057c2:	f000 ff87 	bl	80066d4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80057c6:	4818      	ldr	r0, [pc, #96]	@ (8005828 <RadioSetRxGenericConfig+0x388>)
 80057c8:	f001 f852 	bl	8006870 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80057cc:	4b14      	ldr	r3, [pc, #80]	@ (8005820 <RadioSetRxGenericConfig+0x380>)
 80057ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d10d      	bne.n	80057f2 <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80057d6:	f240 7036 	movw	r0, #1846	@ 0x736
 80057da:	f001 f9b1 	bl	8006b40 <SUBGRF_ReadRegister>
 80057de:	4603      	mov	r3, r0
 80057e0:	f023 0304 	bic.w	r3, r3, #4
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	4619      	mov	r1, r3
 80057e8:	f240 7036 	movw	r0, #1846	@ 0x736
 80057ec:	f001 f986 	bl	8006afc <SUBGRF_WriteRegister>
 80057f0:	e00c      	b.n	800580c <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80057f2:	f240 7036 	movw	r0, #1846	@ 0x736
 80057f6:	f001 f9a3 	bl	8006b40 <SUBGRF_ReadRegister>
 80057fa:	4603      	mov	r3, r0
 80057fc:	f043 0304 	orr.w	r3, r3, #4
 8005800:	b2db      	uxtb	r3, r3
 8005802:	4619      	mov	r1, r3
 8005804:	f240 7036 	movw	r0, #1846	@ 0x736
 8005808:	f001 f978 	bl	8006afc <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 800580c:	4b04      	ldr	r3, [pc, #16]	@ (8005820 <RadioSetRxGenericConfig+0x380>)
 800580e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005812:	609a      	str	r2, [r3, #8]
        break;
 8005814:	bf00      	nop
    }
    return status;
 8005816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8005818:	4618      	mov	r0, r3
 800581a:	3730      	adds	r7, #48	@ 0x30
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	200002f4 	.word	0x200002f4
 8005824:	2000032c 	.word	0x2000032c
 8005828:	20000302 	.word	0x20000302

0800582c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b08e      	sub	sp, #56	@ 0x38
 8005830:	af00      	add	r7, sp, #0
 8005832:	60b9      	str	r1, [r7, #8]
 8005834:	607b      	str	r3, [r7, #4]
 8005836:	4603      	mov	r3, r0
 8005838:	73fb      	strb	r3, [r7, #15]
 800583a:	4613      	mov	r3, r2
 800583c:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 800583e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005842:	2200      	movs	r2, #0
 8005844:	601a      	str	r2, [r3, #0]
 8005846:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8005848:	f001 fc59 	bl	80070fe <RFW_DeInit>
    switch( modem )
 800584c:	7bfb      	ldrb	r3, [r7, #15]
 800584e:	2b03      	cmp	r3, #3
 8005850:	f200 8205 	bhi.w	8005c5e <RadioSetTxGenericConfig+0x432>
 8005854:	a201      	add	r2, pc, #4	@ (adr r2, 800585c <RadioSetTxGenericConfig+0x30>)
 8005856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585a:	bf00      	nop
 800585c:	080059e1 	.word	0x080059e1
 8005860:	08005b29 	.word	0x08005b29
 8005864:	08005c21 	.word	0x08005c21
 8005868:	0800586d 	.word	0x0800586d
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	7c9b      	ldrb	r3, [r3, #18]
 8005870:	2b08      	cmp	r3, #8
 8005872:	d902      	bls.n	800587a <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 8005874:	f04f 33ff 	mov.w	r3, #4294967295
 8005878:	e206      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	6899      	ldr	r1, [r3, #8]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	7c9b      	ldrb	r3, [r3, #18]
 8005882:	461a      	mov	r2, r3
 8005884:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005888:	4618      	mov	r0, r3
 800588a:	f001 fd73 	bl	8007374 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d102      	bne.n	800589c <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 8005896:	f04f 33ff 	mov.w	r3, #4294967295
 800589a:	e1f5      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d813      	bhi.n	80058d0 <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 80058a8:	2302      	movs	r3, #2
 80058aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 80058ae:	4b99      	ldr	r3, [pc, #612]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058b0:	2203      	movs	r2, #3
 80058b2:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 80058b4:	4b97      	ldr	r3, [pc, #604]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058b6:	2203      	movs	r2, #3
 80058b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a94      	ldr	r2, [pc, #592]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058c2:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	7cda      	ldrb	r2, [r3, #19]
 80058c8:	4b92      	ldr	r3, [pc, #584]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058ce:	e017      	b.n	8005900 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80058d6:	4b8f      	ldr	r3, [pc, #572]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058d8:	2200      	movs	r2, #0
 80058da:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80058dc:	4b8d      	ldr	r3, [pc, #564]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a8a      	ldr	r2, [pc, #552]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058ea:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	7cda      	ldrb	r2, [r3, #19]
 80058f0:	4b88      	ldr	r3, [pc, #544]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	089b      	lsrs	r3, r3, #2
 80058fc:	4a85      	ldr	r2, [pc, #532]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80058fe:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	b29b      	uxth	r3, r3
 8005906:	00db      	lsls	r3, r3, #3
 8005908:	b29a      	uxth	r2, r3
 800590a:	4b82      	ldr	r3, [pc, #520]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 800590c:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800590e:	4b81      	ldr	r3, [pc, #516]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005910:	2204      	movs	r2, #4
 8005912:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	7c9b      	ldrb	r3, [r3, #18]
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	b2da      	uxtb	r2, r3
 800591c:	4b7d      	ldr	r3, [pc, #500]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 800591e:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8005920:	4b7c      	ldr	r3, [pc, #496]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005922:	2200      	movs	r2, #0
 8005924:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	7d9b      	ldrb	r3, [r3, #22]
 800592a:	2b02      	cmp	r3, #2
 800592c:	d003      	beq.n	8005936 <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	7d1b      	ldrb	r3, [r3, #20]
 8005932:	2b02      	cmp	r3, #2
 8005934:	d12b      	bne.n	800598e <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	7d5b      	ldrb	r3, [r3, #21]
 800593a:	2bf1      	cmp	r3, #241	@ 0xf1
 800593c:	d00a      	beq.n	8005954 <RadioSetTxGenericConfig+0x128>
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	7d5b      	ldrb	r3, [r3, #21]
 8005942:	2bf2      	cmp	r3, #242	@ 0xf2
 8005944:	d006      	beq.n	8005954 <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	7d5b      	ldrb	r3, [r3, #21]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d002      	beq.n	8005954 <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 800594e:	f04f 33ff 	mov.w	r3, #4294967295
 8005952:	e199      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8005958:	2301      	movs	r3, #1
 800595a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800595e:	4b6e      	ldr	r3, [pc, #440]	@ (8005b18 <RadioSetTxGenericConfig+0x2ec>)
 8005960:	6819      	ldr	r1, [r3, #0]
 8005962:	f107 0320 	add.w	r3, r7, #32
 8005966:	4a6d      	ldr	r2, [pc, #436]	@ (8005b1c <RadioSetTxGenericConfig+0x2f0>)
 8005968:	4618      	mov	r0, r3
 800596a:	f001 fbbb 	bl	80070e4 <RFW_Init>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d002      	beq.n	800597a <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 8005974:	f04f 33ff 	mov.w	r3, #4294967295
 8005978:	e186      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800597a:	4b66      	ldr	r3, [pc, #408]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 800597c:	2200      	movs	r2, #0
 800597e:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8005980:	4b64      	ldr	r3, [pc, #400]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005982:	2201      	movs	r2, #1
 8005984:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8005986:	4b63      	ldr	r3, [pc, #396]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005988:	2200      	movs	r2, #0
 800598a:	755a      	strb	r2, [r3, #21]
        {
 800598c:	e00b      	b.n	80059a6 <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	7d5a      	ldrb	r2, [r3, #21]
 8005992:	4b60      	ldr	r3, [pc, #384]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005994:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	7d9a      	ldrb	r2, [r3, #22]
 800599a:	4b5e      	ldr	r3, [pc, #376]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 800599c:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	7d1a      	ldrb	r2, [r3, #20]
 80059a2:	4b5c      	ldr	r3, [pc, #368]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 80059a4:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 80059a6:	f7ff f8c4 	bl	8004b32 <RadioStandby>
        RadioSetModem( radio_modem );
 80059aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fe fa5e 	bl	8003e70 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80059b4:	485a      	ldr	r0, [pc, #360]	@ (8005b20 <RadioSetTxGenericConfig+0x2f4>)
 80059b6:	f000 fe8d 	bl	80066d4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80059ba:	485a      	ldr	r0, [pc, #360]	@ (8005b24 <RadioSetTxGenericConfig+0x2f8>)
 80059bc:	f000 ff58 	bl	8006870 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80059c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fa18 	bl	8005dfa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	8a1b      	ldrh	r3, [r3, #16]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f000 fa62 	bl	8005e98 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	899b      	ldrh	r3, [r3, #12]
 80059d8:	4618      	mov	r0, r3
 80059da:	f000 fa3d 	bl	8005e58 <SUBGRF_SetCrcPolynomial>
        break;
 80059de:	e13f      	b.n	8005c60 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d102      	bne.n	80059ee <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 80059e8:	f04f 33ff 	mov.w	r3, #4294967295
 80059ec:	e14c      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	7c9b      	ldrb	r3, [r3, #18]
 80059f2:	2b08      	cmp	r3, #8
 80059f4:	d902      	bls.n	80059fc <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 80059f6:	f04f 33ff 	mov.w	r3, #4294967295
 80059fa:	e145      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	6899      	ldr	r1, [r3, #8]
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	7c9b      	ldrb	r3, [r3, #18]
 8005a04:	461a      	mov	r2, r3
 8005a06:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f001 fcb2 	bl	8007374 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8005a10:	4b40      	ldr	r3, [pc, #256]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a3d      	ldr	r2, [pc, #244]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a1e:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	7cda      	ldrb	r2, [r3, #19]
 8005a24:	4b3b      	ldr	r3, [pc, #236]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	4a39      	ldr	r2, [pc, #228]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a30:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8005a32:	4b38      	ldr	r3, [pc, #224]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	00db      	lsls	r3, r3, #3
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	4b34      	ldr	r3, [pc, #208]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a44:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8005a46:	4b33      	ldr	r3, [pc, #204]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a48:	2204      	movs	r2, #4
 8005a4a:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	7c9b      	ldrb	r3, [r3, #18]
 8005a50:	00db      	lsls	r3, r3, #3
 8005a52:	b2da      	uxtb	r2, r3
 8005a54:	4b2f      	ldr	r3, [pc, #188]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a56:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8005a58:	4b2e      	ldr	r3, [pc, #184]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	7d9b      	ldrb	r3, [r3, #22]
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d003      	beq.n	8005a6e <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	7d1b      	ldrb	r3, [r3, #20]
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d12a      	bne.n	8005ac4 <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	7d5b      	ldrb	r3, [r3, #21]
 8005a72:	2bf1      	cmp	r3, #241	@ 0xf1
 8005a74:	d00a      	beq.n	8005a8c <RadioSetTxGenericConfig+0x260>
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	7d5b      	ldrb	r3, [r3, #21]
 8005a7a:	2bf2      	cmp	r3, #242	@ 0xf2
 8005a7c:	d006      	beq.n	8005a8c <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	7d5b      	ldrb	r3, [r3, #21]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d002      	beq.n	8005a8c <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 8005a86:	f04f 33ff 	mov.w	r3, #4294967295
 8005a8a:	e0fd      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8005a94:	4b20      	ldr	r3, [pc, #128]	@ (8005b18 <RadioSetTxGenericConfig+0x2ec>)
 8005a96:	6819      	ldr	r1, [r3, #0]
 8005a98:	f107 0314 	add.w	r3, r7, #20
 8005a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8005b1c <RadioSetTxGenericConfig+0x2f0>)
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f001 fb20 	bl	80070e4 <RFW_Init>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 8005aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005aae:	e0eb      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8005ab0:	4b18      	ldr	r3, [pc, #96]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8005ab6:	4b17      	ldr	r3, [pc, #92]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005ab8:	2201      	movs	r2, #1
 8005aba:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8005abc:	4b15      	ldr	r3, [pc, #84]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005abe:	2200      	movs	r2, #0
 8005ac0:	755a      	strb	r2, [r3, #21]
        {
 8005ac2:	e00b      	b.n	8005adc <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	7d5a      	ldrb	r2, [r3, #21]
 8005ac8:	4b12      	ldr	r3, [pc, #72]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005aca:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	7d9a      	ldrb	r2, [r3, #22]
 8005ad0:	4b10      	ldr	r3, [pc, #64]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005ad2:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	7d1a      	ldrb	r2, [r3, #20]
 8005ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8005b14 <RadioSetTxGenericConfig+0x2e8>)
 8005ada:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8005adc:	f7ff f829 	bl	8004b32 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8005ae0:	2000      	movs	r0, #0
 8005ae2:	f7fe f9c5 	bl	8003e70 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005ae6:	480e      	ldr	r0, [pc, #56]	@ (8005b20 <RadioSetTxGenericConfig+0x2f4>)
 8005ae8:	f000 fdf4 	bl	80066d4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005aec:	480d      	ldr	r0, [pc, #52]	@ (8005b24 <RadioSetTxGenericConfig+0x2f8>)
 8005aee:	f000 febf 	bl	8006870 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8005af2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 f97f 	bl	8005dfa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	8a1b      	ldrh	r3, [r3, #16]
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 f9c9 	bl	8005e98 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	899b      	ldrh	r3, [r3, #12]
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f000 f9a4 	bl	8005e58 <SUBGRF_SetCrcPolynomial>
        break;
 8005b10:	e0a6      	b.n	8005c60 <RadioSetTxGenericConfig+0x434>
 8005b12:	bf00      	nop
 8005b14:	200002f4 	.word	0x200002f4
 8005b18:	200002f0 	.word	0x200002f0
 8005b1c:	20000350 	.word	0x20000350
 8005b20:	2000032c 	.word	0x2000032c
 8005b24:	20000302 	.word	0x20000302
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8005b28:	4b59      	ldr	r3, [pc, #356]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	781a      	ldrb	r2, [r3, #0]
 8005b34:	4b56      	ldr	r3, [pc, #344]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005b36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	785a      	ldrb	r2, [r3, #1]
 8005b3e:	4b54      	ldr	r3, [pc, #336]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005b40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	789a      	ldrb	r2, [r3, #2]
 8005b48:	4b51      	ldr	r3, [pc, #324]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005b4a:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	78db      	ldrb	r3, [r3, #3]
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d010      	beq.n	8005b78 <RadioSetTxGenericConfig+0x34c>
 8005b56:	2b02      	cmp	r3, #2
 8005b58:	dc20      	bgt.n	8005b9c <RadioSetTxGenericConfig+0x370>
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d002      	beq.n	8005b64 <RadioSetTxGenericConfig+0x338>
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d005      	beq.n	8005b6e <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 8005b62:	e01b      	b.n	8005b9c <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8005b64:	4b4a      	ldr	r3, [pc, #296]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8005b6c:	e017      	b.n	8005b9e <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8005b6e:	4b48      	ldr	r3, [pc, #288]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8005b76:	e012      	b.n	8005b9e <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	2b0b      	cmp	r3, #11
 8005b7e:	d003      	beq.n	8005b88 <RadioSetTxGenericConfig+0x35c>
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	2b0c      	cmp	r3, #12
 8005b86:	d104      	bne.n	8005b92 <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8005b88:	4b41      	ldr	r3, [pc, #260]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8005b90:	e005      	b.n	8005b9e <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8005b92:	4b3f      	ldr	r3, [pc, #252]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005b94:	2200      	movs	r2, #0
 8005b96:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8005b9a:	e000      	b.n	8005b9e <RadioSetTxGenericConfig+0x372>
            break;
 8005b9c:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8005b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	889a      	ldrh	r2, [r3, #4]
 8005ba8:	4b39      	ldr	r3, [pc, #228]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005baa:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	799a      	ldrb	r2, [r3, #6]
 8005bb0:	4b37      	ldr	r3, [pc, #220]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005bb2:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	79da      	ldrb	r2, [r3, #7]
 8005bb8:	4b35      	ldr	r3, [pc, #212]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005bba:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	7a1a      	ldrb	r2, [r3, #8]
 8005bc2:	4b33      	ldr	r3, [pc, #204]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005bc4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 8005bc8:	f7fe ffb3 	bl	8004b32 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8005bcc:	2001      	movs	r0, #1
 8005bce:	f7fe f94f 	bl	8003e70 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005bd2:	4830      	ldr	r0, [pc, #192]	@ (8005c94 <RadioSetTxGenericConfig+0x468>)
 8005bd4:	f000 fd7e 	bl	80066d4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005bd8:	482f      	ldr	r0, [pc, #188]	@ (8005c98 <RadioSetTxGenericConfig+0x46c>)
 8005bda:	f000 fe49 	bl	8006870 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8005bde:	4b2c      	ldr	r3, [pc, #176]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005be0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005be4:	2b06      	cmp	r3, #6
 8005be6:	d10d      	bne.n	8005c04 <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8005be8:	f640 0089 	movw	r0, #2185	@ 0x889
 8005bec:	f000 ffa8 	bl	8006b40 <SUBGRF_ReadRegister>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	f023 0304 	bic.w	r3, r3, #4
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	f640 0089 	movw	r0, #2185	@ 0x889
 8005bfe:	f000 ff7d 	bl	8006afc <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 8005c02:	e02d      	b.n	8005c60 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8005c04:	f640 0089 	movw	r0, #2185	@ 0x889
 8005c08:	f000 ff9a 	bl	8006b40 <SUBGRF_ReadRegister>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	f043 0304 	orr.w	r3, r3, #4
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	4619      	mov	r1, r3
 8005c16:	f640 0089 	movw	r0, #2185	@ 0x889
 8005c1a:	f000 ff6f 	bl	8006afc <SUBGRF_WriteRegister>
        break;
 8005c1e:	e01f      	b.n	8005c60 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d004      	beq.n	8005c32 <RadioSetTxGenericConfig+0x406>
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005c30:	d902      	bls.n	8005c38 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 8005c32:	f04f 33ff 	mov.w	r3, #4294967295
 8005c36:	e027      	b.n	8005c88 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 8005c38:	2003      	movs	r0, #3
 8005c3a:	f7fe f919 	bl	8003e70 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8005c3e:	4b14      	ldr	r3, [pc, #80]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005c40:	2202      	movs	r2, #2
 8005c42:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a11      	ldr	r2, [pc, #68]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005c4c:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8005c4e:	4b10      	ldr	r3, [pc, #64]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005c50:	2216      	movs	r2, #22
 8005c52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005c56:	480f      	ldr	r0, [pc, #60]	@ (8005c94 <RadioSetTxGenericConfig+0x468>)
 8005c58:	f000 fd3c 	bl	80066d4 <SUBGRF_SetModulationParams>
        break;
 8005c5c:	e000      	b.n	8005c60 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 8005c5e:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8005c60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f001 f87f 	bl	8006d68 <SUBGRF_SetRfTxPower>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4b08      	ldr	r3, [pc, #32]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005c70:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8005c74:	4b06      	ldr	r3, [pc, #24]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005c76:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f001 fa53 	bl	8007126 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8005c80:	4a03      	ldr	r2, [pc, #12]	@ (8005c90 <RadioSetTxGenericConfig+0x464>)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6053      	str	r3, [r2, #4]
    return 0;
 8005c86:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3738      	adds	r7, #56	@ 0x38
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	200002f4 	.word	0x200002f4
 8005c94:	2000032c 	.word	0x2000032c
 8005c98:	20000302 	.word	0x20000302

08005c9c <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3714      	adds	r7, #20
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bc80      	pop	{r7}
 8005cb2:	4770      	bx	lr

08005cb4 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 8005cbe:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bc80      	pop	{r7}
 8005cc8:	4770      	bx	lr
	...

08005ccc <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d002      	beq.n	8005ce0 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8005cda:	4a1d      	ldr	r2, [pc, #116]	@ (8005d50 <SUBGRF_Init+0x84>)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8005ce0:	f7fa fed0 	bl	8000a84 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8005ce4:	2002      	movs	r0, #2
 8005ce6:	f001 f91b 	bl	8006f20 <Radio_SMPS_Set>

    ImageCalibrated = false;
 8005cea:	4b1a      	ldr	r3, [pc, #104]	@ (8005d54 <SUBGRF_Init+0x88>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	f000 f97f 	bl	8005ff4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8005cf6:	f001 fb12 	bl	800731e <RBI_IsTCXO>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d10e      	bne.n	8005d1e <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8005d00:	2140      	movs	r1, #64	@ 0x40
 8005d02:	2001      	movs	r0, #1
 8005d04:	f000 fb8a 	bl	800641c <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8005d08:	2100      	movs	r1, #0
 8005d0a:	f640 1011 	movw	r0, #2321	@ 0x911
 8005d0e:	f000 fef5 	bl	8006afc <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8005d12:	237f      	movs	r3, #127	@ 0x7f
 8005d14:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8005d16:	7b38      	ldrb	r0, [r7, #12]
 8005d18:	f000 fa8d 	bl	8006236 <SUBGRF_Calibrate>
 8005d1c:	e009      	b.n	8005d32 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8005d1e:	2120      	movs	r1, #32
 8005d20:	f640 1011 	movw	r0, #2321	@ 0x911
 8005d24:	f000 feea 	bl	8006afc <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8005d28:	2120      	movs	r1, #32
 8005d2a:	f640 1012 	movw	r0, #2322	@ 0x912
 8005d2e:	f000 fee5 	bl	8006afc <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8005d32:	210e      	movs	r1, #14
 8005d34:	f640 101f 	movw	r0, #2335	@ 0x91f
 8005d38:	f000 fee0 	bl	8006afc <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 8005d3c:	f001 fa84 	bl	8007248 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8005d40:	4b05      	ldr	r3, [pc, #20]	@ (8005d58 <SUBGRF_Init+0x8c>)
 8005d42:	2201      	movs	r2, #1
 8005d44:	701a      	strb	r2, [r3, #0]
}
 8005d46:	bf00      	nop
 8005d48:	3710      	adds	r7, #16
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	2000038c 	.word	0x2000038c
 8005d54:	20000388 	.word	0x20000388
 8005d58:	20000380 	.word	0x20000380

08005d5c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	af00      	add	r7, sp, #0
    return OperatingMode;
 8005d60:	4b02      	ldr	r3, [pc, #8]	@ (8005d6c <SUBGRF_GetOperatingMode+0x10>)
 8005d62:	781b      	ldrb	r3, [r3, #0]
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bc80      	pop	{r7}
 8005d6a:	4770      	bx	lr
 8005d6c:	20000380 	.word	0x20000380

08005d70 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	460b      	mov	r3, r1
 8005d7a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8005d7c:	78fb      	ldrb	r3, [r7, #3]
 8005d7e:	461a      	mov	r2, r3
 8005d80:	6879      	ldr	r1, [r7, #4]
 8005d82:	2000      	movs	r0, #0
 8005d84:	f000 ff40 	bl	8006c08 <SUBGRF_WriteBuffer>
}
 8005d88:	bf00      	nop
 8005d8a:	3708      	adds	r7, #8
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b086      	sub	sp, #24
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8005da2:	f107 0317 	add.w	r3, r7, #23
 8005da6:	4619      	mov	r1, r3
 8005da8:	68b8      	ldr	r0, [r7, #8]
 8005daa:	f000 fe29 	bl	8006a00 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	79fa      	ldrb	r2, [r7, #7]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d201      	bcs.n	8005dbc <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e007      	b.n	8005dcc <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8005dbc:	7df8      	ldrb	r0, [r7, #23]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	68f9      	ldr	r1, [r7, #12]
 8005dc6:	f000 ff41 	bl	8006c4c <SUBGRF_ReadBuffer>

    return 0;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3718      	adds	r7, #24
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	460b      	mov	r3, r1
 8005dde:	607a      	str	r2, [r7, #4]
 8005de0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8005de2:	7afb      	ldrb	r3, [r7, #11]
 8005de4:	4619      	mov	r1, r3
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f7ff ffc2 	bl	8005d70 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 f91d 	bl	800602c <SUBGRF_SetTx>
}
 8005df2:	bf00      	nop
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}

08005dfa <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b082      	sub	sp, #8
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8005e02:	2208      	movs	r2, #8
 8005e04:	6879      	ldr	r1, [r7, #4]
 8005e06:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 8005e0a:	f000 feb9 	bl	8006b80 <SUBGRF_WriteRegisters>
    return 0;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3708      	adds	r7, #8
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	4603      	mov	r3, r0
 8005e20:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8005e22:	88fb      	ldrh	r3, [r7, #6]
 8005e24:	0a1b      	lsrs	r3, r3, #8
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8005e2c:	88fb      	ldrh	r3, [r7, #6]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8005e32:	f000 fb77 	bl	8006524 <SUBGRF_GetPacketType>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d108      	bne.n	8005e4e <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8005e3c:	f107 030c 	add.w	r3, r7, #12
 8005e40:	2202      	movs	r2, #2
 8005e42:	4619      	mov	r1, r3
 8005e44:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8005e48:	f000 fe9a 	bl	8006b80 <SUBGRF_WriteRegisters>
            break;
 8005e4c:	e000      	b.n	8005e50 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8005e4e:	bf00      	nop
    }
}
 8005e50:	bf00      	nop
 8005e52:	3710      	adds	r7, #16
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	4603      	mov	r3, r0
 8005e60:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8005e62:	88fb      	ldrh	r3, [r7, #6]
 8005e64:	0a1b      	lsrs	r3, r3, #8
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8005e6c:	88fb      	ldrh	r3, [r7, #6]
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8005e72:	f000 fb57 	bl	8006524 <SUBGRF_GetPacketType>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d108      	bne.n	8005e8e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8005e7c:	f107 030c 	add.w	r3, r7, #12
 8005e80:	2202      	movs	r2, #2
 8005e82:	4619      	mov	r1, r3
 8005e84:	f240 60be 	movw	r0, #1726	@ 0x6be
 8005e88:	f000 fe7a 	bl	8006b80 <SUBGRF_WriteRegisters>
            break;
 8005e8c:	e000      	b.n	8005e90 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8005e8e:	bf00      	nop
    }
}
 8005e90:	bf00      	nop
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8005ea6:	f000 fb3d 	bl	8006524 <SUBGRF_GetPacketType>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d121      	bne.n	8005ef4 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8005eb0:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8005eb4:	f000 fe44 	bl	8006b40 <SUBGRF_ReadRegister>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	f023 0301 	bic.w	r3, r3, #1
 8005ebe:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8005ec0:	88fb      	ldrh	r3, [r7, #6]
 8005ec2:	0a1b      	lsrs	r3, r3, #8
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	b25b      	sxtb	r3, r3
 8005ec8:	f003 0301 	and.w	r3, r3, #1
 8005ecc:	b25a      	sxtb	r2, r3
 8005ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	b25b      	sxtb	r3, r3
 8005ed6:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8005ed8:	7bfb      	ldrb	r3, [r7, #15]
 8005eda:	4619      	mov	r1, r3
 8005edc:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8005ee0:	f000 fe0c 	bl	8006afc <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8005ee4:	88fb      	ldrh	r3, [r7, #6]
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	4619      	mov	r1, r3
 8005eea:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 8005eee:	f000 fe05 	bl	8006afc <SUBGRF_WriteRegister>
            break;
 8005ef2:	e000      	b.n	8005ef6 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8005ef4:	bf00      	nop
    }
}
 8005ef6:	bf00      	nop
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b082      	sub	sp, #8
 8005f02:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8005f04:	2300      	movs	r3, #0
 8005f06:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8005f10:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8005f14:	f000 fe14 	bl	8006b40 <SUBGRF_ReadRegister>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8005f1c:	79fb      	ldrb	r3, [r7, #7]
 8005f1e:	f023 0301 	bic.w	r3, r3, #1
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	4619      	mov	r1, r3
 8005f26:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8005f2a:	f000 fde7 	bl	8006afc <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8005f2e:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8005f32:	f000 fe05 	bl	8006b40 <SUBGRF_ReadRegister>
 8005f36:	4603      	mov	r3, r0
 8005f38:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8005f3a:	79bb      	ldrb	r3, [r7, #6]
 8005f3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	4619      	mov	r1, r3
 8005f44:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8005f48:	f000 fdd8 	bl	8006afc <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8005f4c:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8005f50:	f000 f88c 	bl	800606c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8005f54:	463b      	mov	r3, r7
 8005f56:	2204      	movs	r2, #4
 8005f58:	4619      	mov	r1, r3
 8005f5a:	f640 0019 	movw	r0, #2073	@ 0x819
 8005f5e:	f000 fe31 	bl	8006bc4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8005f62:	2000      	movs	r0, #0
 8005f64:	f000 f846 	bl	8005ff4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8005f68:	79fb      	ldrb	r3, [r7, #7]
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8005f70:	f000 fdc4 	bl	8006afc <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8005f74:	79bb      	ldrb	r3, [r7, #6]
 8005f76:	4619      	mov	r1, r3
 8005f78:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8005f7c:	f000 fdbe 	bl	8006afc <SUBGRF_WriteRegister>

    return number;
 8005f80:	683b      	ldr	r3, [r7, #0]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
	...

08005f8c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8005f94:	2000      	movs	r0, #0
 8005f96:	f001 f963 	bl	8007260 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8005f9a:	2002      	movs	r0, #2
 8005f9c:	f000 ffc0 	bl	8006f20 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8005fa0:	793b      	ldrb	r3, [r7, #4]
 8005fa2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	b25b      	sxtb	r3, r3
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8005fae:	793b      	ldrb	r3, [r7, #4]
 8005fb0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005fb4:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8005fb6:	b25b      	sxtb	r3, r3
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	b25b      	sxtb	r3, r3
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8005fc0:	793b      	ldrb	r3, [r7, #4]
 8005fc2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	b25b      	sxtb	r3, r3
 8005fce:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8005fd0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8005fd2:	f107 030f 	add.w	r3, r7, #15
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	4619      	mov	r1, r3
 8005fda:	2084      	movs	r0, #132	@ 0x84
 8005fdc:	f000 fe58 	bl	8006c90 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8005fe0:	4b03      	ldr	r3, [pc, #12]	@ (8005ff0 <SUBGRF_SetSleep+0x64>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	701a      	strb	r2, [r3, #0]
}
 8005fe6:	bf00      	nop
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	20000380 	.word	0x20000380

08005ff4 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8005ffe:	1dfb      	adds	r3, r7, #7
 8006000:	2201      	movs	r2, #1
 8006002:	4619      	mov	r1, r3
 8006004:	2080      	movs	r0, #128	@ 0x80
 8006006:	f000 fe43 	bl	8006c90 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800600a:	79fb      	ldrb	r3, [r7, #7]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d103      	bne.n	8006018 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8006010:	4b05      	ldr	r3, [pc, #20]	@ (8006028 <SUBGRF_SetStandby+0x34>)
 8006012:	2201      	movs	r2, #1
 8006014:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8006016:	e002      	b.n	800601e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8006018:	4b03      	ldr	r3, [pc, #12]	@ (8006028 <SUBGRF_SetStandby+0x34>)
 800601a:	2202      	movs	r2, #2
 800601c:	701a      	strb	r2, [r3, #0]
}
 800601e:	bf00      	nop
 8006020:	3708      	adds	r7, #8
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	20000380 	.word	0x20000380

0800602c <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8006034:	4b0c      	ldr	r3, [pc, #48]	@ (8006068 <SUBGRF_SetTx+0x3c>)
 8006036:	2204      	movs	r2, #4
 8006038:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	0c1b      	lsrs	r3, r3, #16
 800603e:	b2db      	uxtb	r3, r3
 8006040:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	0a1b      	lsrs	r3, r3, #8
 8006046:	b2db      	uxtb	r3, r3
 8006048:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	b2db      	uxtb	r3, r3
 800604e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8006050:	f107 030c 	add.w	r3, r7, #12
 8006054:	2203      	movs	r2, #3
 8006056:	4619      	mov	r1, r3
 8006058:	2083      	movs	r0, #131	@ 0x83
 800605a:	f000 fe19 	bl	8006c90 <SUBGRF_WriteCommand>
}
 800605e:	bf00      	nop
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	20000380 	.word	0x20000380

0800606c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8006074:	4b0c      	ldr	r3, [pc, #48]	@ (80060a8 <SUBGRF_SetRx+0x3c>)
 8006076:	2205      	movs	r2, #5
 8006078:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	0c1b      	lsrs	r3, r3, #16
 800607e:	b2db      	uxtb	r3, r3
 8006080:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	0a1b      	lsrs	r3, r3, #8
 8006086:	b2db      	uxtb	r3, r3
 8006088:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	b2db      	uxtb	r3, r3
 800608e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8006090:	f107 030c 	add.w	r3, r7, #12
 8006094:	2203      	movs	r2, #3
 8006096:	4619      	mov	r1, r3
 8006098:	2082      	movs	r0, #130	@ 0x82
 800609a:	f000 fdf9 	bl	8006c90 <SUBGRF_WriteCommand>
}
 800609e:	bf00      	nop
 80060a0:	3710      	adds	r7, #16
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	20000380 	.word	0x20000380

080060ac <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80060b4:	4b0e      	ldr	r3, [pc, #56]	@ (80060f0 <SUBGRF_SetRxBoosted+0x44>)
 80060b6:	2205      	movs	r2, #5
 80060b8:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 80060ba:	2197      	movs	r1, #151	@ 0x97
 80060bc:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 80060c0:	f000 fd1c 	bl	8006afc <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	0c1b      	lsrs	r3, r3, #16
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	0a1b      	lsrs	r3, r3, #8
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80060da:	f107 030c 	add.w	r3, r7, #12
 80060de:	2203      	movs	r2, #3
 80060e0:	4619      	mov	r1, r3
 80060e2:	2082      	movs	r0, #130	@ 0x82
 80060e4:	f000 fdd4 	bl	8006c90 <SUBGRF_WriteCommand>
}
 80060e8:	bf00      	nop
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	20000380 	.word	0x20000380

080060f4 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	0c1b      	lsrs	r3, r3, #16
 8006102:	b2db      	uxtb	r3, r3
 8006104:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	0a1b      	lsrs	r3, r3, #8
 800610a:	b2db      	uxtb	r3, r3
 800610c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	b2db      	uxtb	r3, r3
 8006112:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	0c1b      	lsrs	r3, r3, #16
 8006118:	b2db      	uxtb	r3, r3
 800611a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	0a1b      	lsrs	r3, r3, #8
 8006120:	b2db      	uxtb	r3, r3
 8006122:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	b2db      	uxtb	r3, r3
 8006128:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800612a:	f107 0308 	add.w	r3, r7, #8
 800612e:	2206      	movs	r2, #6
 8006130:	4619      	mov	r1, r3
 8006132:	2094      	movs	r0, #148	@ 0x94
 8006134:	f000 fdac 	bl	8006c90 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8006138:	4b03      	ldr	r3, [pc, #12]	@ (8006148 <SUBGRF_SetRxDutyCycle+0x54>)
 800613a:	2206      	movs	r2, #6
 800613c:	701a      	strb	r2, [r3, #0]
}
 800613e:	bf00      	nop
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	20000380 	.word	0x20000380

0800614c <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 800614c:	b580      	push	{r7, lr}
 800614e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8006150:	2200      	movs	r2, #0
 8006152:	2100      	movs	r1, #0
 8006154:	20c5      	movs	r0, #197	@ 0xc5
 8006156:	f000 fd9b 	bl	8006c90 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 800615a:	4b02      	ldr	r3, [pc, #8]	@ (8006164 <SUBGRF_SetCad+0x18>)
 800615c:	2207      	movs	r2, #7
 800615e:	701a      	strb	r2, [r3, #0]
}
 8006160:	bf00      	nop
 8006162:	bd80      	pop	{r7, pc}
 8006164:	20000380 	.word	0x20000380

08006168 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800616c:	2200      	movs	r2, #0
 800616e:	2100      	movs	r1, #0
 8006170:	20d1      	movs	r0, #209	@ 0xd1
 8006172:	f000 fd8d 	bl	8006c90 <SUBGRF_WriteCommand>
}
 8006176:	bf00      	nop
 8006178:	bd80      	pop	{r7, pc}

0800617a <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800617a:	b580      	push	{r7, lr}
 800617c:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800617e:	2200      	movs	r2, #0
 8006180:	2100      	movs	r1, #0
 8006182:	20d2      	movs	r0, #210	@ 0xd2
 8006184:	f000 fd84 	bl	8006c90 <SUBGRF_WriteCommand>
}
 8006188:	bf00      	nop
 800618a:	bd80      	pop	{r7, pc}

0800618c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b082      	sub	sp, #8
 8006190:	af00      	add	r7, sp, #0
 8006192:	4603      	mov	r3, r0
 8006194:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8006196:	1dfb      	adds	r3, r7, #7
 8006198:	2201      	movs	r2, #1
 800619a:	4619      	mov	r1, r3
 800619c:	209f      	movs	r0, #159	@ 0x9f
 800619e:	f000 fd77 	bl	8006c90 <SUBGRF_WriteCommand>
}
 80061a2:	bf00      	nop
 80061a4:	3708      	adds	r7, #8
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 80061aa:	b580      	push	{r7, lr}
 80061ac:	b084      	sub	sp, #16
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	4603      	mov	r3, r0
 80061b2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 80061b4:	1dfb      	adds	r3, r7, #7
 80061b6:	2201      	movs	r2, #1
 80061b8:	4619      	mov	r1, r3
 80061ba:	20a0      	movs	r0, #160	@ 0xa0
 80061bc:	f000 fd68 	bl	8006c90 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 80061c0:	79fb      	ldrb	r3, [r7, #7]
 80061c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80061c4:	d91c      	bls.n	8006200 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80061c6:	79fb      	ldrb	r3, [r7, #7]
 80061c8:	085b      	lsrs	r3, r3, #1
 80061ca:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80061cc:	2300      	movs	r3, #0
 80061ce:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80061d0:	2300      	movs	r3, #0
 80061d2:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80061d4:	e005      	b.n	80061e2 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80061d6:	7bfb      	ldrb	r3, [r7, #15]
 80061d8:	089b      	lsrs	r3, r3, #2
 80061da:	73fb      	strb	r3, [r7, #15]
            exp++;
 80061dc:	7bbb      	ldrb	r3, [r7, #14]
 80061de:	3301      	adds	r3, #1
 80061e0:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80061e2:	7bfb      	ldrb	r3, [r7, #15]
 80061e4:	2b1f      	cmp	r3, #31
 80061e6:	d8f6      	bhi.n	80061d6 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 80061e8:	7bfb      	ldrb	r3, [r7, #15]
 80061ea:	00db      	lsls	r3, r3, #3
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	7bbb      	ldrb	r3, [r7, #14]
 80061f0:	4413      	add	r3, r2
 80061f2:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80061f4:	7b7b      	ldrb	r3, [r7, #13]
 80061f6:	4619      	mov	r1, r3
 80061f8:	f240 7006 	movw	r0, #1798	@ 0x706
 80061fc:	f000 fc7e 	bl	8006afc <SUBGRF_WriteRegister>
    }
}
 8006200:	bf00      	nop
 8006202:	3710      	adds	r7, #16
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}

08006208 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 800620e:	f001 f891 	bl	8007334 <RBI_IsDCDC>
 8006212:	4603      	mov	r3, r0
 8006214:	2b01      	cmp	r3, #1
 8006216:	d102      	bne.n	800621e <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8006218:	2301      	movs	r3, #1
 800621a:	71fb      	strb	r3, [r7, #7]
 800621c:	e001      	b.n	8006222 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800621e:	2300      	movs	r3, #0
 8006220:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8006222:	1dfb      	adds	r3, r7, #7
 8006224:	2201      	movs	r2, #1
 8006226:	4619      	mov	r1, r3
 8006228:	2096      	movs	r0, #150	@ 0x96
 800622a:	f000 fd31 	bl	8006c90 <SUBGRF_WriteCommand>
}
 800622e:	bf00      	nop
 8006230:	3708      	adds	r7, #8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8006236:	b580      	push	{r7, lr}
 8006238:	b084      	sub	sp, #16
 800623a:	af00      	add	r7, sp, #0
 800623c:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800623e:	793b      	ldrb	r3, [r7, #4]
 8006240:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006244:	b2db      	uxtb	r3, r3
 8006246:	b25b      	sxtb	r3, r3
 8006248:	019b      	lsls	r3, r3, #6
 800624a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800624c:	793b      	ldrb	r3, [r7, #4]
 800624e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006252:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8006254:	b25b      	sxtb	r3, r3
 8006256:	015b      	lsls	r3, r3, #5
 8006258:	b25b      	sxtb	r3, r3
 800625a:	4313      	orrs	r3, r2
 800625c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800625e:	793b      	ldrb	r3, [r7, #4]
 8006260:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006264:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8006266:	b25b      	sxtb	r3, r3
 8006268:	011b      	lsls	r3, r3, #4
 800626a:	b25b      	sxtb	r3, r3
 800626c:	4313      	orrs	r3, r2
 800626e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8006270:	793b      	ldrb	r3, [r7, #4]
 8006272:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006276:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8006278:	b25b      	sxtb	r3, r3
 800627a:	00db      	lsls	r3, r3, #3
 800627c:	b25b      	sxtb	r3, r3
 800627e:	4313      	orrs	r3, r2
 8006280:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8006282:	793b      	ldrb	r3, [r7, #4]
 8006284:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006288:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800628a:	b25b      	sxtb	r3, r3
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	b25b      	sxtb	r3, r3
 8006290:	4313      	orrs	r3, r2
 8006292:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8006294:	793b      	ldrb	r3, [r7, #4]
 8006296:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800629a:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800629c:	b25b      	sxtb	r3, r3
 800629e:	005b      	lsls	r3, r3, #1
 80062a0:	b25b      	sxtb	r3, r3
 80062a2:	4313      	orrs	r3, r2
 80062a4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 80062a6:	793b      	ldrb	r3, [r7, #4]
 80062a8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80062b0:	4313      	orrs	r3, r2
 80062b2:	b25b      	sxtb	r3, r3
 80062b4:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80062b6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 80062b8:	f107 030f 	add.w	r3, r7, #15
 80062bc:	2201      	movs	r2, #1
 80062be:	4619      	mov	r1, r3
 80062c0:	2089      	movs	r0, #137	@ 0x89
 80062c2:	f000 fce5 	bl	8006c90 <SUBGRF_WriteCommand>
}
 80062c6:	bf00      	nop
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
	...

080062d0 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a1d      	ldr	r2, [pc, #116]	@ (8006350 <SUBGRF_CalibrateImage+0x80>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d904      	bls.n	80062ea <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80062e0:	23e1      	movs	r3, #225	@ 0xe1
 80062e2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 80062e4:	23e9      	movs	r3, #233	@ 0xe9
 80062e6:	737b      	strb	r3, [r7, #13]
 80062e8:	e027      	b.n	800633a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a19      	ldr	r2, [pc, #100]	@ (8006354 <SUBGRF_CalibrateImage+0x84>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d904      	bls.n	80062fc <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 80062f2:	23d7      	movs	r3, #215	@ 0xd7
 80062f4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 80062f6:	23db      	movs	r3, #219	@ 0xdb
 80062f8:	737b      	strb	r3, [r7, #13]
 80062fa:	e01e      	b.n	800633a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a16      	ldr	r2, [pc, #88]	@ (8006358 <SUBGRF_CalibrateImage+0x88>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d904      	bls.n	800630e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8006304:	23c1      	movs	r3, #193	@ 0xc1
 8006306:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8006308:	23c5      	movs	r3, #197	@ 0xc5
 800630a:	737b      	strb	r3, [r7, #13]
 800630c:	e015      	b.n	800633a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a12      	ldr	r2, [pc, #72]	@ (800635c <SUBGRF_CalibrateImage+0x8c>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d904      	bls.n	8006320 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8006316:	2375      	movs	r3, #117	@ 0x75
 8006318:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800631a:	2381      	movs	r3, #129	@ 0x81
 800631c:	737b      	strb	r3, [r7, #13]
 800631e:	e00c      	b.n	800633a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	4a0f      	ldr	r2, [pc, #60]	@ (8006360 <SUBGRF_CalibrateImage+0x90>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d904      	bls.n	8006332 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 8006328:	236b      	movs	r3, #107	@ 0x6b
 800632a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800632c:	236f      	movs	r3, #111	@ 0x6f
 800632e:	737b      	strb	r3, [r7, #13]
 8006330:	e003      	b.n	800633a <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 8006332:	2329      	movs	r3, #41	@ 0x29
 8006334:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 8006336:	232b      	movs	r3, #43	@ 0x2b
 8006338:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800633a:	f107 030c 	add.w	r3, r7, #12
 800633e:	2202      	movs	r2, #2
 8006340:	4619      	mov	r1, r3
 8006342:	2098      	movs	r0, #152	@ 0x98
 8006344:	f000 fca4 	bl	8006c90 <SUBGRF_WriteCommand>
}
 8006348:	bf00      	nop
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	35a4e900 	.word	0x35a4e900
 8006354:	32a9f880 	.word	0x32a9f880
 8006358:	2de54480 	.word	0x2de54480
 800635c:	1b6b0b00 	.word	0x1b6b0b00
 8006360:	1954fc40 	.word	0x1954fc40

08006364 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8006364:	b590      	push	{r4, r7, lr}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	4604      	mov	r4, r0
 800636c:	4608      	mov	r0, r1
 800636e:	4611      	mov	r1, r2
 8006370:	461a      	mov	r2, r3
 8006372:	4623      	mov	r3, r4
 8006374:	71fb      	strb	r3, [r7, #7]
 8006376:	4603      	mov	r3, r0
 8006378:	71bb      	strb	r3, [r7, #6]
 800637a:	460b      	mov	r3, r1
 800637c:	717b      	strb	r3, [r7, #5]
 800637e:	4613      	mov	r3, r2
 8006380:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8006382:	79fb      	ldrb	r3, [r7, #7]
 8006384:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8006386:	79bb      	ldrb	r3, [r7, #6]
 8006388:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800638a:	797b      	ldrb	r3, [r7, #5]
 800638c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800638e:	793b      	ldrb	r3, [r7, #4]
 8006390:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8006392:	f107 030c 	add.w	r3, r7, #12
 8006396:	2204      	movs	r2, #4
 8006398:	4619      	mov	r1, r3
 800639a:	2095      	movs	r0, #149	@ 0x95
 800639c:	f000 fc78 	bl	8006c90 <SUBGRF_WriteCommand>
}
 80063a0:	bf00      	nop
 80063a2:	3714      	adds	r7, #20
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd90      	pop	{r4, r7, pc}

080063a8 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 80063a8:	b590      	push	{r4, r7, lr}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	4604      	mov	r4, r0
 80063b0:	4608      	mov	r0, r1
 80063b2:	4611      	mov	r1, r2
 80063b4:	461a      	mov	r2, r3
 80063b6:	4623      	mov	r3, r4
 80063b8:	80fb      	strh	r3, [r7, #6]
 80063ba:	4603      	mov	r3, r0
 80063bc:	80bb      	strh	r3, [r7, #4]
 80063be:	460b      	mov	r3, r1
 80063c0:	807b      	strh	r3, [r7, #2]
 80063c2:	4613      	mov	r3, r2
 80063c4:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80063c6:	88fb      	ldrh	r3, [r7, #6]
 80063c8:	0a1b      	lsrs	r3, r3, #8
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80063d0:	88fb      	ldrh	r3, [r7, #6]
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80063d6:	88bb      	ldrh	r3, [r7, #4]
 80063d8:	0a1b      	lsrs	r3, r3, #8
 80063da:	b29b      	uxth	r3, r3
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80063e0:	88bb      	ldrh	r3, [r7, #4]
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80063e6:	887b      	ldrh	r3, [r7, #2]
 80063e8:	0a1b      	lsrs	r3, r3, #8
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80063f0:	887b      	ldrh	r3, [r7, #2]
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80063f6:	883b      	ldrh	r3, [r7, #0]
 80063f8:	0a1b      	lsrs	r3, r3, #8
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8006400:	883b      	ldrh	r3, [r7, #0]
 8006402:	b2db      	uxtb	r3, r3
 8006404:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8006406:	f107 0308 	add.w	r3, r7, #8
 800640a:	2208      	movs	r2, #8
 800640c:	4619      	mov	r1, r3
 800640e:	2008      	movs	r0, #8
 8006410:	f000 fc3e 	bl	8006c90 <SUBGRF_WriteCommand>
}
 8006414:	bf00      	nop
 8006416:	3714      	adds	r7, #20
 8006418:	46bd      	mov	sp, r7
 800641a:	bd90      	pop	{r4, r7, pc}

0800641c <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	4603      	mov	r3, r0
 8006424:	6039      	str	r1, [r7, #0]
 8006426:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8006428:	79fb      	ldrb	r3, [r7, #7]
 800642a:	f003 0307 	and.w	r3, r3, #7
 800642e:	b2db      	uxtb	r3, r3
 8006430:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	0c1b      	lsrs	r3, r3, #16
 8006436:	b2db      	uxtb	r3, r3
 8006438:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	0a1b      	lsrs	r3, r3, #8
 800643e:	b2db      	uxtb	r3, r3
 8006440:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	b2db      	uxtb	r3, r3
 8006446:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8006448:	f107 030c 	add.w	r3, r7, #12
 800644c:	2204      	movs	r2, #4
 800644e:	4619      	mov	r1, r3
 8006450:	2097      	movs	r0, #151	@ 0x97
 8006452:	f000 fc1d 	bl	8006c90 <SUBGRF_WriteCommand>
}
 8006456:	bf00      	nop
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
	...

08006460 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8006460:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006464:	b084      	sub	sp, #16
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800646a:	2300      	movs	r3, #0
 800646c:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 800646e:	4b1d      	ldr	r3, [pc, #116]	@ (80064e4 <SUBGRF_SetRfFrequency+0x84>)
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	f083 0301 	eor.w	r3, r3, #1
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d005      	beq.n	8006488 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7ff ff27 	bl	80062d0 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8006482:	4b18      	ldr	r3, [pc, #96]	@ (80064e4 <SUBGRF_SetRfFrequency+0x84>)
 8006484:	2201      	movs	r2, #1
 8006486:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	461c      	mov	r4, r3
 800648e:	4615      	mov	r5, r2
 8006490:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8006494:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8006498:	4a13      	ldr	r2, [pc, #76]	@ (80064e8 <SUBGRF_SetRfFrequency+0x88>)
 800649a:	f04f 0300 	mov.w	r3, #0
 800649e:	4640      	mov	r0, r8
 80064a0:	4649      	mov	r1, r9
 80064a2:	f7f9 fe69 	bl	8000178 <__aeabi_uldivmod>
 80064a6:	4602      	mov	r2, r0
 80064a8:	460b      	mov	r3, r1
 80064aa:	4613      	mov	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	0e1b      	lsrs	r3, r3, #24
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	0c1b      	lsrs	r3, r3, #16
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	0a1b      	lsrs	r3, r3, #8
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80064cc:	f107 0308 	add.w	r3, r7, #8
 80064d0:	2204      	movs	r2, #4
 80064d2:	4619      	mov	r1, r3
 80064d4:	2086      	movs	r0, #134	@ 0x86
 80064d6:	f000 fbdb 	bl	8006c90 <SUBGRF_WriteCommand>
}
 80064da:	bf00      	nop
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80064e4:	20000388 	.word	0x20000388
 80064e8:	01e84800 	.word	0x01e84800

080064ec <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	4603      	mov	r3, r0
 80064f4:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 80064f6:	79fa      	ldrb	r2, [r7, #7]
 80064f8:	4b09      	ldr	r3, [pc, #36]	@ (8006520 <SUBGRF_SetPacketType+0x34>)
 80064fa:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 80064fc:	79fb      	ldrb	r3, [r7, #7]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d104      	bne.n	800650c <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8006502:	2100      	movs	r1, #0
 8006504:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8006508:	f000 faf8 	bl	8006afc <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800650c:	1dfb      	adds	r3, r7, #7
 800650e:	2201      	movs	r2, #1
 8006510:	4619      	mov	r1, r3
 8006512:	208a      	movs	r0, #138	@ 0x8a
 8006514:	f000 fbbc 	bl	8006c90 <SUBGRF_WriteCommand>
}
 8006518:	bf00      	nop
 800651a:	3708      	adds	r7, #8
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	20000381 	.word	0x20000381

08006524 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
    return PacketType;
 8006528:	4b02      	ldr	r3, [pc, #8]	@ (8006534 <SUBGRF_GetPacketType+0x10>)
 800652a:	781b      	ldrb	r3, [r3, #0]
}
 800652c:	4618      	mov	r0, r3
 800652e:	46bd      	mov	sp, r7
 8006530:	bc80      	pop	{r7}
 8006532:	4770      	bx	lr
 8006534:	20000381 	.word	0x20000381

08006538 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	71fb      	strb	r3, [r7, #7]
 8006542:	460b      	mov	r3, r1
 8006544:	71bb      	strb	r3, [r7, #6]
 8006546:	4613      	mov	r3, r2
 8006548:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 800654a:	79fb      	ldrb	r3, [r7, #7]
 800654c:	2b01      	cmp	r3, #1
 800654e:	d149      	bne.n	80065e4 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8006550:	2000      	movs	r0, #0
 8006552:	f000 fefa 	bl	800734a <RBI_GetRFOMaxPowerConfig>
 8006556:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8006558:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	429a      	cmp	r2, r3
 8006560:	da01      	bge.n	8006566 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2b0e      	cmp	r3, #14
 800656a:	d10e      	bne.n	800658a <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 800656c:	2301      	movs	r3, #1
 800656e:	2201      	movs	r2, #1
 8006570:	2100      	movs	r1, #0
 8006572:	2004      	movs	r0, #4
 8006574:	f7ff fef6 	bl	8006364 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8006578:	79ba      	ldrb	r2, [r7, #6]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	b2db      	uxtb	r3, r3
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	b2db      	uxtb	r3, r3
 8006582:	330e      	adds	r3, #14
 8006584:	b2db      	uxtb	r3, r3
 8006586:	71bb      	strb	r3, [r7, #6]
 8006588:	e01f      	b.n	80065ca <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2b0a      	cmp	r3, #10
 800658e:	d10e      	bne.n	80065ae <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8006590:	2301      	movs	r3, #1
 8006592:	2201      	movs	r2, #1
 8006594:	2100      	movs	r1, #0
 8006596:	2001      	movs	r0, #1
 8006598:	f7ff fee4 	bl	8006364 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 800659c:	79ba      	ldrb	r2, [r7, #6]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	330d      	adds	r3, #13
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	71bb      	strb	r3, [r7, #6]
 80065ac:	e00d      	b.n	80065ca <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 80065ae:	2301      	movs	r3, #1
 80065b0:	2201      	movs	r2, #1
 80065b2:	2100      	movs	r1, #0
 80065b4:	2007      	movs	r0, #7
 80065b6:	f7ff fed5 	bl	8006364 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80065ba:	79ba      	ldrb	r2, [r7, #6]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	330e      	adds	r3, #14
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 80065ca:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80065ce:	f113 0f11 	cmn.w	r3, #17
 80065d2:	da01      	bge.n	80065d8 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 80065d4:	23ef      	movs	r3, #239	@ 0xef
 80065d6:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 80065d8:	2118      	movs	r1, #24
 80065da:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80065de:	f000 fa8d 	bl	8006afc <SUBGRF_WriteRegister>
 80065e2:	e067      	b.n	80066b4 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 80065e4:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80065e8:	f000 faaa 	bl	8006b40 <SUBGRF_ReadRegister>
 80065ec:	4603      	mov	r3, r0
 80065ee:	f043 031e 	orr.w	r3, r3, #30
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	4619      	mov	r1, r3
 80065f6:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80065fa:	f000 fa7f 	bl	8006afc <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 80065fe:	2001      	movs	r0, #1
 8006600:	f000 fea3 	bl	800734a <RBI_GetRFOMaxPowerConfig>
 8006604:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 8006606:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	429a      	cmp	r2, r3
 800660e:	da01      	bge.n	8006614 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2b14      	cmp	r3, #20
 8006618:	d10e      	bne.n	8006638 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800661a:	2301      	movs	r3, #1
 800661c:	2200      	movs	r2, #0
 800661e:	2105      	movs	r1, #5
 8006620:	2003      	movs	r0, #3
 8006622:	f7ff fe9f 	bl	8006364 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8006626:	79ba      	ldrb	r2, [r7, #6]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	b2db      	uxtb	r3, r3
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	b2db      	uxtb	r3, r3
 8006630:	3316      	adds	r3, #22
 8006632:	b2db      	uxtb	r3, r3
 8006634:	71bb      	strb	r3, [r7, #6]
 8006636:	e031      	b.n	800669c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2b11      	cmp	r3, #17
 800663c:	d10e      	bne.n	800665c <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800663e:	2301      	movs	r3, #1
 8006640:	2200      	movs	r2, #0
 8006642:	2103      	movs	r1, #3
 8006644:	2002      	movs	r0, #2
 8006646:	f7ff fe8d 	bl	8006364 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800664a:	79ba      	ldrb	r2, [r7, #6]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	b2db      	uxtb	r3, r3
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	b2db      	uxtb	r3, r3
 8006654:	3316      	adds	r3, #22
 8006656:	b2db      	uxtb	r3, r3
 8006658:	71bb      	strb	r3, [r7, #6]
 800665a:	e01f      	b.n	800669c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2b0e      	cmp	r3, #14
 8006660:	d10e      	bne.n	8006680 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8006662:	2301      	movs	r3, #1
 8006664:	2200      	movs	r2, #0
 8006666:	2102      	movs	r1, #2
 8006668:	2002      	movs	r0, #2
 800666a:	f7ff fe7b 	bl	8006364 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800666e:	79ba      	ldrb	r2, [r7, #6]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	b2db      	uxtb	r3, r3
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	b2db      	uxtb	r3, r3
 8006678:	330e      	adds	r3, #14
 800667a:	b2db      	uxtb	r3, r3
 800667c:	71bb      	strb	r3, [r7, #6]
 800667e:	e00d      	b.n	800669c <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8006680:	2301      	movs	r3, #1
 8006682:	2200      	movs	r2, #0
 8006684:	2107      	movs	r1, #7
 8006686:	2004      	movs	r0, #4
 8006688:	f7ff fe6c 	bl	8006364 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800668c:	79ba      	ldrb	r2, [r7, #6]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	b2db      	uxtb	r3, r3
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	b2db      	uxtb	r3, r3
 8006696:	3316      	adds	r3, #22
 8006698:	b2db      	uxtb	r3, r3
 800669a:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 800669c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80066a0:	f113 0f09 	cmn.w	r3, #9
 80066a4:	da01      	bge.n	80066aa <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 80066a6:	23f7      	movs	r3, #247	@ 0xf7
 80066a8:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 80066aa:	2138      	movs	r1, #56	@ 0x38
 80066ac:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80066b0:	f000 fa24 	bl	8006afc <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 80066b4:	79bb      	ldrb	r3, [r7, #6]
 80066b6:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 80066b8:	797b      	ldrb	r3, [r7, #5]
 80066ba:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 80066bc:	f107 0308 	add.w	r3, r7, #8
 80066c0:	2202      	movs	r2, #2
 80066c2:	4619      	mov	r1, r3
 80066c4:	208e      	movs	r0, #142	@ 0x8e
 80066c6:	f000 fae3 	bl	8006c90 <SUBGRF_WriteCommand>
}
 80066ca:	bf00      	nop
 80066cc:	3710      	adds	r7, #16
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
	...

080066d4 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 80066d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80066d8:	b086      	sub	sp, #24
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 80066de:	2300      	movs	r3, #0
 80066e0:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80066e2:	f107 0308 	add.w	r3, r7, #8
 80066e6:	2200      	movs	r2, #0
 80066e8:	601a      	str	r2, [r3, #0]
 80066ea:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	781a      	ldrb	r2, [r3, #0]
 80066f0:	4b5c      	ldr	r3, [pc, #368]	@ (8006864 <SUBGRF_SetModulationParams+0x190>)
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d004      	beq.n	8006702 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7ff fef5 	bl	80064ec <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	2b03      	cmp	r3, #3
 8006708:	f200 80a5 	bhi.w	8006856 <SUBGRF_SetModulationParams+0x182>
 800670c:	a201      	add	r2, pc, #4	@ (adr r2, 8006714 <SUBGRF_SetModulationParams+0x40>)
 800670e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006712:	bf00      	nop
 8006714:	08006725 	.word	0x08006725
 8006718:	080067e5 	.word	0x080067e5
 800671c:	080067a7 	.word	0x080067a7
 8006720:	08006813 	.word	0x08006813
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8006724:	2308      	movs	r3, #8
 8006726:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	4a4e      	ldr	r2, [pc, #312]	@ (8006868 <SUBGRF_SetModulationParams+0x194>)
 800672e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006732:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	0c1b      	lsrs	r3, r3, #16
 8006738:	b2db      	uxtb	r3, r3
 800673a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	0a1b      	lsrs	r3, r3, #8
 8006740:	b2db      	uxtb	r3, r3
 8006742:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	b2db      	uxtb	r3, r3
 8006748:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	7b1b      	ldrb	r3, [r3, #12]
 800674e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	7b5b      	ldrb	r3, [r3, #13]
 8006754:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	2200      	movs	r2, #0
 800675c:	461c      	mov	r4, r3
 800675e:	4615      	mov	r5, r2
 8006760:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8006764:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8006768:	4a40      	ldr	r2, [pc, #256]	@ (800686c <SUBGRF_SetModulationParams+0x198>)
 800676a:	f04f 0300 	mov.w	r3, #0
 800676e:	4640      	mov	r0, r8
 8006770:	4649      	mov	r1, r9
 8006772:	f7f9 fd01 	bl	8000178 <__aeabi_uldivmod>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	4613      	mov	r3, r2
 800677c:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	0c1b      	lsrs	r3, r3, #16
 8006782:	b2db      	uxtb	r3, r3
 8006784:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	0a1b      	lsrs	r3, r3, #8
 800678a:	b2db      	uxtb	r3, r3
 800678c:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	b2db      	uxtb	r3, r3
 8006792:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8006794:	7cfb      	ldrb	r3, [r7, #19]
 8006796:	b29a      	uxth	r2, r3
 8006798:	f107 0308 	add.w	r3, r7, #8
 800679c:	4619      	mov	r1, r3
 800679e:	208b      	movs	r0, #139	@ 0x8b
 80067a0:	f000 fa76 	bl	8006c90 <SUBGRF_WriteCommand>
        break;
 80067a4:	e058      	b.n	8006858 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 80067a6:	2304      	movs	r3, #4
 80067a8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	4a2e      	ldr	r2, [pc, #184]	@ (8006868 <SUBGRF_SetModulationParams+0x194>)
 80067b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	0c1b      	lsrs	r3, r3, #16
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	0a1b      	lsrs	r3, r3, #8
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	7d1b      	ldrb	r3, [r3, #20]
 80067d0:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80067d2:	7cfb      	ldrb	r3, [r7, #19]
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	f107 0308 	add.w	r3, r7, #8
 80067da:	4619      	mov	r1, r3
 80067dc:	208b      	movs	r0, #139	@ 0x8b
 80067de:	f000 fa57 	bl	8006c90 <SUBGRF_WriteCommand>
        break;
 80067e2:	e039      	b.n	8006858 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 80067e4:	2304      	movs	r3, #4
 80067e6:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	7e1b      	ldrb	r3, [r3, #24]
 80067ec:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	7e5b      	ldrb	r3, [r3, #25]
 80067f2:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	7e9b      	ldrb	r3, [r3, #26]
 80067f8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	7edb      	ldrb	r3, [r3, #27]
 80067fe:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8006800:	7cfb      	ldrb	r3, [r7, #19]
 8006802:	b29a      	uxth	r2, r3
 8006804:	f107 0308 	add.w	r3, r7, #8
 8006808:	4619      	mov	r1, r3
 800680a:	208b      	movs	r0, #139	@ 0x8b
 800680c:	f000 fa40 	bl	8006c90 <SUBGRF_WriteCommand>

        break;
 8006810:	e022      	b.n	8006858 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 8006812:	2305      	movs	r3, #5
 8006814:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	4a13      	ldr	r2, [pc, #76]	@ (8006868 <SUBGRF_SetModulationParams+0x194>)
 800681c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006820:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	0c1b      	lsrs	r3, r3, #16
 8006826:	b2db      	uxtb	r3, r3
 8006828:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	0a1b      	lsrs	r3, r3, #8
 800682e:	b2db      	uxtb	r3, r3
 8006830:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	b2db      	uxtb	r3, r3
 8006836:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	7b1b      	ldrb	r3, [r3, #12]
 800683c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	7b5b      	ldrb	r3, [r3, #13]
 8006842:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8006844:	7cfb      	ldrb	r3, [r7, #19]
 8006846:	b29a      	uxth	r2, r3
 8006848:	f107 0308 	add.w	r3, r7, #8
 800684c:	4619      	mov	r1, r3
 800684e:	208b      	movs	r0, #139	@ 0x8b
 8006850:	f000 fa1e 	bl	8006c90 <SUBGRF_WriteCommand>
        break;
 8006854:	e000      	b.n	8006858 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 8006856:	bf00      	nop
    }
}
 8006858:	bf00      	nop
 800685a:	3718      	adds	r7, #24
 800685c:	46bd      	mov	sp, r7
 800685e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006862:	bf00      	nop
 8006864:	20000381 	.word	0x20000381
 8006868:	3d090000 	.word	0x3d090000
 800686c:	01e84800 	.word	0x01e84800

08006870 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8006878:	2300      	movs	r3, #0
 800687a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800687c:	f107 030c 	add.w	r3, r7, #12
 8006880:	2200      	movs	r2, #0
 8006882:	601a      	str	r2, [r3, #0]
 8006884:	605a      	str	r2, [r3, #4]
 8006886:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	781a      	ldrb	r2, [r3, #0]
 800688c:	4b44      	ldr	r3, [pc, #272]	@ (80069a0 <SUBGRF_SetPacketParams+0x130>)
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	429a      	cmp	r2, r3
 8006892:	d004      	beq.n	800689e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	4618      	mov	r0, r3
 800689a:	f7ff fe27 	bl	80064ec <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	2b03      	cmp	r3, #3
 80068a4:	d878      	bhi.n	8006998 <SUBGRF_SetPacketParams+0x128>
 80068a6:	a201      	add	r2, pc, #4	@ (adr r2, 80068ac <SUBGRF_SetPacketParams+0x3c>)
 80068a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ac:	080068bd 	.word	0x080068bd
 80068b0:	0800694d 	.word	0x0800694d
 80068b4:	08006941 	.word	0x08006941
 80068b8:	080068bd 	.word	0x080068bd
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	7a5b      	ldrb	r3, [r3, #9]
 80068c0:	2bf1      	cmp	r3, #241	@ 0xf1
 80068c2:	d10a      	bne.n	80068da <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 80068c4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80068c8:	f7ff faa6 	bl	8005e18 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 80068cc:	f248 0005 	movw	r0, #32773	@ 0x8005
 80068d0:	f7ff fac2 	bl	8005e58 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80068d4:	2302      	movs	r3, #2
 80068d6:	75bb      	strb	r3, [r7, #22]
 80068d8:	e011      	b.n	80068fe <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	7a5b      	ldrb	r3, [r3, #9]
 80068de:	2bf2      	cmp	r3, #242	@ 0xf2
 80068e0:	d10a      	bne.n	80068f8 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80068e2:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 80068e6:	f7ff fa97 	bl	8005e18 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80068ea:	f241 0021 	movw	r0, #4129	@ 0x1021
 80068ee:	f7ff fab3 	bl	8005e58 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80068f2:	2306      	movs	r3, #6
 80068f4:	75bb      	strb	r3, [r7, #22]
 80068f6:	e002      	b.n	80068fe <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	7a5b      	ldrb	r3, [r3, #9]
 80068fc:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 80068fe:	2309      	movs	r3, #9
 8006900:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	885b      	ldrh	r3, [r3, #2]
 8006906:	0a1b      	lsrs	r3, r3, #8
 8006908:	b29b      	uxth	r3, r3
 800690a:	b2db      	uxtb	r3, r3
 800690c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	885b      	ldrh	r3, [r3, #2]
 8006912:	b2db      	uxtb	r3, r3
 8006914:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	791b      	ldrb	r3, [r3, #4]
 800691a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	795b      	ldrb	r3, [r3, #5]
 8006920:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	799b      	ldrb	r3, [r3, #6]
 8006926:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	79db      	ldrb	r3, [r3, #7]
 800692c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	7a1b      	ldrb	r3, [r3, #8]
 8006932:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8006934:	7dbb      	ldrb	r3, [r7, #22]
 8006936:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	7a9b      	ldrb	r3, [r3, #10]
 800693c:	753b      	strb	r3, [r7, #20]
        break;
 800693e:	e022      	b.n	8006986 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8006940:	2301      	movs	r3, #1
 8006942:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	7b1b      	ldrb	r3, [r3, #12]
 8006948:	733b      	strb	r3, [r7, #12]
        break;
 800694a:	e01c      	b.n	8006986 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800694c:	2306      	movs	r3, #6
 800694e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	89db      	ldrh	r3, [r3, #14]
 8006954:	0a1b      	lsrs	r3, r3, #8
 8006956:	b29b      	uxth	r3, r3
 8006958:	b2db      	uxtb	r3, r3
 800695a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	89db      	ldrh	r3, [r3, #14]
 8006960:	b2db      	uxtb	r3, r3
 8006962:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	7c1a      	ldrb	r2, [r3, #16]
 8006968:	4b0e      	ldr	r3, [pc, #56]	@ (80069a4 <SUBGRF_SetPacketParams+0x134>)
 800696a:	4611      	mov	r1, r2
 800696c:	7019      	strb	r1, [r3, #0]
 800696e:	4613      	mov	r3, r2
 8006970:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	7c5b      	ldrb	r3, [r3, #17]
 8006976:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	7c9b      	ldrb	r3, [r3, #18]
 800697c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	7cdb      	ldrb	r3, [r3, #19]
 8006982:	747b      	strb	r3, [r7, #17]
        break;
 8006984:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8006986:	7dfb      	ldrb	r3, [r7, #23]
 8006988:	b29a      	uxth	r2, r3
 800698a:	f107 030c 	add.w	r3, r7, #12
 800698e:	4619      	mov	r1, r3
 8006990:	208c      	movs	r0, #140	@ 0x8c
 8006992:	f000 f97d 	bl	8006c90 <SUBGRF_WriteCommand>
 8006996:	e000      	b.n	800699a <SUBGRF_SetPacketParams+0x12a>
        return;
 8006998:	bf00      	nop
}
 800699a:	3718      	adds	r7, #24
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	20000381 	.word	0x20000381
 80069a4:	20000382 	.word	0x20000382

080069a8 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	4603      	mov	r3, r0
 80069b0:	460a      	mov	r2, r1
 80069b2:	71fb      	strb	r3, [r7, #7]
 80069b4:	4613      	mov	r3, r2
 80069b6:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 80069b8:	79fb      	ldrb	r3, [r7, #7]
 80069ba:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 80069bc:	79bb      	ldrb	r3, [r7, #6]
 80069be:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 80069c0:	f107 030c 	add.w	r3, r7, #12
 80069c4:	2202      	movs	r2, #2
 80069c6:	4619      	mov	r1, r3
 80069c8:	208f      	movs	r0, #143	@ 0x8f
 80069ca:	f000 f961 	bl	8006c90 <SUBGRF_WriteCommand>
}
 80069ce:	bf00      	nop
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b082      	sub	sp, #8
 80069da:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 80069dc:	2300      	movs	r3, #0
 80069de:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80069e0:	1d3b      	adds	r3, r7, #4
 80069e2:	2201      	movs	r2, #1
 80069e4:	4619      	mov	r1, r3
 80069e6:	2015      	movs	r0, #21
 80069e8:	f000 f974 	bl	8006cd4 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 80069ec:	793b      	ldrb	r3, [r7, #4]
 80069ee:	425b      	negs	r3, r3
 80069f0:	105b      	asrs	r3, r3, #1
 80069f2:	71fb      	strb	r3, [r7, #7]
    return rssi;
 80069f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3708      	adds	r7, #8
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8006a0a:	f107 030c 	add.w	r3, r7, #12
 8006a0e:	2202      	movs	r2, #2
 8006a10:	4619      	mov	r1, r3
 8006a12:	2013      	movs	r0, #19
 8006a14:	f000 f95e 	bl	8006cd4 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8006a18:	f7ff fd84 	bl	8006524 <SUBGRF_GetPacketType>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d10d      	bne.n	8006a3e <SUBGRF_GetRxBufferStatus+0x3e>
 8006a22:	4b0c      	ldr	r3, [pc, #48]	@ (8006a54 <SUBGRF_GetRxBufferStatus+0x54>)
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d108      	bne.n	8006a3e <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8006a2c:	f240 7002 	movw	r0, #1794	@ 0x702
 8006a30:	f000 f886 	bl	8006b40 <SUBGRF_ReadRegister>
 8006a34:	4603      	mov	r3, r0
 8006a36:	461a      	mov	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	701a      	strb	r2, [r3, #0]
 8006a3c:	e002      	b.n	8006a44 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8006a3e:	7b3a      	ldrb	r2, [r7, #12]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8006a44:	7b7a      	ldrb	r2, [r7, #13]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	701a      	strb	r2, [r3, #0]
}
 8006a4a:	bf00      	nop
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	20000382 	.word	0x20000382

08006a58 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8006a60:	f107 030c 	add.w	r3, r7, #12
 8006a64:	2203      	movs	r2, #3
 8006a66:	4619      	mov	r1, r3
 8006a68:	2014      	movs	r0, #20
 8006a6a:	f000 f933 	bl	8006cd4 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8006a6e:	f7ff fd59 	bl	8006524 <SUBGRF_GetPacketType>
 8006a72:	4603      	mov	r3, r0
 8006a74:	461a      	mov	r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d002      	beq.n	8006a88 <SUBGRF_GetPacketStatus+0x30>
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d013      	beq.n	8006aae <SUBGRF_GetPacketStatus+0x56>
 8006a86:	e02a      	b.n	8006ade <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8006a88:	7b3a      	ldrb	r2, [r7, #12]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8006a8e:	7b7b      	ldrb	r3, [r7, #13]
 8006a90:	425b      	negs	r3, r3
 8006a92:	105b      	asrs	r3, r3, #1
 8006a94:	b25a      	sxtb	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8006a9a:	7bbb      	ldrb	r3, [r7, #14]
 8006a9c:	425b      	negs	r3, r3
 8006a9e:	105b      	asrs	r3, r3, #1
 8006aa0:	b25a      	sxtb	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	609a      	str	r2, [r3, #8]
            break;
 8006aac:	e020      	b.n	8006af0 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8006aae:	7b3b      	ldrb	r3, [r7, #12]
 8006ab0:	425b      	negs	r3, r3
 8006ab2:	105b      	asrs	r3, r3, #1
 8006ab4:	b25a      	sxtb	r2, r3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8006aba:	7b7b      	ldrb	r3, [r7, #13]
 8006abc:	b25b      	sxtb	r3, r3
 8006abe:	3302      	adds	r3, #2
 8006ac0:	109b      	asrs	r3, r3, #2
 8006ac2:	b25a      	sxtb	r2, r3
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8006ac8:	7bbb      	ldrb	r3, [r7, #14]
 8006aca:	425b      	negs	r3, r3
 8006acc:	105b      	asrs	r3, r3, #1
 8006ace:	b25a      	sxtb	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8006ad4:	4b08      	ldr	r3, [pc, #32]	@ (8006af8 <SUBGRF_GetPacketStatus+0xa0>)
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	611a      	str	r2, [r3, #16]
            break;
 8006adc:	e008      	b.n	8006af0 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8006ade:	2214      	movs	r2, #20
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 fc65 	bl	80073b2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	220f      	movs	r2, #15
 8006aec:	701a      	strb	r2, [r3, #0]
            break;
 8006aee:	bf00      	nop
    }
}
 8006af0:	bf00      	nop
 8006af2:	3710      	adds	r7, #16
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	20000384 	.word	0x20000384

08006afc <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b086      	sub	sp, #24
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	4603      	mov	r3, r0
 8006b04:	460a      	mov	r2, r1
 8006b06:	80fb      	strh	r3, [r7, #6]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8006b10:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b12:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8006b14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006b16:	b672      	cpsid	i
}
 8006b18:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8006b1a:	1d7a      	adds	r2, r7, #5
 8006b1c:	88f9      	ldrh	r1, [r7, #6]
 8006b1e:	2301      	movs	r3, #1
 8006b20:	4806      	ldr	r0, [pc, #24]	@ (8006b3c <SUBGRF_WriteRegister+0x40>)
 8006b22:	f7fb ff07 	bl	8002934 <HAL_SUBGHZ_WriteRegisters>
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	f383 8810 	msr	PRIMASK, r3
}
 8006b30:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8006b32:	bf00      	nop
 8006b34:	3718      	adds	r7, #24
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	200000e4 	.word	0x200000e4

08006b40 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b086      	sub	sp, #24
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	4603      	mov	r3, r0
 8006b48:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b4a:	f3ef 8310 	mrs	r3, PRIMASK
 8006b4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b50:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 8006b52:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006b54:	b672      	cpsid	i
}
 8006b56:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8006b58:	f107 020b 	add.w	r2, r7, #11
 8006b5c:	88f9      	ldrh	r1, [r7, #6]
 8006b5e:	2301      	movs	r3, #1
 8006b60:	4806      	ldr	r0, [pc, #24]	@ (8006b7c <SUBGRF_ReadRegister+0x3c>)
 8006b62:	f7fb ff46 	bl	80029f2 <HAL_SUBGHZ_ReadRegisters>
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	f383 8810 	msr	PRIMASK, r3
}
 8006b70:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 8006b72:	7afb      	ldrb	r3, [r7, #11]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3718      	adds	r7, #24
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	200000e4 	.word	0x200000e4

08006b80 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b086      	sub	sp, #24
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	4603      	mov	r3, r0
 8006b88:	6039      	str	r1, [r7, #0]
 8006b8a:	80fb      	strh	r3, [r7, #6]
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b90:	f3ef 8310 	mrs	r3, PRIMASK
 8006b94:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b96:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8006b98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006b9a:	b672      	cpsid	i
}
 8006b9c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8006b9e:	88bb      	ldrh	r3, [r7, #4]
 8006ba0:	88f9      	ldrh	r1, [r7, #6]
 8006ba2:	683a      	ldr	r2, [r7, #0]
 8006ba4:	4806      	ldr	r0, [pc, #24]	@ (8006bc0 <SUBGRF_WriteRegisters+0x40>)
 8006ba6:	f7fb fec5 	bl	8002934 <HAL_SUBGHZ_WriteRegisters>
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f383 8810 	msr	PRIMASK, r3
}
 8006bb4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8006bb6:	bf00      	nop
 8006bb8:	3718      	adds	r7, #24
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	200000e4 	.word	0x200000e4

08006bc4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b086      	sub	sp, #24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	4603      	mov	r3, r0
 8006bcc:	6039      	str	r1, [r7, #0]
 8006bce:	80fb      	strh	r3, [r7, #6]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8006bd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8006bda:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8006bdc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006bde:	b672      	cpsid	i
}
 8006be0:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8006be2:	88bb      	ldrh	r3, [r7, #4]
 8006be4:	88f9      	ldrh	r1, [r7, #6]
 8006be6:	683a      	ldr	r2, [r7, #0]
 8006be8:	4806      	ldr	r0, [pc, #24]	@ (8006c04 <SUBGRF_ReadRegisters+0x40>)
 8006bea:	f7fb ff02 	bl	80029f2 <HAL_SUBGHZ_ReadRegisters>
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	f383 8810 	msr	PRIMASK, r3
}
 8006bf8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8006bfa:	bf00      	nop
 8006bfc:	3718      	adds	r7, #24
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	200000e4 	.word	0x200000e4

08006c08 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b086      	sub	sp, #24
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	4603      	mov	r3, r0
 8006c10:	6039      	str	r1, [r7, #0]
 8006c12:	71fb      	strb	r3, [r7, #7]
 8006c14:	4613      	mov	r3, r2
 8006c16:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c18:	f3ef 8310 	mrs	r3, PRIMASK
 8006c1c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8006c20:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006c22:	b672      	cpsid	i
}
 8006c24:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8006c26:	79bb      	ldrb	r3, [r7, #6]
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	79f9      	ldrb	r1, [r7, #7]
 8006c2c:	683a      	ldr	r2, [r7, #0]
 8006c2e:	4806      	ldr	r0, [pc, #24]	@ (8006c48 <SUBGRF_WriteBuffer+0x40>)
 8006c30:	f7fb fff3 	bl	8002c1a <HAL_SUBGHZ_WriteBuffer>
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	f383 8810 	msr	PRIMASK, r3
}
 8006c3e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8006c40:	bf00      	nop
 8006c42:	3718      	adds	r7, #24
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	200000e4 	.word	0x200000e4

08006c4c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	4603      	mov	r3, r0
 8006c54:	6039      	str	r1, [r7, #0]
 8006c56:	71fb      	strb	r3, [r7, #7]
 8006c58:	4613      	mov	r3, r2
 8006c5a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c5c:	f3ef 8310 	mrs	r3, PRIMASK
 8006c60:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c62:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8006c64:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006c66:	b672      	cpsid	i
}
 8006c68:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8006c6a:	79bb      	ldrb	r3, [r7, #6]
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	79f9      	ldrb	r1, [r7, #7]
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	4806      	ldr	r0, [pc, #24]	@ (8006c8c <SUBGRF_ReadBuffer+0x40>)
 8006c74:	f7fc f824 	bl	8002cc0 <HAL_SUBGHZ_ReadBuffer>
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f383 8810 	msr	PRIMASK, r3
}
 8006c82:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8006c84:	bf00      	nop
 8006c86:	3718      	adds	r7, #24
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	200000e4 	.word	0x200000e4

08006c90 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b086      	sub	sp, #24
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	4603      	mov	r3, r0
 8006c98:	6039      	str	r1, [r7, #0]
 8006c9a:	71fb      	strb	r3, [r7, #7]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8006ca4:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8006ca8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006caa:	b672      	cpsid	i
}
 8006cac:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8006cae:	88bb      	ldrh	r3, [r7, #4]
 8006cb0:	79f9      	ldrb	r1, [r7, #7]
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	4806      	ldr	r0, [pc, #24]	@ (8006cd0 <SUBGRF_WriteCommand+0x40>)
 8006cb6:	f7fb fefd 	bl	8002ab4 <HAL_SUBGHZ_ExecSetCmd>
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	f383 8810 	msr	PRIMASK, r3
}
 8006cc4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8006cc6:	bf00      	nop
 8006cc8:	3718      	adds	r7, #24
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	200000e4 	.word	0x200000e4

08006cd4 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	4603      	mov	r3, r0
 8006cdc:	6039      	str	r1, [r7, #0]
 8006cde:	71fb      	strb	r3, [r7, #7]
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ce4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ce8:	60fb      	str	r3, [r7, #12]
  return(result);
 8006cea:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8006cec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006cee:	b672      	cpsid	i
}
 8006cf0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8006cf2:	88bb      	ldrh	r3, [r7, #4]
 8006cf4:	79f9      	ldrb	r1, [r7, #7]
 8006cf6:	683a      	ldr	r2, [r7, #0]
 8006cf8:	4806      	ldr	r0, [pc, #24]	@ (8006d14 <SUBGRF_ReadCommand+0x40>)
 8006cfa:	f7fb ff3a 	bl	8002b72 <HAL_SUBGHZ_ExecGetCmd>
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	f383 8810 	msr	PRIMASK, r3
}
 8006d08:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8006d0a:	bf00      	nop
 8006d0c:	3718      	adds	r7, #24
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	200000e4 	.word	0x200000e4

08006d18 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	4603      	mov	r3, r0
 8006d20:	460a      	mov	r2, r1
 8006d22:	71fb      	strb	r3, [r7, #7]
 8006d24:	4613      	mov	r3, r2
 8006d26:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8006d2c:	79bb      	ldrb	r3, [r7, #6]
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d10d      	bne.n	8006d4e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8006d32:	79fb      	ldrb	r3, [r7, #7]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d104      	bne.n	8006d42 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8006d38:	2302      	movs	r3, #2
 8006d3a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8006d3c:	2004      	movs	r0, #4
 8006d3e:	f000 f8ef 	bl	8006f20 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8006d42:	79fb      	ldrb	r3, [r7, #7]
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d107      	bne.n	8006d58 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	73fb      	strb	r3, [r7, #15]
 8006d4c:	e004      	b.n	8006d58 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8006d4e:	79bb      	ldrb	r3, [r7, #6]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8006d54:	2301      	movs	r3, #1
 8006d56:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 fa80 	bl	8007260 <RBI_ConfigRFSwitch>
}
 8006d60:	bf00      	nop
 8006d62:	3710      	adds	r7, #16
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	4603      	mov	r3, r0
 8006d70:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8006d72:	2301      	movs	r3, #1
 8006d74:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8006d76:	f000 fac7 	bl	8007308 <RBI_GetTxConfig>
 8006d7a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	d016      	beq.n	8006db0 <SUBGRF_SetRfTxPower+0x48>
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	dc16      	bgt.n	8006db6 <SUBGRF_SetRfTxPower+0x4e>
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d003      	beq.n	8006d96 <SUBGRF_SetRfTxPower+0x2e>
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d00a      	beq.n	8006daa <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8006d94:	e00f      	b.n	8006db6 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8006d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d9a:	2b0f      	cmp	r3, #15
 8006d9c:	dd02      	ble.n	8006da4 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8006d9e:	2302      	movs	r3, #2
 8006da0:	73fb      	strb	r3, [r7, #15]
            break;
 8006da2:	e009      	b.n	8006db8 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8006da4:	2301      	movs	r3, #1
 8006da6:	73fb      	strb	r3, [r7, #15]
            break;
 8006da8:	e006      	b.n	8006db8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8006daa:	2301      	movs	r3, #1
 8006dac:	73fb      	strb	r3, [r7, #15]
            break;
 8006dae:	e003      	b.n	8006db8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8006db0:	2302      	movs	r3, #2
 8006db2:	73fb      	strb	r3, [r7, #15]
            break;
 8006db4:	e000      	b.n	8006db8 <SUBGRF_SetRfTxPower+0x50>
            break;
 8006db6:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8006db8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8006dbc:	7bfb      	ldrb	r3, [r7, #15]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f7ff fbb9 	bl	8006538 <SUBGRF_SetTxParams>

    return paSelect;
 8006dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 8006dd4:	2301      	movs	r3, #1
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bc80      	pop	{r7}
 8006ddc:	4770      	bx	lr
	...

08006de0 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b082      	sub	sp, #8
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8006de8:	4b03      	ldr	r3, [pc, #12]	@ (8006df8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2001      	movs	r0, #1
 8006dee:	4798      	blx	r3
}
 8006df0:	bf00      	nop
 8006df2:	3708      	adds	r7, #8
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	2000038c 	.word	0x2000038c

08006dfc <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8006e04:	4b03      	ldr	r3, [pc, #12]	@ (8006e14 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	2002      	movs	r0, #2
 8006e0a:	4798      	blx	r3
}
 8006e0c:	bf00      	nop
 8006e0e:	3708      	adds	r7, #8
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}
 8006e14:	2000038c 	.word	0x2000038c

08006e18 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8006e20:	4b03      	ldr	r3, [pc, #12]	@ (8006e30 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2040      	movs	r0, #64	@ 0x40
 8006e26:	4798      	blx	r3
}
 8006e28:	bf00      	nop
 8006e2a:	3708      	adds	r7, #8
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	2000038c 	.word	0x2000038c

08006e34 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8006e40:	78fb      	ldrb	r3, [r7, #3]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d002      	beq.n	8006e4c <HAL_SUBGHZ_CADStatusCallback+0x18>
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d005      	beq.n	8006e56 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8006e4a:	e00a      	b.n	8006e62 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8006e4c:	4b07      	ldr	r3, [pc, #28]	@ (8006e6c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2080      	movs	r0, #128	@ 0x80
 8006e52:	4798      	blx	r3
            break;
 8006e54:	e005      	b.n	8006e62 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8006e56:	4b05      	ldr	r3, [pc, #20]	@ (8006e6c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006e5e:	4798      	blx	r3
            break;
 8006e60:	bf00      	nop
    }
}
 8006e62:	bf00      	nop
 8006e64:	3708      	adds	r7, #8
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	bf00      	nop
 8006e6c:	2000038c 	.word	0x2000038c

08006e70 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8006e78:	4b04      	ldr	r3, [pc, #16]	@ (8006e8c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006e80:	4798      	blx	r3
}
 8006e82:	bf00      	nop
 8006e84:	3708      	adds	r7, #8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	2000038c 	.word	0x2000038c

08006e90 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b082      	sub	sp, #8
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8006e98:	4b03      	ldr	r3, [pc, #12]	@ (8006ea8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2020      	movs	r0, #32
 8006e9e:	4798      	blx	r3
}
 8006ea0:	bf00      	nop
 8006ea2:	3708      	adds	r7, #8
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	2000038c 	.word	0x2000038c

08006eac <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8006eb4:	4b03      	ldr	r3, [pc, #12]	@ (8006ec4 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	2004      	movs	r0, #4
 8006eba:	4798      	blx	r3
}
 8006ebc:	bf00      	nop
 8006ebe:	3708      	adds	r7, #8
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	2000038c 	.word	0x2000038c

08006ec8 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8006ed0:	4b03      	ldr	r3, [pc, #12]	@ (8006ee0 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2008      	movs	r0, #8
 8006ed6:	4798      	blx	r3
}
 8006ed8:	bf00      	nop
 8006eda:	3708      	adds	r7, #8
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}
 8006ee0:	2000038c 	.word	0x2000038c

08006ee4 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8006eec:	4b03      	ldr	r3, [pc, #12]	@ (8006efc <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2010      	movs	r0, #16
 8006ef2:	4798      	blx	r3
}
 8006ef4:	bf00      	nop
 8006ef6:	3708      	adds	r7, #8
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}
 8006efc:	2000038c 	.word	0x2000038c

08006f00 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b082      	sub	sp, #8
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 8006f08:	4b04      	ldr	r3, [pc, #16]	@ (8006f1c <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006f10:	4798      	blx	r3
}
 8006f12:	bf00      	nop
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	2000038c 	.word	0x2000038c

08006f20 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	4603      	mov	r3, r0
 8006f28:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8006f2a:	f000 fa03 	bl	8007334 <RBI_IsDCDC>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d112      	bne.n	8006f5a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8006f34:	f640 1023 	movw	r0, #2339	@ 0x923
 8006f38:	f7ff fe02 	bl	8006b40 <SUBGRF_ReadRegister>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
 8006f42:	f023 0306 	bic.w	r3, r3, #6
 8006f46:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8006f48:	7bfa      	ldrb	r2, [r7, #15]
 8006f4a:	79fb      	ldrb	r3, [r7, #7]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	4619      	mov	r1, r3
 8006f52:	f640 1023 	movw	r0, #2339	@ 0x923
 8006f56:	f7ff fdd1 	bl	8006afc <SUBGRF_WriteRegister>
  }
}
 8006f5a:	bf00      	nop
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
	...

08006f64 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8006f72:	231f      	movs	r3, #31
 8006f74:	e017      	b.n	8006fa6 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8006f76:	2300      	movs	r3, #0
 8006f78:	73fb      	strb	r3, [r7, #15]
 8006f7a:	e00f      	b.n	8006f9c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8006f7c:	7bfb      	ldrb	r3, [r7, #15]
 8006f7e:	4a0c      	ldr	r2, [pc, #48]	@ (8006fb0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8006f80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d205      	bcs.n	8006f96 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8006f8a:	7bfb      	ldrb	r3, [r7, #15]
 8006f8c:	4a08      	ldr	r2, [pc, #32]	@ (8006fb0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8006f8e:	00db      	lsls	r3, r3, #3
 8006f90:	4413      	add	r3, r2
 8006f92:	791b      	ldrb	r3, [r3, #4]
 8006f94:	e007      	b.n	8006fa6 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8006f96:	7bfb      	ldrb	r3, [r7, #15]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	73fb      	strb	r3, [r7, #15]
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
 8006f9e:	2b15      	cmp	r3, #21
 8006fa0:	d9ec      	bls.n	8006f7c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 8006fa2:	bf00      	nop
 8006fa4:	e7fd      	b.n	8006fa2 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3714      	adds	r7, #20
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bc80      	pop	{r7}
 8006fae:	4770      	bx	lr
 8006fb0:	080079e0 	.word	0x080079e0

08006fb4 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b08a      	sub	sp, #40	@ 0x28
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 8006fbe:	4b35      	ldr	r3, [pc, #212]	@ (8007094 <SUBGRF_GetCFO+0xe0>)
 8006fc0:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 8006fc2:	f640 0007 	movw	r0, #2055	@ 0x807
 8006fc6:	f7ff fdbb 	bl	8006b40 <SUBGRF_ReadRegister>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8006fce:	7ffb      	ldrb	r3, [r7, #31]
 8006fd0:	08db      	lsrs	r3, r3, #3
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	f003 0303 	and.w	r3, r3, #3
 8006fd8:	3328      	adds	r3, #40	@ 0x28
 8006fda:	443b      	add	r3, r7
 8006fdc:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8006fe0:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 8006fe2:	7ffb      	ldrb	r3, [r7, #31]
 8006fe4:	f003 0307 	and.w	r3, r3, #7
 8006fe8:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 8006fea:	7fba      	ldrb	r2, [r7, #30]
 8006fec:	7f7b      	ldrb	r3, [r7, #29]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	4b28      	ldr	r3, [pc, #160]	@ (8007098 <SUBGRF_GetCFO+0xe4>)
 8006ff8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ffc:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 8006ffe:	69ba      	ldr	r2, [r7, #24]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	fbb2 f3f3 	udiv	r3, r2, r3
 8007006:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 8007008:	2301      	movs	r3, #1
 800700a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800700e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	fb02 f303 	mul.w	r3, r2, r3
 8007018:	2b07      	cmp	r3, #7
 800701a:	d802      	bhi.n	8007022 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 800701c:	2302      	movs	r3, #2
 800701e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 8007022:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007026:	697a      	ldr	r2, [r7, #20]
 8007028:	fb02 f303 	mul.w	r3, r2, r3
 800702c:	2b03      	cmp	r3, #3
 800702e:	d802      	bhi.n	8007036 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 8007030:	2304      	movs	r3, #4
 8007032:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 8007036:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800703a:	69bb      	ldr	r3, [r7, #24]
 800703c:	fb02 f303 	mul.w	r3, r2, r3
 8007040:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 8007042:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 8007046:	f7ff fd7b 	bl	8006b40 <SUBGRF_ReadRegister>
 800704a:	4603      	mov	r3, r0
 800704c:	021b      	lsls	r3, r3, #8
 800704e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007052:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 8007054:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 8007058:	f7ff fd72 	bl	8006b40 <SUBGRF_ReadRegister>
 800705c:	4603      	mov	r3, r0
 800705e:	461a      	mov	r2, r3
 8007060:	6a3b      	ldr	r3, [r7, #32]
 8007062:	4313      	orrs	r3, r2
 8007064:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 8007066:	6a3b      	ldr	r3, [r7, #32]
 8007068:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800706c:	2b00      	cmp	r3, #0
 800706e:	d005      	beq.n	800707c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 8007070:	6a3b      	ldr	r3, [r7, #32]
 8007072:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8007076:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800707a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	095b      	lsrs	r3, r3, #5
 8007080:	6a3a      	ldr	r2, [r7, #32]
 8007082:	fb02 f303 	mul.w	r3, r2, r3
 8007086:	11da      	asrs	r2, r3, #7
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	601a      	str	r2, [r3, #0]
}
 800708c:	bf00      	nop
 800708e:	3728      	adds	r7, #40	@ 0x28
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}
 8007094:	0c0a0804 	.word	0x0c0a0804
 8007098:	01e84800 	.word	0x01e84800

0800709c <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 800709c:	b480      	push	{r7}
 800709e:	b087      	sub	sp, #28
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	4603      	mov	r3, r0
 80070a4:	60b9      	str	r1, [r7, #8]
 80070a6:	607a      	str	r2, [r7, #4]
 80070a8:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 80070aa:	2300      	movs	r3, #0
 80070ac:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 80070ae:	f04f 33ff 	mov.w	r3, #4294967295
 80070b2:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 80070b4:	697b      	ldr	r3, [r7, #20]
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	371c      	adds	r7, #28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bc80      	pop	{r7}
 80070be:	4770      	bx	lr

080070c0 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	4603      	mov	r3, r0
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
 80070cc:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 80070ce:	2300      	movs	r3, #0
 80070d0:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 80070d2:	f04f 33ff 	mov.w	r3, #4294967295
 80070d6:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 80070d8:	697b      	ldr	r3, [r7, #20]
}
 80070da:	4618      	mov	r0, r3
 80070dc:	371c      	adds	r7, #28
 80070de:	46bd      	mov	sp, r7
 80070e0:	bc80      	pop	{r7}
 80070e2:	4770      	bx	lr

080070e4 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 80070e4:	b480      	push	{r7}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 80070f0:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3714      	adds	r7, #20
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bc80      	pop	{r7}
 80070fc:	4770      	bx	lr

080070fe <RFW_DeInit>:

void RFW_DeInit( void )
{
 80070fe:	b480      	push	{r7}
 8007100:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 8007102:	bf00      	nop
 8007104:	46bd      	mov	sp, r7
 8007106:	bc80      	pop	{r7}
 8007108:	4770      	bx	lr

0800710a <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 800710a:	b480      	push	{r7}
 800710c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 800710e:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 8007110:	4618      	mov	r0, r3
 8007112:	46bd      	mov	sp, r7
 8007114:	bc80      	pop	{r7}
 8007116:	4770      	bx	lr

08007118 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 8007118:	b480      	push	{r7}
 800711a:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 800711c:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800711e:	4618      	mov	r0, r3
 8007120:	46bd      	mov	sp, r7
 8007122:	bc80      	pop	{r7}
 8007124:	4770      	bx	lr

08007126 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 8007126:	b480      	push	{r7}
 8007128:	b083      	sub	sp, #12
 800712a:	af00      	add	r7, sp, #0
 800712c:	4603      	mov	r3, r0
 800712e:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	bc80      	pop	{r7}
 8007138:	4770      	bx	lr

0800713a <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 800713a:	b480      	push	{r7}
 800713c:	b087      	sub	sp, #28
 800713e:	af00      	add	r7, sp, #0
 8007140:	60f8      	str	r0, [r7, #12]
 8007142:	460b      	mov	r3, r1
 8007144:	607a      	str	r2, [r7, #4]
 8007146:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 8007148:	f04f 33ff 	mov.w	r3, #4294967295
 800714c:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 800714e:	697b      	ldr	r3, [r7, #20]
}
 8007150:	4618      	mov	r0, r3
 8007152:	371c      	adds	r7, #28
 8007154:	46bd      	mov	sp, r7
 8007156:	bc80      	pop	{r7}
 8007158:	4770      	bx	lr

0800715a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 800715a:	b480      	push	{r7}
 800715c:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 800715e:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 8007162:	4618      	mov	r0, r3
 8007164:	46bd      	mov	sp, r7
 8007166:	bc80      	pop	{r7}
 8007168:	4770      	bx	lr

0800716a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 800716a:	b480      	push	{r7}
 800716c:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 800716e:	bf00      	nop
 8007170:	46bd      	mov	sp, r7
 8007172:	bc80      	pop	{r7}
 8007174:	4770      	bx	lr

08007176 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 8007176:	b480      	push	{r7}
 8007178:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 800717a:	bf00      	nop
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr

08007182 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 8007182:	b480      	push	{r7}
 8007184:	b083      	sub	sp, #12
 8007186:	af00      	add	r7, sp, #0
 8007188:	4603      	mov	r3, r0
 800718a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 800718c:	bf00      	nop
 800718e:	370c      	adds	r7, #12
 8007190:	46bd      	mov	sp, r7
 8007192:	bc80      	pop	{r7}
 8007194:	4770      	bx	lr

08007196 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 8007196:	b580      	push	{r7, lr}
 8007198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800719a:	f7f9 fc98 	bl	8000ace <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 800719e:	f000 f803 	bl	80071a8 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 80071a2:	bf00      	nop
 80071a4:	bd80      	pop	{r7, pc}
	...

080071a8 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 80071ac:	4b0a      	ldr	r3, [pc, #40]	@ (80071d8 <SubghzApp_Init+0x30>)
 80071ae:	4a0b      	ldr	r2, [pc, #44]	@ (80071dc <SubghzApp_Init+0x34>)
 80071b0:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 80071b2:	4b09      	ldr	r3, [pc, #36]	@ (80071d8 <SubghzApp_Init+0x30>)
 80071b4:	4a0a      	ldr	r2, [pc, #40]	@ (80071e0 <SubghzApp_Init+0x38>)
 80071b6:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 80071b8:	4b07      	ldr	r3, [pc, #28]	@ (80071d8 <SubghzApp_Init+0x30>)
 80071ba:	4a0a      	ldr	r2, [pc, #40]	@ (80071e4 <SubghzApp_Init+0x3c>)
 80071bc:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 80071be:	4b06      	ldr	r3, [pc, #24]	@ (80071d8 <SubghzApp_Init+0x30>)
 80071c0:	4a09      	ldr	r2, [pc, #36]	@ (80071e8 <SubghzApp_Init+0x40>)
 80071c2:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 80071c4:	4b04      	ldr	r3, [pc, #16]	@ (80071d8 <SubghzApp_Init+0x30>)
 80071c6:	4a09      	ldr	r2, [pc, #36]	@ (80071ec <SubghzApp_Init+0x44>)
 80071c8:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 80071ca:	4b09      	ldr	r3, [pc, #36]	@ (80071f0 <SubghzApp_Init+0x48>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4802      	ldr	r0, [pc, #8]	@ (80071d8 <SubghzApp_Init+0x30>)
 80071d0:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */

  /* USER CODE END SubghzApp_Init_2 */
}
 80071d2:	bf00      	nop
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	20000390 	.word	0x20000390
 80071dc:	080071f5 	.word	0x080071f5
 80071e0:	08007201 	.word	0x08007201
 80071e4:	08007225 	.word	0x08007225
 80071e8:	08007231 	.word	0x08007231
 80071ec:	0800723d 	.word	0x0800723d
 80071f0:	08007950 	.word	0x08007950

080071f4 <OnTxDone>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 80071f4:	b480      	push	{r7}
 80071f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */
  /* USER CODE END OnTxDone */
}
 80071f8:	bf00      	nop
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bc80      	pop	{r7}
 80071fe:	4770      	bx	lr

08007200 <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 8007200:	b480      	push	{r7}
 8007202:	b085      	sub	sp, #20
 8007204:	af00      	add	r7, sp, #0
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	4608      	mov	r0, r1
 800720a:	4611      	mov	r1, r2
 800720c:	461a      	mov	r2, r3
 800720e:	4603      	mov	r3, r0
 8007210:	817b      	strh	r3, [r7, #10]
 8007212:	460b      	mov	r3, r1
 8007214:	813b      	strh	r3, [r7, #8]
 8007216:	4613      	mov	r3, r2
 8007218:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone */
  /* USER CODE END OnRxDone */
}
 800721a:	bf00      	nop
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	bc80      	pop	{r7}
 8007222:	4770      	bx	lr

08007224 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 8007224:	b480      	push	{r7}
 8007226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */
  /* USER CODE END OnTxTimeout */
}
 8007228:	bf00      	nop
 800722a:	46bd      	mov	sp, r7
 800722c:	bc80      	pop	{r7}
 800722e:	4770      	bx	lr

08007230 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 8007230:	b480      	push	{r7}
 8007232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */
  /* USER CODE END OnRxTimeout */
}
 8007234:	bf00      	nop
 8007236:	46bd      	mov	sp, r7
 8007238:	bc80      	pop	{r7}
 800723a:	4770      	bx	lr

0800723c <OnRxError>:

static void OnRxError(void)
{
 800723c:	b480      	push	{r7}
 800723e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */
  /* USER CODE END OnRxError */
}
 8007240:	bf00      	nop
 8007242:	46bd      	mov	sp, r7
 8007244:	bc80      	pop	{r7}
 8007246:	4770      	bx	lr

08007248 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
#else
  /* 2/ Or implement RBI_Init here */
  int32_t retcode = 0;
 800724e:	2300      	movs	r3, #0
 8007250:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
 8007252:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 8007254:	4618      	mov	r0, r3
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	bc80      	pop	{r7}
 800725c:	4770      	bx	lr
	...

08007260 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	4603      	mov	r3, r0
 8007268:	71fb      	strb	r3, [r7, #7]
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#else
  /* 2/ Or implement RBI_ConfigRFSwitch here */
  int32_t retcode = 0;
 800726a:	2300      	movs	r3, #0
 800726c:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
//#warning user to provide its board code or to call his board driver functions
  switch (Config)
 800726e:	79fb      	ldrb	r3, [r7, #7]
 8007270:	2b03      	cmp	r3, #3
 8007272:	d83f      	bhi.n	80072f4 <RBI_ConfigRFSwitch+0x94>
 8007274:	a201      	add	r2, pc, #4	@ (adr r2, 800727c <RBI_ConfigRFSwitch+0x1c>)
 8007276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800727a:	bf00      	nop
 800727c:	0800728d 	.word	0x0800728d
 8007280:	080072a7 	.word	0x080072a7
 8007284:	080072c1 	.word	0x080072c1
 8007288:	080072db 	.word	0x080072db
   {
   case RBI_SWITCH_OFF:
   {
   /* Turn off switch */
   HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_RESET);
 800728c:	2200      	movs	r2, #0
 800728e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007292:	481b      	ldr	r0, [pc, #108]	@ (8007300 <RBI_ConfigRFSwitch+0xa0>)
 8007294:	f7fa f8dc 	bl	8001450 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_Port, RF_SW_CTRL2_Pin, GPIO_PIN_RESET);
 8007298:	2200      	movs	r2, #0
 800729a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800729e:	4819      	ldr	r0, [pc, #100]	@ (8007304 <RBI_ConfigRFSwitch+0xa4>)
 80072a0:	f7fa f8d6 	bl	8001450 <HAL_GPIO_WritePin>
   break;
 80072a4:	e027      	b.n	80072f6 <RBI_ConfigRFSwitch+0x96>
   }
   case RBI_SWITCH_RX:
   {
   /*Turns On in Rx Mode the RF Switch */
   HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_SET);
 80072a6:	2201      	movs	r2, #1
 80072a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80072ac:	4814      	ldr	r0, [pc, #80]	@ (8007300 <RBI_ConfigRFSwitch+0xa0>)
 80072ae:	f7fa f8cf 	bl	8001450 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_Port, RF_SW_CTRL2_Pin, GPIO_PIN_RESET);
 80072b2:	2200      	movs	r2, #0
 80072b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80072b8:	4812      	ldr	r0, [pc, #72]	@ (8007304 <RBI_ConfigRFSwitch+0xa4>)
 80072ba:	f7fa f8c9 	bl	8001450 <HAL_GPIO_WritePin>
   break;
 80072be:	e01a      	b.n	80072f6 <RBI_ConfigRFSwitch+0x96>
   }
   case RBI_SWITCH_RFO_LP:
   {
   /*Turns On in Tx Low Power the RF Switch */
   HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_RESET);
 80072c0:	2200      	movs	r2, #0
 80072c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80072c6:	480e      	ldr	r0, [pc, #56]	@ (8007300 <RBI_ConfigRFSwitch+0xa0>)
 80072c8:	f7fa f8c2 	bl	8001450 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_Port, RF_SW_CTRL2_Pin, GPIO_PIN_SET);
 80072cc:	2201      	movs	r2, #1
 80072ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80072d2:	480c      	ldr	r0, [pc, #48]	@ (8007304 <RBI_ConfigRFSwitch+0xa4>)
 80072d4:	f7fa f8bc 	bl	8001450 <HAL_GPIO_WritePin>
   break;
 80072d8:	e00d      	b.n	80072f6 <RBI_ConfigRFSwitch+0x96>
   }
   case RBI_SWITCH_RFO_HP:
   {
   /*Turns On in Tx High Power the RF Switch */
   HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_RESET);
 80072da:	2200      	movs	r2, #0
 80072dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80072e0:	4807      	ldr	r0, [pc, #28]	@ (8007300 <RBI_ConfigRFSwitch+0xa0>)
 80072e2:	f7fa f8b5 	bl	8001450 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_Port, RF_SW_CTRL2_Pin, GPIO_PIN_SET);
 80072e6:	2201      	movs	r2, #1
 80072e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80072ec:	4805      	ldr	r0, [pc, #20]	@ (8007304 <RBI_ConfigRFSwitch+0xa4>)
 80072ee:	f7fa f8af 	bl	8001450 <HAL_GPIO_WritePin>
   break;
 80072f2:	e000      	b.n	80072f6 <RBI_ConfigRFSwitch+0x96>
   }
   default:
   break;
 80072f4:	bf00      	nop
   }


  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
 80072f6:	68fb      	ldr	r3, [r7, #12]
#endif  /* USE_BSP_DRIVER */
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3710      	adds	r7, #16
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	48000800 	.word	0x48000800
 8007304:	48000400 	.word	0x48000400

08007308 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
#else
  /* 2/ Or implement RBI_GetTxConfig here */
  int32_t retcode = RBI_CONF_RFO;
 800730e:	2300      	movs	r3, #0
 8007310:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
 8007312:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER */
}
 8007314:	4618      	mov	r0, r3
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	bc80      	pop	{r7}
 800731c:	4770      	bx	lr

0800731e <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800731e:	b480      	push	{r7}
 8007320:	b083      	sub	sp, #12
 8007322:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
#else
  /* 2/ Or implement RBI_IsTCXO here */
  int32_t retcode = IS_TCXO_SUPPORTED;
 8007324:	2300      	movs	r3, #0
 8007326:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
 8007328:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 800732a:	4618      	mov	r0, r3
 800732c:	370c      	adds	r7, #12
 800732e:	46bd      	mov	sp, r7
 8007330:	bc80      	pop	{r7}
 8007332:	4770      	bx	lr

08007334 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
#else
  /* 2/ Or implement RBI_IsDCDC here */
  int32_t retcode = IS_DCDC_SUPPORTED;
 800733a:	2301      	movs	r3, #1
 800733c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
 800733e:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 8007340:	4618      	mov	r0, r3
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	bc80      	pop	{r7}
 8007348:	4770      	bx	lr

0800734a <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800734a:	b480      	push	{r7}
 800734c:	b085      	sub	sp, #20
 800734e:	af00      	add	r7, sp, #0
 8007350:	4603      	mov	r3, r0
 8007352:	71fb      	strb	r3, [r7, #7]
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
#else
  /* 2/ Or implement RBI_RBI_GetRFOMaxPowerConfig here */
  int32_t ret = 0;
 8007354:	2300      	movs	r3, #0
 8007356:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN RBI_GetRFOMaxPowerConfig_2 */
#warning user to provide its board code or to call his board driver functions
  if (Config == RBI_RFO_LP_MAXPOWER)
 8007358:	79fb      	ldrb	r3, [r7, #7]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d102      	bne.n	8007364 <RBI_GetRFOMaxPowerConfig+0x1a>
  {
    ret = 15; /*dBm*/
 800735e:	230f      	movs	r3, #15
 8007360:	60fb      	str	r3, [r7, #12]
 8007362:	e001      	b.n	8007368 <RBI_GetRFOMaxPowerConfig+0x1e>
  }
  else
  {
    ret = 22; /*dBm*/
 8007364:	2316      	movs	r3, #22
 8007366:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
 8007368:	68fb      	ldr	r3, [r7, #12]
#endif  /* USE_BSP_DRIVER  */
}
 800736a:	4618      	mov	r0, r3
 800736c:	3714      	adds	r7, #20
 800736e:	46bd      	mov	sp, r7
 8007370:	bc80      	pop	{r7}
 8007372:	4770      	bx	lr

08007374 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8007374:	b480      	push	{r7}
 8007376:	b087      	sub	sp, #28
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	4613      	mov	r3, r2
 8007380:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	613b      	str	r3, [r7, #16]

  while( size-- )
 800738a:	e007      	b.n	800739c <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	1c53      	adds	r3, r2, #1
 8007390:	613b      	str	r3, [r7, #16]
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	1c59      	adds	r1, r3, #1
 8007396:	6179      	str	r1, [r7, #20]
 8007398:	7812      	ldrb	r2, [r2, #0]
 800739a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800739c:	88fb      	ldrh	r3, [r7, #6]
 800739e:	1e5a      	subs	r2, r3, #1
 80073a0:	80fa      	strh	r2, [r7, #6]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1f2      	bne.n	800738c <UTIL_MEM_cpy_8+0x18>
    }
}
 80073a6:	bf00      	nop
 80073a8:	bf00      	nop
 80073aa:	371c      	adds	r7, #28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bc80      	pop	{r7}
 80073b0:	4770      	bx	lr

080073b2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 80073b2:	b480      	push	{r7}
 80073b4:	b085      	sub	sp, #20
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
 80073ba:	460b      	mov	r3, r1
 80073bc:	70fb      	strb	r3, [r7, #3]
 80073be:	4613      	mov	r3, r2
 80073c0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 80073c6:	e004      	b.n	80073d2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	1c5a      	adds	r2, r3, #1
 80073cc:	60fa      	str	r2, [r7, #12]
 80073ce:	78fa      	ldrb	r2, [r7, #3]
 80073d0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80073d2:	883b      	ldrh	r3, [r7, #0]
 80073d4:	1e5a      	subs	r2, r3, #1
 80073d6:	803a      	strh	r2, [r7, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d1f5      	bne.n	80073c8 <UTIL_MEM_set_8+0x16>
  }
}
 80073dc:	bf00      	nop
 80073de:	bf00      	nop
 80073e0:	3714      	adds	r7, #20
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bc80      	pop	{r7}
 80073e6:	4770      	bx	lr

080073e8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	603b      	str	r3, [r7, #0]
 80073f4:	4613      	mov	r3, r2
 80073f6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d023      	beq.n	8007446 <UTIL_TIMER_Create+0x5e>
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d020      	beq.n	8007446 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800740a:	4b11      	ldr	r3, [pc, #68]	@ (8007450 <UTIL_TIMER_Create+0x68>)
 800740c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800740e:	68b8      	ldr	r0, [r7, #8]
 8007410:	4798      	blx	r3
 8007412:	4602      	mov	r2, r0
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2200      	movs	r2, #0
 8007428:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	683a      	ldr	r2, [r7, #0]
 800742e:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	69ba      	ldr	r2, [r7, #24]
 8007434:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	79fa      	ldrb	r2, [r7, #7]
 800743a:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2200      	movs	r2, #0
 8007440:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 8007442:	2300      	movs	r3, #0
 8007444:	e000      	b.n	8007448 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 8007446:	2301      	movs	r3, #1
  }
}
 8007448:	4618      	mov	r0, r3
 800744a:	3710      	adds	r7, #16
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	08007924 	.word	0x08007924

08007454 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b08a      	sub	sp, #40	@ 0x28
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800745c:	2300      	movs	r3, #0
 800745e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d056      	beq.n	8007516 <UTIL_TIMER_Start+0xc2>
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 f929 	bl	80076c0 <TimerExists>
 800746e:	4603      	mov	r3, r0
 8007470:	f083 0301 	eor.w	r3, r3, #1
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b00      	cmp	r3, #0
 8007478:	d04d      	beq.n	8007516 <UTIL_TIMER_Start+0xc2>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	7a5b      	ldrb	r3, [r3, #9]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d149      	bne.n	8007516 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007482:	f3ef 8310 	mrs	r3, PRIMASK
 8007486:	613b      	str	r3, [r7, #16]
  return(result);
 8007488:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800748a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800748c:	b672      	cpsid	i
}
 800748e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8007496:	4b24      	ldr	r3, [pc, #144]	@ (8007528 <UTIL_TIMER_Start+0xd4>)
 8007498:	6a1b      	ldr	r3, [r3, #32]
 800749a:	4798      	blx	r3
 800749c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800749e:	6a3a      	ldr	r2, [r7, #32]
 80074a0:	69bb      	ldr	r3, [r7, #24]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d201      	bcs.n	80074aa <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a3a      	ldr	r2, [r7, #32]
 80074ae:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 80074c2:	4b1a      	ldr	r3, [pc, #104]	@ (800752c <UTIL_TIMER_Start+0xd8>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d106      	bne.n	80074d8 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 80074ca:	4b17      	ldr	r3, [pc, #92]	@ (8007528 <UTIL_TIMER_Start+0xd4>)
 80074cc:	691b      	ldr	r3, [r3, #16]
 80074ce:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 f96b 	bl	80077ac <TimerInsertNewHeadTimer>
 80074d6:	e017      	b.n	8007508 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 80074d8:	4b13      	ldr	r3, [pc, #76]	@ (8007528 <UTIL_TIMER_Start+0xd4>)
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	4798      	blx	r3
 80074de:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	441a      	add	r2, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681a      	ldr	r2, [r3, #0]
 80074f0:	4b0e      	ldr	r3, [pc, #56]	@ (800752c <UTIL_TIMER_Start+0xd8>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d203      	bcs.n	8007502 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 f956 	bl	80077ac <TimerInsertNewHeadTimer>
 8007500:	e002      	b.n	8007508 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f922 	bl	800774c <TimerInsertTimer>
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f383 8810 	msr	PRIMASK, r3
}
 8007512:	bf00      	nop
  {
 8007514:	e002      	b.n	800751c <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8007516:	2301      	movs	r3, #1
 8007518:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 800751c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007520:	4618      	mov	r0, r3
 8007522:	3728      	adds	r7, #40	@ 0x28
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	08007924 	.word	0x08007924
 800752c:	200003ac 	.word	0x200003ac

08007530 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b088      	sub	sp, #32
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8007538:	2300      	movs	r3, #0
 800753a:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d05b      	beq.n	80075fa <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007542:	f3ef 8310 	mrs	r3, PRIMASK
 8007546:	60fb      	str	r3, [r7, #12]
  return(result);
 8007548:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800754a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800754c:	b672      	cpsid	i
}
 800754e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8007550:	4b2d      	ldr	r3, [pc, #180]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8007556:	4b2c      	ldr	r3, [pc, #176]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 8007562:	4b29      	ldr	r3, [pc, #164]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d041      	beq.n	80075ee <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8007570:	4b25      	ldr	r3, [pc, #148]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	687a      	ldr	r2, [r7, #4]
 8007576:	429a      	cmp	r2, r3
 8007578:	d134      	bne.n	80075e4 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800757a:	4b23      	ldr	r3, [pc, #140]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2200      	movs	r2, #0
 8007580:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 8007582:	4b21      	ldr	r3, [pc, #132]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00a      	beq.n	80075a2 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800758c:	4b1e      	ldr	r3, [pc, #120]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	4a1d      	ldr	r2, [pc, #116]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 8007594:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8007596:	4b1c      	ldr	r3, [pc, #112]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4618      	mov	r0, r3
 800759c:	f000 f8ac 	bl	80076f8 <TimerSetTimeout>
 80075a0:	e023      	b.n	80075ea <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 80075a2:	4b1a      	ldr	r3, [pc, #104]	@ (800760c <UTIL_TIMER_Stop+0xdc>)
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	4798      	blx	r3
            TimerListHead = NULL;
 80075a8:	4b17      	ldr	r3, [pc, #92]	@ (8007608 <UTIL_TIMER_Stop+0xd8>)
 80075aa:	2200      	movs	r2, #0
 80075ac:	601a      	str	r2, [r3, #0]
 80075ae:	e01c      	b.n	80075ea <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 80075b0:	697a      	ldr	r2, [r7, #20]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d110      	bne.n	80075da <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	695b      	ldr	r3, [r3, #20]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d006      	beq.n	80075ce <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	695b      	ldr	r3, [r3, #20]
 80075c4:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 80075cc:	e00d      	b.n	80075ea <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 80075ce:	2300      	movs	r3, #0
 80075d0:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	697a      	ldr	r2, [r7, #20]
 80075d6:	615a      	str	r2, [r3, #20]
            break;
 80075d8:	e007      	b.n	80075ea <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	695b      	ldr	r3, [r3, #20]
 80075e2:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e2      	bne.n	80075b0 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 80075ea:	2300      	movs	r3, #0
 80075ec:	77fb      	strb	r3, [r7, #31]
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	f383 8810 	msr	PRIMASK, r3
}
 80075f8:	e001      	b.n	80075fe <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 80075fa:	2301      	movs	r3, #1
 80075fc:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80075fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3720      	adds	r7, #32
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	200003ac 	.word	0x200003ac
 800760c:	08007924 	.word	0x08007924

08007610 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800761a:	2300      	movs	r3, #0
 800761c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d102      	bne.n	800762a <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8007624:	2301      	movs	r3, #1
 8007626:	73fb      	strb	r3, [r7, #15]
 8007628:	e014      	b.n	8007654 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800762a:	4b0d      	ldr	r3, [pc, #52]	@ (8007660 <UTIL_TIMER_SetPeriod+0x50>)
 800762c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800762e:	6838      	ldr	r0, [r7, #0]
 8007630:	4798      	blx	r3
 8007632:	4602      	mov	r2, r0
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 f841 	bl	80076c0 <TimerExists>
 800763e:	4603      	mov	r3, r0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d007      	beq.n	8007654 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f7ff ff73 	bl	8007530 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f7ff ff02 	bl	8007454 <UTIL_TIMER_Start>
 8007650:	4603      	mov	r3, r0
 8007652:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8007654:	7bfb      	ldrb	r3, [r7, #15]
}
 8007656:	4618      	mov	r0, r3
 8007658:	3710      	adds	r7, #16
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	08007924 	.word	0x08007924

08007664 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800766a:	4b06      	ldr	r3, [pc, #24]	@ (8007684 <UTIL_TIMER_GetCurrentTime+0x20>)
 800766c:	69db      	ldr	r3, [r3, #28]
 800766e:	4798      	blx	r3
 8007670:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 8007672:	4b04      	ldr	r3, [pc, #16]	@ (8007684 <UTIL_TIMER_GetCurrentTime+0x20>)
 8007674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	4798      	blx	r3
 800767a:	4603      	mov	r3, r0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3708      	adds	r7, #8
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	08007924 	.word	0x08007924

08007688 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8007690:	4b0a      	ldr	r3, [pc, #40]	@ (80076bc <UTIL_TIMER_GetElapsedTime+0x34>)
 8007692:	69db      	ldr	r3, [r3, #28]
 8007694:	4798      	blx	r3
 8007696:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8007698:	4b08      	ldr	r3, [pc, #32]	@ (80076bc <UTIL_TIMER_GetElapsedTime+0x34>)
 800769a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	4798      	blx	r3
 80076a0:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 80076a2:	4b06      	ldr	r3, [pc, #24]	@ (80076bc <UTIL_TIMER_GetElapsedTime+0x34>)
 80076a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a6:	68f9      	ldr	r1, [r7, #12]
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	1a8a      	subs	r2, r1, r2
 80076ac:	4610      	mov	r0, r2
 80076ae:	4798      	blx	r3
 80076b0:	4603      	mov	r3, r0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	08007924 	.word	0x08007924

080076c0 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80076c8:	4b0a      	ldr	r3, [pc, #40]	@ (80076f4 <TimerExists+0x34>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 80076ce:	e008      	b.n	80076e2 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 80076d0:	68fa      	ldr	r2, [r7, #12]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d101      	bne.n	80076dc <TimerExists+0x1c>
    {
      return true;
 80076d8:	2301      	movs	r3, #1
 80076da:	e006      	b.n	80076ea <TimerExists+0x2a>
    }
    cur = cur->Next;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	695b      	ldr	r3, [r3, #20]
 80076e0:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d1f3      	bne.n	80076d0 <TimerExists+0x10>
  }
  return false;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3714      	adds	r7, #20
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bc80      	pop	{r7}
 80076f2:	4770      	bx	lr
 80076f4:	200003ac 	.word	0x200003ac

080076f8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 80076f8:	b590      	push	{r4, r7, lr}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8007700:	4b11      	ldr	r3, [pc, #68]	@ (8007748 <TimerSetTimeout+0x50>)
 8007702:	6a1b      	ldr	r3, [r3, #32]
 8007704:	4798      	blx	r3
 8007706:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681c      	ldr	r4, [r3, #0]
 8007712:	4b0d      	ldr	r3, [pc, #52]	@ (8007748 <TimerSetTimeout+0x50>)
 8007714:	699b      	ldr	r3, [r3, #24]
 8007716:	4798      	blx	r3
 8007718:	4602      	mov	r2, r0
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	4413      	add	r3, r2
 800771e:	429c      	cmp	r4, r3
 8007720:	d207      	bcs.n	8007732 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8007722:	4b09      	ldr	r3, [pc, #36]	@ (8007748 <TimerSetTimeout+0x50>)
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	4798      	blx	r3
 8007728:	4602      	mov	r2, r0
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	441a      	add	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8007732:	4b05      	ldr	r3, [pc, #20]	@ (8007748 <TimerSetTimeout+0x50>)
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	6812      	ldr	r2, [r2, #0]
 800773a:	4610      	mov	r0, r2
 800773c:	4798      	blx	r3
}
 800773e:	bf00      	nop
 8007740:	3714      	adds	r7, #20
 8007742:	46bd      	mov	sp, r7
 8007744:	bd90      	pop	{r4, r7, pc}
 8007746:	bf00      	nop
 8007748:	08007924 	.word	0x08007924

0800774c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800774c:	b480      	push	{r7}
 800774e:	b085      	sub	sp, #20
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8007754:	4b14      	ldr	r3, [pc, #80]	@ (80077a8 <TimerInsertTimer+0x5c>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800775a:	4b13      	ldr	r3, [pc, #76]	@ (80077a8 <TimerInsertTimer+0x5c>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	695b      	ldr	r3, [r3, #20]
 8007760:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8007762:	e012      	b.n	800778a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	429a      	cmp	r2, r3
 800776e:	d905      	bls.n	800777c <TimerInsertTimer+0x30>
    {
        cur = next;
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	695b      	ldr	r3, [r3, #20]
 8007778:	60bb      	str	r3, [r7, #8]
 800777a:	e006      	b.n	800778a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	615a      	str	r2, [r3, #20]
        return;
 8007788:	e009      	b.n	800779e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	695b      	ldr	r3, [r3, #20]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1e8      	bne.n	8007764 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	615a      	str	r2, [r3, #20]
}
 800779e:	3714      	adds	r7, #20
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bc80      	pop	{r7}
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	200003ac 	.word	0x200003ac

080077ac <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80077b4:	4b0b      	ldr	r3, [pc, #44]	@ (80077e4 <TimerInsertNewHeadTimer+0x38>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d002      	beq.n	80077c6 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2200      	movs	r2, #0
 80077c4:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 80077cc:	4a05      	ldr	r2, [pc, #20]	@ (80077e4 <TimerInsertNewHeadTimer+0x38>)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 80077d2:	4b04      	ldr	r3, [pc, #16]	@ (80077e4 <TimerInsertNewHeadTimer+0x38>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7ff ff8e 	bl	80076f8 <TimerSetTimeout>
}
 80077dc:	bf00      	nop
 80077de:	3710      	adds	r7, #16
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	200003ac 	.word	0x200003ac

080077e8 <memset>:
 80077e8:	4402      	add	r2, r0
 80077ea:	4603      	mov	r3, r0
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d100      	bne.n	80077f2 <memset+0xa>
 80077f0:	4770      	bx	lr
 80077f2:	f803 1b01 	strb.w	r1, [r3], #1
 80077f6:	e7f9      	b.n	80077ec <memset+0x4>

080077f8 <__libc_init_array>:
 80077f8:	b570      	push	{r4, r5, r6, lr}
 80077fa:	4d0d      	ldr	r5, [pc, #52]	@ (8007830 <__libc_init_array+0x38>)
 80077fc:	4c0d      	ldr	r4, [pc, #52]	@ (8007834 <__libc_init_array+0x3c>)
 80077fe:	1b64      	subs	r4, r4, r5
 8007800:	10a4      	asrs	r4, r4, #2
 8007802:	2600      	movs	r6, #0
 8007804:	42a6      	cmp	r6, r4
 8007806:	d109      	bne.n	800781c <__libc_init_array+0x24>
 8007808:	4d0b      	ldr	r5, [pc, #44]	@ (8007838 <__libc_init_array+0x40>)
 800780a:	4c0c      	ldr	r4, [pc, #48]	@ (800783c <__libc_init_array+0x44>)
 800780c:	f000 f818 	bl	8007840 <_init>
 8007810:	1b64      	subs	r4, r4, r5
 8007812:	10a4      	asrs	r4, r4, #2
 8007814:	2600      	movs	r6, #0
 8007816:	42a6      	cmp	r6, r4
 8007818:	d105      	bne.n	8007826 <__libc_init_array+0x2e>
 800781a:	bd70      	pop	{r4, r5, r6, pc}
 800781c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007820:	4798      	blx	r3
 8007822:	3601      	adds	r6, #1
 8007824:	e7ee      	b.n	8007804 <__libc_init_array+0xc>
 8007826:	f855 3b04 	ldr.w	r3, [r5], #4
 800782a:	4798      	blx	r3
 800782c:	3601      	adds	r6, #1
 800782e:	e7f2      	b.n	8007816 <__libc_init_array+0x1e>
 8007830:	08007a98 	.word	0x08007a98
 8007834:	08007a98 	.word	0x08007a98
 8007838:	08007a98 	.word	0x08007a98
 800783c:	08007a9c 	.word	0x08007a9c

08007840 <_init>:
 8007840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007842:	bf00      	nop
 8007844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007846:	bc08      	pop	{r3}
 8007848:	469e      	mov	lr, r3
 800784a:	4770      	bx	lr

0800784c <_fini>:
 800784c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800784e:	bf00      	nop
 8007850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007852:	bc08      	pop	{r3}
 8007854:	469e      	mov	lr, r3
 8007856:	4770      	bx	lr
