// Seed: 1915299700
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_5 = 1;
  assign id_5 = !id_2;
  assign id_4 = 1 <-> 1'b0;
  wire id_6;
  id_7 :
  assert property (@(id_5) 1)
  else;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    output logic id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    input logic id_7,
    output tri0 id_8,
    input uwire id_9,
    output wire id_10
    , id_12
);
  always @(posedge id_0 or negedge id_0);
  module_0(
      id_12, id_12, id_12, id_12
  );
  for (id_13 = id_12 & 1; 1; id_3 = (1)) begin
    always
      if (id_12) begin
        id_13 <= 1;
        id_12 = (1);
        id_3 <= 1'd0;
        $display(1);
        id_3 <= id_13;
      end else
        fork : id_14
          id_14 <= 1;
        join
  end
  always id_3 = id_7;
endmodule
