#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x240e6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x240e850 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x24073a0 .functor NOT 1, L_0x243f950, C4<0>, C4<0>, C4<0>;
L_0x243f6b0 .functor XOR 1, L_0x243f550, L_0x243f610, C4<0>, C4<0>;
L_0x243f840 .functor XOR 1, L_0x243f6b0, L_0x243f770, C4<0>, C4<0>;
v0x243c800_0 .net *"_ivl_10", 0 0, L_0x243f770;  1 drivers
v0x243c900_0 .net *"_ivl_12", 0 0, L_0x243f840;  1 drivers
v0x243c9e0_0 .net *"_ivl_2", 0 0, L_0x243f4b0;  1 drivers
v0x243caa0_0 .net *"_ivl_4", 0 0, L_0x243f550;  1 drivers
v0x243cb80_0 .net *"_ivl_6", 0 0, L_0x243f610;  1 drivers
v0x243ccb0_0 .net *"_ivl_8", 0 0, L_0x243f6b0;  1 drivers
v0x243cd90_0 .var "clk", 0 0;
v0x243ce30_0 .net "f_dut", 0 0, L_0x243f350;  1 drivers
v0x243ced0_0 .net "f_ref", 0 0, L_0x243dfb0;  1 drivers
v0x243cf70_0 .var/2u "stats1", 159 0;
v0x243d010_0 .var/2u "strobe", 0 0;
v0x243d0b0_0 .net "tb_match", 0 0, L_0x243f950;  1 drivers
v0x243d170_0 .net "tb_mismatch", 0 0, L_0x24073a0;  1 drivers
v0x243d230_0 .net "wavedrom_enable", 0 0, v0x243ac00_0;  1 drivers
v0x243d2d0_0 .net "wavedrom_title", 511 0, v0x243acc0_0;  1 drivers
v0x243d3a0_0 .net "x1", 0 0, v0x243ad80_0;  1 drivers
v0x243d440_0 .net "x2", 0 0, v0x243ae20_0;  1 drivers
v0x243d5f0_0 .net "x3", 0 0, v0x243af10_0;  1 drivers
L_0x243f4b0 .concat [ 1 0 0 0], L_0x243dfb0;
L_0x243f550 .concat [ 1 0 0 0], L_0x243dfb0;
L_0x243f610 .concat [ 1 0 0 0], L_0x243f350;
L_0x243f770 .concat [ 1 0 0 0], L_0x243dfb0;
L_0x243f950 .cmp/eeq 1, L_0x243f4b0, L_0x243f840;
S_0x240e9e0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x240e850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x23fae70 .functor NOT 1, v0x243af10_0, C4<0>, C4<0>, C4<0>;
L_0x240f100 .functor AND 1, L_0x23fae70, v0x243ae20_0, C4<1>, C4<1>;
L_0x2407410 .functor NOT 1, v0x243ad80_0, C4<0>, C4<0>, C4<0>;
L_0x243d890 .functor AND 1, L_0x240f100, L_0x2407410, C4<1>, C4<1>;
L_0x243d960 .functor NOT 1, v0x243af10_0, C4<0>, C4<0>, C4<0>;
L_0x243d9d0 .functor AND 1, L_0x243d960, v0x243ae20_0, C4<1>, C4<1>;
L_0x243da80 .functor AND 1, L_0x243d9d0, v0x243ad80_0, C4<1>, C4<1>;
L_0x243db40 .functor OR 1, L_0x243d890, L_0x243da80, C4<0>, C4<0>;
L_0x243dca0 .functor NOT 1, v0x243ae20_0, C4<0>, C4<0>, C4<0>;
L_0x243dd10 .functor AND 1, v0x243af10_0, L_0x243dca0, C4<1>, C4<1>;
L_0x243de30 .functor AND 1, L_0x243dd10, v0x243ad80_0, C4<1>, C4<1>;
L_0x243dea0 .functor OR 1, L_0x243db40, L_0x243de30, C4<0>, C4<0>;
L_0x243e020 .functor AND 1, v0x243af10_0, v0x243ae20_0, C4<1>, C4<1>;
L_0x243e090 .functor AND 1, L_0x243e020, v0x243ad80_0, C4<1>, C4<1>;
L_0x243dfb0 .functor OR 1, L_0x243dea0, L_0x243e090, C4<0>, C4<0>;
v0x2407610_0 .net *"_ivl_0", 0 0, L_0x23fae70;  1 drivers
v0x24076b0_0 .net *"_ivl_10", 0 0, L_0x243d9d0;  1 drivers
v0x23faee0_0 .net *"_ivl_12", 0 0, L_0x243da80;  1 drivers
v0x2439560_0 .net *"_ivl_14", 0 0, L_0x243db40;  1 drivers
v0x2439640_0 .net *"_ivl_16", 0 0, L_0x243dca0;  1 drivers
v0x2439770_0 .net *"_ivl_18", 0 0, L_0x243dd10;  1 drivers
v0x2439850_0 .net *"_ivl_2", 0 0, L_0x240f100;  1 drivers
v0x2439930_0 .net *"_ivl_20", 0 0, L_0x243de30;  1 drivers
v0x2439a10_0 .net *"_ivl_22", 0 0, L_0x243dea0;  1 drivers
v0x2439b80_0 .net *"_ivl_24", 0 0, L_0x243e020;  1 drivers
v0x2439c60_0 .net *"_ivl_26", 0 0, L_0x243e090;  1 drivers
v0x2439d40_0 .net *"_ivl_4", 0 0, L_0x2407410;  1 drivers
v0x2439e20_0 .net *"_ivl_6", 0 0, L_0x243d890;  1 drivers
v0x2439f00_0 .net *"_ivl_8", 0 0, L_0x243d960;  1 drivers
v0x2439fe0_0 .net "f", 0 0, L_0x243dfb0;  alias, 1 drivers
v0x243a0a0_0 .net "x1", 0 0, v0x243ad80_0;  alias, 1 drivers
v0x243a160_0 .net "x2", 0 0, v0x243ae20_0;  alias, 1 drivers
v0x243a220_0 .net "x3", 0 0, v0x243af10_0;  alias, 1 drivers
S_0x243a360 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x240e850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x243ab40_0 .net "clk", 0 0, v0x243cd90_0;  1 drivers
v0x243ac00_0 .var "wavedrom_enable", 0 0;
v0x243acc0_0 .var "wavedrom_title", 511 0;
v0x243ad80_0 .var "x1", 0 0;
v0x243ae20_0 .var "x2", 0 0;
v0x243af10_0 .var "x3", 0 0;
E_0x24095a0/0 .event negedge, v0x243ab40_0;
E_0x24095a0/1 .event posedge, v0x243ab40_0;
E_0x24095a0 .event/or E_0x24095a0/0, E_0x24095a0/1;
E_0x2409330 .event negedge, v0x243ab40_0;
E_0x23f49f0 .event posedge, v0x243ab40_0;
S_0x243a640 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x243a360;
 .timescale -12 -12;
v0x243a840_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x243a940 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x243a360;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x243b010 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x240e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x243e2c0 .functor NOT 1, v0x243ae20_0, C4<0>, C4<0>, C4<0>;
L_0x243e440 .functor AND 1, v0x243af10_0, L_0x243e2c0, C4<1>, C4<1>;
L_0x243e630 .functor AND 1, L_0x243e440, v0x243ad80_0, C4<1>, C4<1>;
L_0x243e800 .functor NOT 1, v0x243af10_0, C4<0>, C4<0>, C4<0>;
L_0x243e8a0 .functor NOT 1, v0x243ae20_0, C4<0>, C4<0>, C4<0>;
L_0x243e910 .functor AND 1, L_0x243e800, L_0x243e8a0, C4<1>, C4<1>;
L_0x243ea60 .functor NOT 1, v0x243ad80_0, C4<0>, C4<0>, C4<0>;
L_0x243ead0 .functor AND 1, L_0x243e910, L_0x243ea60, C4<1>, C4<1>;
L_0x243ec30 .functor OR 1, L_0x243e630, L_0x243ead0, C4<0>, C4<0>;
L_0x243ed40 .functor NOT 1, v0x243af10_0, C4<0>, C4<0>, C4<0>;
L_0x243ee10 .functor AND 1, L_0x243ed40, v0x243ae20_0, C4<1>, C4<1>;
L_0x243ee80 .functor NOT 1, v0x243ad80_0, C4<0>, C4<0>, C4<0>;
L_0x243ef60 .functor AND 1, L_0x243ee10, L_0x243ee80, C4<1>, C4<1>;
L_0x243f070 .functor OR 1, L_0x243ec30, L_0x243ef60, C4<0>, C4<0>;
L_0x243eef0 .functor AND 1, v0x243af10_0, v0x243ae20_0, C4<1>, C4<1>;
L_0x243f200 .functor AND 1, L_0x243eef0, v0x243ad80_0, C4<1>, C4<1>;
L_0x243f350 .functor OR 1, L_0x243f070, L_0x243f200, C4<0>, C4<0>;
v0x243b220_0 .net *"_ivl_0", 0 0, L_0x243e2c0;  1 drivers
v0x243b300_0 .net *"_ivl_10", 0 0, L_0x243e910;  1 drivers
v0x243b3e0_0 .net *"_ivl_12", 0 0, L_0x243ea60;  1 drivers
v0x243b4d0_0 .net *"_ivl_14", 0 0, L_0x243ead0;  1 drivers
v0x243b5b0_0 .net *"_ivl_16", 0 0, L_0x243ec30;  1 drivers
v0x243b6e0_0 .net *"_ivl_18", 0 0, L_0x243ed40;  1 drivers
v0x243b7c0_0 .net *"_ivl_2", 0 0, L_0x243e440;  1 drivers
v0x243b8a0_0 .net *"_ivl_20", 0 0, L_0x243ee10;  1 drivers
v0x243b980_0 .net *"_ivl_22", 0 0, L_0x243ee80;  1 drivers
v0x243baf0_0 .net *"_ivl_24", 0 0, L_0x243ef60;  1 drivers
v0x243bbd0_0 .net *"_ivl_26", 0 0, L_0x243f070;  1 drivers
v0x243bcb0_0 .net *"_ivl_28", 0 0, L_0x243eef0;  1 drivers
v0x243bd90_0 .net *"_ivl_30", 0 0, L_0x243f200;  1 drivers
v0x243be70_0 .net *"_ivl_4", 0 0, L_0x243e630;  1 drivers
v0x243bf50_0 .net *"_ivl_6", 0 0, L_0x243e800;  1 drivers
v0x243c030_0 .net *"_ivl_8", 0 0, L_0x243e8a0;  1 drivers
v0x243c110_0 .net "f", 0 0, L_0x243f350;  alias, 1 drivers
v0x243c2e0_0 .net "x1", 0 0, v0x243ad80_0;  alias, 1 drivers
v0x243c380_0 .net "x2", 0 0, v0x243ae20_0;  alias, 1 drivers
v0x243c470_0 .net "x3", 0 0, v0x243af10_0;  alias, 1 drivers
S_0x243c5e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x240e850;
 .timescale -12 -12;
E_0x24097f0 .event anyedge, v0x243d010_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x243d010_0;
    %nor/r;
    %assign/vec4 v0x243d010_0, 0;
    %wait E_0x24097f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x243a360;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x243ad80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243ae20_0, 0;
    %assign/vec4 v0x243af10_0, 0;
    %wait E_0x2409330;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23f49f0;
    %load/vec4 v0x243af10_0;
    %load/vec4 v0x243ae20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x243ad80_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x243ad80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243ae20_0, 0;
    %assign/vec4 v0x243af10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2409330;
    %fork TD_tb.stim1.wavedrom_stop, S_0x243a940;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24095a0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x243ad80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243ae20_0, 0;
    %assign/vec4 v0x243af10_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x240e850;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x243cd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x243d010_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x240e850;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x243cd90_0;
    %inv;
    %store/vec4 v0x243cd90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x240e850;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x243ab40_0, v0x243d170_0, v0x243d5f0_0, v0x243d440_0, v0x243d3a0_0, v0x243ced0_0, v0x243ce30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x240e850;
T_7 ;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x240e850;
T_8 ;
    %wait E_0x24095a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x243cf70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x243cf70_0, 4, 32;
    %load/vec4 v0x243d0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x243cf70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x243cf70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x243cf70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x243ced0_0;
    %load/vec4 v0x243ced0_0;
    %load/vec4 v0x243ce30_0;
    %xor;
    %load/vec4 v0x243ced0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x243cf70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x243cf70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x243cf70_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/truthtable1/iter0/response27/top_module.sv";
