
DigitalRead_ex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f24  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08005038  08005038  00015038  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053fc  080053fc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080053fc  080053fc  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080053fc  080053fc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053fc  080053fc  000153fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005400  08005400  00015400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08005404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  200001d4  080055d8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  080055d8  000203e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009e44  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bb7  00000000  00000000  0002a084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009d0  00000000  00000000  0002bc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000794  00000000  00000000  0002c610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000181e5  00000000  00000000  0002cda4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d42a  00000000  00000000  00044f89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086279  00000000  00000000  000523b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000037b0  00000000  00000000  000d862c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000dbddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800501c 	.word	0x0800501c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800501c 	.word	0x0800501c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8e:	f107 0310 	add.w	r3, r7, #16
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a9c:	4b34      	ldr	r3, [pc, #208]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	4a33      	ldr	r2, [pc, #204]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000aa2:	f043 0310 	orr.w	r3, r3, #16
 8000aa6:	6193      	str	r3, [r2, #24]
 8000aa8:	4b31      	ldr	r3, [pc, #196]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f003 0310 	and.w	r3, r3, #16
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ab4:	4b2e      	ldr	r3, [pc, #184]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	4a2d      	ldr	r2, [pc, #180]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000aba:	f043 0320 	orr.w	r3, r3, #32
 8000abe:	6193      	str	r3, [r2, #24]
 8000ac0:	4b2b      	ldr	r3, [pc, #172]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f003 0320 	and.w	r3, r3, #32
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000acc:	4b28      	ldr	r3, [pc, #160]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a27      	ldr	r2, [pc, #156]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000ad2:	f043 0304 	orr.w	r3, r3, #4
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b25      	ldr	r3, [pc, #148]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0304 	and.w	r3, r3, #4
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae4:	4b22      	ldr	r3, [pc, #136]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a21      	ldr	r2, [pc, #132]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000aea:	f043 0308 	orr.w	r3, r3, #8
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b1f      	ldr	r3, [pc, #124]	; (8000b70 <MX_GPIO_Init+0xe8>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0308 	and.w	r3, r3, #8
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2120      	movs	r1, #32
 8000b00:	481c      	ldr	r0, [pc, #112]	; (8000b74 <MX_GPIO_Init+0xec>)
 8000b02:	f000 fe1a 	bl	800173a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b0c:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <MX_GPIO_Init+0xf0>)
 8000b0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4818      	ldr	r0, [pc, #96]	; (8000b7c <MX_GPIO_Init+0xf4>)
 8000b1c:	f000 fc72 	bl	8001404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b20:	2320      	movs	r3, #32
 8000b22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b24:	2301      	movs	r3, #1
 8000b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b30:	f107 0310 	add.w	r3, r7, #16
 8000b34:	4619      	mov	r1, r3
 8000b36:	480f      	ldr	r0, [pc, #60]	; (8000b74 <MX_GPIO_Init+0xec>)
 8000b38:	f000 fc64 	bl	8001404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b42:	2300      	movs	r3, #0
 8000b44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4a:	f107 0310 	add.w	r3, r7, #16
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4808      	ldr	r0, [pc, #32]	; (8000b74 <MX_GPIO_Init+0xec>)
 8000b52:	f000 fc57 	bl	8001404 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2100      	movs	r1, #0
 8000b5a:	2028      	movs	r0, #40	; 0x28
 8000b5c:	f000 fc1b 	bl	8001396 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b60:	2028      	movs	r0, #40	; 0x28
 8000b62:	f000 fc34 	bl	80013ce <HAL_NVIC_EnableIRQ>

}
 8000b66:	bf00      	nop
 8000b68:	3720      	adds	r7, #32
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40021000 	.word	0x40021000
 8000b74:	40010800 	.word	0x40010800
 8000b78:	10110000 	.word	0x10110000
 8000b7c:	40011000 	.word	0x40011000

08000b80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b84:	4b12      	ldr	r3, [pc, #72]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000b86:	4a13      	ldr	r2, [pc, #76]	; (8000bd4 <MX_I2C1_Init+0x54>)
 8000b88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b8a:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000b8c:	4a12      	ldr	r2, [pc, #72]	; (8000bd8 <MX_I2C1_Init+0x58>)
 8000b8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b90:	4b0f      	ldr	r3, [pc, #60]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b96:	4b0e      	ldr	r3, [pc, #56]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000b9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ba2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000baa:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bb0:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bbc:	4804      	ldr	r0, [pc, #16]	; (8000bd0 <MX_I2C1_Init+0x50>)
 8000bbe:	f000 fdf7 	bl	80017b0 <HAL_I2C_Init>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bc8:	f000 f8cd 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	200001f0 	.word	0x200001f0
 8000bd4:	40005400 	.word	0x40005400
 8000bd8:	000186a0 	.word	0x000186a0

08000bdc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b08a      	sub	sp, #40	; 0x28
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a1d      	ldr	r2, [pc, #116]	; (8000c6c <HAL_I2C_MspInit+0x90>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d132      	bne.n	8000c62 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfc:	4b1c      	ldr	r3, [pc, #112]	; (8000c70 <HAL_I2C_MspInit+0x94>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	4a1b      	ldr	r2, [pc, #108]	; (8000c70 <HAL_I2C_MspInit+0x94>)
 8000c02:	f043 0308 	orr.w	r3, r3, #8
 8000c06:	6193      	str	r3, [r2, #24]
 8000c08:	4b19      	ldr	r3, [pc, #100]	; (8000c70 <HAL_I2C_MspInit+0x94>)
 8000c0a:	699b      	ldr	r3, [r3, #24]
 8000c0c:	f003 0308 	and.w	r3, r3, #8
 8000c10:	613b      	str	r3, [r7, #16]
 8000c12:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c14:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c1a:	2312      	movs	r3, #18
 8000c1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c22:	f107 0314 	add.w	r3, r7, #20
 8000c26:	4619      	mov	r1, r3
 8000c28:	4812      	ldr	r0, [pc, #72]	; (8000c74 <HAL_I2C_MspInit+0x98>)
 8000c2a:	f000 fbeb 	bl	8001404 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000c2e:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <HAL_I2C_MspInit+0x9c>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	627b      	str	r3, [r7, #36]	; 0x24
 8000c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c36:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8000c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c3e:	f043 0302 	orr.w	r3, r3, #2
 8000c42:	627b      	str	r3, [r7, #36]	; 0x24
 8000c44:	4a0c      	ldr	r2, [pc, #48]	; (8000c78 <HAL_I2C_MspInit+0x9c>)
 8000c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c48:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c4a:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <HAL_I2C_MspInit+0x94>)
 8000c4c:	69db      	ldr	r3, [r3, #28]
 8000c4e:	4a08      	ldr	r2, [pc, #32]	; (8000c70 <HAL_I2C_MspInit+0x94>)
 8000c50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c54:	61d3      	str	r3, [r2, #28]
 8000c56:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <HAL_I2C_MspInit+0x94>)
 8000c58:	69db      	ldr	r3, [r3, #28]
 8000c5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c62:	bf00      	nop
 8000c64:	3728      	adds	r7, #40	; 0x28
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40005400 	.word	0x40005400
 8000c70:	40021000 	.word	0x40021000
 8000c74:	40010c00 	.word	0x40010c00
 8000c78:	40010000 	.word	0x40010000

08000c7c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000c84:	1d39      	adds	r1, r7, #4
 8000c86:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	4803      	ldr	r0, [pc, #12]	; (8000c9c <__io_putchar+0x20>)
 8000c8e:	f001 fb33 	bl	80022f8 <HAL_UART_Transmit>
  return ch;
 8000c92:	687b      	ldr	r3, [r7, #4]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000248 	.word	0x20000248

08000ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca6:	f000 fa19 	bl	80010dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000caa:	f000 f821 	bl	8000cf0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cae:	f7ff feeb 	bl	8000a88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000cb2:	f000 f985 	bl	8000fc0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000cb6:	f7ff ff63 	bl	8000b80 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  uint32_t is_horizon = 0U;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  is_horizon = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 8000cbe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cc2:	4808      	ldr	r0, [pc, #32]	; (8000ce4 <main+0x44>)
 8000cc4:	f000 fd22 	bl	800170c <HAL_GPIO_ReadPin>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	607b      	str	r3, [r7, #4]
	  printf("Digital Read test\r\n");
 8000ccc:	4806      	ldr	r0, [pc, #24]	; (8000ce8 <main+0x48>)
 8000cce:	f002 fa19 	bl	8003104 <puts>
	  printf("is_horizon : %lu\r\n", is_horizon);
 8000cd2:	6879      	ldr	r1, [r7, #4]
 8000cd4:	4805      	ldr	r0, [pc, #20]	; (8000cec <main+0x4c>)
 8000cd6:	f002 f9af 	bl	8003038 <iprintf>

	  HAL_Delay(1000);
 8000cda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cde:	f000 fa5f 	bl	80011a0 <HAL_Delay>
	  is_horizon = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 8000ce2:	e7ec      	b.n	8000cbe <main+0x1e>
 8000ce4:	40010800 	.word	0x40010800
 8000ce8:	08005038 	.word	0x08005038
 8000cec:	0800504c 	.word	0x0800504c

08000cf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b090      	sub	sp, #64	; 0x40
 8000cf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cf6:	f107 0318 	add.w	r3, r7, #24
 8000cfa:	2228      	movs	r2, #40	; 0x28
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f002 fae0 	bl	80032c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	60da      	str	r2, [r3, #12]
 8000d10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d12:	2302      	movs	r3, #2
 8000d14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d16:	2301      	movs	r3, #1
 8000d18:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d1a:	2310      	movs	r3, #16
 8000d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d22:	f107 0318 	add.w	r3, r7, #24
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 fe86 	bl	8001a38 <HAL_RCC_OscConfig>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d32:	f000 f818 	bl	8000d66 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d36:	230f      	movs	r3, #15
 8000d38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d42:	2300      	movs	r3, #0
 8000d44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f001 f8f4 	bl	8001f3c <HAL_RCC_ClockConfig>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d5a:	f000 f804 	bl	8000d66 <Error_Handler>
  }
}
 8000d5e:	bf00      	nop
 8000d60:	3740      	adds	r7, #64	; 0x40
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6a:	b672      	cpsid	i
}
 8000d6c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d6e:	e7fe      	b.n	8000d6e <Error_Handler+0x8>

08000d70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d76:	4b15      	ldr	r3, [pc, #84]	; (8000dcc <HAL_MspInit+0x5c>)
 8000d78:	699b      	ldr	r3, [r3, #24]
 8000d7a:	4a14      	ldr	r2, [pc, #80]	; (8000dcc <HAL_MspInit+0x5c>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6193      	str	r3, [r2, #24]
 8000d82:	4b12      	ldr	r3, [pc, #72]	; (8000dcc <HAL_MspInit+0x5c>)
 8000d84:	699b      	ldr	r3, [r3, #24]
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8e:	4b0f      	ldr	r3, [pc, #60]	; (8000dcc <HAL_MspInit+0x5c>)
 8000d90:	69db      	ldr	r3, [r3, #28]
 8000d92:	4a0e      	ldr	r2, [pc, #56]	; (8000dcc <HAL_MspInit+0x5c>)
 8000d94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d98:	61d3      	str	r3, [r2, #28]
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <HAL_MspInit+0x5c>)
 8000d9c:	69db      	ldr	r3, [r3, #28]
 8000d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da2:	607b      	str	r3, [r7, #4]
 8000da4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000da6:	4b0a      	ldr	r3, [pc, #40]	; (8000dd0 <HAL_MspInit+0x60>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	4a04      	ldr	r2, [pc, #16]	; (8000dd0 <HAL_MspInit+0x60>)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	3714      	adds	r7, #20
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	40010000 	.word	0x40010000

08000dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <NMI_Handler+0x4>

08000dda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dde:	e7fe      	b.n	8000dde <HardFault_Handler+0x4>

08000de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de4:	e7fe      	b.n	8000de4 <MemManage_Handler+0x4>

08000de6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de6:	b480      	push	{r7}
 8000de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dea:	e7fe      	b.n	8000dea <BusFault_Handler+0x4>

08000dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <UsageFault_Handler+0x4>

08000df2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df2:	b480      	push	{r7}
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr

08000dfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e02:	bf00      	nop
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr

08000e0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bc80      	pop	{r7}
 8000e14:	4770      	bx	lr

08000e16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e1a:	f000 f9a5 	bl	8001168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e26:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000e2a:	f000 fc9f 	bl	800176c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e32:	b480      	push	{r7}
 8000e34:	af00      	add	r7, sp, #0
  return 1;
 8000e36:	2301      	movs	r3, #1
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bc80      	pop	{r7}
 8000e3e:	4770      	bx	lr

08000e40 <_kill>:

int _kill(int pid, int sig)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e4a:	f002 fa8d 	bl	8003368 <__errno>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2216      	movs	r2, #22
 8000e52:	601a      	str	r2, [r3, #0]
  return -1;
 8000e54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <_exit>:

void _exit (int status)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e68:	f04f 31ff 	mov.w	r1, #4294967295
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ffe7 	bl	8000e40 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e72:	e7fe      	b.n	8000e72 <_exit+0x12>

08000e74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]
 8000e84:	e00a      	b.n	8000e9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e86:	f3af 8000 	nop.w
 8000e8a:	4601      	mov	r1, r0
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	1c5a      	adds	r2, r3, #1
 8000e90:	60ba      	str	r2, [r7, #8]
 8000e92:	b2ca      	uxtb	r2, r1
 8000e94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	617b      	str	r3, [r7, #20]
 8000e9c:	697a      	ldr	r2, [r7, #20]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	dbf0      	blt.n	8000e86 <_read+0x12>
  }

  return len;
 8000ea4:	687b      	ldr	r3, [r7, #4]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3718      	adds	r7, #24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b086      	sub	sp, #24
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	60f8      	str	r0, [r7, #12]
 8000eb6:	60b9      	str	r1, [r7, #8]
 8000eb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
 8000ebe:	e009      	b.n	8000ed4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	1c5a      	adds	r2, r3, #1
 8000ec4:	60ba      	str	r2, [r7, #8]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff fed7 	bl	8000c7c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	617b      	str	r3, [r7, #20]
 8000ed4:	697a      	ldr	r2, [r7, #20]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	dbf1      	blt.n	8000ec0 <_write+0x12>
  }
  return len;
 8000edc:	687b      	ldr	r3, [r7, #4]
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3718      	adds	r7, #24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <_close>:

int _close(int file)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	b083      	sub	sp, #12
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr

08000efc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f0c:	605a      	str	r2, [r3, #4]
  return 0;
 8000f0e:	2300      	movs	r3, #0
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr

08000f1a <_isatty>:

int _isatty(int file)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b083      	sub	sp, #12
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f22:	2301      	movs	r3, #1
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b085      	sub	sp, #20
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	60f8      	str	r0, [r7, #12]
 8000f36:	60b9      	str	r1, [r7, #8]
 8000f38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f3a:	2300      	movs	r3, #0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3714      	adds	r7, #20
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr
	...

08000f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f50:	4a14      	ldr	r2, [pc, #80]	; (8000fa4 <_sbrk+0x5c>)
 8000f52:	4b15      	ldr	r3, [pc, #84]	; (8000fa8 <_sbrk+0x60>)
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f5c:	4b13      	ldr	r3, [pc, #76]	; (8000fac <_sbrk+0x64>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d102      	bne.n	8000f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f64:	4b11      	ldr	r3, [pc, #68]	; (8000fac <_sbrk+0x64>)
 8000f66:	4a12      	ldr	r2, [pc, #72]	; (8000fb0 <_sbrk+0x68>)
 8000f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6a:	4b10      	ldr	r3, [pc, #64]	; (8000fac <_sbrk+0x64>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d207      	bcs.n	8000f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f78:	f002 f9f6 	bl	8003368 <__errno>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	220c      	movs	r2, #12
 8000f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
 8000f86:	e009      	b.n	8000f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f88:	4b08      	ldr	r3, [pc, #32]	; (8000fac <_sbrk+0x64>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f8e:	4b07      	ldr	r3, [pc, #28]	; (8000fac <_sbrk+0x64>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4413      	add	r3, r2
 8000f96:	4a05      	ldr	r2, [pc, #20]	; (8000fac <_sbrk+0x64>)
 8000f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20005000 	.word	0x20005000
 8000fa8:	00000400 	.word	0x00000400
 8000fac:	20000244 	.word	0x20000244
 8000fb0:	200003e0 	.word	0x200003e0

08000fb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fc6:	4a12      	ldr	r2, [pc, #72]	; (8001010 <MX_USART2_UART_Init+0x50>)
 8000fc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fca:	4b10      	ldr	r3, [pc, #64]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fcc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fde:	4b0b      	ldr	r3, [pc, #44]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fe4:	4b09      	ldr	r3, [pc, #36]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fea:	4b08      	ldr	r3, [pc, #32]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ff6:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000ff8:	f001 f92e 	bl	8002258 <HAL_UART_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001002:	f7ff feb0 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000248 	.word	0x20000248
 8001010:	40004400 	.word	0x40004400

08001014 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a15      	ldr	r2, [pc, #84]	; (8001084 <HAL_UART_MspInit+0x70>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d123      	bne.n	800107c <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001034:	4b14      	ldr	r3, [pc, #80]	; (8001088 <HAL_UART_MspInit+0x74>)
 8001036:	69db      	ldr	r3, [r3, #28]
 8001038:	4a13      	ldr	r2, [pc, #76]	; (8001088 <HAL_UART_MspInit+0x74>)
 800103a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800103e:	61d3      	str	r3, [r2, #28]
 8001040:	4b11      	ldr	r3, [pc, #68]	; (8001088 <HAL_UART_MspInit+0x74>)
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104c:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <HAL_UART_MspInit+0x74>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	4a0d      	ldr	r2, [pc, #52]	; (8001088 <HAL_UART_MspInit+0x74>)
 8001052:	f043 0304 	orr.w	r3, r3, #4
 8001056:	6193      	str	r3, [r2, #24]
 8001058:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <HAL_UART_MspInit+0x74>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	f003 0304 	and.w	r3, r3, #4
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001064:	230c      	movs	r3, #12
 8001066:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001068:	2302      	movs	r3, #2
 800106a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2302      	movs	r3, #2
 800106e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001070:	f107 0310 	add.w	r3, r7, #16
 8001074:	4619      	mov	r1, r3
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <HAL_UART_MspInit+0x78>)
 8001078:	f000 f9c4 	bl	8001404 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800107c:	bf00      	nop
 800107e:	3720      	adds	r7, #32
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40004400 	.word	0x40004400
 8001088:	40021000 	.word	0x40021000
 800108c:	40010800 	.word	0x40010800

08001090 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001090:	f7ff ff90 	bl	8000fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001094:	480b      	ldr	r0, [pc, #44]	; (80010c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001096:	490c      	ldr	r1, [pc, #48]	; (80010c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001098:	4a0c      	ldr	r2, [pc, #48]	; (80010cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800109a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800109c:	e002      	b.n	80010a4 <LoopCopyDataInit>

0800109e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800109e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010a2:	3304      	adds	r3, #4

080010a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a8:	d3f9      	bcc.n	800109e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010aa:	4a09      	ldr	r2, [pc, #36]	; (80010d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010ac:	4c09      	ldr	r4, [pc, #36]	; (80010d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010b0:	e001      	b.n	80010b6 <LoopFillZerobss>

080010b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b4:	3204      	adds	r2, #4

080010b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b8:	d3fb      	bcc.n	80010b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ba:	f002 f95b 	bl	8003374 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010be:	f7ff fdef 	bl	8000ca0 <main>
  bx lr
 80010c2:	4770      	bx	lr
  ldr r0, =_sdata
 80010c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80010cc:	08005404 	.word	0x08005404
  ldr r2, =_sbss
 80010d0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80010d4:	200003e0 	.word	0x200003e0

080010d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010d8:	e7fe      	b.n	80010d8 <ADC1_2_IRQHandler>
	...

080010dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010e0:	4b08      	ldr	r3, [pc, #32]	; (8001104 <HAL_Init+0x28>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a07      	ldr	r2, [pc, #28]	; (8001104 <HAL_Init+0x28>)
 80010e6:	f043 0310 	orr.w	r3, r3, #16
 80010ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ec:	2003      	movs	r0, #3
 80010ee:	f000 f947 	bl	8001380 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010f2:	2000      	movs	r0, #0
 80010f4:	f000 f808 	bl	8001108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010f8:	f7ff fe3a 	bl	8000d70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40022000 	.word	0x40022000

08001108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <HAL_InitTick+0x54>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b12      	ldr	r3, [pc, #72]	; (8001160 <HAL_InitTick+0x58>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001122:	fbb2 f3f3 	udiv	r3, r2, r3
 8001126:	4618      	mov	r0, r3
 8001128:	f000 f95f 	bl	80013ea <HAL_SYSTICK_Config>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e00e      	b.n	8001154 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b0f      	cmp	r3, #15
 800113a:	d80a      	bhi.n	8001152 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800113c:	2200      	movs	r2, #0
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	f04f 30ff 	mov.w	r0, #4294967295
 8001144:	f000 f927 	bl	8001396 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001148:	4a06      	ldr	r2, [pc, #24]	; (8001164 <HAL_InitTick+0x5c>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800114e:	2300      	movs	r3, #0
 8001150:	e000      	b.n	8001154 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
}
 8001154:	4618      	mov	r0, r3
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000000 	.word	0x20000000
 8001160:	20000008 	.word	0x20000008
 8001164:	20000004 	.word	0x20000004

08001168 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <HAL_IncTick+0x1c>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	461a      	mov	r2, r3
 8001172:	4b05      	ldr	r3, [pc, #20]	; (8001188 <HAL_IncTick+0x20>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4413      	add	r3, r2
 8001178:	4a03      	ldr	r2, [pc, #12]	; (8001188 <HAL_IncTick+0x20>)
 800117a:	6013      	str	r3, [r2, #0]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	20000008 	.word	0x20000008
 8001188:	20000290 	.word	0x20000290

0800118c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return uwTick;
 8001190:	4b02      	ldr	r3, [pc, #8]	; (800119c <HAL_GetTick+0x10>)
 8001192:	681b      	ldr	r3, [r3, #0]
}
 8001194:	4618      	mov	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr
 800119c:	20000290 	.word	0x20000290

080011a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a8:	f7ff fff0 	bl	800118c <HAL_GetTick>
 80011ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b8:	d005      	beq.n	80011c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ba:	4b0a      	ldr	r3, [pc, #40]	; (80011e4 <HAL_Delay+0x44>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4413      	add	r3, r2
 80011c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011c6:	bf00      	nop
 80011c8:	f7ff ffe0 	bl	800118c <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d8f7      	bhi.n	80011c8 <HAL_Delay+0x28>
  {
  }
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000008 	.word	0x20000008

080011e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <__NVIC_SetPriorityGrouping+0x44>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001204:	4013      	ands	r3, r2
 8001206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001210:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001214:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800121a:	4a04      	ldr	r2, [pc, #16]	; (800122c <__NVIC_SetPriorityGrouping+0x44>)
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	60d3      	str	r3, [r2, #12]
}
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <__NVIC_GetPriorityGrouping+0x18>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	f003 0307 	and.w	r3, r3, #7
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	2b00      	cmp	r3, #0
 800125c:	db0b      	blt.n	8001276 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	f003 021f 	and.w	r2, r3, #31
 8001264:	4906      	ldr	r1, [pc, #24]	; (8001280 <__NVIC_EnableIRQ+0x34>)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	095b      	lsrs	r3, r3, #5
 800126c:	2001      	movs	r0, #1
 800126e:	fa00 f202 	lsl.w	r2, r0, r2
 8001272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	e000e100 	.word	0xe000e100

08001284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	6039      	str	r1, [r7, #0]
 800128e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	2b00      	cmp	r3, #0
 8001296:	db0a      	blt.n	80012ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	b2da      	uxtb	r2, r3
 800129c:	490c      	ldr	r1, [pc, #48]	; (80012d0 <__NVIC_SetPriority+0x4c>)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	0112      	lsls	r2, r2, #4
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	440b      	add	r3, r1
 80012a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ac:	e00a      	b.n	80012c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4908      	ldr	r1, [pc, #32]	; (80012d4 <__NVIC_SetPriority+0x50>)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	3b04      	subs	r3, #4
 80012bc:	0112      	lsls	r2, r2, #4
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	440b      	add	r3, r1
 80012c2:	761a      	strb	r2, [r3, #24]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	e000e100 	.word	0xe000e100
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012d8:	b480      	push	{r7}
 80012da:	b089      	sub	sp, #36	; 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f1c3 0307 	rsb	r3, r3, #7
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	bf28      	it	cs
 80012f6:	2304      	movcs	r3, #4
 80012f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3304      	adds	r3, #4
 80012fe:	2b06      	cmp	r3, #6
 8001300:	d902      	bls.n	8001308 <NVIC_EncodePriority+0x30>
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3b03      	subs	r3, #3
 8001306:	e000      	b.n	800130a <NVIC_EncodePriority+0x32>
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800130c:	f04f 32ff 	mov.w	r2, #4294967295
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	43da      	mvns	r2, r3
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	401a      	ands	r2, r3
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001320:	f04f 31ff 	mov.w	r1, #4294967295
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	fa01 f303 	lsl.w	r3, r1, r3
 800132a:	43d9      	mvns	r1, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001330:	4313      	orrs	r3, r2
         );
}
 8001332:	4618      	mov	r0, r3
 8001334:	3724      	adds	r7, #36	; 0x24
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3b01      	subs	r3, #1
 8001348:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800134c:	d301      	bcc.n	8001352 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800134e:	2301      	movs	r3, #1
 8001350:	e00f      	b.n	8001372 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001352:	4a0a      	ldr	r2, [pc, #40]	; (800137c <SysTick_Config+0x40>)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3b01      	subs	r3, #1
 8001358:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800135a:	210f      	movs	r1, #15
 800135c:	f04f 30ff 	mov.w	r0, #4294967295
 8001360:	f7ff ff90 	bl	8001284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001364:	4b05      	ldr	r3, [pc, #20]	; (800137c <SysTick_Config+0x40>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800136a:	4b04      	ldr	r3, [pc, #16]	; (800137c <SysTick_Config+0x40>)
 800136c:	2207      	movs	r2, #7
 800136e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	e000e010 	.word	0xe000e010

08001380 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff ff2d 	bl	80011e8 <__NVIC_SetPriorityGrouping>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001396:	b580      	push	{r7, lr}
 8001398:	b086      	sub	sp, #24
 800139a:	af00      	add	r7, sp, #0
 800139c:	4603      	mov	r3, r0
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
 80013a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013a4:	2300      	movs	r3, #0
 80013a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013a8:	f7ff ff42 	bl	8001230 <__NVIC_GetPriorityGrouping>
 80013ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	68b9      	ldr	r1, [r7, #8]
 80013b2:	6978      	ldr	r0, [r7, #20]
 80013b4:	f7ff ff90 	bl	80012d8 <NVIC_EncodePriority>
 80013b8:	4602      	mov	r2, r0
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	4611      	mov	r1, r2
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff5f 	bl	8001284 <__NVIC_SetPriority>
}
 80013c6:	bf00      	nop
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	4603      	mov	r3, r0
 80013d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff ff35 	bl	800124c <__NVIC_EnableIRQ>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff ffa2 	bl	800133c <SysTick_Config>
 80013f8:	4603      	mov	r3, r0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001404:	b480      	push	{r7}
 8001406:	b08b      	sub	sp, #44	; 0x2c
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800140e:	2300      	movs	r3, #0
 8001410:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001412:	2300      	movs	r3, #0
 8001414:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001416:	e169      	b.n	80016ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001418:	2201      	movs	r2, #1
 800141a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	69fa      	ldr	r2, [r7, #28]
 8001428:	4013      	ands	r3, r2
 800142a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	429a      	cmp	r2, r3
 8001432:	f040 8158 	bne.w	80016e6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	4a9a      	ldr	r2, [pc, #616]	; (80016a4 <HAL_GPIO_Init+0x2a0>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d05e      	beq.n	80014fe <HAL_GPIO_Init+0xfa>
 8001440:	4a98      	ldr	r2, [pc, #608]	; (80016a4 <HAL_GPIO_Init+0x2a0>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d875      	bhi.n	8001532 <HAL_GPIO_Init+0x12e>
 8001446:	4a98      	ldr	r2, [pc, #608]	; (80016a8 <HAL_GPIO_Init+0x2a4>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d058      	beq.n	80014fe <HAL_GPIO_Init+0xfa>
 800144c:	4a96      	ldr	r2, [pc, #600]	; (80016a8 <HAL_GPIO_Init+0x2a4>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d86f      	bhi.n	8001532 <HAL_GPIO_Init+0x12e>
 8001452:	4a96      	ldr	r2, [pc, #600]	; (80016ac <HAL_GPIO_Init+0x2a8>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d052      	beq.n	80014fe <HAL_GPIO_Init+0xfa>
 8001458:	4a94      	ldr	r2, [pc, #592]	; (80016ac <HAL_GPIO_Init+0x2a8>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d869      	bhi.n	8001532 <HAL_GPIO_Init+0x12e>
 800145e:	4a94      	ldr	r2, [pc, #592]	; (80016b0 <HAL_GPIO_Init+0x2ac>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d04c      	beq.n	80014fe <HAL_GPIO_Init+0xfa>
 8001464:	4a92      	ldr	r2, [pc, #584]	; (80016b0 <HAL_GPIO_Init+0x2ac>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d863      	bhi.n	8001532 <HAL_GPIO_Init+0x12e>
 800146a:	4a92      	ldr	r2, [pc, #584]	; (80016b4 <HAL_GPIO_Init+0x2b0>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d046      	beq.n	80014fe <HAL_GPIO_Init+0xfa>
 8001470:	4a90      	ldr	r2, [pc, #576]	; (80016b4 <HAL_GPIO_Init+0x2b0>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d85d      	bhi.n	8001532 <HAL_GPIO_Init+0x12e>
 8001476:	2b12      	cmp	r3, #18
 8001478:	d82a      	bhi.n	80014d0 <HAL_GPIO_Init+0xcc>
 800147a:	2b12      	cmp	r3, #18
 800147c:	d859      	bhi.n	8001532 <HAL_GPIO_Init+0x12e>
 800147e:	a201      	add	r2, pc, #4	; (adr r2, 8001484 <HAL_GPIO_Init+0x80>)
 8001480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001484:	080014ff 	.word	0x080014ff
 8001488:	080014d9 	.word	0x080014d9
 800148c:	080014eb 	.word	0x080014eb
 8001490:	0800152d 	.word	0x0800152d
 8001494:	08001533 	.word	0x08001533
 8001498:	08001533 	.word	0x08001533
 800149c:	08001533 	.word	0x08001533
 80014a0:	08001533 	.word	0x08001533
 80014a4:	08001533 	.word	0x08001533
 80014a8:	08001533 	.word	0x08001533
 80014ac:	08001533 	.word	0x08001533
 80014b0:	08001533 	.word	0x08001533
 80014b4:	08001533 	.word	0x08001533
 80014b8:	08001533 	.word	0x08001533
 80014bc:	08001533 	.word	0x08001533
 80014c0:	08001533 	.word	0x08001533
 80014c4:	08001533 	.word	0x08001533
 80014c8:	080014e1 	.word	0x080014e1
 80014cc:	080014f5 	.word	0x080014f5
 80014d0:	4a79      	ldr	r2, [pc, #484]	; (80016b8 <HAL_GPIO_Init+0x2b4>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d013      	beq.n	80014fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014d6:	e02c      	b.n	8001532 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	623b      	str	r3, [r7, #32]
          break;
 80014de:	e029      	b.n	8001534 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	3304      	adds	r3, #4
 80014e6:	623b      	str	r3, [r7, #32]
          break;
 80014e8:	e024      	b.n	8001534 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	3308      	adds	r3, #8
 80014f0:	623b      	str	r3, [r7, #32]
          break;
 80014f2:	e01f      	b.n	8001534 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	330c      	adds	r3, #12
 80014fa:	623b      	str	r3, [r7, #32]
          break;
 80014fc:	e01a      	b.n	8001534 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d102      	bne.n	800150c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001506:	2304      	movs	r3, #4
 8001508:	623b      	str	r3, [r7, #32]
          break;
 800150a:	e013      	b.n	8001534 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d105      	bne.n	8001520 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001514:	2308      	movs	r3, #8
 8001516:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	69fa      	ldr	r2, [r7, #28]
 800151c:	611a      	str	r2, [r3, #16]
          break;
 800151e:	e009      	b.n	8001534 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001520:	2308      	movs	r3, #8
 8001522:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	69fa      	ldr	r2, [r7, #28]
 8001528:	615a      	str	r2, [r3, #20]
          break;
 800152a:	e003      	b.n	8001534 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
          break;
 8001530:	e000      	b.n	8001534 <HAL_GPIO_Init+0x130>
          break;
 8001532:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	2bff      	cmp	r3, #255	; 0xff
 8001538:	d801      	bhi.n	800153e <HAL_GPIO_Init+0x13a>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	e001      	b.n	8001542 <HAL_GPIO_Init+0x13e>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	3304      	adds	r3, #4
 8001542:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	2bff      	cmp	r3, #255	; 0xff
 8001548:	d802      	bhi.n	8001550 <HAL_GPIO_Init+0x14c>
 800154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	e002      	b.n	8001556 <HAL_GPIO_Init+0x152>
 8001550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001552:	3b08      	subs	r3, #8
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	210f      	movs	r1, #15
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	43db      	mvns	r3, r3
 8001566:	401a      	ands	r2, r3
 8001568:	6a39      	ldr	r1, [r7, #32]
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	fa01 f303 	lsl.w	r3, r1, r3
 8001570:	431a      	orrs	r2, r3
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157e:	2b00      	cmp	r3, #0
 8001580:	f000 80b1 	beq.w	80016e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001584:	4b4d      	ldr	r3, [pc, #308]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4a4c      	ldr	r2, [pc, #304]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 800158a:	f043 0301 	orr.w	r3, r3, #1
 800158e:	6193      	str	r3, [r2, #24]
 8001590:	4b4a      	ldr	r3, [pc, #296]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	60bb      	str	r3, [r7, #8]
 800159a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800159c:	4a48      	ldr	r2, [pc, #288]	; (80016c0 <HAL_GPIO_Init+0x2bc>)
 800159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a0:	089b      	lsrs	r3, r3, #2
 80015a2:	3302      	adds	r3, #2
 80015a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ac:	f003 0303 	and.w	r3, r3, #3
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	220f      	movs	r2, #15
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	4013      	ands	r3, r2
 80015be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4a40      	ldr	r2, [pc, #256]	; (80016c4 <HAL_GPIO_Init+0x2c0>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d013      	beq.n	80015f0 <HAL_GPIO_Init+0x1ec>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	4a3f      	ldr	r2, [pc, #252]	; (80016c8 <HAL_GPIO_Init+0x2c4>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d00d      	beq.n	80015ec <HAL_GPIO_Init+0x1e8>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a3e      	ldr	r2, [pc, #248]	; (80016cc <HAL_GPIO_Init+0x2c8>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d007      	beq.n	80015e8 <HAL_GPIO_Init+0x1e4>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a3d      	ldr	r2, [pc, #244]	; (80016d0 <HAL_GPIO_Init+0x2cc>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d101      	bne.n	80015e4 <HAL_GPIO_Init+0x1e0>
 80015e0:	2303      	movs	r3, #3
 80015e2:	e006      	b.n	80015f2 <HAL_GPIO_Init+0x1ee>
 80015e4:	2304      	movs	r3, #4
 80015e6:	e004      	b.n	80015f2 <HAL_GPIO_Init+0x1ee>
 80015e8:	2302      	movs	r3, #2
 80015ea:	e002      	b.n	80015f2 <HAL_GPIO_Init+0x1ee>
 80015ec:	2301      	movs	r3, #1
 80015ee:	e000      	b.n	80015f2 <HAL_GPIO_Init+0x1ee>
 80015f0:	2300      	movs	r3, #0
 80015f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015f4:	f002 0203 	and.w	r2, r2, #3
 80015f8:	0092      	lsls	r2, r2, #2
 80015fa:	4093      	lsls	r3, r2
 80015fc:	68fa      	ldr	r2, [r7, #12]
 80015fe:	4313      	orrs	r3, r2
 8001600:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001602:	492f      	ldr	r1, [pc, #188]	; (80016c0 <HAL_GPIO_Init+0x2bc>)
 8001604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001606:	089b      	lsrs	r3, r3, #2
 8001608:	3302      	adds	r3, #2
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d006      	beq.n	800162a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800161c:	4b2d      	ldr	r3, [pc, #180]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	492c      	ldr	r1, [pc, #176]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	4313      	orrs	r3, r2
 8001626:	608b      	str	r3, [r1, #8]
 8001628:	e006      	b.n	8001638 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800162a:	4b2a      	ldr	r3, [pc, #168]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 800162c:	689a      	ldr	r2, [r3, #8]
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	43db      	mvns	r3, r3
 8001632:	4928      	ldr	r1, [pc, #160]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 8001634:	4013      	ands	r3, r2
 8001636:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d006      	beq.n	8001652 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001644:	4b23      	ldr	r3, [pc, #140]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 8001646:	68da      	ldr	r2, [r3, #12]
 8001648:	4922      	ldr	r1, [pc, #136]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	4313      	orrs	r3, r2
 800164e:	60cb      	str	r3, [r1, #12]
 8001650:	e006      	b.n	8001660 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001652:	4b20      	ldr	r3, [pc, #128]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 8001654:	68da      	ldr	r2, [r3, #12]
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	43db      	mvns	r3, r3
 800165a:	491e      	ldr	r1, [pc, #120]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 800165c:	4013      	ands	r3, r2
 800165e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d006      	beq.n	800167a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800166c:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 800166e:	685a      	ldr	r2, [r3, #4]
 8001670:	4918      	ldr	r1, [pc, #96]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	4313      	orrs	r3, r2
 8001676:	604b      	str	r3, [r1, #4]
 8001678:	e006      	b.n	8001688 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800167a:	4b16      	ldr	r3, [pc, #88]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	43db      	mvns	r3, r3
 8001682:	4914      	ldr	r1, [pc, #80]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 8001684:	4013      	ands	r3, r2
 8001686:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d021      	beq.n	80016d8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001694:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	490e      	ldr	r1, [pc, #56]	; (80016d4 <HAL_GPIO_Init+0x2d0>)
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	4313      	orrs	r3, r2
 800169e:	600b      	str	r3, [r1, #0]
 80016a0:	e021      	b.n	80016e6 <HAL_GPIO_Init+0x2e2>
 80016a2:	bf00      	nop
 80016a4:	10320000 	.word	0x10320000
 80016a8:	10310000 	.word	0x10310000
 80016ac:	10220000 	.word	0x10220000
 80016b0:	10210000 	.word	0x10210000
 80016b4:	10120000 	.word	0x10120000
 80016b8:	10110000 	.word	0x10110000
 80016bc:	40021000 	.word	0x40021000
 80016c0:	40010000 	.word	0x40010000
 80016c4:	40010800 	.word	0x40010800
 80016c8:	40010c00 	.word	0x40010c00
 80016cc:	40011000 	.word	0x40011000
 80016d0:	40011400 	.word	0x40011400
 80016d4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016d8:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <HAL_GPIO_Init+0x304>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	43db      	mvns	r3, r3
 80016e0:	4909      	ldr	r1, [pc, #36]	; (8001708 <HAL_GPIO_Init+0x304>)
 80016e2:	4013      	ands	r3, r2
 80016e4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e8:	3301      	adds	r3, #1
 80016ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f2:	fa22 f303 	lsr.w	r3, r2, r3
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f47f ae8e 	bne.w	8001418 <HAL_GPIO_Init+0x14>
  }
}
 80016fc:	bf00      	nop
 80016fe:	bf00      	nop
 8001700:	372c      	adds	r7, #44	; 0x2c
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	40010400 	.word	0x40010400

0800170c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689a      	ldr	r2, [r3, #8]
 800171c:	887b      	ldrh	r3, [r7, #2]
 800171e:	4013      	ands	r3, r2
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001724:	2301      	movs	r3, #1
 8001726:	73fb      	strb	r3, [r7, #15]
 8001728:	e001      	b.n	800172e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800172a:	2300      	movs	r3, #0
 800172c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800172e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001730:	4618      	mov	r0, r3
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr

0800173a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800173a:	b480      	push	{r7}
 800173c:	b083      	sub	sp, #12
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
 8001742:	460b      	mov	r3, r1
 8001744:	807b      	strh	r3, [r7, #2]
 8001746:	4613      	mov	r3, r2
 8001748:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800174a:	787b      	ldrb	r3, [r7, #1]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d003      	beq.n	8001758 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001750:	887a      	ldrh	r2, [r7, #2]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001756:	e003      	b.n	8001760 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001758:	887b      	ldrh	r3, [r7, #2]
 800175a:	041a      	lsls	r2, r3, #16
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	611a      	str	r2, [r3, #16]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr
	...

0800176c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001776:	4b08      	ldr	r3, [pc, #32]	; (8001798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001778:	695a      	ldr	r2, [r3, #20]
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	4013      	ands	r3, r2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d006      	beq.n	8001790 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001782:	4a05      	ldr	r2, [pc, #20]	; (8001798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001784:	88fb      	ldrh	r3, [r7, #6]
 8001786:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001788:	88fb      	ldrh	r3, [r7, #6]
 800178a:	4618      	mov	r0, r3
 800178c:	f000 f806 	bl	800179c <HAL_GPIO_EXTI_Callback>
  }
}
 8001790:	bf00      	nop
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40010400 	.word	0x40010400

0800179c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e12b      	b.n	8001a1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d106      	bne.n	80017dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff fa00 	bl	8000bdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2224      	movs	r2, #36	; 0x24
 80017e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 0201 	bic.w	r2, r2, #1
 80017f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001802:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001812:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001814:	f000 fcda 	bl	80021cc <HAL_RCC_GetPCLK1Freq>
 8001818:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	4a81      	ldr	r2, [pc, #516]	; (8001a24 <HAL_I2C_Init+0x274>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d807      	bhi.n	8001834 <HAL_I2C_Init+0x84>
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4a80      	ldr	r2, [pc, #512]	; (8001a28 <HAL_I2C_Init+0x278>)
 8001828:	4293      	cmp	r3, r2
 800182a:	bf94      	ite	ls
 800182c:	2301      	movls	r3, #1
 800182e:	2300      	movhi	r3, #0
 8001830:	b2db      	uxtb	r3, r3
 8001832:	e006      	b.n	8001842 <HAL_I2C_Init+0x92>
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4a7d      	ldr	r2, [pc, #500]	; (8001a2c <HAL_I2C_Init+0x27c>)
 8001838:	4293      	cmp	r3, r2
 800183a:	bf94      	ite	ls
 800183c:	2301      	movls	r3, #1
 800183e:	2300      	movhi	r3, #0
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e0e7      	b.n	8001a1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	4a78      	ldr	r2, [pc, #480]	; (8001a30 <HAL_I2C_Init+0x280>)
 800184e:	fba2 2303 	umull	r2, r3, r2, r3
 8001852:	0c9b      	lsrs	r3, r3, #18
 8001854:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	68ba      	ldr	r2, [r7, #8]
 8001866:	430a      	orrs	r2, r1
 8001868:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6a1b      	ldr	r3, [r3, #32]
 8001870:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	4a6a      	ldr	r2, [pc, #424]	; (8001a24 <HAL_I2C_Init+0x274>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d802      	bhi.n	8001884 <HAL_I2C_Init+0xd4>
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	3301      	adds	r3, #1
 8001882:	e009      	b.n	8001898 <HAL_I2C_Init+0xe8>
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800188a:	fb02 f303 	mul.w	r3, r2, r3
 800188e:	4a69      	ldr	r2, [pc, #420]	; (8001a34 <HAL_I2C_Init+0x284>)
 8001890:	fba2 2303 	umull	r2, r3, r2, r3
 8001894:	099b      	lsrs	r3, r3, #6
 8001896:	3301      	adds	r3, #1
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6812      	ldr	r2, [r2, #0]
 800189c:	430b      	orrs	r3, r1
 800189e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80018aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	495c      	ldr	r1, [pc, #368]	; (8001a24 <HAL_I2C_Init+0x274>)
 80018b4:	428b      	cmp	r3, r1
 80018b6:	d819      	bhi.n	80018ec <HAL_I2C_Init+0x13c>
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	1e59      	subs	r1, r3, #1
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80018c6:	1c59      	adds	r1, r3, #1
 80018c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80018cc:	400b      	ands	r3, r1
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d00a      	beq.n	80018e8 <HAL_I2C_Init+0x138>
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	1e59      	subs	r1, r3, #1
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80018e0:	3301      	adds	r3, #1
 80018e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018e6:	e051      	b.n	800198c <HAL_I2C_Init+0x1dc>
 80018e8:	2304      	movs	r3, #4
 80018ea:	e04f      	b.n	800198c <HAL_I2C_Init+0x1dc>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d111      	bne.n	8001918 <HAL_I2C_Init+0x168>
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	1e58      	subs	r0, r3, #1
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6859      	ldr	r1, [r3, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	440b      	add	r3, r1
 8001902:	fbb0 f3f3 	udiv	r3, r0, r3
 8001906:	3301      	adds	r3, #1
 8001908:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800190c:	2b00      	cmp	r3, #0
 800190e:	bf0c      	ite	eq
 8001910:	2301      	moveq	r3, #1
 8001912:	2300      	movne	r3, #0
 8001914:	b2db      	uxtb	r3, r3
 8001916:	e012      	b.n	800193e <HAL_I2C_Init+0x18e>
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	1e58      	subs	r0, r3, #1
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6859      	ldr	r1, [r3, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	440b      	add	r3, r1
 8001926:	0099      	lsls	r1, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	fbb0 f3f3 	udiv	r3, r0, r3
 800192e:	3301      	adds	r3, #1
 8001930:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001934:	2b00      	cmp	r3, #0
 8001936:	bf0c      	ite	eq
 8001938:	2301      	moveq	r3, #1
 800193a:	2300      	movne	r3, #0
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <HAL_I2C_Init+0x196>
 8001942:	2301      	movs	r3, #1
 8001944:	e022      	b.n	800198c <HAL_I2C_Init+0x1dc>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d10e      	bne.n	800196c <HAL_I2C_Init+0x1bc>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	1e58      	subs	r0, r3, #1
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6859      	ldr	r1, [r3, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	440b      	add	r3, r1
 800195c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001960:	3301      	adds	r3, #1
 8001962:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001966:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800196a:	e00f      	b.n	800198c <HAL_I2C_Init+0x1dc>
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	1e58      	subs	r0, r3, #1
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6859      	ldr	r1, [r3, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	440b      	add	r3, r1
 800197a:	0099      	lsls	r1, r3, #2
 800197c:	440b      	add	r3, r1
 800197e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001982:	3301      	adds	r3, #1
 8001984:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001988:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800198c:	6879      	ldr	r1, [r7, #4]
 800198e:	6809      	ldr	r1, [r1, #0]
 8001990:	4313      	orrs	r3, r2
 8001992:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	69da      	ldr	r2, [r3, #28]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	431a      	orrs	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	430a      	orrs	r2, r1
 80019ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80019ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	6911      	ldr	r1, [r2, #16]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	68d2      	ldr	r2, [r2, #12]
 80019c6:	4311      	orrs	r1, r2
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	430b      	orrs	r3, r1
 80019ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	695a      	ldr	r2, [r3, #20]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	430a      	orrs	r2, r1
 80019ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f042 0201 	orr.w	r2, r2, #1
 80019fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2220      	movs	r2, #32
 8001a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	000186a0 	.word	0x000186a0
 8001a28:	001e847f 	.word	0x001e847f
 8001a2c:	003d08ff 	.word	0x003d08ff
 8001a30:	431bde83 	.word	0x431bde83
 8001a34:	10624dd3 	.word	0x10624dd3

08001a38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e272      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	f000 8087 	beq.w	8001b66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a58:	4b92      	ldr	r3, [pc, #584]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f003 030c 	and.w	r3, r3, #12
 8001a60:	2b04      	cmp	r3, #4
 8001a62:	d00c      	beq.n	8001a7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a64:	4b8f      	ldr	r3, [pc, #572]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 030c 	and.w	r3, r3, #12
 8001a6c:	2b08      	cmp	r3, #8
 8001a6e:	d112      	bne.n	8001a96 <HAL_RCC_OscConfig+0x5e>
 8001a70:	4b8c      	ldr	r3, [pc, #560]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a7c:	d10b      	bne.n	8001a96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7e:	4b89      	ldr	r3, [pc, #548]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d06c      	beq.n	8001b64 <HAL_RCC_OscConfig+0x12c>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d168      	bne.n	8001b64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e24c      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a9e:	d106      	bne.n	8001aae <HAL_RCC_OscConfig+0x76>
 8001aa0:	4b80      	ldr	r3, [pc, #512]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a7f      	ldr	r2, [pc, #508]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	e02e      	b.n	8001b0c <HAL_RCC_OscConfig+0xd4>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10c      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x98>
 8001ab6:	4b7b      	ldr	r3, [pc, #492]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a7a      	ldr	r2, [pc, #488]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	4b78      	ldr	r3, [pc, #480]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a77      	ldr	r2, [pc, #476]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	e01d      	b.n	8001b0c <HAL_RCC_OscConfig+0xd4>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ad8:	d10c      	bne.n	8001af4 <HAL_RCC_OscConfig+0xbc>
 8001ada:	4b72      	ldr	r3, [pc, #456]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a71      	ldr	r2, [pc, #452]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	4b6f      	ldr	r3, [pc, #444]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a6e      	ldr	r2, [pc, #440]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	e00b      	b.n	8001b0c <HAL_RCC_OscConfig+0xd4>
 8001af4:	4b6b      	ldr	r3, [pc, #428]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a6a      	ldr	r2, [pc, #424]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001afa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	4b68      	ldr	r3, [pc, #416]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a67      	ldr	r2, [pc, #412]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d013      	beq.n	8001b3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b14:	f7ff fb3a 	bl	800118c <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b1c:	f7ff fb36 	bl	800118c <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b64      	cmp	r3, #100	; 0x64
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e200      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2e:	4b5d      	ldr	r3, [pc, #372]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0f0      	beq.n	8001b1c <HAL_RCC_OscConfig+0xe4>
 8001b3a:	e014      	b.n	8001b66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3c:	f7ff fb26 	bl	800118c <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b44:	f7ff fb22 	bl	800118c <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b64      	cmp	r3, #100	; 0x64
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e1ec      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b56:	4b53      	ldr	r3, [pc, #332]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x10c>
 8001b62:	e000      	b.n	8001b66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d063      	beq.n	8001c3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b72:	4b4c      	ldr	r3, [pc, #304]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d00b      	beq.n	8001b96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b7e:	4b49      	ldr	r3, [pc, #292]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f003 030c 	and.w	r3, r3, #12
 8001b86:	2b08      	cmp	r3, #8
 8001b88:	d11c      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x18c>
 8001b8a:	4b46      	ldr	r3, [pc, #280]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d116      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b96:	4b43      	ldr	r3, [pc, #268]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d005      	beq.n	8001bae <HAL_RCC_OscConfig+0x176>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d001      	beq.n	8001bae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e1c0      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bae:	4b3d      	ldr	r3, [pc, #244]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	4939      	ldr	r1, [pc, #228]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bc2:	e03a      	b.n	8001c3a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d020      	beq.n	8001c0e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bcc:	4b36      	ldr	r3, [pc, #216]	; (8001ca8 <HAL_RCC_OscConfig+0x270>)
 8001bce:	2201      	movs	r2, #1
 8001bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd2:	f7ff fadb 	bl	800118c <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd8:	e008      	b.n	8001bec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bda:	f7ff fad7 	bl	800118c <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e1a1      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bec:	4b2d      	ldr	r3, [pc, #180]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d0f0      	beq.n	8001bda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf8:	4b2a      	ldr	r3, [pc, #168]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	4927      	ldr	r1, [pc, #156]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	600b      	str	r3, [r1, #0]
 8001c0c:	e015      	b.n	8001c3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c0e:	4b26      	ldr	r3, [pc, #152]	; (8001ca8 <HAL_RCC_OscConfig+0x270>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c14:	f7ff faba 	bl	800118c <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c1c:	f7ff fab6 	bl	800118c <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e180      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2e:	4b1d      	ldr	r3, [pc, #116]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0308 	and.w	r3, r3, #8
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d03a      	beq.n	8001cbc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d019      	beq.n	8001c82 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c4e:	4b17      	ldr	r3, [pc, #92]	; (8001cac <HAL_RCC_OscConfig+0x274>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c54:	f7ff fa9a 	bl	800118c <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c5c:	f7ff fa96 	bl	800118c <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e160      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d0f0      	beq.n	8001c5c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	f000 face 	bl	800221c <RCC_Delay>
 8001c80:	e01c      	b.n	8001cbc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c82:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <HAL_RCC_OscConfig+0x274>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c88:	f7ff fa80 	bl	800118c <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c8e:	e00f      	b.n	8001cb0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c90:	f7ff fa7c 	bl	800118c <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d908      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e146      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
 8001ca2:	bf00      	nop
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	42420000 	.word	0x42420000
 8001cac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cb0:	4b92      	ldr	r3, [pc, #584]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d1e9      	bne.n	8001c90 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f000 80a6 	beq.w	8001e16 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cce:	4b8b      	ldr	r3, [pc, #556]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d10d      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cda:	4b88      	ldr	r3, [pc, #544]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	4a87      	ldr	r2, [pc, #540]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001ce0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce4:	61d3      	str	r3, [r2, #28]
 8001ce6:	4b85      	ldr	r3, [pc, #532]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cee:	60bb      	str	r3, [r7, #8]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf6:	4b82      	ldr	r3, [pc, #520]	; (8001f00 <HAL_RCC_OscConfig+0x4c8>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d118      	bne.n	8001d34 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d02:	4b7f      	ldr	r3, [pc, #508]	; (8001f00 <HAL_RCC_OscConfig+0x4c8>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a7e      	ldr	r2, [pc, #504]	; (8001f00 <HAL_RCC_OscConfig+0x4c8>)
 8001d08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d0e:	f7ff fa3d 	bl	800118c <HAL_GetTick>
 8001d12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d14:	e008      	b.n	8001d28 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d16:	f7ff fa39 	bl	800118c <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b64      	cmp	r3, #100	; 0x64
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e103      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d28:	4b75      	ldr	r3, [pc, #468]	; (8001f00 <HAL_RCC_OscConfig+0x4c8>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d0f0      	beq.n	8001d16 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d106      	bne.n	8001d4a <HAL_RCC_OscConfig+0x312>
 8001d3c:	4b6f      	ldr	r3, [pc, #444]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	4a6e      	ldr	r2, [pc, #440]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	f043 0301 	orr.w	r3, r3, #1
 8001d46:	6213      	str	r3, [r2, #32]
 8001d48:	e02d      	b.n	8001da6 <HAL_RCC_OscConfig+0x36e>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0x334>
 8001d52:	4b6a      	ldr	r3, [pc, #424]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	4a69      	ldr	r2, [pc, #420]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d58:	f023 0301 	bic.w	r3, r3, #1
 8001d5c:	6213      	str	r3, [r2, #32]
 8001d5e:	4b67      	ldr	r3, [pc, #412]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	4a66      	ldr	r2, [pc, #408]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	f023 0304 	bic.w	r3, r3, #4
 8001d68:	6213      	str	r3, [r2, #32]
 8001d6a:	e01c      	b.n	8001da6 <HAL_RCC_OscConfig+0x36e>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	2b05      	cmp	r3, #5
 8001d72:	d10c      	bne.n	8001d8e <HAL_RCC_OscConfig+0x356>
 8001d74:	4b61      	ldr	r3, [pc, #388]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d76:	6a1b      	ldr	r3, [r3, #32]
 8001d78:	4a60      	ldr	r2, [pc, #384]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d7a:	f043 0304 	orr.w	r3, r3, #4
 8001d7e:	6213      	str	r3, [r2, #32]
 8001d80:	4b5e      	ldr	r3, [pc, #376]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	4a5d      	ldr	r2, [pc, #372]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6213      	str	r3, [r2, #32]
 8001d8c:	e00b      	b.n	8001da6 <HAL_RCC_OscConfig+0x36e>
 8001d8e:	4b5b      	ldr	r3, [pc, #364]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	6a1b      	ldr	r3, [r3, #32]
 8001d92:	4a5a      	ldr	r2, [pc, #360]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	f023 0301 	bic.w	r3, r3, #1
 8001d98:	6213      	str	r3, [r2, #32]
 8001d9a:	4b58      	ldr	r3, [pc, #352]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	4a57      	ldr	r2, [pc, #348]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	f023 0304 	bic.w	r3, r3, #4
 8001da4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d015      	beq.n	8001dda <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dae:	f7ff f9ed 	bl	800118c <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db4:	e00a      	b.n	8001dcc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001db6:	f7ff f9e9 	bl	800118c <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e0b1      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dcc:	4b4b      	ldr	r3, [pc, #300]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001dce:	6a1b      	ldr	r3, [r3, #32]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0ee      	beq.n	8001db6 <HAL_RCC_OscConfig+0x37e>
 8001dd8:	e014      	b.n	8001e04 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dda:	f7ff f9d7 	bl	800118c <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de0:	e00a      	b.n	8001df8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de2:	f7ff f9d3 	bl	800118c <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d901      	bls.n	8001df8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	e09b      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001df8:	4b40      	ldr	r3, [pc, #256]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1ee      	bne.n	8001de2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e04:	7dfb      	ldrb	r3, [r7, #23]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d105      	bne.n	8001e16 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e0a:	4b3c      	ldr	r3, [pc, #240]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	4a3b      	ldr	r2, [pc, #236]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e14:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 8087 	beq.w	8001f2e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e20:	4b36      	ldr	r3, [pc, #216]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 030c 	and.w	r3, r3, #12
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d061      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d146      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e34:	4b33      	ldr	r3, [pc, #204]	; (8001f04 <HAL_RCC_OscConfig+0x4cc>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3a:	f7ff f9a7 	bl	800118c <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e42:	f7ff f9a3 	bl	800118c <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e06d      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e54:	4b29      	ldr	r3, [pc, #164]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1f0      	bne.n	8001e42 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e68:	d108      	bne.n	8001e7c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e6a:	4b24      	ldr	r3, [pc, #144]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	4921      	ldr	r1, [pc, #132]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e7c:	4b1f      	ldr	r3, [pc, #124]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a19      	ldr	r1, [r3, #32]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8c:	430b      	orrs	r3, r1
 8001e8e:	491b      	ldr	r1, [pc, #108]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e94:	4b1b      	ldr	r3, [pc, #108]	; (8001f04 <HAL_RCC_OscConfig+0x4cc>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9a:	f7ff f977 	bl	800118c <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea2:	f7ff f973 	bl	800118c <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e03d      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0f0      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x46a>
 8001ec0:	e035      	b.n	8001f2e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec2:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <HAL_RCC_OscConfig+0x4cc>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec8:	f7ff f960 	bl	800118c <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed0:	f7ff f95c 	bl	800118c <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e026      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee2:	4b06      	ldr	r3, [pc, #24]	; (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x498>
 8001eee:	e01e      	b.n	8001f2e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69db      	ldr	r3, [r3, #28]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d107      	bne.n	8001f08 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e019      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40007000 	.word	0x40007000
 8001f04:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f08:	4b0b      	ldr	r3, [pc, #44]	; (8001f38 <HAL_RCC_OscConfig+0x500>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d106      	bne.n	8001f2a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d001      	beq.n	8001f2e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40021000 	.word	0x40021000

08001f3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e0d0      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f50:	4b6a      	ldr	r3, [pc, #424]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d910      	bls.n	8001f80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	4b67      	ldr	r3, [pc, #412]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f023 0207 	bic.w	r2, r3, #7
 8001f66:	4965      	ldr	r1, [pc, #404]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6e:	4b63      	ldr	r3, [pc, #396]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e0b8      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d020      	beq.n	8001fce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f98:	4b59      	ldr	r3, [pc, #356]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	4a58      	ldr	r2, [pc, #352]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001fa2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0308 	and.w	r3, r3, #8
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d005      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fb0:	4b53      	ldr	r3, [pc, #332]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	4a52      	ldr	r2, [pc, #328]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001fba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fbc:	4b50      	ldr	r3, [pc, #320]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	494d      	ldr	r1, [pc, #308]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d040      	beq.n	800205c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d107      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe2:	4b47      	ldr	r3, [pc, #284]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d115      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e07f      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d107      	bne.n	800200a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ffa:	4b41      	ldr	r3, [pc, #260]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d109      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e073      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200a:	4b3d      	ldr	r3, [pc, #244]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e06b      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800201a:	4b39      	ldr	r3, [pc, #228]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f023 0203 	bic.w	r2, r3, #3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	4936      	ldr	r1, [pc, #216]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8002028:	4313      	orrs	r3, r2
 800202a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800202c:	f7ff f8ae 	bl	800118c <HAL_GetTick>
 8002030:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002032:	e00a      	b.n	800204a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002034:	f7ff f8aa 	bl	800118c <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e053      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204a:	4b2d      	ldr	r3, [pc, #180]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 020c 	and.w	r2, r3, #12
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	429a      	cmp	r2, r3
 800205a:	d1eb      	bne.n	8002034 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800205c:	4b27      	ldr	r3, [pc, #156]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0307 	and.w	r3, r3, #7
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	429a      	cmp	r2, r3
 8002068:	d210      	bcs.n	800208c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206a:	4b24      	ldr	r3, [pc, #144]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f023 0207 	bic.w	r2, r3, #7
 8002072:	4922      	ldr	r1, [pc, #136]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	4313      	orrs	r3, r2
 8002078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207a:	4b20      	ldr	r3, [pc, #128]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	429a      	cmp	r2, r3
 8002086:	d001      	beq.n	800208c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e032      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002098:	4b19      	ldr	r3, [pc, #100]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	4916      	ldr	r1, [pc, #88]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d009      	beq.n	80020ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020b6:	4b12      	ldr	r3, [pc, #72]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	490e      	ldr	r1, [pc, #56]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020ca:	f000 f821 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 80020ce:	4602      	mov	r2, r0
 80020d0:	4b0b      	ldr	r3, [pc, #44]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	490a      	ldr	r1, [pc, #40]	; (8002104 <HAL_RCC_ClockConfig+0x1c8>)
 80020dc:	5ccb      	ldrb	r3, [r1, r3]
 80020de:	fa22 f303 	lsr.w	r3, r2, r3
 80020e2:	4a09      	ldr	r2, [pc, #36]	; (8002108 <HAL_RCC_ClockConfig+0x1cc>)
 80020e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <HAL_RCC_ClockConfig+0x1d0>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff f80c 	bl	8001108 <HAL_InitTick>

  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40022000 	.word	0x40022000
 8002100:	40021000 	.word	0x40021000
 8002104:	08005060 	.word	0x08005060
 8002108:	20000000 	.word	0x20000000
 800210c:	20000004 	.word	0x20000004

08002110 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002110:	b480      	push	{r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	2300      	movs	r3, #0
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	2300      	movs	r3, #0
 8002124:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002126:	2300      	movs	r3, #0
 8002128:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800212a:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f003 030c 	and.w	r3, r3, #12
 8002136:	2b04      	cmp	r3, #4
 8002138:	d002      	beq.n	8002140 <HAL_RCC_GetSysClockFreq+0x30>
 800213a:	2b08      	cmp	r3, #8
 800213c:	d003      	beq.n	8002146 <HAL_RCC_GetSysClockFreq+0x36>
 800213e:	e027      	b.n	8002190 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002140:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002142:	613b      	str	r3, [r7, #16]
      break;
 8002144:	e027      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	0c9b      	lsrs	r3, r3, #18
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	4a17      	ldr	r2, [pc, #92]	; (80021ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002150:	5cd3      	ldrb	r3, [r2, r3]
 8002152:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d010      	beq.n	8002180 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800215e:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	0c5b      	lsrs	r3, r3, #17
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	4a11      	ldr	r2, [pc, #68]	; (80021b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800216a:	5cd3      	ldrb	r3, [r2, r3]
 800216c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a0d      	ldr	r2, [pc, #52]	; (80021a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002172:	fb03 f202 	mul.w	r2, r3, r2
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	fbb2 f3f3 	udiv	r3, r2, r3
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	e004      	b.n	800218a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a0c      	ldr	r2, [pc, #48]	; (80021b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002184:	fb02 f303 	mul.w	r3, r2, r3
 8002188:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	613b      	str	r3, [r7, #16]
      break;
 800218e:	e002      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002190:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002192:	613b      	str	r3, [r7, #16]
      break;
 8002194:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002196:	693b      	ldr	r3, [r7, #16]
}
 8002198:	4618      	mov	r0, r3
 800219a:	371c      	adds	r7, #28
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000
 80021a8:	007a1200 	.word	0x007a1200
 80021ac:	08005078 	.word	0x08005078
 80021b0:	08005088 	.word	0x08005088
 80021b4:	003d0900 	.word	0x003d0900

080021b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021bc:	4b02      	ldr	r3, [pc, #8]	; (80021c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80021be:	681b      	ldr	r3, [r3, #0]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr
 80021c8:	20000000 	.word	0x20000000

080021cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021d0:	f7ff fff2 	bl	80021b8 <HAL_RCC_GetHCLKFreq>
 80021d4:	4602      	mov	r2, r0
 80021d6:	4b05      	ldr	r3, [pc, #20]	; (80021ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	0a1b      	lsrs	r3, r3, #8
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	4903      	ldr	r1, [pc, #12]	; (80021f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021e2:	5ccb      	ldrb	r3, [r1, r3]
 80021e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40021000 	.word	0x40021000
 80021f0:	08005070 	.word	0x08005070

080021f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021f8:	f7ff ffde 	bl	80021b8 <HAL_RCC_GetHCLKFreq>
 80021fc:	4602      	mov	r2, r0
 80021fe:	4b05      	ldr	r3, [pc, #20]	; (8002214 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	0adb      	lsrs	r3, r3, #11
 8002204:	f003 0307 	and.w	r3, r3, #7
 8002208:	4903      	ldr	r1, [pc, #12]	; (8002218 <HAL_RCC_GetPCLK2Freq+0x24>)
 800220a:	5ccb      	ldrb	r3, [r1, r3]
 800220c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002210:	4618      	mov	r0, r3
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40021000 	.word	0x40021000
 8002218:	08005070 	.word	0x08005070

0800221c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <RCC_Delay+0x34>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a0a      	ldr	r2, [pc, #40]	; (8002254 <RCC_Delay+0x38>)
 800222a:	fba2 2303 	umull	r2, r3, r2, r3
 800222e:	0a5b      	lsrs	r3, r3, #9
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	fb02 f303 	mul.w	r3, r2, r3
 8002236:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002238:	bf00      	nop
  }
  while (Delay --);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	1e5a      	subs	r2, r3, #1
 800223e:	60fa      	str	r2, [r7, #12]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1f9      	bne.n	8002238 <RCC_Delay+0x1c>
}
 8002244:	bf00      	nop
 8002246:	bf00      	nop
 8002248:	3714      	adds	r7, #20
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr
 8002250:	20000000 	.word	0x20000000
 8002254:	10624dd3 	.word	0x10624dd3

08002258 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d101      	bne.n	800226a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e042      	b.n	80022f0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d106      	bne.n	8002284 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7fe fec8 	bl	8001014 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2224      	movs	r2, #36	; 0x24
 8002288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68da      	ldr	r2, [r3, #12]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800229a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f000 f91d 	bl	80024dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	695a      	ldr	r2, [r3, #20]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2220      	movs	r2, #32
 80022dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2220      	movs	r2, #32
 80022e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08a      	sub	sp, #40	; 0x28
 80022fc:	af02      	add	r7, sp, #8
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	603b      	str	r3, [r7, #0]
 8002304:	4613      	mov	r3, r2
 8002306:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b20      	cmp	r3, #32
 8002316:	d16d      	bne.n	80023f4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d002      	beq.n	8002324 <HAL_UART_Transmit+0x2c>
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e066      	b.n	80023f6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2221      	movs	r2, #33	; 0x21
 8002332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002336:	f7fe ff29 	bl	800118c <HAL_GetTick>
 800233a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	88fa      	ldrh	r2, [r7, #6]
 8002340:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	88fa      	ldrh	r2, [r7, #6]
 8002346:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002350:	d108      	bne.n	8002364 <HAL_UART_Transmit+0x6c>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d104      	bne.n	8002364 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	61bb      	str	r3, [r7, #24]
 8002362:	e003      	b.n	800236c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002368:	2300      	movs	r3, #0
 800236a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800236c:	e02a      	b.n	80023c4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	2200      	movs	r2, #0
 8002376:	2180      	movs	r1, #128	; 0x80
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f000 f840 	bl	80023fe <UART_WaitOnFlagUntilTimeout>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e036      	b.n	80023f6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10b      	bne.n	80023a6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	461a      	mov	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800239c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	3302      	adds	r3, #2
 80023a2:	61bb      	str	r3, [r7, #24]
 80023a4:	e007      	b.n	80023b6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	781a      	ldrb	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	3301      	adds	r3, #1
 80023b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	3b01      	subs	r3, #1
 80023be:	b29a      	uxth	r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1cf      	bne.n	800236e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	2200      	movs	r2, #0
 80023d6:	2140      	movs	r1, #64	; 0x40
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 f810 	bl	80023fe <UART_WaitOnFlagUntilTimeout>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e006      	b.n	80023f6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2220      	movs	r2, #32
 80023ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	e000      	b.n	80023f6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80023f4:	2302      	movs	r3, #2
  }
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3720      	adds	r7, #32
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b090      	sub	sp, #64	; 0x40
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	603b      	str	r3, [r7, #0]
 800240a:	4613      	mov	r3, r2
 800240c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800240e:	e050      	b.n	80024b2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002410:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002416:	d04c      	beq.n	80024b2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002418:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800241a:	2b00      	cmp	r3, #0
 800241c:	d007      	beq.n	800242e <UART_WaitOnFlagUntilTimeout+0x30>
 800241e:	f7fe feb5 	bl	800118c <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800242a:	429a      	cmp	r2, r3
 800242c:	d241      	bcs.n	80024b2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	330c      	adds	r3, #12
 8002434:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002438:	e853 3f00 	ldrex	r3, [r3]
 800243c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800243e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002440:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002444:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	330c      	adds	r3, #12
 800244c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800244e:	637a      	str	r2, [r7, #52]	; 0x34
 8002450:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002452:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002454:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002456:	e841 2300 	strex	r3, r2, [r1]
 800245a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800245c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1e5      	bne.n	800242e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	3314      	adds	r3, #20
 8002468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	e853 3f00 	ldrex	r3, [r3]
 8002470:	613b      	str	r3, [r7, #16]
   return(result);
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	f023 0301 	bic.w	r3, r3, #1
 8002478:	63bb      	str	r3, [r7, #56]	; 0x38
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	3314      	adds	r3, #20
 8002480:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002482:	623a      	str	r2, [r7, #32]
 8002484:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002486:	69f9      	ldr	r1, [r7, #28]
 8002488:	6a3a      	ldr	r2, [r7, #32]
 800248a:	e841 2300 	strex	r3, r2, [r1]
 800248e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1e5      	bne.n	8002462 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2220      	movs	r2, #32
 800249a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2220      	movs	r2, #32
 80024a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e00f      	b.n	80024d2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	4013      	ands	r3, r2
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	429a      	cmp	r2, r3
 80024c0:	bf0c      	ite	eq
 80024c2:	2301      	moveq	r3, #1
 80024c4:	2300      	movne	r3, #0
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	461a      	mov	r2, r3
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d09f      	beq.n	8002410 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3740      	adds	r7, #64	; 0x40
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
	...

080024dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	68da      	ldr	r2, [r3, #12]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	430a      	orrs	r2, r1
 80024f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	431a      	orrs	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	695b      	ldr	r3, [r3, #20]
 8002508:	4313      	orrs	r3, r2
 800250a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002516:	f023 030c 	bic.w	r3, r3, #12
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	68b9      	ldr	r1, [r7, #8]
 8002520:	430b      	orrs	r3, r1
 8002522:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	699a      	ldr	r2, [r3, #24]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a2c      	ldr	r2, [pc, #176]	; (80025f0 <UART_SetConfig+0x114>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d103      	bne.n	800254c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002544:	f7ff fe56 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8002548:	60f8      	str	r0, [r7, #12]
 800254a:	e002      	b.n	8002552 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800254c:	f7ff fe3e 	bl	80021cc <HAL_RCC_GetPCLK1Freq>
 8002550:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	4613      	mov	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	4413      	add	r3, r2
 800255a:	009a      	lsls	r2, r3, #2
 800255c:	441a      	add	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	fbb2 f3f3 	udiv	r3, r2, r3
 8002568:	4a22      	ldr	r2, [pc, #136]	; (80025f4 <UART_SetConfig+0x118>)
 800256a:	fba2 2303 	umull	r2, r3, r2, r3
 800256e:	095b      	lsrs	r3, r3, #5
 8002570:	0119      	lsls	r1, r3, #4
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	4613      	mov	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	009a      	lsls	r2, r3, #2
 800257c:	441a      	add	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	fbb2 f2f3 	udiv	r2, r2, r3
 8002588:	4b1a      	ldr	r3, [pc, #104]	; (80025f4 <UART_SetConfig+0x118>)
 800258a:	fba3 0302 	umull	r0, r3, r3, r2
 800258e:	095b      	lsrs	r3, r3, #5
 8002590:	2064      	movs	r0, #100	; 0x64
 8002592:	fb00 f303 	mul.w	r3, r0, r3
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	3332      	adds	r3, #50	; 0x32
 800259c:	4a15      	ldr	r2, [pc, #84]	; (80025f4 <UART_SetConfig+0x118>)
 800259e:	fba2 2303 	umull	r2, r3, r2, r3
 80025a2:	095b      	lsrs	r3, r3, #5
 80025a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025a8:	4419      	add	r1, r3
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	4613      	mov	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	009a      	lsls	r2, r3, #2
 80025b4:	441a      	add	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80025c0:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <UART_SetConfig+0x118>)
 80025c2:	fba3 0302 	umull	r0, r3, r3, r2
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2064      	movs	r0, #100	; 0x64
 80025ca:	fb00 f303 	mul.w	r3, r0, r3
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	3332      	adds	r3, #50	; 0x32
 80025d4:	4a07      	ldr	r2, [pc, #28]	; (80025f4 <UART_SetConfig+0x118>)
 80025d6:	fba2 2303 	umull	r2, r3, r2, r3
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	f003 020f 	and.w	r2, r3, #15
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	440a      	add	r2, r1
 80025e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80025e8:	bf00      	nop
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40013800 	.word	0x40013800
 80025f4:	51eb851f 	.word	0x51eb851f

080025f8 <__cvt>:
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025fe:	461f      	mov	r7, r3
 8002600:	bfbb      	ittet	lt
 8002602:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002606:	461f      	movlt	r7, r3
 8002608:	2300      	movge	r3, #0
 800260a:	232d      	movlt	r3, #45	; 0x2d
 800260c:	b088      	sub	sp, #32
 800260e:	4614      	mov	r4, r2
 8002610:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002612:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002614:	7013      	strb	r3, [r2, #0]
 8002616:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002618:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800261c:	f023 0820 	bic.w	r8, r3, #32
 8002620:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002624:	d005      	beq.n	8002632 <__cvt+0x3a>
 8002626:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800262a:	d100      	bne.n	800262e <__cvt+0x36>
 800262c:	3501      	adds	r5, #1
 800262e:	2302      	movs	r3, #2
 8002630:	e000      	b.n	8002634 <__cvt+0x3c>
 8002632:	2303      	movs	r3, #3
 8002634:	aa07      	add	r2, sp, #28
 8002636:	9204      	str	r2, [sp, #16]
 8002638:	aa06      	add	r2, sp, #24
 800263a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800263e:	e9cd 3500 	strd	r3, r5, [sp]
 8002642:	4622      	mov	r2, r4
 8002644:	463b      	mov	r3, r7
 8002646:	f000 ff53 	bl	80034f0 <_dtoa_r>
 800264a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800264e:	4606      	mov	r6, r0
 8002650:	d102      	bne.n	8002658 <__cvt+0x60>
 8002652:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002654:	07db      	lsls	r3, r3, #31
 8002656:	d522      	bpl.n	800269e <__cvt+0xa6>
 8002658:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800265c:	eb06 0905 	add.w	r9, r6, r5
 8002660:	d110      	bne.n	8002684 <__cvt+0x8c>
 8002662:	7833      	ldrb	r3, [r6, #0]
 8002664:	2b30      	cmp	r3, #48	; 0x30
 8002666:	d10a      	bne.n	800267e <__cvt+0x86>
 8002668:	2200      	movs	r2, #0
 800266a:	2300      	movs	r3, #0
 800266c:	4620      	mov	r0, r4
 800266e:	4639      	mov	r1, r7
 8002670:	f7fe f99a 	bl	80009a8 <__aeabi_dcmpeq>
 8002674:	b918      	cbnz	r0, 800267e <__cvt+0x86>
 8002676:	f1c5 0501 	rsb	r5, r5, #1
 800267a:	f8ca 5000 	str.w	r5, [sl]
 800267e:	f8da 3000 	ldr.w	r3, [sl]
 8002682:	4499      	add	r9, r3
 8002684:	2200      	movs	r2, #0
 8002686:	2300      	movs	r3, #0
 8002688:	4620      	mov	r0, r4
 800268a:	4639      	mov	r1, r7
 800268c:	f7fe f98c 	bl	80009a8 <__aeabi_dcmpeq>
 8002690:	b108      	cbz	r0, 8002696 <__cvt+0x9e>
 8002692:	f8cd 901c 	str.w	r9, [sp, #28]
 8002696:	2230      	movs	r2, #48	; 0x30
 8002698:	9b07      	ldr	r3, [sp, #28]
 800269a:	454b      	cmp	r3, r9
 800269c:	d307      	bcc.n	80026ae <__cvt+0xb6>
 800269e:	4630      	mov	r0, r6
 80026a0:	9b07      	ldr	r3, [sp, #28]
 80026a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80026a4:	1b9b      	subs	r3, r3, r6
 80026a6:	6013      	str	r3, [r2, #0]
 80026a8:	b008      	add	sp, #32
 80026aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026ae:	1c59      	adds	r1, r3, #1
 80026b0:	9107      	str	r1, [sp, #28]
 80026b2:	701a      	strb	r2, [r3, #0]
 80026b4:	e7f0      	b.n	8002698 <__cvt+0xa0>

080026b6 <__exponent>:
 80026b6:	4603      	mov	r3, r0
 80026b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80026ba:	2900      	cmp	r1, #0
 80026bc:	f803 2b02 	strb.w	r2, [r3], #2
 80026c0:	bfb6      	itet	lt
 80026c2:	222d      	movlt	r2, #45	; 0x2d
 80026c4:	222b      	movge	r2, #43	; 0x2b
 80026c6:	4249      	neglt	r1, r1
 80026c8:	2909      	cmp	r1, #9
 80026ca:	7042      	strb	r2, [r0, #1]
 80026cc:	dd2a      	ble.n	8002724 <__exponent+0x6e>
 80026ce:	f10d 0207 	add.w	r2, sp, #7
 80026d2:	4617      	mov	r7, r2
 80026d4:	260a      	movs	r6, #10
 80026d6:	fb91 f5f6 	sdiv	r5, r1, r6
 80026da:	4694      	mov	ip, r2
 80026dc:	fb06 1415 	mls	r4, r6, r5, r1
 80026e0:	3430      	adds	r4, #48	; 0x30
 80026e2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80026e6:	460c      	mov	r4, r1
 80026e8:	2c63      	cmp	r4, #99	; 0x63
 80026ea:	4629      	mov	r1, r5
 80026ec:	f102 32ff 	add.w	r2, r2, #4294967295
 80026f0:	dcf1      	bgt.n	80026d6 <__exponent+0x20>
 80026f2:	3130      	adds	r1, #48	; 0x30
 80026f4:	f1ac 0402 	sub.w	r4, ip, #2
 80026f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80026fc:	4622      	mov	r2, r4
 80026fe:	1c41      	adds	r1, r0, #1
 8002700:	42ba      	cmp	r2, r7
 8002702:	d30a      	bcc.n	800271a <__exponent+0x64>
 8002704:	f10d 0209 	add.w	r2, sp, #9
 8002708:	eba2 020c 	sub.w	r2, r2, ip
 800270c:	42bc      	cmp	r4, r7
 800270e:	bf88      	it	hi
 8002710:	2200      	movhi	r2, #0
 8002712:	4413      	add	r3, r2
 8002714:	1a18      	subs	r0, r3, r0
 8002716:	b003      	add	sp, #12
 8002718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800271a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800271e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8002722:	e7ed      	b.n	8002700 <__exponent+0x4a>
 8002724:	2330      	movs	r3, #48	; 0x30
 8002726:	3130      	adds	r1, #48	; 0x30
 8002728:	7083      	strb	r3, [r0, #2]
 800272a:	70c1      	strb	r1, [r0, #3]
 800272c:	1d03      	adds	r3, r0, #4
 800272e:	e7f1      	b.n	8002714 <__exponent+0x5e>

08002730 <_printf_float>:
 8002730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002734:	b091      	sub	sp, #68	; 0x44
 8002736:	460c      	mov	r4, r1
 8002738:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800273c:	4616      	mov	r6, r2
 800273e:	461f      	mov	r7, r3
 8002740:	4605      	mov	r5, r0
 8002742:	f000 fdc7 	bl	80032d4 <_localeconv_r>
 8002746:	6803      	ldr	r3, [r0, #0]
 8002748:	4618      	mov	r0, r3
 800274a:	9309      	str	r3, [sp, #36]	; 0x24
 800274c:	f7fd fd00 	bl	8000150 <strlen>
 8002750:	2300      	movs	r3, #0
 8002752:	930e      	str	r3, [sp, #56]	; 0x38
 8002754:	f8d8 3000 	ldr.w	r3, [r8]
 8002758:	900a      	str	r0, [sp, #40]	; 0x28
 800275a:	3307      	adds	r3, #7
 800275c:	f023 0307 	bic.w	r3, r3, #7
 8002760:	f103 0208 	add.w	r2, r3, #8
 8002764:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002768:	f8d4 b000 	ldr.w	fp, [r4]
 800276c:	f8c8 2000 	str.w	r2, [r8]
 8002770:	e9d3 a800 	ldrd	sl, r8, [r3]
 8002774:	4652      	mov	r2, sl
 8002776:	4643      	mov	r3, r8
 8002778:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800277c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8002780:	930b      	str	r3, [sp, #44]	; 0x2c
 8002782:	f04f 32ff 	mov.w	r2, #4294967295
 8002786:	4650      	mov	r0, sl
 8002788:	4b9c      	ldr	r3, [pc, #624]	; (80029fc <_printf_float+0x2cc>)
 800278a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800278c:	f7fe f93e 	bl	8000a0c <__aeabi_dcmpun>
 8002790:	bb70      	cbnz	r0, 80027f0 <_printf_float+0xc0>
 8002792:	f04f 32ff 	mov.w	r2, #4294967295
 8002796:	4650      	mov	r0, sl
 8002798:	4b98      	ldr	r3, [pc, #608]	; (80029fc <_printf_float+0x2cc>)
 800279a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800279c:	f7fe f918 	bl	80009d0 <__aeabi_dcmple>
 80027a0:	bb30      	cbnz	r0, 80027f0 <_printf_float+0xc0>
 80027a2:	2200      	movs	r2, #0
 80027a4:	2300      	movs	r3, #0
 80027a6:	4650      	mov	r0, sl
 80027a8:	4641      	mov	r1, r8
 80027aa:	f7fe f907 	bl	80009bc <__aeabi_dcmplt>
 80027ae:	b110      	cbz	r0, 80027b6 <_printf_float+0x86>
 80027b0:	232d      	movs	r3, #45	; 0x2d
 80027b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80027b6:	4a92      	ldr	r2, [pc, #584]	; (8002a00 <_printf_float+0x2d0>)
 80027b8:	4b92      	ldr	r3, [pc, #584]	; (8002a04 <_printf_float+0x2d4>)
 80027ba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80027be:	bf94      	ite	ls
 80027c0:	4690      	movls	r8, r2
 80027c2:	4698      	movhi	r8, r3
 80027c4:	2303      	movs	r3, #3
 80027c6:	f04f 0a00 	mov.w	sl, #0
 80027ca:	6123      	str	r3, [r4, #16]
 80027cc:	f02b 0304 	bic.w	r3, fp, #4
 80027d0:	6023      	str	r3, [r4, #0]
 80027d2:	4633      	mov	r3, r6
 80027d4:	4621      	mov	r1, r4
 80027d6:	4628      	mov	r0, r5
 80027d8:	9700      	str	r7, [sp, #0]
 80027da:	aa0f      	add	r2, sp, #60	; 0x3c
 80027dc:	f000 f9d6 	bl	8002b8c <_printf_common>
 80027e0:	3001      	adds	r0, #1
 80027e2:	f040 8090 	bne.w	8002906 <_printf_float+0x1d6>
 80027e6:	f04f 30ff 	mov.w	r0, #4294967295
 80027ea:	b011      	add	sp, #68	; 0x44
 80027ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027f0:	4652      	mov	r2, sl
 80027f2:	4643      	mov	r3, r8
 80027f4:	4650      	mov	r0, sl
 80027f6:	4641      	mov	r1, r8
 80027f8:	f7fe f908 	bl	8000a0c <__aeabi_dcmpun>
 80027fc:	b148      	cbz	r0, 8002812 <_printf_float+0xe2>
 80027fe:	f1b8 0f00 	cmp.w	r8, #0
 8002802:	bfb8      	it	lt
 8002804:	232d      	movlt	r3, #45	; 0x2d
 8002806:	4a80      	ldr	r2, [pc, #512]	; (8002a08 <_printf_float+0x2d8>)
 8002808:	bfb8      	it	lt
 800280a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800280e:	4b7f      	ldr	r3, [pc, #508]	; (8002a0c <_printf_float+0x2dc>)
 8002810:	e7d3      	b.n	80027ba <_printf_float+0x8a>
 8002812:	6863      	ldr	r3, [r4, #4]
 8002814:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002818:	1c5a      	adds	r2, r3, #1
 800281a:	d142      	bne.n	80028a2 <_printf_float+0x172>
 800281c:	2306      	movs	r3, #6
 800281e:	6063      	str	r3, [r4, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	9206      	str	r2, [sp, #24]
 8002824:	aa0e      	add	r2, sp, #56	; 0x38
 8002826:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800282a:	aa0d      	add	r2, sp, #52	; 0x34
 800282c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002830:	9203      	str	r2, [sp, #12]
 8002832:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002836:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800283a:	6023      	str	r3, [r4, #0]
 800283c:	6863      	ldr	r3, [r4, #4]
 800283e:	4652      	mov	r2, sl
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	4628      	mov	r0, r5
 8002844:	4643      	mov	r3, r8
 8002846:	910b      	str	r1, [sp, #44]	; 0x2c
 8002848:	f7ff fed6 	bl	80025f8 <__cvt>
 800284c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800284e:	4680      	mov	r8, r0
 8002850:	2947      	cmp	r1, #71	; 0x47
 8002852:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002854:	d108      	bne.n	8002868 <_printf_float+0x138>
 8002856:	1cc8      	adds	r0, r1, #3
 8002858:	db02      	blt.n	8002860 <_printf_float+0x130>
 800285a:	6863      	ldr	r3, [r4, #4]
 800285c:	4299      	cmp	r1, r3
 800285e:	dd40      	ble.n	80028e2 <_printf_float+0x1b2>
 8002860:	f1a9 0902 	sub.w	r9, r9, #2
 8002864:	fa5f f989 	uxtb.w	r9, r9
 8002868:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800286c:	d81f      	bhi.n	80028ae <_printf_float+0x17e>
 800286e:	464a      	mov	r2, r9
 8002870:	3901      	subs	r1, #1
 8002872:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002876:	910d      	str	r1, [sp, #52]	; 0x34
 8002878:	f7ff ff1d 	bl	80026b6 <__exponent>
 800287c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800287e:	4682      	mov	sl, r0
 8002880:	1813      	adds	r3, r2, r0
 8002882:	2a01      	cmp	r2, #1
 8002884:	6123      	str	r3, [r4, #16]
 8002886:	dc02      	bgt.n	800288e <_printf_float+0x15e>
 8002888:	6822      	ldr	r2, [r4, #0]
 800288a:	07d2      	lsls	r2, r2, #31
 800288c:	d501      	bpl.n	8002892 <_printf_float+0x162>
 800288e:	3301      	adds	r3, #1
 8002890:	6123      	str	r3, [r4, #16]
 8002892:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002896:	2b00      	cmp	r3, #0
 8002898:	d09b      	beq.n	80027d2 <_printf_float+0xa2>
 800289a:	232d      	movs	r3, #45	; 0x2d
 800289c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028a0:	e797      	b.n	80027d2 <_printf_float+0xa2>
 80028a2:	2947      	cmp	r1, #71	; 0x47
 80028a4:	d1bc      	bne.n	8002820 <_printf_float+0xf0>
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1ba      	bne.n	8002820 <_printf_float+0xf0>
 80028aa:	2301      	movs	r3, #1
 80028ac:	e7b7      	b.n	800281e <_printf_float+0xee>
 80028ae:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80028b2:	d118      	bne.n	80028e6 <_printf_float+0x1b6>
 80028b4:	2900      	cmp	r1, #0
 80028b6:	6863      	ldr	r3, [r4, #4]
 80028b8:	dd0b      	ble.n	80028d2 <_printf_float+0x1a2>
 80028ba:	6121      	str	r1, [r4, #16]
 80028bc:	b913      	cbnz	r3, 80028c4 <_printf_float+0x194>
 80028be:	6822      	ldr	r2, [r4, #0]
 80028c0:	07d0      	lsls	r0, r2, #31
 80028c2:	d502      	bpl.n	80028ca <_printf_float+0x19a>
 80028c4:	3301      	adds	r3, #1
 80028c6:	440b      	add	r3, r1
 80028c8:	6123      	str	r3, [r4, #16]
 80028ca:	f04f 0a00 	mov.w	sl, #0
 80028ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80028d0:	e7df      	b.n	8002892 <_printf_float+0x162>
 80028d2:	b913      	cbnz	r3, 80028da <_printf_float+0x1aa>
 80028d4:	6822      	ldr	r2, [r4, #0]
 80028d6:	07d2      	lsls	r2, r2, #31
 80028d8:	d501      	bpl.n	80028de <_printf_float+0x1ae>
 80028da:	3302      	adds	r3, #2
 80028dc:	e7f4      	b.n	80028c8 <_printf_float+0x198>
 80028de:	2301      	movs	r3, #1
 80028e0:	e7f2      	b.n	80028c8 <_printf_float+0x198>
 80028e2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80028e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80028e8:	4299      	cmp	r1, r3
 80028ea:	db05      	blt.n	80028f8 <_printf_float+0x1c8>
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	6121      	str	r1, [r4, #16]
 80028f0:	07d8      	lsls	r0, r3, #31
 80028f2:	d5ea      	bpl.n	80028ca <_printf_float+0x19a>
 80028f4:	1c4b      	adds	r3, r1, #1
 80028f6:	e7e7      	b.n	80028c8 <_printf_float+0x198>
 80028f8:	2900      	cmp	r1, #0
 80028fa:	bfcc      	ite	gt
 80028fc:	2201      	movgt	r2, #1
 80028fe:	f1c1 0202 	rsble	r2, r1, #2
 8002902:	4413      	add	r3, r2
 8002904:	e7e0      	b.n	80028c8 <_printf_float+0x198>
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	055a      	lsls	r2, r3, #21
 800290a:	d407      	bmi.n	800291c <_printf_float+0x1ec>
 800290c:	6923      	ldr	r3, [r4, #16]
 800290e:	4642      	mov	r2, r8
 8002910:	4631      	mov	r1, r6
 8002912:	4628      	mov	r0, r5
 8002914:	47b8      	blx	r7
 8002916:	3001      	adds	r0, #1
 8002918:	d12b      	bne.n	8002972 <_printf_float+0x242>
 800291a:	e764      	b.n	80027e6 <_printf_float+0xb6>
 800291c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002920:	f240 80dd 	bls.w	8002ade <_printf_float+0x3ae>
 8002924:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002928:	2200      	movs	r2, #0
 800292a:	2300      	movs	r3, #0
 800292c:	f7fe f83c 	bl	80009a8 <__aeabi_dcmpeq>
 8002930:	2800      	cmp	r0, #0
 8002932:	d033      	beq.n	800299c <_printf_float+0x26c>
 8002934:	2301      	movs	r3, #1
 8002936:	4631      	mov	r1, r6
 8002938:	4628      	mov	r0, r5
 800293a:	4a35      	ldr	r2, [pc, #212]	; (8002a10 <_printf_float+0x2e0>)
 800293c:	47b8      	blx	r7
 800293e:	3001      	adds	r0, #1
 8002940:	f43f af51 	beq.w	80027e6 <_printf_float+0xb6>
 8002944:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002948:	429a      	cmp	r2, r3
 800294a:	db02      	blt.n	8002952 <_printf_float+0x222>
 800294c:	6823      	ldr	r3, [r4, #0]
 800294e:	07d8      	lsls	r0, r3, #31
 8002950:	d50f      	bpl.n	8002972 <_printf_float+0x242>
 8002952:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002956:	4631      	mov	r1, r6
 8002958:	4628      	mov	r0, r5
 800295a:	47b8      	blx	r7
 800295c:	3001      	adds	r0, #1
 800295e:	f43f af42 	beq.w	80027e6 <_printf_float+0xb6>
 8002962:	f04f 0800 	mov.w	r8, #0
 8002966:	f104 091a 	add.w	r9, r4, #26
 800296a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800296c:	3b01      	subs	r3, #1
 800296e:	4543      	cmp	r3, r8
 8002970:	dc09      	bgt.n	8002986 <_printf_float+0x256>
 8002972:	6823      	ldr	r3, [r4, #0]
 8002974:	079b      	lsls	r3, r3, #30
 8002976:	f100 8104 	bmi.w	8002b82 <_printf_float+0x452>
 800297a:	68e0      	ldr	r0, [r4, #12]
 800297c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800297e:	4298      	cmp	r0, r3
 8002980:	bfb8      	it	lt
 8002982:	4618      	movlt	r0, r3
 8002984:	e731      	b.n	80027ea <_printf_float+0xba>
 8002986:	2301      	movs	r3, #1
 8002988:	464a      	mov	r2, r9
 800298a:	4631      	mov	r1, r6
 800298c:	4628      	mov	r0, r5
 800298e:	47b8      	blx	r7
 8002990:	3001      	adds	r0, #1
 8002992:	f43f af28 	beq.w	80027e6 <_printf_float+0xb6>
 8002996:	f108 0801 	add.w	r8, r8, #1
 800299a:	e7e6      	b.n	800296a <_printf_float+0x23a>
 800299c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800299e:	2b00      	cmp	r3, #0
 80029a0:	dc38      	bgt.n	8002a14 <_printf_float+0x2e4>
 80029a2:	2301      	movs	r3, #1
 80029a4:	4631      	mov	r1, r6
 80029a6:	4628      	mov	r0, r5
 80029a8:	4a19      	ldr	r2, [pc, #100]	; (8002a10 <_printf_float+0x2e0>)
 80029aa:	47b8      	blx	r7
 80029ac:	3001      	adds	r0, #1
 80029ae:	f43f af1a 	beq.w	80027e6 <_printf_float+0xb6>
 80029b2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80029b6:	4313      	orrs	r3, r2
 80029b8:	d102      	bne.n	80029c0 <_printf_float+0x290>
 80029ba:	6823      	ldr	r3, [r4, #0]
 80029bc:	07d9      	lsls	r1, r3, #31
 80029be:	d5d8      	bpl.n	8002972 <_printf_float+0x242>
 80029c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80029c4:	4631      	mov	r1, r6
 80029c6:	4628      	mov	r0, r5
 80029c8:	47b8      	blx	r7
 80029ca:	3001      	adds	r0, #1
 80029cc:	f43f af0b 	beq.w	80027e6 <_printf_float+0xb6>
 80029d0:	f04f 0900 	mov.w	r9, #0
 80029d4:	f104 0a1a 	add.w	sl, r4, #26
 80029d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80029da:	425b      	negs	r3, r3
 80029dc:	454b      	cmp	r3, r9
 80029de:	dc01      	bgt.n	80029e4 <_printf_float+0x2b4>
 80029e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80029e2:	e794      	b.n	800290e <_printf_float+0x1de>
 80029e4:	2301      	movs	r3, #1
 80029e6:	4652      	mov	r2, sl
 80029e8:	4631      	mov	r1, r6
 80029ea:	4628      	mov	r0, r5
 80029ec:	47b8      	blx	r7
 80029ee:	3001      	adds	r0, #1
 80029f0:	f43f aef9 	beq.w	80027e6 <_printf_float+0xb6>
 80029f4:	f109 0901 	add.w	r9, r9, #1
 80029f8:	e7ee      	b.n	80029d8 <_printf_float+0x2a8>
 80029fa:	bf00      	nop
 80029fc:	7fefffff 	.word	0x7fefffff
 8002a00:	0800508a 	.word	0x0800508a
 8002a04:	0800508e 	.word	0x0800508e
 8002a08:	08005092 	.word	0x08005092
 8002a0c:	08005096 	.word	0x08005096
 8002a10:	0800509a 	.word	0x0800509a
 8002a14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002a16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	bfa8      	it	ge
 8002a1c:	461a      	movge	r2, r3
 8002a1e:	2a00      	cmp	r2, #0
 8002a20:	4691      	mov	r9, r2
 8002a22:	dc37      	bgt.n	8002a94 <_printf_float+0x364>
 8002a24:	f04f 0b00 	mov.w	fp, #0
 8002a28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002a2c:	f104 021a 	add.w	r2, r4, #26
 8002a30:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002a34:	ebaa 0309 	sub.w	r3, sl, r9
 8002a38:	455b      	cmp	r3, fp
 8002a3a:	dc33      	bgt.n	8002aa4 <_printf_float+0x374>
 8002a3c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002a40:	429a      	cmp	r2, r3
 8002a42:	db3b      	blt.n	8002abc <_printf_float+0x38c>
 8002a44:	6823      	ldr	r3, [r4, #0]
 8002a46:	07da      	lsls	r2, r3, #31
 8002a48:	d438      	bmi.n	8002abc <_printf_float+0x38c>
 8002a4a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8002a4e:	eba2 0903 	sub.w	r9, r2, r3
 8002a52:	eba2 020a 	sub.w	r2, r2, sl
 8002a56:	4591      	cmp	r9, r2
 8002a58:	bfa8      	it	ge
 8002a5a:	4691      	movge	r9, r2
 8002a5c:	f1b9 0f00 	cmp.w	r9, #0
 8002a60:	dc34      	bgt.n	8002acc <_printf_float+0x39c>
 8002a62:	f04f 0800 	mov.w	r8, #0
 8002a66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002a6a:	f104 0a1a 	add.w	sl, r4, #26
 8002a6e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002a72:	1a9b      	subs	r3, r3, r2
 8002a74:	eba3 0309 	sub.w	r3, r3, r9
 8002a78:	4543      	cmp	r3, r8
 8002a7a:	f77f af7a 	ble.w	8002972 <_printf_float+0x242>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	4652      	mov	r2, sl
 8002a82:	4631      	mov	r1, r6
 8002a84:	4628      	mov	r0, r5
 8002a86:	47b8      	blx	r7
 8002a88:	3001      	adds	r0, #1
 8002a8a:	f43f aeac 	beq.w	80027e6 <_printf_float+0xb6>
 8002a8e:	f108 0801 	add.w	r8, r8, #1
 8002a92:	e7ec      	b.n	8002a6e <_printf_float+0x33e>
 8002a94:	4613      	mov	r3, r2
 8002a96:	4631      	mov	r1, r6
 8002a98:	4642      	mov	r2, r8
 8002a9a:	4628      	mov	r0, r5
 8002a9c:	47b8      	blx	r7
 8002a9e:	3001      	adds	r0, #1
 8002aa0:	d1c0      	bne.n	8002a24 <_printf_float+0x2f4>
 8002aa2:	e6a0      	b.n	80027e6 <_printf_float+0xb6>
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	4631      	mov	r1, r6
 8002aa8:	4628      	mov	r0, r5
 8002aaa:	920b      	str	r2, [sp, #44]	; 0x2c
 8002aac:	47b8      	blx	r7
 8002aae:	3001      	adds	r0, #1
 8002ab0:	f43f ae99 	beq.w	80027e6 <_printf_float+0xb6>
 8002ab4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002ab6:	f10b 0b01 	add.w	fp, fp, #1
 8002aba:	e7b9      	b.n	8002a30 <_printf_float+0x300>
 8002abc:	4631      	mov	r1, r6
 8002abe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ac2:	4628      	mov	r0, r5
 8002ac4:	47b8      	blx	r7
 8002ac6:	3001      	adds	r0, #1
 8002ac8:	d1bf      	bne.n	8002a4a <_printf_float+0x31a>
 8002aca:	e68c      	b.n	80027e6 <_printf_float+0xb6>
 8002acc:	464b      	mov	r3, r9
 8002ace:	4631      	mov	r1, r6
 8002ad0:	4628      	mov	r0, r5
 8002ad2:	eb08 020a 	add.w	r2, r8, sl
 8002ad6:	47b8      	blx	r7
 8002ad8:	3001      	adds	r0, #1
 8002ada:	d1c2      	bne.n	8002a62 <_printf_float+0x332>
 8002adc:	e683      	b.n	80027e6 <_printf_float+0xb6>
 8002ade:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002ae0:	2a01      	cmp	r2, #1
 8002ae2:	dc01      	bgt.n	8002ae8 <_printf_float+0x3b8>
 8002ae4:	07db      	lsls	r3, r3, #31
 8002ae6:	d539      	bpl.n	8002b5c <_printf_float+0x42c>
 8002ae8:	2301      	movs	r3, #1
 8002aea:	4642      	mov	r2, r8
 8002aec:	4631      	mov	r1, r6
 8002aee:	4628      	mov	r0, r5
 8002af0:	47b8      	blx	r7
 8002af2:	3001      	adds	r0, #1
 8002af4:	f43f ae77 	beq.w	80027e6 <_printf_float+0xb6>
 8002af8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002afc:	4631      	mov	r1, r6
 8002afe:	4628      	mov	r0, r5
 8002b00:	47b8      	blx	r7
 8002b02:	3001      	adds	r0, #1
 8002b04:	f43f ae6f 	beq.w	80027e6 <_printf_float+0xb6>
 8002b08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	2300      	movs	r3, #0
 8002b10:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8002b14:	f7fd ff48 	bl	80009a8 <__aeabi_dcmpeq>
 8002b18:	b9d8      	cbnz	r0, 8002b52 <_printf_float+0x422>
 8002b1a:	f109 33ff 	add.w	r3, r9, #4294967295
 8002b1e:	f108 0201 	add.w	r2, r8, #1
 8002b22:	4631      	mov	r1, r6
 8002b24:	4628      	mov	r0, r5
 8002b26:	47b8      	blx	r7
 8002b28:	3001      	adds	r0, #1
 8002b2a:	d10e      	bne.n	8002b4a <_printf_float+0x41a>
 8002b2c:	e65b      	b.n	80027e6 <_printf_float+0xb6>
 8002b2e:	2301      	movs	r3, #1
 8002b30:	464a      	mov	r2, r9
 8002b32:	4631      	mov	r1, r6
 8002b34:	4628      	mov	r0, r5
 8002b36:	47b8      	blx	r7
 8002b38:	3001      	adds	r0, #1
 8002b3a:	f43f ae54 	beq.w	80027e6 <_printf_float+0xb6>
 8002b3e:	f108 0801 	add.w	r8, r8, #1
 8002b42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002b44:	3b01      	subs	r3, #1
 8002b46:	4543      	cmp	r3, r8
 8002b48:	dcf1      	bgt.n	8002b2e <_printf_float+0x3fe>
 8002b4a:	4653      	mov	r3, sl
 8002b4c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002b50:	e6de      	b.n	8002910 <_printf_float+0x1e0>
 8002b52:	f04f 0800 	mov.w	r8, #0
 8002b56:	f104 091a 	add.w	r9, r4, #26
 8002b5a:	e7f2      	b.n	8002b42 <_printf_float+0x412>
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	4642      	mov	r2, r8
 8002b60:	e7df      	b.n	8002b22 <_printf_float+0x3f2>
 8002b62:	2301      	movs	r3, #1
 8002b64:	464a      	mov	r2, r9
 8002b66:	4631      	mov	r1, r6
 8002b68:	4628      	mov	r0, r5
 8002b6a:	47b8      	blx	r7
 8002b6c:	3001      	adds	r0, #1
 8002b6e:	f43f ae3a 	beq.w	80027e6 <_printf_float+0xb6>
 8002b72:	f108 0801 	add.w	r8, r8, #1
 8002b76:	68e3      	ldr	r3, [r4, #12]
 8002b78:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002b7a:	1a5b      	subs	r3, r3, r1
 8002b7c:	4543      	cmp	r3, r8
 8002b7e:	dcf0      	bgt.n	8002b62 <_printf_float+0x432>
 8002b80:	e6fb      	b.n	800297a <_printf_float+0x24a>
 8002b82:	f04f 0800 	mov.w	r8, #0
 8002b86:	f104 0919 	add.w	r9, r4, #25
 8002b8a:	e7f4      	b.n	8002b76 <_printf_float+0x446>

08002b8c <_printf_common>:
 8002b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b90:	4616      	mov	r6, r2
 8002b92:	4699      	mov	r9, r3
 8002b94:	688a      	ldr	r2, [r1, #8]
 8002b96:	690b      	ldr	r3, [r1, #16]
 8002b98:	4607      	mov	r7, r0
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	bfb8      	it	lt
 8002b9e:	4613      	movlt	r3, r2
 8002ba0:	6033      	str	r3, [r6, #0]
 8002ba2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002ba6:	460c      	mov	r4, r1
 8002ba8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002bac:	b10a      	cbz	r2, 8002bb2 <_printf_common+0x26>
 8002bae:	3301      	adds	r3, #1
 8002bb0:	6033      	str	r3, [r6, #0]
 8002bb2:	6823      	ldr	r3, [r4, #0]
 8002bb4:	0699      	lsls	r1, r3, #26
 8002bb6:	bf42      	ittt	mi
 8002bb8:	6833      	ldrmi	r3, [r6, #0]
 8002bba:	3302      	addmi	r3, #2
 8002bbc:	6033      	strmi	r3, [r6, #0]
 8002bbe:	6825      	ldr	r5, [r4, #0]
 8002bc0:	f015 0506 	ands.w	r5, r5, #6
 8002bc4:	d106      	bne.n	8002bd4 <_printf_common+0x48>
 8002bc6:	f104 0a19 	add.w	sl, r4, #25
 8002bca:	68e3      	ldr	r3, [r4, #12]
 8002bcc:	6832      	ldr	r2, [r6, #0]
 8002bce:	1a9b      	subs	r3, r3, r2
 8002bd0:	42ab      	cmp	r3, r5
 8002bd2:	dc2b      	bgt.n	8002c2c <_printf_common+0xa0>
 8002bd4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002bd8:	1e13      	subs	r3, r2, #0
 8002bda:	6822      	ldr	r2, [r4, #0]
 8002bdc:	bf18      	it	ne
 8002bde:	2301      	movne	r3, #1
 8002be0:	0692      	lsls	r2, r2, #26
 8002be2:	d430      	bmi.n	8002c46 <_printf_common+0xba>
 8002be4:	4649      	mov	r1, r9
 8002be6:	4638      	mov	r0, r7
 8002be8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002bec:	47c0      	blx	r8
 8002bee:	3001      	adds	r0, #1
 8002bf0:	d023      	beq.n	8002c3a <_printf_common+0xae>
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	6922      	ldr	r2, [r4, #16]
 8002bf6:	f003 0306 	and.w	r3, r3, #6
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	bf14      	ite	ne
 8002bfe:	2500      	movne	r5, #0
 8002c00:	6833      	ldreq	r3, [r6, #0]
 8002c02:	f04f 0600 	mov.w	r6, #0
 8002c06:	bf08      	it	eq
 8002c08:	68e5      	ldreq	r5, [r4, #12]
 8002c0a:	f104 041a 	add.w	r4, r4, #26
 8002c0e:	bf08      	it	eq
 8002c10:	1aed      	subeq	r5, r5, r3
 8002c12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002c16:	bf08      	it	eq
 8002c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	bfc4      	itt	gt
 8002c20:	1a9b      	subgt	r3, r3, r2
 8002c22:	18ed      	addgt	r5, r5, r3
 8002c24:	42b5      	cmp	r5, r6
 8002c26:	d11a      	bne.n	8002c5e <_printf_common+0xd2>
 8002c28:	2000      	movs	r0, #0
 8002c2a:	e008      	b.n	8002c3e <_printf_common+0xb2>
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	4652      	mov	r2, sl
 8002c30:	4649      	mov	r1, r9
 8002c32:	4638      	mov	r0, r7
 8002c34:	47c0      	blx	r8
 8002c36:	3001      	adds	r0, #1
 8002c38:	d103      	bne.n	8002c42 <_printf_common+0xb6>
 8002c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c42:	3501      	adds	r5, #1
 8002c44:	e7c1      	b.n	8002bca <_printf_common+0x3e>
 8002c46:	2030      	movs	r0, #48	; 0x30
 8002c48:	18e1      	adds	r1, r4, r3
 8002c4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002c4e:	1c5a      	adds	r2, r3, #1
 8002c50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002c54:	4422      	add	r2, r4
 8002c56:	3302      	adds	r3, #2
 8002c58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002c5c:	e7c2      	b.n	8002be4 <_printf_common+0x58>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	4622      	mov	r2, r4
 8002c62:	4649      	mov	r1, r9
 8002c64:	4638      	mov	r0, r7
 8002c66:	47c0      	blx	r8
 8002c68:	3001      	adds	r0, #1
 8002c6a:	d0e6      	beq.n	8002c3a <_printf_common+0xae>
 8002c6c:	3601      	adds	r6, #1
 8002c6e:	e7d9      	b.n	8002c24 <_printf_common+0x98>

08002c70 <_printf_i>:
 8002c70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c74:	7e0f      	ldrb	r7, [r1, #24]
 8002c76:	4691      	mov	r9, r2
 8002c78:	2f78      	cmp	r7, #120	; 0x78
 8002c7a:	4680      	mov	r8, r0
 8002c7c:	460c      	mov	r4, r1
 8002c7e:	469a      	mov	sl, r3
 8002c80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002c82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002c86:	d807      	bhi.n	8002c98 <_printf_i+0x28>
 8002c88:	2f62      	cmp	r7, #98	; 0x62
 8002c8a:	d80a      	bhi.n	8002ca2 <_printf_i+0x32>
 8002c8c:	2f00      	cmp	r7, #0
 8002c8e:	f000 80d5 	beq.w	8002e3c <_printf_i+0x1cc>
 8002c92:	2f58      	cmp	r7, #88	; 0x58
 8002c94:	f000 80c1 	beq.w	8002e1a <_printf_i+0x1aa>
 8002c98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ca0:	e03a      	b.n	8002d18 <_printf_i+0xa8>
 8002ca2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ca6:	2b15      	cmp	r3, #21
 8002ca8:	d8f6      	bhi.n	8002c98 <_printf_i+0x28>
 8002caa:	a101      	add	r1, pc, #4	; (adr r1, 8002cb0 <_printf_i+0x40>)
 8002cac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002cb0:	08002d09 	.word	0x08002d09
 8002cb4:	08002d1d 	.word	0x08002d1d
 8002cb8:	08002c99 	.word	0x08002c99
 8002cbc:	08002c99 	.word	0x08002c99
 8002cc0:	08002c99 	.word	0x08002c99
 8002cc4:	08002c99 	.word	0x08002c99
 8002cc8:	08002d1d 	.word	0x08002d1d
 8002ccc:	08002c99 	.word	0x08002c99
 8002cd0:	08002c99 	.word	0x08002c99
 8002cd4:	08002c99 	.word	0x08002c99
 8002cd8:	08002c99 	.word	0x08002c99
 8002cdc:	08002e23 	.word	0x08002e23
 8002ce0:	08002d49 	.word	0x08002d49
 8002ce4:	08002ddd 	.word	0x08002ddd
 8002ce8:	08002c99 	.word	0x08002c99
 8002cec:	08002c99 	.word	0x08002c99
 8002cf0:	08002e45 	.word	0x08002e45
 8002cf4:	08002c99 	.word	0x08002c99
 8002cf8:	08002d49 	.word	0x08002d49
 8002cfc:	08002c99 	.word	0x08002c99
 8002d00:	08002c99 	.word	0x08002c99
 8002d04:	08002de5 	.word	0x08002de5
 8002d08:	682b      	ldr	r3, [r5, #0]
 8002d0a:	1d1a      	adds	r2, r3, #4
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	602a      	str	r2, [r5, #0]
 8002d10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0a0      	b.n	8002e5e <_printf_i+0x1ee>
 8002d1c:	6820      	ldr	r0, [r4, #0]
 8002d1e:	682b      	ldr	r3, [r5, #0]
 8002d20:	0607      	lsls	r7, r0, #24
 8002d22:	f103 0104 	add.w	r1, r3, #4
 8002d26:	6029      	str	r1, [r5, #0]
 8002d28:	d501      	bpl.n	8002d2e <_printf_i+0xbe>
 8002d2a:	681e      	ldr	r6, [r3, #0]
 8002d2c:	e003      	b.n	8002d36 <_printf_i+0xc6>
 8002d2e:	0646      	lsls	r6, r0, #25
 8002d30:	d5fb      	bpl.n	8002d2a <_printf_i+0xba>
 8002d32:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002d36:	2e00      	cmp	r6, #0
 8002d38:	da03      	bge.n	8002d42 <_printf_i+0xd2>
 8002d3a:	232d      	movs	r3, #45	; 0x2d
 8002d3c:	4276      	negs	r6, r6
 8002d3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d42:	230a      	movs	r3, #10
 8002d44:	4859      	ldr	r0, [pc, #356]	; (8002eac <_printf_i+0x23c>)
 8002d46:	e012      	b.n	8002d6e <_printf_i+0xfe>
 8002d48:	682b      	ldr	r3, [r5, #0]
 8002d4a:	6820      	ldr	r0, [r4, #0]
 8002d4c:	1d19      	adds	r1, r3, #4
 8002d4e:	6029      	str	r1, [r5, #0]
 8002d50:	0605      	lsls	r5, r0, #24
 8002d52:	d501      	bpl.n	8002d58 <_printf_i+0xe8>
 8002d54:	681e      	ldr	r6, [r3, #0]
 8002d56:	e002      	b.n	8002d5e <_printf_i+0xee>
 8002d58:	0641      	lsls	r1, r0, #25
 8002d5a:	d5fb      	bpl.n	8002d54 <_printf_i+0xe4>
 8002d5c:	881e      	ldrh	r6, [r3, #0]
 8002d5e:	2f6f      	cmp	r7, #111	; 0x6f
 8002d60:	bf0c      	ite	eq
 8002d62:	2308      	moveq	r3, #8
 8002d64:	230a      	movne	r3, #10
 8002d66:	4851      	ldr	r0, [pc, #324]	; (8002eac <_printf_i+0x23c>)
 8002d68:	2100      	movs	r1, #0
 8002d6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002d6e:	6865      	ldr	r5, [r4, #4]
 8002d70:	2d00      	cmp	r5, #0
 8002d72:	bfa8      	it	ge
 8002d74:	6821      	ldrge	r1, [r4, #0]
 8002d76:	60a5      	str	r5, [r4, #8]
 8002d78:	bfa4      	itt	ge
 8002d7a:	f021 0104 	bicge.w	r1, r1, #4
 8002d7e:	6021      	strge	r1, [r4, #0]
 8002d80:	b90e      	cbnz	r6, 8002d86 <_printf_i+0x116>
 8002d82:	2d00      	cmp	r5, #0
 8002d84:	d04b      	beq.n	8002e1e <_printf_i+0x1ae>
 8002d86:	4615      	mov	r5, r2
 8002d88:	fbb6 f1f3 	udiv	r1, r6, r3
 8002d8c:	fb03 6711 	mls	r7, r3, r1, r6
 8002d90:	5dc7      	ldrb	r7, [r0, r7]
 8002d92:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002d96:	4637      	mov	r7, r6
 8002d98:	42bb      	cmp	r3, r7
 8002d9a:	460e      	mov	r6, r1
 8002d9c:	d9f4      	bls.n	8002d88 <_printf_i+0x118>
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d10b      	bne.n	8002dba <_printf_i+0x14a>
 8002da2:	6823      	ldr	r3, [r4, #0]
 8002da4:	07de      	lsls	r6, r3, #31
 8002da6:	d508      	bpl.n	8002dba <_printf_i+0x14a>
 8002da8:	6923      	ldr	r3, [r4, #16]
 8002daa:	6861      	ldr	r1, [r4, #4]
 8002dac:	4299      	cmp	r1, r3
 8002dae:	bfde      	ittt	le
 8002db0:	2330      	movle	r3, #48	; 0x30
 8002db2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002db6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002dba:	1b52      	subs	r2, r2, r5
 8002dbc:	6122      	str	r2, [r4, #16]
 8002dbe:	464b      	mov	r3, r9
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	4640      	mov	r0, r8
 8002dc4:	f8cd a000 	str.w	sl, [sp]
 8002dc8:	aa03      	add	r2, sp, #12
 8002dca:	f7ff fedf 	bl	8002b8c <_printf_common>
 8002dce:	3001      	adds	r0, #1
 8002dd0:	d14a      	bne.n	8002e68 <_printf_i+0x1f8>
 8002dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd6:	b004      	add	sp, #16
 8002dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ddc:	6823      	ldr	r3, [r4, #0]
 8002dde:	f043 0320 	orr.w	r3, r3, #32
 8002de2:	6023      	str	r3, [r4, #0]
 8002de4:	2778      	movs	r7, #120	; 0x78
 8002de6:	4832      	ldr	r0, [pc, #200]	; (8002eb0 <_printf_i+0x240>)
 8002de8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002dec:	6823      	ldr	r3, [r4, #0]
 8002dee:	6829      	ldr	r1, [r5, #0]
 8002df0:	061f      	lsls	r7, r3, #24
 8002df2:	f851 6b04 	ldr.w	r6, [r1], #4
 8002df6:	d402      	bmi.n	8002dfe <_printf_i+0x18e>
 8002df8:	065f      	lsls	r7, r3, #25
 8002dfa:	bf48      	it	mi
 8002dfc:	b2b6      	uxthmi	r6, r6
 8002dfe:	07df      	lsls	r7, r3, #31
 8002e00:	bf48      	it	mi
 8002e02:	f043 0320 	orrmi.w	r3, r3, #32
 8002e06:	6029      	str	r1, [r5, #0]
 8002e08:	bf48      	it	mi
 8002e0a:	6023      	strmi	r3, [r4, #0]
 8002e0c:	b91e      	cbnz	r6, 8002e16 <_printf_i+0x1a6>
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	f023 0320 	bic.w	r3, r3, #32
 8002e14:	6023      	str	r3, [r4, #0]
 8002e16:	2310      	movs	r3, #16
 8002e18:	e7a6      	b.n	8002d68 <_printf_i+0xf8>
 8002e1a:	4824      	ldr	r0, [pc, #144]	; (8002eac <_printf_i+0x23c>)
 8002e1c:	e7e4      	b.n	8002de8 <_printf_i+0x178>
 8002e1e:	4615      	mov	r5, r2
 8002e20:	e7bd      	b.n	8002d9e <_printf_i+0x12e>
 8002e22:	682b      	ldr	r3, [r5, #0]
 8002e24:	6826      	ldr	r6, [r4, #0]
 8002e26:	1d18      	adds	r0, r3, #4
 8002e28:	6961      	ldr	r1, [r4, #20]
 8002e2a:	6028      	str	r0, [r5, #0]
 8002e2c:	0635      	lsls	r5, r6, #24
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	d501      	bpl.n	8002e36 <_printf_i+0x1c6>
 8002e32:	6019      	str	r1, [r3, #0]
 8002e34:	e002      	b.n	8002e3c <_printf_i+0x1cc>
 8002e36:	0670      	lsls	r0, r6, #25
 8002e38:	d5fb      	bpl.n	8002e32 <_printf_i+0x1c2>
 8002e3a:	8019      	strh	r1, [r3, #0]
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	4615      	mov	r5, r2
 8002e40:	6123      	str	r3, [r4, #16]
 8002e42:	e7bc      	b.n	8002dbe <_printf_i+0x14e>
 8002e44:	682b      	ldr	r3, [r5, #0]
 8002e46:	2100      	movs	r1, #0
 8002e48:	1d1a      	adds	r2, r3, #4
 8002e4a:	602a      	str	r2, [r5, #0]
 8002e4c:	681d      	ldr	r5, [r3, #0]
 8002e4e:	6862      	ldr	r2, [r4, #4]
 8002e50:	4628      	mov	r0, r5
 8002e52:	f000 fab6 	bl	80033c2 <memchr>
 8002e56:	b108      	cbz	r0, 8002e5c <_printf_i+0x1ec>
 8002e58:	1b40      	subs	r0, r0, r5
 8002e5a:	6060      	str	r0, [r4, #4]
 8002e5c:	6863      	ldr	r3, [r4, #4]
 8002e5e:	6123      	str	r3, [r4, #16]
 8002e60:	2300      	movs	r3, #0
 8002e62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e66:	e7aa      	b.n	8002dbe <_printf_i+0x14e>
 8002e68:	462a      	mov	r2, r5
 8002e6a:	4649      	mov	r1, r9
 8002e6c:	4640      	mov	r0, r8
 8002e6e:	6923      	ldr	r3, [r4, #16]
 8002e70:	47d0      	blx	sl
 8002e72:	3001      	adds	r0, #1
 8002e74:	d0ad      	beq.n	8002dd2 <_printf_i+0x162>
 8002e76:	6823      	ldr	r3, [r4, #0]
 8002e78:	079b      	lsls	r3, r3, #30
 8002e7a:	d413      	bmi.n	8002ea4 <_printf_i+0x234>
 8002e7c:	68e0      	ldr	r0, [r4, #12]
 8002e7e:	9b03      	ldr	r3, [sp, #12]
 8002e80:	4298      	cmp	r0, r3
 8002e82:	bfb8      	it	lt
 8002e84:	4618      	movlt	r0, r3
 8002e86:	e7a6      	b.n	8002dd6 <_printf_i+0x166>
 8002e88:	2301      	movs	r3, #1
 8002e8a:	4632      	mov	r2, r6
 8002e8c:	4649      	mov	r1, r9
 8002e8e:	4640      	mov	r0, r8
 8002e90:	47d0      	blx	sl
 8002e92:	3001      	adds	r0, #1
 8002e94:	d09d      	beq.n	8002dd2 <_printf_i+0x162>
 8002e96:	3501      	adds	r5, #1
 8002e98:	68e3      	ldr	r3, [r4, #12]
 8002e9a:	9903      	ldr	r1, [sp, #12]
 8002e9c:	1a5b      	subs	r3, r3, r1
 8002e9e:	42ab      	cmp	r3, r5
 8002ea0:	dcf2      	bgt.n	8002e88 <_printf_i+0x218>
 8002ea2:	e7eb      	b.n	8002e7c <_printf_i+0x20c>
 8002ea4:	2500      	movs	r5, #0
 8002ea6:	f104 0619 	add.w	r6, r4, #25
 8002eaa:	e7f5      	b.n	8002e98 <_printf_i+0x228>
 8002eac:	0800509c 	.word	0x0800509c
 8002eb0:	080050ad 	.word	0x080050ad

08002eb4 <std>:
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	b510      	push	{r4, lr}
 8002eb8:	4604      	mov	r4, r0
 8002eba:	e9c0 3300 	strd	r3, r3, [r0]
 8002ebe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002ec2:	6083      	str	r3, [r0, #8]
 8002ec4:	8181      	strh	r1, [r0, #12]
 8002ec6:	6643      	str	r3, [r0, #100]	; 0x64
 8002ec8:	81c2      	strh	r2, [r0, #14]
 8002eca:	6183      	str	r3, [r0, #24]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	2208      	movs	r2, #8
 8002ed0:	305c      	adds	r0, #92	; 0x5c
 8002ed2:	f000 f9f7 	bl	80032c4 <memset>
 8002ed6:	4b0d      	ldr	r3, [pc, #52]	; (8002f0c <std+0x58>)
 8002ed8:	6224      	str	r4, [r4, #32]
 8002eda:	6263      	str	r3, [r4, #36]	; 0x24
 8002edc:	4b0c      	ldr	r3, [pc, #48]	; (8002f10 <std+0x5c>)
 8002ede:	62a3      	str	r3, [r4, #40]	; 0x28
 8002ee0:	4b0c      	ldr	r3, [pc, #48]	; (8002f14 <std+0x60>)
 8002ee2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002ee4:	4b0c      	ldr	r3, [pc, #48]	; (8002f18 <std+0x64>)
 8002ee6:	6323      	str	r3, [r4, #48]	; 0x30
 8002ee8:	4b0c      	ldr	r3, [pc, #48]	; (8002f1c <std+0x68>)
 8002eea:	429c      	cmp	r4, r3
 8002eec:	d006      	beq.n	8002efc <std+0x48>
 8002eee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002ef2:	4294      	cmp	r4, r2
 8002ef4:	d002      	beq.n	8002efc <std+0x48>
 8002ef6:	33d0      	adds	r3, #208	; 0xd0
 8002ef8:	429c      	cmp	r4, r3
 8002efa:	d105      	bne.n	8002f08 <std+0x54>
 8002efc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002f00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f04:	f000 ba5a 	b.w	80033bc <__retarget_lock_init_recursive>
 8002f08:	bd10      	pop	{r4, pc}
 8002f0a:	bf00      	nop
 8002f0c:	08003115 	.word	0x08003115
 8002f10:	08003137 	.word	0x08003137
 8002f14:	0800316f 	.word	0x0800316f
 8002f18:	08003193 	.word	0x08003193
 8002f1c:	20000294 	.word	0x20000294

08002f20 <stdio_exit_handler>:
 8002f20:	4a02      	ldr	r2, [pc, #8]	; (8002f2c <stdio_exit_handler+0xc>)
 8002f22:	4903      	ldr	r1, [pc, #12]	; (8002f30 <stdio_exit_handler+0x10>)
 8002f24:	4803      	ldr	r0, [pc, #12]	; (8002f34 <stdio_exit_handler+0x14>)
 8002f26:	f000 b869 	b.w	8002ffc <_fwalk_sglue>
 8002f2a:	bf00      	nop
 8002f2c:	2000000c 	.word	0x2000000c
 8002f30:	08004d29 	.word	0x08004d29
 8002f34:	20000018 	.word	0x20000018

08002f38 <cleanup_stdio>:
 8002f38:	6841      	ldr	r1, [r0, #4]
 8002f3a:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <cleanup_stdio+0x34>)
 8002f3c:	b510      	push	{r4, lr}
 8002f3e:	4299      	cmp	r1, r3
 8002f40:	4604      	mov	r4, r0
 8002f42:	d001      	beq.n	8002f48 <cleanup_stdio+0x10>
 8002f44:	f001 fef0 	bl	8004d28 <_fflush_r>
 8002f48:	68a1      	ldr	r1, [r4, #8]
 8002f4a:	4b09      	ldr	r3, [pc, #36]	; (8002f70 <cleanup_stdio+0x38>)
 8002f4c:	4299      	cmp	r1, r3
 8002f4e:	d002      	beq.n	8002f56 <cleanup_stdio+0x1e>
 8002f50:	4620      	mov	r0, r4
 8002f52:	f001 fee9 	bl	8004d28 <_fflush_r>
 8002f56:	68e1      	ldr	r1, [r4, #12]
 8002f58:	4b06      	ldr	r3, [pc, #24]	; (8002f74 <cleanup_stdio+0x3c>)
 8002f5a:	4299      	cmp	r1, r3
 8002f5c:	d004      	beq.n	8002f68 <cleanup_stdio+0x30>
 8002f5e:	4620      	mov	r0, r4
 8002f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f64:	f001 bee0 	b.w	8004d28 <_fflush_r>
 8002f68:	bd10      	pop	{r4, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20000294 	.word	0x20000294
 8002f70:	200002fc 	.word	0x200002fc
 8002f74:	20000364 	.word	0x20000364

08002f78 <global_stdio_init.part.0>:
 8002f78:	b510      	push	{r4, lr}
 8002f7a:	4b0b      	ldr	r3, [pc, #44]	; (8002fa8 <global_stdio_init.part.0+0x30>)
 8002f7c:	4c0b      	ldr	r4, [pc, #44]	; (8002fac <global_stdio_init.part.0+0x34>)
 8002f7e:	4a0c      	ldr	r2, [pc, #48]	; (8002fb0 <global_stdio_init.part.0+0x38>)
 8002f80:	4620      	mov	r0, r4
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	2104      	movs	r1, #4
 8002f86:	2200      	movs	r2, #0
 8002f88:	f7ff ff94 	bl	8002eb4 <std>
 8002f8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002f90:	2201      	movs	r2, #1
 8002f92:	2109      	movs	r1, #9
 8002f94:	f7ff ff8e 	bl	8002eb4 <std>
 8002f98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fa2:	2112      	movs	r1, #18
 8002fa4:	f7ff bf86 	b.w	8002eb4 <std>
 8002fa8:	200003cc 	.word	0x200003cc
 8002fac:	20000294 	.word	0x20000294
 8002fb0:	08002f21 	.word	0x08002f21

08002fb4 <__sfp_lock_acquire>:
 8002fb4:	4801      	ldr	r0, [pc, #4]	; (8002fbc <__sfp_lock_acquire+0x8>)
 8002fb6:	f000 ba02 	b.w	80033be <__retarget_lock_acquire_recursive>
 8002fba:	bf00      	nop
 8002fbc:	200003d5 	.word	0x200003d5

08002fc0 <__sfp_lock_release>:
 8002fc0:	4801      	ldr	r0, [pc, #4]	; (8002fc8 <__sfp_lock_release+0x8>)
 8002fc2:	f000 b9fd 	b.w	80033c0 <__retarget_lock_release_recursive>
 8002fc6:	bf00      	nop
 8002fc8:	200003d5 	.word	0x200003d5

08002fcc <__sinit>:
 8002fcc:	b510      	push	{r4, lr}
 8002fce:	4604      	mov	r4, r0
 8002fd0:	f7ff fff0 	bl	8002fb4 <__sfp_lock_acquire>
 8002fd4:	6a23      	ldr	r3, [r4, #32]
 8002fd6:	b11b      	cbz	r3, 8002fe0 <__sinit+0x14>
 8002fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fdc:	f7ff bff0 	b.w	8002fc0 <__sfp_lock_release>
 8002fe0:	4b04      	ldr	r3, [pc, #16]	; (8002ff4 <__sinit+0x28>)
 8002fe2:	6223      	str	r3, [r4, #32]
 8002fe4:	4b04      	ldr	r3, [pc, #16]	; (8002ff8 <__sinit+0x2c>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1f5      	bne.n	8002fd8 <__sinit+0xc>
 8002fec:	f7ff ffc4 	bl	8002f78 <global_stdio_init.part.0>
 8002ff0:	e7f2      	b.n	8002fd8 <__sinit+0xc>
 8002ff2:	bf00      	nop
 8002ff4:	08002f39 	.word	0x08002f39
 8002ff8:	200003cc 	.word	0x200003cc

08002ffc <_fwalk_sglue>:
 8002ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003000:	4607      	mov	r7, r0
 8003002:	4688      	mov	r8, r1
 8003004:	4614      	mov	r4, r2
 8003006:	2600      	movs	r6, #0
 8003008:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800300c:	f1b9 0901 	subs.w	r9, r9, #1
 8003010:	d505      	bpl.n	800301e <_fwalk_sglue+0x22>
 8003012:	6824      	ldr	r4, [r4, #0]
 8003014:	2c00      	cmp	r4, #0
 8003016:	d1f7      	bne.n	8003008 <_fwalk_sglue+0xc>
 8003018:	4630      	mov	r0, r6
 800301a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800301e:	89ab      	ldrh	r3, [r5, #12]
 8003020:	2b01      	cmp	r3, #1
 8003022:	d907      	bls.n	8003034 <_fwalk_sglue+0x38>
 8003024:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003028:	3301      	adds	r3, #1
 800302a:	d003      	beq.n	8003034 <_fwalk_sglue+0x38>
 800302c:	4629      	mov	r1, r5
 800302e:	4638      	mov	r0, r7
 8003030:	47c0      	blx	r8
 8003032:	4306      	orrs	r6, r0
 8003034:	3568      	adds	r5, #104	; 0x68
 8003036:	e7e9      	b.n	800300c <_fwalk_sglue+0x10>

08003038 <iprintf>:
 8003038:	b40f      	push	{r0, r1, r2, r3}
 800303a:	b507      	push	{r0, r1, r2, lr}
 800303c:	4906      	ldr	r1, [pc, #24]	; (8003058 <iprintf+0x20>)
 800303e:	ab04      	add	r3, sp, #16
 8003040:	6808      	ldr	r0, [r1, #0]
 8003042:	f853 2b04 	ldr.w	r2, [r3], #4
 8003046:	6881      	ldr	r1, [r0, #8]
 8003048:	9301      	str	r3, [sp, #4]
 800304a:	f001 fcd1 	bl	80049f0 <_vfiprintf_r>
 800304e:	b003      	add	sp, #12
 8003050:	f85d eb04 	ldr.w	lr, [sp], #4
 8003054:	b004      	add	sp, #16
 8003056:	4770      	bx	lr
 8003058:	20000064 	.word	0x20000064

0800305c <_puts_r>:
 800305c:	6a03      	ldr	r3, [r0, #32]
 800305e:	b570      	push	{r4, r5, r6, lr}
 8003060:	4605      	mov	r5, r0
 8003062:	460e      	mov	r6, r1
 8003064:	6884      	ldr	r4, [r0, #8]
 8003066:	b90b      	cbnz	r3, 800306c <_puts_r+0x10>
 8003068:	f7ff ffb0 	bl	8002fcc <__sinit>
 800306c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800306e:	07db      	lsls	r3, r3, #31
 8003070:	d405      	bmi.n	800307e <_puts_r+0x22>
 8003072:	89a3      	ldrh	r3, [r4, #12]
 8003074:	0598      	lsls	r0, r3, #22
 8003076:	d402      	bmi.n	800307e <_puts_r+0x22>
 8003078:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800307a:	f000 f9a0 	bl	80033be <__retarget_lock_acquire_recursive>
 800307e:	89a3      	ldrh	r3, [r4, #12]
 8003080:	0719      	lsls	r1, r3, #28
 8003082:	d513      	bpl.n	80030ac <_puts_r+0x50>
 8003084:	6923      	ldr	r3, [r4, #16]
 8003086:	b18b      	cbz	r3, 80030ac <_puts_r+0x50>
 8003088:	3e01      	subs	r6, #1
 800308a:	68a3      	ldr	r3, [r4, #8]
 800308c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003090:	3b01      	subs	r3, #1
 8003092:	60a3      	str	r3, [r4, #8]
 8003094:	b9e9      	cbnz	r1, 80030d2 <_puts_r+0x76>
 8003096:	2b00      	cmp	r3, #0
 8003098:	da2e      	bge.n	80030f8 <_puts_r+0x9c>
 800309a:	4622      	mov	r2, r4
 800309c:	210a      	movs	r1, #10
 800309e:	4628      	mov	r0, r5
 80030a0:	f000 f87b 	bl	800319a <__swbuf_r>
 80030a4:	3001      	adds	r0, #1
 80030a6:	d007      	beq.n	80030b8 <_puts_r+0x5c>
 80030a8:	250a      	movs	r5, #10
 80030aa:	e007      	b.n	80030bc <_puts_r+0x60>
 80030ac:	4621      	mov	r1, r4
 80030ae:	4628      	mov	r0, r5
 80030b0:	f000 f8b0 	bl	8003214 <__swsetup_r>
 80030b4:	2800      	cmp	r0, #0
 80030b6:	d0e7      	beq.n	8003088 <_puts_r+0x2c>
 80030b8:	f04f 35ff 	mov.w	r5, #4294967295
 80030bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030be:	07da      	lsls	r2, r3, #31
 80030c0:	d405      	bmi.n	80030ce <_puts_r+0x72>
 80030c2:	89a3      	ldrh	r3, [r4, #12]
 80030c4:	059b      	lsls	r3, r3, #22
 80030c6:	d402      	bmi.n	80030ce <_puts_r+0x72>
 80030c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030ca:	f000 f979 	bl	80033c0 <__retarget_lock_release_recursive>
 80030ce:	4628      	mov	r0, r5
 80030d0:	bd70      	pop	{r4, r5, r6, pc}
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	da04      	bge.n	80030e0 <_puts_r+0x84>
 80030d6:	69a2      	ldr	r2, [r4, #24]
 80030d8:	429a      	cmp	r2, r3
 80030da:	dc06      	bgt.n	80030ea <_puts_r+0x8e>
 80030dc:	290a      	cmp	r1, #10
 80030de:	d004      	beq.n	80030ea <_puts_r+0x8e>
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	6022      	str	r2, [r4, #0]
 80030e6:	7019      	strb	r1, [r3, #0]
 80030e8:	e7cf      	b.n	800308a <_puts_r+0x2e>
 80030ea:	4622      	mov	r2, r4
 80030ec:	4628      	mov	r0, r5
 80030ee:	f000 f854 	bl	800319a <__swbuf_r>
 80030f2:	3001      	adds	r0, #1
 80030f4:	d1c9      	bne.n	800308a <_puts_r+0x2e>
 80030f6:	e7df      	b.n	80030b8 <_puts_r+0x5c>
 80030f8:	250a      	movs	r5, #10
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	6022      	str	r2, [r4, #0]
 8003100:	701d      	strb	r5, [r3, #0]
 8003102:	e7db      	b.n	80030bc <_puts_r+0x60>

08003104 <puts>:
 8003104:	4b02      	ldr	r3, [pc, #8]	; (8003110 <puts+0xc>)
 8003106:	4601      	mov	r1, r0
 8003108:	6818      	ldr	r0, [r3, #0]
 800310a:	f7ff bfa7 	b.w	800305c <_puts_r>
 800310e:	bf00      	nop
 8003110:	20000064 	.word	0x20000064

08003114 <__sread>:
 8003114:	b510      	push	{r4, lr}
 8003116:	460c      	mov	r4, r1
 8003118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800311c:	f000 f900 	bl	8003320 <_read_r>
 8003120:	2800      	cmp	r0, #0
 8003122:	bfab      	itete	ge
 8003124:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003126:	89a3      	ldrhlt	r3, [r4, #12]
 8003128:	181b      	addge	r3, r3, r0
 800312a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800312e:	bfac      	ite	ge
 8003130:	6563      	strge	r3, [r4, #84]	; 0x54
 8003132:	81a3      	strhlt	r3, [r4, #12]
 8003134:	bd10      	pop	{r4, pc}

08003136 <__swrite>:
 8003136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800313a:	461f      	mov	r7, r3
 800313c:	898b      	ldrh	r3, [r1, #12]
 800313e:	4605      	mov	r5, r0
 8003140:	05db      	lsls	r3, r3, #23
 8003142:	460c      	mov	r4, r1
 8003144:	4616      	mov	r6, r2
 8003146:	d505      	bpl.n	8003154 <__swrite+0x1e>
 8003148:	2302      	movs	r3, #2
 800314a:	2200      	movs	r2, #0
 800314c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003150:	f000 f8d4 	bl	80032fc <_lseek_r>
 8003154:	89a3      	ldrh	r3, [r4, #12]
 8003156:	4632      	mov	r2, r6
 8003158:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800315c:	81a3      	strh	r3, [r4, #12]
 800315e:	4628      	mov	r0, r5
 8003160:	463b      	mov	r3, r7
 8003162:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003166:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800316a:	f000 b8eb 	b.w	8003344 <_write_r>

0800316e <__sseek>:
 800316e:	b510      	push	{r4, lr}
 8003170:	460c      	mov	r4, r1
 8003172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003176:	f000 f8c1 	bl	80032fc <_lseek_r>
 800317a:	1c43      	adds	r3, r0, #1
 800317c:	89a3      	ldrh	r3, [r4, #12]
 800317e:	bf15      	itete	ne
 8003180:	6560      	strne	r0, [r4, #84]	; 0x54
 8003182:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003186:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800318a:	81a3      	strheq	r3, [r4, #12]
 800318c:	bf18      	it	ne
 800318e:	81a3      	strhne	r3, [r4, #12]
 8003190:	bd10      	pop	{r4, pc}

08003192 <__sclose>:
 8003192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003196:	f000 b8a1 	b.w	80032dc <_close_r>

0800319a <__swbuf_r>:
 800319a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319c:	460e      	mov	r6, r1
 800319e:	4614      	mov	r4, r2
 80031a0:	4605      	mov	r5, r0
 80031a2:	b118      	cbz	r0, 80031ac <__swbuf_r+0x12>
 80031a4:	6a03      	ldr	r3, [r0, #32]
 80031a6:	b90b      	cbnz	r3, 80031ac <__swbuf_r+0x12>
 80031a8:	f7ff ff10 	bl	8002fcc <__sinit>
 80031ac:	69a3      	ldr	r3, [r4, #24]
 80031ae:	60a3      	str	r3, [r4, #8]
 80031b0:	89a3      	ldrh	r3, [r4, #12]
 80031b2:	071a      	lsls	r2, r3, #28
 80031b4:	d525      	bpl.n	8003202 <__swbuf_r+0x68>
 80031b6:	6923      	ldr	r3, [r4, #16]
 80031b8:	b31b      	cbz	r3, 8003202 <__swbuf_r+0x68>
 80031ba:	6823      	ldr	r3, [r4, #0]
 80031bc:	6922      	ldr	r2, [r4, #16]
 80031be:	b2f6      	uxtb	r6, r6
 80031c0:	1a98      	subs	r0, r3, r2
 80031c2:	6963      	ldr	r3, [r4, #20]
 80031c4:	4637      	mov	r7, r6
 80031c6:	4283      	cmp	r3, r0
 80031c8:	dc04      	bgt.n	80031d4 <__swbuf_r+0x3a>
 80031ca:	4621      	mov	r1, r4
 80031cc:	4628      	mov	r0, r5
 80031ce:	f001 fdab 	bl	8004d28 <_fflush_r>
 80031d2:	b9e0      	cbnz	r0, 800320e <__swbuf_r+0x74>
 80031d4:	68a3      	ldr	r3, [r4, #8]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	60a3      	str	r3, [r4, #8]
 80031da:	6823      	ldr	r3, [r4, #0]
 80031dc:	1c5a      	adds	r2, r3, #1
 80031de:	6022      	str	r2, [r4, #0]
 80031e0:	701e      	strb	r6, [r3, #0]
 80031e2:	6962      	ldr	r2, [r4, #20]
 80031e4:	1c43      	adds	r3, r0, #1
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d004      	beq.n	80031f4 <__swbuf_r+0x5a>
 80031ea:	89a3      	ldrh	r3, [r4, #12]
 80031ec:	07db      	lsls	r3, r3, #31
 80031ee:	d506      	bpl.n	80031fe <__swbuf_r+0x64>
 80031f0:	2e0a      	cmp	r6, #10
 80031f2:	d104      	bne.n	80031fe <__swbuf_r+0x64>
 80031f4:	4621      	mov	r1, r4
 80031f6:	4628      	mov	r0, r5
 80031f8:	f001 fd96 	bl	8004d28 <_fflush_r>
 80031fc:	b938      	cbnz	r0, 800320e <__swbuf_r+0x74>
 80031fe:	4638      	mov	r0, r7
 8003200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003202:	4621      	mov	r1, r4
 8003204:	4628      	mov	r0, r5
 8003206:	f000 f805 	bl	8003214 <__swsetup_r>
 800320a:	2800      	cmp	r0, #0
 800320c:	d0d5      	beq.n	80031ba <__swbuf_r+0x20>
 800320e:	f04f 37ff 	mov.w	r7, #4294967295
 8003212:	e7f4      	b.n	80031fe <__swbuf_r+0x64>

08003214 <__swsetup_r>:
 8003214:	b538      	push	{r3, r4, r5, lr}
 8003216:	4b2a      	ldr	r3, [pc, #168]	; (80032c0 <__swsetup_r+0xac>)
 8003218:	4605      	mov	r5, r0
 800321a:	6818      	ldr	r0, [r3, #0]
 800321c:	460c      	mov	r4, r1
 800321e:	b118      	cbz	r0, 8003228 <__swsetup_r+0x14>
 8003220:	6a03      	ldr	r3, [r0, #32]
 8003222:	b90b      	cbnz	r3, 8003228 <__swsetup_r+0x14>
 8003224:	f7ff fed2 	bl	8002fcc <__sinit>
 8003228:	89a3      	ldrh	r3, [r4, #12]
 800322a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800322e:	0718      	lsls	r0, r3, #28
 8003230:	d422      	bmi.n	8003278 <__swsetup_r+0x64>
 8003232:	06d9      	lsls	r1, r3, #27
 8003234:	d407      	bmi.n	8003246 <__swsetup_r+0x32>
 8003236:	2309      	movs	r3, #9
 8003238:	602b      	str	r3, [r5, #0]
 800323a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800323e:	f04f 30ff 	mov.w	r0, #4294967295
 8003242:	81a3      	strh	r3, [r4, #12]
 8003244:	e034      	b.n	80032b0 <__swsetup_r+0x9c>
 8003246:	0758      	lsls	r0, r3, #29
 8003248:	d512      	bpl.n	8003270 <__swsetup_r+0x5c>
 800324a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800324c:	b141      	cbz	r1, 8003260 <__swsetup_r+0x4c>
 800324e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003252:	4299      	cmp	r1, r3
 8003254:	d002      	beq.n	800325c <__swsetup_r+0x48>
 8003256:	4628      	mov	r0, r5
 8003258:	f000 ff2e 	bl	80040b8 <_free_r>
 800325c:	2300      	movs	r3, #0
 800325e:	6363      	str	r3, [r4, #52]	; 0x34
 8003260:	89a3      	ldrh	r3, [r4, #12]
 8003262:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003266:	81a3      	strh	r3, [r4, #12]
 8003268:	2300      	movs	r3, #0
 800326a:	6063      	str	r3, [r4, #4]
 800326c:	6923      	ldr	r3, [r4, #16]
 800326e:	6023      	str	r3, [r4, #0]
 8003270:	89a3      	ldrh	r3, [r4, #12]
 8003272:	f043 0308 	orr.w	r3, r3, #8
 8003276:	81a3      	strh	r3, [r4, #12]
 8003278:	6923      	ldr	r3, [r4, #16]
 800327a:	b94b      	cbnz	r3, 8003290 <__swsetup_r+0x7c>
 800327c:	89a3      	ldrh	r3, [r4, #12]
 800327e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003282:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003286:	d003      	beq.n	8003290 <__swsetup_r+0x7c>
 8003288:	4621      	mov	r1, r4
 800328a:	4628      	mov	r0, r5
 800328c:	f001 fd99 	bl	8004dc2 <__smakebuf_r>
 8003290:	89a0      	ldrh	r0, [r4, #12]
 8003292:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003296:	f010 0301 	ands.w	r3, r0, #1
 800329a:	d00a      	beq.n	80032b2 <__swsetup_r+0x9e>
 800329c:	2300      	movs	r3, #0
 800329e:	60a3      	str	r3, [r4, #8]
 80032a0:	6963      	ldr	r3, [r4, #20]
 80032a2:	425b      	negs	r3, r3
 80032a4:	61a3      	str	r3, [r4, #24]
 80032a6:	6923      	ldr	r3, [r4, #16]
 80032a8:	b943      	cbnz	r3, 80032bc <__swsetup_r+0xa8>
 80032aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80032ae:	d1c4      	bne.n	800323a <__swsetup_r+0x26>
 80032b0:	bd38      	pop	{r3, r4, r5, pc}
 80032b2:	0781      	lsls	r1, r0, #30
 80032b4:	bf58      	it	pl
 80032b6:	6963      	ldrpl	r3, [r4, #20]
 80032b8:	60a3      	str	r3, [r4, #8]
 80032ba:	e7f4      	b.n	80032a6 <__swsetup_r+0x92>
 80032bc:	2000      	movs	r0, #0
 80032be:	e7f7      	b.n	80032b0 <__swsetup_r+0x9c>
 80032c0:	20000064 	.word	0x20000064

080032c4 <memset>:
 80032c4:	4603      	mov	r3, r0
 80032c6:	4402      	add	r2, r0
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d100      	bne.n	80032ce <memset+0xa>
 80032cc:	4770      	bx	lr
 80032ce:	f803 1b01 	strb.w	r1, [r3], #1
 80032d2:	e7f9      	b.n	80032c8 <memset+0x4>

080032d4 <_localeconv_r>:
 80032d4:	4800      	ldr	r0, [pc, #0]	; (80032d8 <_localeconv_r+0x4>)
 80032d6:	4770      	bx	lr
 80032d8:	20000158 	.word	0x20000158

080032dc <_close_r>:
 80032dc:	b538      	push	{r3, r4, r5, lr}
 80032de:	2300      	movs	r3, #0
 80032e0:	4d05      	ldr	r5, [pc, #20]	; (80032f8 <_close_r+0x1c>)
 80032e2:	4604      	mov	r4, r0
 80032e4:	4608      	mov	r0, r1
 80032e6:	602b      	str	r3, [r5, #0]
 80032e8:	f7fd fdfd 	bl	8000ee6 <_close>
 80032ec:	1c43      	adds	r3, r0, #1
 80032ee:	d102      	bne.n	80032f6 <_close_r+0x1a>
 80032f0:	682b      	ldr	r3, [r5, #0]
 80032f2:	b103      	cbz	r3, 80032f6 <_close_r+0x1a>
 80032f4:	6023      	str	r3, [r4, #0]
 80032f6:	bd38      	pop	{r3, r4, r5, pc}
 80032f8:	200003d0 	.word	0x200003d0

080032fc <_lseek_r>:
 80032fc:	b538      	push	{r3, r4, r5, lr}
 80032fe:	4604      	mov	r4, r0
 8003300:	4608      	mov	r0, r1
 8003302:	4611      	mov	r1, r2
 8003304:	2200      	movs	r2, #0
 8003306:	4d05      	ldr	r5, [pc, #20]	; (800331c <_lseek_r+0x20>)
 8003308:	602a      	str	r2, [r5, #0]
 800330a:	461a      	mov	r2, r3
 800330c:	f7fd fe0f 	bl	8000f2e <_lseek>
 8003310:	1c43      	adds	r3, r0, #1
 8003312:	d102      	bne.n	800331a <_lseek_r+0x1e>
 8003314:	682b      	ldr	r3, [r5, #0]
 8003316:	b103      	cbz	r3, 800331a <_lseek_r+0x1e>
 8003318:	6023      	str	r3, [r4, #0]
 800331a:	bd38      	pop	{r3, r4, r5, pc}
 800331c:	200003d0 	.word	0x200003d0

08003320 <_read_r>:
 8003320:	b538      	push	{r3, r4, r5, lr}
 8003322:	4604      	mov	r4, r0
 8003324:	4608      	mov	r0, r1
 8003326:	4611      	mov	r1, r2
 8003328:	2200      	movs	r2, #0
 800332a:	4d05      	ldr	r5, [pc, #20]	; (8003340 <_read_r+0x20>)
 800332c:	602a      	str	r2, [r5, #0]
 800332e:	461a      	mov	r2, r3
 8003330:	f7fd fda0 	bl	8000e74 <_read>
 8003334:	1c43      	adds	r3, r0, #1
 8003336:	d102      	bne.n	800333e <_read_r+0x1e>
 8003338:	682b      	ldr	r3, [r5, #0]
 800333a:	b103      	cbz	r3, 800333e <_read_r+0x1e>
 800333c:	6023      	str	r3, [r4, #0]
 800333e:	bd38      	pop	{r3, r4, r5, pc}
 8003340:	200003d0 	.word	0x200003d0

08003344 <_write_r>:
 8003344:	b538      	push	{r3, r4, r5, lr}
 8003346:	4604      	mov	r4, r0
 8003348:	4608      	mov	r0, r1
 800334a:	4611      	mov	r1, r2
 800334c:	2200      	movs	r2, #0
 800334e:	4d05      	ldr	r5, [pc, #20]	; (8003364 <_write_r+0x20>)
 8003350:	602a      	str	r2, [r5, #0]
 8003352:	461a      	mov	r2, r3
 8003354:	f7fd fdab 	bl	8000eae <_write>
 8003358:	1c43      	adds	r3, r0, #1
 800335a:	d102      	bne.n	8003362 <_write_r+0x1e>
 800335c:	682b      	ldr	r3, [r5, #0]
 800335e:	b103      	cbz	r3, 8003362 <_write_r+0x1e>
 8003360:	6023      	str	r3, [r4, #0]
 8003362:	bd38      	pop	{r3, r4, r5, pc}
 8003364:	200003d0 	.word	0x200003d0

08003368 <__errno>:
 8003368:	4b01      	ldr	r3, [pc, #4]	; (8003370 <__errno+0x8>)
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	20000064 	.word	0x20000064

08003374 <__libc_init_array>:
 8003374:	b570      	push	{r4, r5, r6, lr}
 8003376:	2600      	movs	r6, #0
 8003378:	4d0c      	ldr	r5, [pc, #48]	; (80033ac <__libc_init_array+0x38>)
 800337a:	4c0d      	ldr	r4, [pc, #52]	; (80033b0 <__libc_init_array+0x3c>)
 800337c:	1b64      	subs	r4, r4, r5
 800337e:	10a4      	asrs	r4, r4, #2
 8003380:	42a6      	cmp	r6, r4
 8003382:	d109      	bne.n	8003398 <__libc_init_array+0x24>
 8003384:	f001 fe4a 	bl	800501c <_init>
 8003388:	2600      	movs	r6, #0
 800338a:	4d0a      	ldr	r5, [pc, #40]	; (80033b4 <__libc_init_array+0x40>)
 800338c:	4c0a      	ldr	r4, [pc, #40]	; (80033b8 <__libc_init_array+0x44>)
 800338e:	1b64      	subs	r4, r4, r5
 8003390:	10a4      	asrs	r4, r4, #2
 8003392:	42a6      	cmp	r6, r4
 8003394:	d105      	bne.n	80033a2 <__libc_init_array+0x2e>
 8003396:	bd70      	pop	{r4, r5, r6, pc}
 8003398:	f855 3b04 	ldr.w	r3, [r5], #4
 800339c:	4798      	blx	r3
 800339e:	3601      	adds	r6, #1
 80033a0:	e7ee      	b.n	8003380 <__libc_init_array+0xc>
 80033a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80033a6:	4798      	blx	r3
 80033a8:	3601      	adds	r6, #1
 80033aa:	e7f2      	b.n	8003392 <__libc_init_array+0x1e>
 80033ac:	080053fc 	.word	0x080053fc
 80033b0:	080053fc 	.word	0x080053fc
 80033b4:	080053fc 	.word	0x080053fc
 80033b8:	08005400 	.word	0x08005400

080033bc <__retarget_lock_init_recursive>:
 80033bc:	4770      	bx	lr

080033be <__retarget_lock_acquire_recursive>:
 80033be:	4770      	bx	lr

080033c0 <__retarget_lock_release_recursive>:
 80033c0:	4770      	bx	lr

080033c2 <memchr>:
 80033c2:	4603      	mov	r3, r0
 80033c4:	b510      	push	{r4, lr}
 80033c6:	b2c9      	uxtb	r1, r1
 80033c8:	4402      	add	r2, r0
 80033ca:	4293      	cmp	r3, r2
 80033cc:	4618      	mov	r0, r3
 80033ce:	d101      	bne.n	80033d4 <memchr+0x12>
 80033d0:	2000      	movs	r0, #0
 80033d2:	e003      	b.n	80033dc <memchr+0x1a>
 80033d4:	7804      	ldrb	r4, [r0, #0]
 80033d6:	3301      	adds	r3, #1
 80033d8:	428c      	cmp	r4, r1
 80033da:	d1f6      	bne.n	80033ca <memchr+0x8>
 80033dc:	bd10      	pop	{r4, pc}

080033de <quorem>:
 80033de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033e2:	6903      	ldr	r3, [r0, #16]
 80033e4:	690c      	ldr	r4, [r1, #16]
 80033e6:	4607      	mov	r7, r0
 80033e8:	42a3      	cmp	r3, r4
 80033ea:	db7f      	blt.n	80034ec <quorem+0x10e>
 80033ec:	3c01      	subs	r4, #1
 80033ee:	f100 0514 	add.w	r5, r0, #20
 80033f2:	f101 0814 	add.w	r8, r1, #20
 80033f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80033fa:	9301      	str	r3, [sp, #4]
 80033fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003400:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003404:	3301      	adds	r3, #1
 8003406:	429a      	cmp	r2, r3
 8003408:	fbb2 f6f3 	udiv	r6, r2, r3
 800340c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003410:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003414:	d331      	bcc.n	800347a <quorem+0x9c>
 8003416:	f04f 0e00 	mov.w	lr, #0
 800341a:	4640      	mov	r0, r8
 800341c:	46ac      	mov	ip, r5
 800341e:	46f2      	mov	sl, lr
 8003420:	f850 2b04 	ldr.w	r2, [r0], #4
 8003424:	b293      	uxth	r3, r2
 8003426:	fb06 e303 	mla	r3, r6, r3, lr
 800342a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800342e:	0c1a      	lsrs	r2, r3, #16
 8003430:	b29b      	uxth	r3, r3
 8003432:	fb06 220e 	mla	r2, r6, lr, r2
 8003436:	ebaa 0303 	sub.w	r3, sl, r3
 800343a:	f8dc a000 	ldr.w	sl, [ip]
 800343e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003442:	fa1f fa8a 	uxth.w	sl, sl
 8003446:	4453      	add	r3, sl
 8003448:	f8dc a000 	ldr.w	sl, [ip]
 800344c:	b292      	uxth	r2, r2
 800344e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003452:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003456:	b29b      	uxth	r3, r3
 8003458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800345c:	4581      	cmp	r9, r0
 800345e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003462:	f84c 3b04 	str.w	r3, [ip], #4
 8003466:	d2db      	bcs.n	8003420 <quorem+0x42>
 8003468:	f855 300b 	ldr.w	r3, [r5, fp]
 800346c:	b92b      	cbnz	r3, 800347a <quorem+0x9c>
 800346e:	9b01      	ldr	r3, [sp, #4]
 8003470:	3b04      	subs	r3, #4
 8003472:	429d      	cmp	r5, r3
 8003474:	461a      	mov	r2, r3
 8003476:	d32d      	bcc.n	80034d4 <quorem+0xf6>
 8003478:	613c      	str	r4, [r7, #16]
 800347a:	4638      	mov	r0, r7
 800347c:	f001 f992 	bl	80047a4 <__mcmp>
 8003480:	2800      	cmp	r0, #0
 8003482:	db23      	blt.n	80034cc <quorem+0xee>
 8003484:	4629      	mov	r1, r5
 8003486:	2000      	movs	r0, #0
 8003488:	3601      	adds	r6, #1
 800348a:	f858 2b04 	ldr.w	r2, [r8], #4
 800348e:	f8d1 c000 	ldr.w	ip, [r1]
 8003492:	b293      	uxth	r3, r2
 8003494:	1ac3      	subs	r3, r0, r3
 8003496:	0c12      	lsrs	r2, r2, #16
 8003498:	fa1f f08c 	uxth.w	r0, ip
 800349c:	4403      	add	r3, r0
 800349e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80034a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80034ac:	45c1      	cmp	r9, r8
 80034ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80034b2:	f841 3b04 	str.w	r3, [r1], #4
 80034b6:	d2e8      	bcs.n	800348a <quorem+0xac>
 80034b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80034bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80034c0:	b922      	cbnz	r2, 80034cc <quorem+0xee>
 80034c2:	3b04      	subs	r3, #4
 80034c4:	429d      	cmp	r5, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	d30a      	bcc.n	80034e0 <quorem+0x102>
 80034ca:	613c      	str	r4, [r7, #16]
 80034cc:	4630      	mov	r0, r6
 80034ce:	b003      	add	sp, #12
 80034d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034d4:	6812      	ldr	r2, [r2, #0]
 80034d6:	3b04      	subs	r3, #4
 80034d8:	2a00      	cmp	r2, #0
 80034da:	d1cd      	bne.n	8003478 <quorem+0x9a>
 80034dc:	3c01      	subs	r4, #1
 80034de:	e7c8      	b.n	8003472 <quorem+0x94>
 80034e0:	6812      	ldr	r2, [r2, #0]
 80034e2:	3b04      	subs	r3, #4
 80034e4:	2a00      	cmp	r2, #0
 80034e6:	d1f0      	bne.n	80034ca <quorem+0xec>
 80034e8:	3c01      	subs	r4, #1
 80034ea:	e7eb      	b.n	80034c4 <quorem+0xe6>
 80034ec:	2000      	movs	r0, #0
 80034ee:	e7ee      	b.n	80034ce <quorem+0xf0>

080034f0 <_dtoa_r>:
 80034f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034f4:	4616      	mov	r6, r2
 80034f6:	461f      	mov	r7, r3
 80034f8:	69c4      	ldr	r4, [r0, #28]
 80034fa:	b099      	sub	sp, #100	; 0x64
 80034fc:	4605      	mov	r5, r0
 80034fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003502:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8003506:	b974      	cbnz	r4, 8003526 <_dtoa_r+0x36>
 8003508:	2010      	movs	r0, #16
 800350a:	f000 fe1d 	bl	8004148 <malloc>
 800350e:	4602      	mov	r2, r0
 8003510:	61e8      	str	r0, [r5, #28]
 8003512:	b920      	cbnz	r0, 800351e <_dtoa_r+0x2e>
 8003514:	21ef      	movs	r1, #239	; 0xef
 8003516:	4bac      	ldr	r3, [pc, #688]	; (80037c8 <_dtoa_r+0x2d8>)
 8003518:	48ac      	ldr	r0, [pc, #688]	; (80037cc <_dtoa_r+0x2dc>)
 800351a:	f001 fccf 	bl	8004ebc <__assert_func>
 800351e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003522:	6004      	str	r4, [r0, #0]
 8003524:	60c4      	str	r4, [r0, #12]
 8003526:	69eb      	ldr	r3, [r5, #28]
 8003528:	6819      	ldr	r1, [r3, #0]
 800352a:	b151      	cbz	r1, 8003542 <_dtoa_r+0x52>
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	2301      	movs	r3, #1
 8003530:	4093      	lsls	r3, r2
 8003532:	604a      	str	r2, [r1, #4]
 8003534:	608b      	str	r3, [r1, #8]
 8003536:	4628      	mov	r0, r5
 8003538:	f000 fefa 	bl	8004330 <_Bfree>
 800353c:	2200      	movs	r2, #0
 800353e:	69eb      	ldr	r3, [r5, #28]
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	1e3b      	subs	r3, r7, #0
 8003544:	bfaf      	iteee	ge
 8003546:	2300      	movge	r3, #0
 8003548:	2201      	movlt	r2, #1
 800354a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800354e:	9305      	strlt	r3, [sp, #20]
 8003550:	bfa8      	it	ge
 8003552:	f8c8 3000 	strge.w	r3, [r8]
 8003556:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800355a:	4b9d      	ldr	r3, [pc, #628]	; (80037d0 <_dtoa_r+0x2e0>)
 800355c:	bfb8      	it	lt
 800355e:	f8c8 2000 	strlt.w	r2, [r8]
 8003562:	ea33 0309 	bics.w	r3, r3, r9
 8003566:	d119      	bne.n	800359c <_dtoa_r+0xac>
 8003568:	f242 730f 	movw	r3, #9999	; 0x270f
 800356c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800356e:	6013      	str	r3, [r2, #0]
 8003570:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003574:	4333      	orrs	r3, r6
 8003576:	f000 8589 	beq.w	800408c <_dtoa_r+0xb9c>
 800357a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800357c:	b953      	cbnz	r3, 8003594 <_dtoa_r+0xa4>
 800357e:	4b95      	ldr	r3, [pc, #596]	; (80037d4 <_dtoa_r+0x2e4>)
 8003580:	e023      	b.n	80035ca <_dtoa_r+0xda>
 8003582:	4b95      	ldr	r3, [pc, #596]	; (80037d8 <_dtoa_r+0x2e8>)
 8003584:	9303      	str	r3, [sp, #12]
 8003586:	3308      	adds	r3, #8
 8003588:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800358a:	6013      	str	r3, [r2, #0]
 800358c:	9803      	ldr	r0, [sp, #12]
 800358e:	b019      	add	sp, #100	; 0x64
 8003590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003594:	4b8f      	ldr	r3, [pc, #572]	; (80037d4 <_dtoa_r+0x2e4>)
 8003596:	9303      	str	r3, [sp, #12]
 8003598:	3303      	adds	r3, #3
 800359a:	e7f5      	b.n	8003588 <_dtoa_r+0x98>
 800359c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80035a0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80035a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80035a8:	2200      	movs	r2, #0
 80035aa:	2300      	movs	r3, #0
 80035ac:	f7fd f9fc 	bl	80009a8 <__aeabi_dcmpeq>
 80035b0:	4680      	mov	r8, r0
 80035b2:	b160      	cbz	r0, 80035ce <_dtoa_r+0xde>
 80035b4:	2301      	movs	r3, #1
 80035b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80035b8:	6013      	str	r3, [r2, #0]
 80035ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 8562 	beq.w	8004086 <_dtoa_r+0xb96>
 80035c2:	4b86      	ldr	r3, [pc, #536]	; (80037dc <_dtoa_r+0x2ec>)
 80035c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80035c6:	6013      	str	r3, [r2, #0]
 80035c8:	3b01      	subs	r3, #1
 80035ca:	9303      	str	r3, [sp, #12]
 80035cc:	e7de      	b.n	800358c <_dtoa_r+0x9c>
 80035ce:	ab16      	add	r3, sp, #88	; 0x58
 80035d0:	9301      	str	r3, [sp, #4]
 80035d2:	ab17      	add	r3, sp, #92	; 0x5c
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	4628      	mov	r0, r5
 80035d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80035dc:	f001 f98a 	bl	80048f4 <__d2b>
 80035e0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80035e4:	4682      	mov	sl, r0
 80035e6:	2c00      	cmp	r4, #0
 80035e8:	d07e      	beq.n	80036e8 <_dtoa_r+0x1f8>
 80035ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80035ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80035f0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80035f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035f8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80035fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003600:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8003604:	4619      	mov	r1, r3
 8003606:	2200      	movs	r2, #0
 8003608:	4b75      	ldr	r3, [pc, #468]	; (80037e0 <_dtoa_r+0x2f0>)
 800360a:	f7fc fdad 	bl	8000168 <__aeabi_dsub>
 800360e:	a368      	add	r3, pc, #416	; (adr r3, 80037b0 <_dtoa_r+0x2c0>)
 8003610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003614:	f7fc ff60 	bl	80004d8 <__aeabi_dmul>
 8003618:	a367      	add	r3, pc, #412	; (adr r3, 80037b8 <_dtoa_r+0x2c8>)
 800361a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361e:	f7fc fda5 	bl	800016c <__adddf3>
 8003622:	4606      	mov	r6, r0
 8003624:	4620      	mov	r0, r4
 8003626:	460f      	mov	r7, r1
 8003628:	f7fc feec 	bl	8000404 <__aeabi_i2d>
 800362c:	a364      	add	r3, pc, #400	; (adr r3, 80037c0 <_dtoa_r+0x2d0>)
 800362e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003632:	f7fc ff51 	bl	80004d8 <__aeabi_dmul>
 8003636:	4602      	mov	r2, r0
 8003638:	460b      	mov	r3, r1
 800363a:	4630      	mov	r0, r6
 800363c:	4639      	mov	r1, r7
 800363e:	f7fc fd95 	bl	800016c <__adddf3>
 8003642:	4606      	mov	r6, r0
 8003644:	460f      	mov	r7, r1
 8003646:	f7fd f9f7 	bl	8000a38 <__aeabi_d2iz>
 800364a:	2200      	movs	r2, #0
 800364c:	4683      	mov	fp, r0
 800364e:	2300      	movs	r3, #0
 8003650:	4630      	mov	r0, r6
 8003652:	4639      	mov	r1, r7
 8003654:	f7fd f9b2 	bl	80009bc <__aeabi_dcmplt>
 8003658:	b148      	cbz	r0, 800366e <_dtoa_r+0x17e>
 800365a:	4658      	mov	r0, fp
 800365c:	f7fc fed2 	bl	8000404 <__aeabi_i2d>
 8003660:	4632      	mov	r2, r6
 8003662:	463b      	mov	r3, r7
 8003664:	f7fd f9a0 	bl	80009a8 <__aeabi_dcmpeq>
 8003668:	b908      	cbnz	r0, 800366e <_dtoa_r+0x17e>
 800366a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800366e:	f1bb 0f16 	cmp.w	fp, #22
 8003672:	d857      	bhi.n	8003724 <_dtoa_r+0x234>
 8003674:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003678:	4b5a      	ldr	r3, [pc, #360]	; (80037e4 <_dtoa_r+0x2f4>)
 800367a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800367e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003682:	f7fd f99b 	bl	80009bc <__aeabi_dcmplt>
 8003686:	2800      	cmp	r0, #0
 8003688:	d04e      	beq.n	8003728 <_dtoa_r+0x238>
 800368a:	2300      	movs	r3, #0
 800368c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003690:	930f      	str	r3, [sp, #60]	; 0x3c
 8003692:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003694:	1b1b      	subs	r3, r3, r4
 8003696:	1e5a      	subs	r2, r3, #1
 8003698:	bf46      	itte	mi
 800369a:	f1c3 0901 	rsbmi	r9, r3, #1
 800369e:	2300      	movmi	r3, #0
 80036a0:	f04f 0900 	movpl.w	r9, #0
 80036a4:	9209      	str	r2, [sp, #36]	; 0x24
 80036a6:	bf48      	it	mi
 80036a8:	9309      	strmi	r3, [sp, #36]	; 0x24
 80036aa:	f1bb 0f00 	cmp.w	fp, #0
 80036ae:	db3d      	blt.n	800372c <_dtoa_r+0x23c>
 80036b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036b2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80036b6:	445b      	add	r3, fp
 80036b8:	9309      	str	r3, [sp, #36]	; 0x24
 80036ba:	2300      	movs	r3, #0
 80036bc:	930a      	str	r3, [sp, #40]	; 0x28
 80036be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80036c0:	2b09      	cmp	r3, #9
 80036c2:	d867      	bhi.n	8003794 <_dtoa_r+0x2a4>
 80036c4:	2b05      	cmp	r3, #5
 80036c6:	bfc4      	itt	gt
 80036c8:	3b04      	subgt	r3, #4
 80036ca:	9322      	strgt	r3, [sp, #136]	; 0x88
 80036cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80036ce:	bfc8      	it	gt
 80036d0:	2400      	movgt	r4, #0
 80036d2:	f1a3 0302 	sub.w	r3, r3, #2
 80036d6:	bfd8      	it	le
 80036d8:	2401      	movle	r4, #1
 80036da:	2b03      	cmp	r3, #3
 80036dc:	f200 8086 	bhi.w	80037ec <_dtoa_r+0x2fc>
 80036e0:	e8df f003 	tbb	[pc, r3]
 80036e4:	5637392c 	.word	0x5637392c
 80036e8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80036ec:	441c      	add	r4, r3
 80036ee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80036f2:	2b20      	cmp	r3, #32
 80036f4:	bfc1      	itttt	gt
 80036f6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80036fa:	fa09 f903 	lslgt.w	r9, r9, r3
 80036fe:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8003702:	fa26 f303 	lsrgt.w	r3, r6, r3
 8003706:	bfd6      	itet	le
 8003708:	f1c3 0320 	rsble	r3, r3, #32
 800370c:	ea49 0003 	orrgt.w	r0, r9, r3
 8003710:	fa06 f003 	lslle.w	r0, r6, r3
 8003714:	f7fc fe66 	bl	80003e4 <__aeabi_ui2d>
 8003718:	2201      	movs	r2, #1
 800371a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800371e:	3c01      	subs	r4, #1
 8003720:	9213      	str	r2, [sp, #76]	; 0x4c
 8003722:	e76f      	b.n	8003604 <_dtoa_r+0x114>
 8003724:	2301      	movs	r3, #1
 8003726:	e7b3      	b.n	8003690 <_dtoa_r+0x1a0>
 8003728:	900f      	str	r0, [sp, #60]	; 0x3c
 800372a:	e7b2      	b.n	8003692 <_dtoa_r+0x1a2>
 800372c:	f1cb 0300 	rsb	r3, fp, #0
 8003730:	930a      	str	r3, [sp, #40]	; 0x28
 8003732:	2300      	movs	r3, #0
 8003734:	eba9 090b 	sub.w	r9, r9, fp
 8003738:	930e      	str	r3, [sp, #56]	; 0x38
 800373a:	e7c0      	b.n	80036be <_dtoa_r+0x1ce>
 800373c:	2300      	movs	r3, #0
 800373e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003740:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003742:	2b00      	cmp	r3, #0
 8003744:	dc55      	bgt.n	80037f2 <_dtoa_r+0x302>
 8003746:	2301      	movs	r3, #1
 8003748:	461a      	mov	r2, r3
 800374a:	9306      	str	r3, [sp, #24]
 800374c:	9308      	str	r3, [sp, #32]
 800374e:	9223      	str	r2, [sp, #140]	; 0x8c
 8003750:	e00b      	b.n	800376a <_dtoa_r+0x27a>
 8003752:	2301      	movs	r3, #1
 8003754:	e7f3      	b.n	800373e <_dtoa_r+0x24e>
 8003756:	2300      	movs	r3, #0
 8003758:	930b      	str	r3, [sp, #44]	; 0x2c
 800375a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800375c:	445b      	add	r3, fp
 800375e:	9306      	str	r3, [sp, #24]
 8003760:	3301      	adds	r3, #1
 8003762:	2b01      	cmp	r3, #1
 8003764:	9308      	str	r3, [sp, #32]
 8003766:	bfb8      	it	lt
 8003768:	2301      	movlt	r3, #1
 800376a:	2100      	movs	r1, #0
 800376c:	2204      	movs	r2, #4
 800376e:	69e8      	ldr	r0, [r5, #28]
 8003770:	f102 0614 	add.w	r6, r2, #20
 8003774:	429e      	cmp	r6, r3
 8003776:	d940      	bls.n	80037fa <_dtoa_r+0x30a>
 8003778:	6041      	str	r1, [r0, #4]
 800377a:	4628      	mov	r0, r5
 800377c:	f000 fd98 	bl	80042b0 <_Balloc>
 8003780:	9003      	str	r0, [sp, #12]
 8003782:	2800      	cmp	r0, #0
 8003784:	d13c      	bne.n	8003800 <_dtoa_r+0x310>
 8003786:	4602      	mov	r2, r0
 8003788:	f240 11af 	movw	r1, #431	; 0x1af
 800378c:	4b16      	ldr	r3, [pc, #88]	; (80037e8 <_dtoa_r+0x2f8>)
 800378e:	e6c3      	b.n	8003518 <_dtoa_r+0x28>
 8003790:	2301      	movs	r3, #1
 8003792:	e7e1      	b.n	8003758 <_dtoa_r+0x268>
 8003794:	2401      	movs	r4, #1
 8003796:	2300      	movs	r3, #0
 8003798:	940b      	str	r4, [sp, #44]	; 0x2c
 800379a:	9322      	str	r3, [sp, #136]	; 0x88
 800379c:	f04f 33ff 	mov.w	r3, #4294967295
 80037a0:	2200      	movs	r2, #0
 80037a2:	9306      	str	r3, [sp, #24]
 80037a4:	9308      	str	r3, [sp, #32]
 80037a6:	2312      	movs	r3, #18
 80037a8:	e7d1      	b.n	800374e <_dtoa_r+0x25e>
 80037aa:	bf00      	nop
 80037ac:	f3af 8000 	nop.w
 80037b0:	636f4361 	.word	0x636f4361
 80037b4:	3fd287a7 	.word	0x3fd287a7
 80037b8:	8b60c8b3 	.word	0x8b60c8b3
 80037bc:	3fc68a28 	.word	0x3fc68a28
 80037c0:	509f79fb 	.word	0x509f79fb
 80037c4:	3fd34413 	.word	0x3fd34413
 80037c8:	080050cb 	.word	0x080050cb
 80037cc:	080050e2 	.word	0x080050e2
 80037d0:	7ff00000 	.word	0x7ff00000
 80037d4:	080050c7 	.word	0x080050c7
 80037d8:	080050be 	.word	0x080050be
 80037dc:	0800509b 	.word	0x0800509b
 80037e0:	3ff80000 	.word	0x3ff80000
 80037e4:	080051d0 	.word	0x080051d0
 80037e8:	0800513a 	.word	0x0800513a
 80037ec:	2301      	movs	r3, #1
 80037ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80037f0:	e7d4      	b.n	800379c <_dtoa_r+0x2ac>
 80037f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80037f4:	9306      	str	r3, [sp, #24]
 80037f6:	9308      	str	r3, [sp, #32]
 80037f8:	e7b7      	b.n	800376a <_dtoa_r+0x27a>
 80037fa:	3101      	adds	r1, #1
 80037fc:	0052      	lsls	r2, r2, #1
 80037fe:	e7b7      	b.n	8003770 <_dtoa_r+0x280>
 8003800:	69eb      	ldr	r3, [r5, #28]
 8003802:	9a03      	ldr	r2, [sp, #12]
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	9b08      	ldr	r3, [sp, #32]
 8003808:	2b0e      	cmp	r3, #14
 800380a:	f200 80a8 	bhi.w	800395e <_dtoa_r+0x46e>
 800380e:	2c00      	cmp	r4, #0
 8003810:	f000 80a5 	beq.w	800395e <_dtoa_r+0x46e>
 8003814:	f1bb 0f00 	cmp.w	fp, #0
 8003818:	dd34      	ble.n	8003884 <_dtoa_r+0x394>
 800381a:	4b9a      	ldr	r3, [pc, #616]	; (8003a84 <_dtoa_r+0x594>)
 800381c:	f00b 020f 	and.w	r2, fp, #15
 8003820:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003824:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8003828:	e9d3 3400 	ldrd	r3, r4, [r3]
 800382c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003830:	ea4f 142b 	mov.w	r4, fp, asr #4
 8003834:	d016      	beq.n	8003864 <_dtoa_r+0x374>
 8003836:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800383a:	4b93      	ldr	r3, [pc, #588]	; (8003a88 <_dtoa_r+0x598>)
 800383c:	2703      	movs	r7, #3
 800383e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003842:	f7fc ff73 	bl	800072c <__aeabi_ddiv>
 8003846:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800384a:	f004 040f 	and.w	r4, r4, #15
 800384e:	4e8e      	ldr	r6, [pc, #568]	; (8003a88 <_dtoa_r+0x598>)
 8003850:	b954      	cbnz	r4, 8003868 <_dtoa_r+0x378>
 8003852:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003856:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800385a:	f7fc ff67 	bl	800072c <__aeabi_ddiv>
 800385e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003862:	e029      	b.n	80038b8 <_dtoa_r+0x3c8>
 8003864:	2702      	movs	r7, #2
 8003866:	e7f2      	b.n	800384e <_dtoa_r+0x35e>
 8003868:	07e1      	lsls	r1, r4, #31
 800386a:	d508      	bpl.n	800387e <_dtoa_r+0x38e>
 800386c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003870:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003874:	f7fc fe30 	bl	80004d8 <__aeabi_dmul>
 8003878:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800387c:	3701      	adds	r7, #1
 800387e:	1064      	asrs	r4, r4, #1
 8003880:	3608      	adds	r6, #8
 8003882:	e7e5      	b.n	8003850 <_dtoa_r+0x360>
 8003884:	f000 80a5 	beq.w	80039d2 <_dtoa_r+0x4e2>
 8003888:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800388c:	f1cb 0400 	rsb	r4, fp, #0
 8003890:	4b7c      	ldr	r3, [pc, #496]	; (8003a84 <_dtoa_r+0x594>)
 8003892:	f004 020f 	and.w	r2, r4, #15
 8003896:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800389a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389e:	f7fc fe1b 	bl	80004d8 <__aeabi_dmul>
 80038a2:	2702      	movs	r7, #2
 80038a4:	2300      	movs	r3, #0
 80038a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80038aa:	4e77      	ldr	r6, [pc, #476]	; (8003a88 <_dtoa_r+0x598>)
 80038ac:	1124      	asrs	r4, r4, #4
 80038ae:	2c00      	cmp	r4, #0
 80038b0:	f040 8084 	bne.w	80039bc <_dtoa_r+0x4cc>
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1d2      	bne.n	800385e <_dtoa_r+0x36e>
 80038b8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80038bc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80038c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 8087 	beq.w	80039d6 <_dtoa_r+0x4e6>
 80038c8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80038cc:	2200      	movs	r2, #0
 80038ce:	4b6f      	ldr	r3, [pc, #444]	; (8003a8c <_dtoa_r+0x59c>)
 80038d0:	f7fd f874 	bl	80009bc <__aeabi_dcmplt>
 80038d4:	2800      	cmp	r0, #0
 80038d6:	d07e      	beq.n	80039d6 <_dtoa_r+0x4e6>
 80038d8:	9b08      	ldr	r3, [sp, #32]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d07b      	beq.n	80039d6 <_dtoa_r+0x4e6>
 80038de:	9b06      	ldr	r3, [sp, #24]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	dd38      	ble.n	8003956 <_dtoa_r+0x466>
 80038e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80038e8:	2200      	movs	r2, #0
 80038ea:	4b69      	ldr	r3, [pc, #420]	; (8003a90 <_dtoa_r+0x5a0>)
 80038ec:	f7fc fdf4 	bl	80004d8 <__aeabi_dmul>
 80038f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80038f4:	9c06      	ldr	r4, [sp, #24]
 80038f6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80038fa:	3701      	adds	r7, #1
 80038fc:	4638      	mov	r0, r7
 80038fe:	f7fc fd81 	bl	8000404 <__aeabi_i2d>
 8003902:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003906:	f7fc fde7 	bl	80004d8 <__aeabi_dmul>
 800390a:	2200      	movs	r2, #0
 800390c:	4b61      	ldr	r3, [pc, #388]	; (8003a94 <_dtoa_r+0x5a4>)
 800390e:	f7fc fc2d 	bl	800016c <__adddf3>
 8003912:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003916:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800391a:	9611      	str	r6, [sp, #68]	; 0x44
 800391c:	2c00      	cmp	r4, #0
 800391e:	d15d      	bne.n	80039dc <_dtoa_r+0x4ec>
 8003920:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003924:	2200      	movs	r2, #0
 8003926:	4b5c      	ldr	r3, [pc, #368]	; (8003a98 <_dtoa_r+0x5a8>)
 8003928:	f7fc fc1e 	bl	8000168 <__aeabi_dsub>
 800392c:	4602      	mov	r2, r0
 800392e:	460b      	mov	r3, r1
 8003930:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003934:	4633      	mov	r3, r6
 8003936:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003938:	f7fd f85e 	bl	80009f8 <__aeabi_dcmpgt>
 800393c:	2800      	cmp	r0, #0
 800393e:	f040 8295 	bne.w	8003e6c <_dtoa_r+0x97c>
 8003942:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003946:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003948:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800394c:	f7fd f836 	bl	80009bc <__aeabi_dcmplt>
 8003950:	2800      	cmp	r0, #0
 8003952:	f040 8289 	bne.w	8003e68 <_dtoa_r+0x978>
 8003956:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800395a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800395e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003960:	2b00      	cmp	r3, #0
 8003962:	f2c0 8151 	blt.w	8003c08 <_dtoa_r+0x718>
 8003966:	f1bb 0f0e 	cmp.w	fp, #14
 800396a:	f300 814d 	bgt.w	8003c08 <_dtoa_r+0x718>
 800396e:	4b45      	ldr	r3, [pc, #276]	; (8003a84 <_dtoa_r+0x594>)
 8003970:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003974:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003978:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800397c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800397e:	2b00      	cmp	r3, #0
 8003980:	f280 80da 	bge.w	8003b38 <_dtoa_r+0x648>
 8003984:	9b08      	ldr	r3, [sp, #32]
 8003986:	2b00      	cmp	r3, #0
 8003988:	f300 80d6 	bgt.w	8003b38 <_dtoa_r+0x648>
 800398c:	f040 826b 	bne.w	8003e66 <_dtoa_r+0x976>
 8003990:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003994:	2200      	movs	r2, #0
 8003996:	4b40      	ldr	r3, [pc, #256]	; (8003a98 <_dtoa_r+0x5a8>)
 8003998:	f7fc fd9e 	bl	80004d8 <__aeabi_dmul>
 800399c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80039a0:	f7fd f820 	bl	80009e4 <__aeabi_dcmpge>
 80039a4:	9c08      	ldr	r4, [sp, #32]
 80039a6:	4626      	mov	r6, r4
 80039a8:	2800      	cmp	r0, #0
 80039aa:	f040 8241 	bne.w	8003e30 <_dtoa_r+0x940>
 80039ae:	2331      	movs	r3, #49	; 0x31
 80039b0:	9f03      	ldr	r7, [sp, #12]
 80039b2:	f10b 0b01 	add.w	fp, fp, #1
 80039b6:	f807 3b01 	strb.w	r3, [r7], #1
 80039ba:	e23d      	b.n	8003e38 <_dtoa_r+0x948>
 80039bc:	07e2      	lsls	r2, r4, #31
 80039be:	d505      	bpl.n	80039cc <_dtoa_r+0x4dc>
 80039c0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80039c4:	f7fc fd88 	bl	80004d8 <__aeabi_dmul>
 80039c8:	2301      	movs	r3, #1
 80039ca:	3701      	adds	r7, #1
 80039cc:	1064      	asrs	r4, r4, #1
 80039ce:	3608      	adds	r6, #8
 80039d0:	e76d      	b.n	80038ae <_dtoa_r+0x3be>
 80039d2:	2702      	movs	r7, #2
 80039d4:	e770      	b.n	80038b8 <_dtoa_r+0x3c8>
 80039d6:	46d8      	mov	r8, fp
 80039d8:	9c08      	ldr	r4, [sp, #32]
 80039da:	e78f      	b.n	80038fc <_dtoa_r+0x40c>
 80039dc:	9903      	ldr	r1, [sp, #12]
 80039de:	4b29      	ldr	r3, [pc, #164]	; (8003a84 <_dtoa_r+0x594>)
 80039e0:	4421      	add	r1, r4
 80039e2:	9112      	str	r1, [sp, #72]	; 0x48
 80039e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80039e6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80039ea:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80039ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80039f2:	2900      	cmp	r1, #0
 80039f4:	d054      	beq.n	8003aa0 <_dtoa_r+0x5b0>
 80039f6:	2000      	movs	r0, #0
 80039f8:	4928      	ldr	r1, [pc, #160]	; (8003a9c <_dtoa_r+0x5ac>)
 80039fa:	f7fc fe97 	bl	800072c <__aeabi_ddiv>
 80039fe:	463b      	mov	r3, r7
 8003a00:	4632      	mov	r2, r6
 8003a02:	f7fc fbb1 	bl	8000168 <__aeabi_dsub>
 8003a06:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003a0a:	9f03      	ldr	r7, [sp, #12]
 8003a0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a10:	f7fd f812 	bl	8000a38 <__aeabi_d2iz>
 8003a14:	4604      	mov	r4, r0
 8003a16:	f7fc fcf5 	bl	8000404 <__aeabi_i2d>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a22:	f7fc fba1 	bl	8000168 <__aeabi_dsub>
 8003a26:	4602      	mov	r2, r0
 8003a28:	460b      	mov	r3, r1
 8003a2a:	3430      	adds	r4, #48	; 0x30
 8003a2c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003a30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003a34:	f807 4b01 	strb.w	r4, [r7], #1
 8003a38:	f7fc ffc0 	bl	80009bc <__aeabi_dcmplt>
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d173      	bne.n	8003b28 <_dtoa_r+0x638>
 8003a40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a44:	2000      	movs	r0, #0
 8003a46:	4911      	ldr	r1, [pc, #68]	; (8003a8c <_dtoa_r+0x59c>)
 8003a48:	f7fc fb8e 	bl	8000168 <__aeabi_dsub>
 8003a4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003a50:	f7fc ffb4 	bl	80009bc <__aeabi_dcmplt>
 8003a54:	2800      	cmp	r0, #0
 8003a56:	f040 80b6 	bne.w	8003bc6 <_dtoa_r+0x6d6>
 8003a5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003a5c:	429f      	cmp	r7, r3
 8003a5e:	f43f af7a 	beq.w	8003956 <_dtoa_r+0x466>
 8003a62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003a66:	2200      	movs	r2, #0
 8003a68:	4b09      	ldr	r3, [pc, #36]	; (8003a90 <_dtoa_r+0x5a0>)
 8003a6a:	f7fc fd35 	bl	80004d8 <__aeabi_dmul>
 8003a6e:	2200      	movs	r2, #0
 8003a70:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003a74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a78:	4b05      	ldr	r3, [pc, #20]	; (8003a90 <_dtoa_r+0x5a0>)
 8003a7a:	f7fc fd2d 	bl	80004d8 <__aeabi_dmul>
 8003a7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a82:	e7c3      	b.n	8003a0c <_dtoa_r+0x51c>
 8003a84:	080051d0 	.word	0x080051d0
 8003a88:	080051a8 	.word	0x080051a8
 8003a8c:	3ff00000 	.word	0x3ff00000
 8003a90:	40240000 	.word	0x40240000
 8003a94:	401c0000 	.word	0x401c0000
 8003a98:	40140000 	.word	0x40140000
 8003a9c:	3fe00000 	.word	0x3fe00000
 8003aa0:	4630      	mov	r0, r6
 8003aa2:	4639      	mov	r1, r7
 8003aa4:	f7fc fd18 	bl	80004d8 <__aeabi_dmul>
 8003aa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003aaa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003aae:	9c03      	ldr	r4, [sp, #12]
 8003ab0:	9314      	str	r3, [sp, #80]	; 0x50
 8003ab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ab6:	f7fc ffbf 	bl	8000a38 <__aeabi_d2iz>
 8003aba:	9015      	str	r0, [sp, #84]	; 0x54
 8003abc:	f7fc fca2 	bl	8000404 <__aeabi_i2d>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ac8:	f7fc fb4e 	bl	8000168 <__aeabi_dsub>
 8003acc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003ace:	4606      	mov	r6, r0
 8003ad0:	3330      	adds	r3, #48	; 0x30
 8003ad2:	f804 3b01 	strb.w	r3, [r4], #1
 8003ad6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003ad8:	460f      	mov	r7, r1
 8003ada:	429c      	cmp	r4, r3
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	d124      	bne.n	8003b2c <_dtoa_r+0x63c>
 8003ae2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ae6:	4baf      	ldr	r3, [pc, #700]	; (8003da4 <_dtoa_r+0x8b4>)
 8003ae8:	f7fc fb40 	bl	800016c <__adddf3>
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	4630      	mov	r0, r6
 8003af2:	4639      	mov	r1, r7
 8003af4:	f7fc ff80 	bl	80009f8 <__aeabi_dcmpgt>
 8003af8:	2800      	cmp	r0, #0
 8003afa:	d163      	bne.n	8003bc4 <_dtoa_r+0x6d4>
 8003afc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003b00:	2000      	movs	r0, #0
 8003b02:	49a8      	ldr	r1, [pc, #672]	; (8003da4 <_dtoa_r+0x8b4>)
 8003b04:	f7fc fb30 	bl	8000168 <__aeabi_dsub>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	4639      	mov	r1, r7
 8003b10:	f7fc ff54 	bl	80009bc <__aeabi_dcmplt>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	f43f af1e 	beq.w	8003956 <_dtoa_r+0x466>
 8003b1a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003b1c:	1e7b      	subs	r3, r7, #1
 8003b1e:	9314      	str	r3, [sp, #80]	; 0x50
 8003b20:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8003b24:	2b30      	cmp	r3, #48	; 0x30
 8003b26:	d0f8      	beq.n	8003b1a <_dtoa_r+0x62a>
 8003b28:	46c3      	mov	fp, r8
 8003b2a:	e03b      	b.n	8003ba4 <_dtoa_r+0x6b4>
 8003b2c:	4b9e      	ldr	r3, [pc, #632]	; (8003da8 <_dtoa_r+0x8b8>)
 8003b2e:	f7fc fcd3 	bl	80004d8 <__aeabi_dmul>
 8003b32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003b36:	e7bc      	b.n	8003ab2 <_dtoa_r+0x5c2>
 8003b38:	9f03      	ldr	r7, [sp, #12]
 8003b3a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8003b3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003b42:	4640      	mov	r0, r8
 8003b44:	4649      	mov	r1, r9
 8003b46:	f7fc fdf1 	bl	800072c <__aeabi_ddiv>
 8003b4a:	f7fc ff75 	bl	8000a38 <__aeabi_d2iz>
 8003b4e:	4604      	mov	r4, r0
 8003b50:	f7fc fc58 	bl	8000404 <__aeabi_i2d>
 8003b54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003b58:	f7fc fcbe 	bl	80004d8 <__aeabi_dmul>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	4640      	mov	r0, r8
 8003b62:	4649      	mov	r1, r9
 8003b64:	f7fc fb00 	bl	8000168 <__aeabi_dsub>
 8003b68:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8003b6c:	f807 6b01 	strb.w	r6, [r7], #1
 8003b70:	9e03      	ldr	r6, [sp, #12]
 8003b72:	f8dd c020 	ldr.w	ip, [sp, #32]
 8003b76:	1bbe      	subs	r6, r7, r6
 8003b78:	45b4      	cmp	ip, r6
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	d136      	bne.n	8003bee <_dtoa_r+0x6fe>
 8003b80:	f7fc faf4 	bl	800016c <__adddf3>
 8003b84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003b88:	4680      	mov	r8, r0
 8003b8a:	4689      	mov	r9, r1
 8003b8c:	f7fc ff34 	bl	80009f8 <__aeabi_dcmpgt>
 8003b90:	bb58      	cbnz	r0, 8003bea <_dtoa_r+0x6fa>
 8003b92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003b96:	4640      	mov	r0, r8
 8003b98:	4649      	mov	r1, r9
 8003b9a:	f7fc ff05 	bl	80009a8 <__aeabi_dcmpeq>
 8003b9e:	b108      	cbz	r0, 8003ba4 <_dtoa_r+0x6b4>
 8003ba0:	07e3      	lsls	r3, r4, #31
 8003ba2:	d422      	bmi.n	8003bea <_dtoa_r+0x6fa>
 8003ba4:	4651      	mov	r1, sl
 8003ba6:	4628      	mov	r0, r5
 8003ba8:	f000 fbc2 	bl	8004330 <_Bfree>
 8003bac:	2300      	movs	r3, #0
 8003bae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003bb0:	703b      	strb	r3, [r7, #0]
 8003bb2:	f10b 0301 	add.w	r3, fp, #1
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f43f ace6 	beq.w	800358c <_dtoa_r+0x9c>
 8003bc0:	601f      	str	r7, [r3, #0]
 8003bc2:	e4e3      	b.n	800358c <_dtoa_r+0x9c>
 8003bc4:	4627      	mov	r7, r4
 8003bc6:	463b      	mov	r3, r7
 8003bc8:	461f      	mov	r7, r3
 8003bca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003bce:	2a39      	cmp	r2, #57	; 0x39
 8003bd0:	d107      	bne.n	8003be2 <_dtoa_r+0x6f2>
 8003bd2:	9a03      	ldr	r2, [sp, #12]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d1f7      	bne.n	8003bc8 <_dtoa_r+0x6d8>
 8003bd8:	2230      	movs	r2, #48	; 0x30
 8003bda:	9903      	ldr	r1, [sp, #12]
 8003bdc:	f108 0801 	add.w	r8, r8, #1
 8003be0:	700a      	strb	r2, [r1, #0]
 8003be2:	781a      	ldrb	r2, [r3, #0]
 8003be4:	3201      	adds	r2, #1
 8003be6:	701a      	strb	r2, [r3, #0]
 8003be8:	e79e      	b.n	8003b28 <_dtoa_r+0x638>
 8003bea:	46d8      	mov	r8, fp
 8003bec:	e7eb      	b.n	8003bc6 <_dtoa_r+0x6d6>
 8003bee:	2200      	movs	r2, #0
 8003bf0:	4b6d      	ldr	r3, [pc, #436]	; (8003da8 <_dtoa_r+0x8b8>)
 8003bf2:	f7fc fc71 	bl	80004d8 <__aeabi_dmul>
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	4680      	mov	r8, r0
 8003bfc:	4689      	mov	r9, r1
 8003bfe:	f7fc fed3 	bl	80009a8 <__aeabi_dcmpeq>
 8003c02:	2800      	cmp	r0, #0
 8003c04:	d09b      	beq.n	8003b3e <_dtoa_r+0x64e>
 8003c06:	e7cd      	b.n	8003ba4 <_dtoa_r+0x6b4>
 8003c08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c0a:	2a00      	cmp	r2, #0
 8003c0c:	f000 80c4 	beq.w	8003d98 <_dtoa_r+0x8a8>
 8003c10:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003c12:	2a01      	cmp	r2, #1
 8003c14:	f300 80a8 	bgt.w	8003d68 <_dtoa_r+0x878>
 8003c18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003c1a:	2a00      	cmp	r2, #0
 8003c1c:	f000 80a0 	beq.w	8003d60 <_dtoa_r+0x870>
 8003c20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003c24:	464f      	mov	r7, r9
 8003c26:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003c28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	441a      	add	r2, r3
 8003c2e:	4628      	mov	r0, r5
 8003c30:	4499      	add	r9, r3
 8003c32:	9209      	str	r2, [sp, #36]	; 0x24
 8003c34:	f000 fc32 	bl	800449c <__i2b>
 8003c38:	4606      	mov	r6, r0
 8003c3a:	b15f      	cbz	r7, 8003c54 <_dtoa_r+0x764>
 8003c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	dd08      	ble.n	8003c54 <_dtoa_r+0x764>
 8003c42:	42bb      	cmp	r3, r7
 8003c44:	bfa8      	it	ge
 8003c46:	463b      	movge	r3, r7
 8003c48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c4a:	eba9 0903 	sub.w	r9, r9, r3
 8003c4e:	1aff      	subs	r7, r7, r3
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	9309      	str	r3, [sp, #36]	; 0x24
 8003c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c56:	b1f3      	cbz	r3, 8003c96 <_dtoa_r+0x7a6>
 8003c58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 80a0 	beq.w	8003da0 <_dtoa_r+0x8b0>
 8003c60:	2c00      	cmp	r4, #0
 8003c62:	dd10      	ble.n	8003c86 <_dtoa_r+0x796>
 8003c64:	4631      	mov	r1, r6
 8003c66:	4622      	mov	r2, r4
 8003c68:	4628      	mov	r0, r5
 8003c6a:	f000 fcd5 	bl	8004618 <__pow5mult>
 8003c6e:	4652      	mov	r2, sl
 8003c70:	4601      	mov	r1, r0
 8003c72:	4606      	mov	r6, r0
 8003c74:	4628      	mov	r0, r5
 8003c76:	f000 fc27 	bl	80044c8 <__multiply>
 8003c7a:	4680      	mov	r8, r0
 8003c7c:	4651      	mov	r1, sl
 8003c7e:	4628      	mov	r0, r5
 8003c80:	f000 fb56 	bl	8004330 <_Bfree>
 8003c84:	46c2      	mov	sl, r8
 8003c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c88:	1b1a      	subs	r2, r3, r4
 8003c8a:	d004      	beq.n	8003c96 <_dtoa_r+0x7a6>
 8003c8c:	4651      	mov	r1, sl
 8003c8e:	4628      	mov	r0, r5
 8003c90:	f000 fcc2 	bl	8004618 <__pow5mult>
 8003c94:	4682      	mov	sl, r0
 8003c96:	2101      	movs	r1, #1
 8003c98:	4628      	mov	r0, r5
 8003c9a:	f000 fbff 	bl	800449c <__i2b>
 8003c9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f340 8082 	ble.w	8003dac <_dtoa_r+0x8bc>
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4601      	mov	r1, r0
 8003cac:	4628      	mov	r0, r5
 8003cae:	f000 fcb3 	bl	8004618 <__pow5mult>
 8003cb2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003cb4:	4604      	mov	r4, r0
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	dd7b      	ble.n	8003db2 <_dtoa_r+0x8c2>
 8003cba:	f04f 0800 	mov.w	r8, #0
 8003cbe:	6923      	ldr	r3, [r4, #16]
 8003cc0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003cc4:	6918      	ldr	r0, [r3, #16]
 8003cc6:	f000 fb9b 	bl	8004400 <__hi0bits>
 8003cca:	f1c0 0020 	rsb	r0, r0, #32
 8003cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003cd0:	4418      	add	r0, r3
 8003cd2:	f010 001f 	ands.w	r0, r0, #31
 8003cd6:	f000 8092 	beq.w	8003dfe <_dtoa_r+0x90e>
 8003cda:	f1c0 0320 	rsb	r3, r0, #32
 8003cde:	2b04      	cmp	r3, #4
 8003ce0:	f340 8085 	ble.w	8003dee <_dtoa_r+0x8fe>
 8003ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ce6:	f1c0 001c 	rsb	r0, r0, #28
 8003cea:	4403      	add	r3, r0
 8003cec:	4481      	add	r9, r0
 8003cee:	4407      	add	r7, r0
 8003cf0:	9309      	str	r3, [sp, #36]	; 0x24
 8003cf2:	f1b9 0f00 	cmp.w	r9, #0
 8003cf6:	dd05      	ble.n	8003d04 <_dtoa_r+0x814>
 8003cf8:	4651      	mov	r1, sl
 8003cfa:	464a      	mov	r2, r9
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	f000 fce5 	bl	80046cc <__lshift>
 8003d02:	4682      	mov	sl, r0
 8003d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	dd05      	ble.n	8003d16 <_dtoa_r+0x826>
 8003d0a:	4621      	mov	r1, r4
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	4628      	mov	r0, r5
 8003d10:	f000 fcdc 	bl	80046cc <__lshift>
 8003d14:	4604      	mov	r4, r0
 8003d16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d072      	beq.n	8003e02 <_dtoa_r+0x912>
 8003d1c:	4621      	mov	r1, r4
 8003d1e:	4650      	mov	r0, sl
 8003d20:	f000 fd40 	bl	80047a4 <__mcmp>
 8003d24:	2800      	cmp	r0, #0
 8003d26:	da6c      	bge.n	8003e02 <_dtoa_r+0x912>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	4651      	mov	r1, sl
 8003d2c:	220a      	movs	r2, #10
 8003d2e:	4628      	mov	r0, r5
 8003d30:	f000 fb20 	bl	8004374 <__multadd>
 8003d34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d36:	4682      	mov	sl, r0
 8003d38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 81ac 	beq.w	800409a <_dtoa_r+0xbaa>
 8003d42:	2300      	movs	r3, #0
 8003d44:	4631      	mov	r1, r6
 8003d46:	220a      	movs	r2, #10
 8003d48:	4628      	mov	r0, r5
 8003d4a:	f000 fb13 	bl	8004374 <__multadd>
 8003d4e:	9b06      	ldr	r3, [sp, #24]
 8003d50:	4606      	mov	r6, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f300 8093 	bgt.w	8003e7e <_dtoa_r+0x98e>
 8003d58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	dc59      	bgt.n	8003e12 <_dtoa_r+0x922>
 8003d5e:	e08e      	b.n	8003e7e <_dtoa_r+0x98e>
 8003d60:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003d62:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003d66:	e75d      	b.n	8003c24 <_dtoa_r+0x734>
 8003d68:	9b08      	ldr	r3, [sp, #32]
 8003d6a:	1e5c      	subs	r4, r3, #1
 8003d6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d6e:	42a3      	cmp	r3, r4
 8003d70:	bfbf      	itttt	lt
 8003d72:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003d74:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8003d76:	1ae3      	sublt	r3, r4, r3
 8003d78:	18d2      	addlt	r2, r2, r3
 8003d7a:	bfa8      	it	ge
 8003d7c:	1b1c      	subge	r4, r3, r4
 8003d7e:	9b08      	ldr	r3, [sp, #32]
 8003d80:	bfbe      	ittt	lt
 8003d82:	940a      	strlt	r4, [sp, #40]	; 0x28
 8003d84:	920e      	strlt	r2, [sp, #56]	; 0x38
 8003d86:	2400      	movlt	r4, #0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	bfb5      	itete	lt
 8003d8c:	eba9 0703 	sublt.w	r7, r9, r3
 8003d90:	464f      	movge	r7, r9
 8003d92:	2300      	movlt	r3, #0
 8003d94:	9b08      	ldrge	r3, [sp, #32]
 8003d96:	e747      	b.n	8003c28 <_dtoa_r+0x738>
 8003d98:	464f      	mov	r7, r9
 8003d9a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003d9c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003d9e:	e74c      	b.n	8003c3a <_dtoa_r+0x74a>
 8003da0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003da2:	e773      	b.n	8003c8c <_dtoa_r+0x79c>
 8003da4:	3fe00000 	.word	0x3fe00000
 8003da8:	40240000 	.word	0x40240000
 8003dac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	dc18      	bgt.n	8003de4 <_dtoa_r+0x8f4>
 8003db2:	9b04      	ldr	r3, [sp, #16]
 8003db4:	b9b3      	cbnz	r3, 8003de4 <_dtoa_r+0x8f4>
 8003db6:	9b05      	ldr	r3, [sp, #20]
 8003db8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dbc:	b993      	cbnz	r3, 8003de4 <_dtoa_r+0x8f4>
 8003dbe:	9b05      	ldr	r3, [sp, #20]
 8003dc0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003dc4:	0d1b      	lsrs	r3, r3, #20
 8003dc6:	051b      	lsls	r3, r3, #20
 8003dc8:	b17b      	cbz	r3, 8003dea <_dtoa_r+0x8fa>
 8003dca:	f04f 0801 	mov.w	r8, #1
 8003dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dd0:	f109 0901 	add.w	r9, r9, #1
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8003dd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f47f af6f 	bne.w	8003cbe <_dtoa_r+0x7ce>
 8003de0:	2001      	movs	r0, #1
 8003de2:	e774      	b.n	8003cce <_dtoa_r+0x7de>
 8003de4:	f04f 0800 	mov.w	r8, #0
 8003de8:	e7f6      	b.n	8003dd8 <_dtoa_r+0x8e8>
 8003dea:	4698      	mov	r8, r3
 8003dec:	e7f4      	b.n	8003dd8 <_dtoa_r+0x8e8>
 8003dee:	d080      	beq.n	8003cf2 <_dtoa_r+0x802>
 8003df0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003df2:	331c      	adds	r3, #28
 8003df4:	441a      	add	r2, r3
 8003df6:	4499      	add	r9, r3
 8003df8:	441f      	add	r7, r3
 8003dfa:	9209      	str	r2, [sp, #36]	; 0x24
 8003dfc:	e779      	b.n	8003cf2 <_dtoa_r+0x802>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	e7f6      	b.n	8003df0 <_dtoa_r+0x900>
 8003e02:	9b08      	ldr	r3, [sp, #32]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	dc34      	bgt.n	8003e72 <_dtoa_r+0x982>
 8003e08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	dd31      	ble.n	8003e72 <_dtoa_r+0x982>
 8003e0e:	9b08      	ldr	r3, [sp, #32]
 8003e10:	9306      	str	r3, [sp, #24]
 8003e12:	9b06      	ldr	r3, [sp, #24]
 8003e14:	b963      	cbnz	r3, 8003e30 <_dtoa_r+0x940>
 8003e16:	4621      	mov	r1, r4
 8003e18:	2205      	movs	r2, #5
 8003e1a:	4628      	mov	r0, r5
 8003e1c:	f000 faaa 	bl	8004374 <__multadd>
 8003e20:	4601      	mov	r1, r0
 8003e22:	4604      	mov	r4, r0
 8003e24:	4650      	mov	r0, sl
 8003e26:	f000 fcbd 	bl	80047a4 <__mcmp>
 8003e2a:	2800      	cmp	r0, #0
 8003e2c:	f73f adbf 	bgt.w	80039ae <_dtoa_r+0x4be>
 8003e30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003e32:	9f03      	ldr	r7, [sp, #12]
 8003e34:	ea6f 0b03 	mvn.w	fp, r3
 8003e38:	f04f 0800 	mov.w	r8, #0
 8003e3c:	4621      	mov	r1, r4
 8003e3e:	4628      	mov	r0, r5
 8003e40:	f000 fa76 	bl	8004330 <_Bfree>
 8003e44:	2e00      	cmp	r6, #0
 8003e46:	f43f aead 	beq.w	8003ba4 <_dtoa_r+0x6b4>
 8003e4a:	f1b8 0f00 	cmp.w	r8, #0
 8003e4e:	d005      	beq.n	8003e5c <_dtoa_r+0x96c>
 8003e50:	45b0      	cmp	r8, r6
 8003e52:	d003      	beq.n	8003e5c <_dtoa_r+0x96c>
 8003e54:	4641      	mov	r1, r8
 8003e56:	4628      	mov	r0, r5
 8003e58:	f000 fa6a 	bl	8004330 <_Bfree>
 8003e5c:	4631      	mov	r1, r6
 8003e5e:	4628      	mov	r0, r5
 8003e60:	f000 fa66 	bl	8004330 <_Bfree>
 8003e64:	e69e      	b.n	8003ba4 <_dtoa_r+0x6b4>
 8003e66:	2400      	movs	r4, #0
 8003e68:	4626      	mov	r6, r4
 8003e6a:	e7e1      	b.n	8003e30 <_dtoa_r+0x940>
 8003e6c:	46c3      	mov	fp, r8
 8003e6e:	4626      	mov	r6, r4
 8003e70:	e59d      	b.n	80039ae <_dtoa_r+0x4be>
 8003e72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 80c8 	beq.w	800400a <_dtoa_r+0xb1a>
 8003e7a:	9b08      	ldr	r3, [sp, #32]
 8003e7c:	9306      	str	r3, [sp, #24]
 8003e7e:	2f00      	cmp	r7, #0
 8003e80:	dd05      	ble.n	8003e8e <_dtoa_r+0x99e>
 8003e82:	4631      	mov	r1, r6
 8003e84:	463a      	mov	r2, r7
 8003e86:	4628      	mov	r0, r5
 8003e88:	f000 fc20 	bl	80046cc <__lshift>
 8003e8c:	4606      	mov	r6, r0
 8003e8e:	f1b8 0f00 	cmp.w	r8, #0
 8003e92:	d05b      	beq.n	8003f4c <_dtoa_r+0xa5c>
 8003e94:	4628      	mov	r0, r5
 8003e96:	6871      	ldr	r1, [r6, #4]
 8003e98:	f000 fa0a 	bl	80042b0 <_Balloc>
 8003e9c:	4607      	mov	r7, r0
 8003e9e:	b928      	cbnz	r0, 8003eac <_dtoa_r+0x9bc>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	f240 21ef 	movw	r1, #751	; 0x2ef
 8003ea6:	4b81      	ldr	r3, [pc, #516]	; (80040ac <_dtoa_r+0xbbc>)
 8003ea8:	f7ff bb36 	b.w	8003518 <_dtoa_r+0x28>
 8003eac:	6932      	ldr	r2, [r6, #16]
 8003eae:	f106 010c 	add.w	r1, r6, #12
 8003eb2:	3202      	adds	r2, #2
 8003eb4:	0092      	lsls	r2, r2, #2
 8003eb6:	300c      	adds	r0, #12
 8003eb8:	f000 fff2 	bl	8004ea0 <memcpy>
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	4639      	mov	r1, r7
 8003ec0:	4628      	mov	r0, r5
 8003ec2:	f000 fc03 	bl	80046cc <__lshift>
 8003ec6:	46b0      	mov	r8, r6
 8003ec8:	4606      	mov	r6, r0
 8003eca:	9b03      	ldr	r3, [sp, #12]
 8003ecc:	9a03      	ldr	r2, [sp, #12]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	9308      	str	r3, [sp, #32]
 8003ed2:	9b06      	ldr	r3, [sp, #24]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ed8:	9b04      	ldr	r3, [sp, #16]
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	930a      	str	r3, [sp, #40]	; 0x28
 8003ee0:	9b08      	ldr	r3, [sp, #32]
 8003ee2:	4621      	mov	r1, r4
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	4650      	mov	r0, sl
 8003ee8:	9304      	str	r3, [sp, #16]
 8003eea:	f7ff fa78 	bl	80033de <quorem>
 8003eee:	4641      	mov	r1, r8
 8003ef0:	9006      	str	r0, [sp, #24]
 8003ef2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003ef6:	4650      	mov	r0, sl
 8003ef8:	f000 fc54 	bl	80047a4 <__mcmp>
 8003efc:	4632      	mov	r2, r6
 8003efe:	9009      	str	r0, [sp, #36]	; 0x24
 8003f00:	4621      	mov	r1, r4
 8003f02:	4628      	mov	r0, r5
 8003f04:	f000 fc6a 	bl	80047dc <__mdiff>
 8003f08:	68c2      	ldr	r2, [r0, #12]
 8003f0a:	4607      	mov	r7, r0
 8003f0c:	bb02      	cbnz	r2, 8003f50 <_dtoa_r+0xa60>
 8003f0e:	4601      	mov	r1, r0
 8003f10:	4650      	mov	r0, sl
 8003f12:	f000 fc47 	bl	80047a4 <__mcmp>
 8003f16:	4602      	mov	r2, r0
 8003f18:	4639      	mov	r1, r7
 8003f1a:	4628      	mov	r0, r5
 8003f1c:	920c      	str	r2, [sp, #48]	; 0x30
 8003f1e:	f000 fa07 	bl	8004330 <_Bfree>
 8003f22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f26:	9f08      	ldr	r7, [sp, #32]
 8003f28:	ea43 0102 	orr.w	r1, r3, r2
 8003f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f2e:	4319      	orrs	r1, r3
 8003f30:	d110      	bne.n	8003f54 <_dtoa_r+0xa64>
 8003f32:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003f36:	d029      	beq.n	8003f8c <_dtoa_r+0xa9c>
 8003f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	dd02      	ble.n	8003f44 <_dtoa_r+0xa54>
 8003f3e:	9b06      	ldr	r3, [sp, #24]
 8003f40:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8003f44:	9b04      	ldr	r3, [sp, #16]
 8003f46:	f883 9000 	strb.w	r9, [r3]
 8003f4a:	e777      	b.n	8003e3c <_dtoa_r+0x94c>
 8003f4c:	4630      	mov	r0, r6
 8003f4e:	e7ba      	b.n	8003ec6 <_dtoa_r+0x9d6>
 8003f50:	2201      	movs	r2, #1
 8003f52:	e7e1      	b.n	8003f18 <_dtoa_r+0xa28>
 8003f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	db04      	blt.n	8003f64 <_dtoa_r+0xa74>
 8003f5a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8003f5c:	430b      	orrs	r3, r1
 8003f5e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003f60:	430b      	orrs	r3, r1
 8003f62:	d120      	bne.n	8003fa6 <_dtoa_r+0xab6>
 8003f64:	2a00      	cmp	r2, #0
 8003f66:	dded      	ble.n	8003f44 <_dtoa_r+0xa54>
 8003f68:	4651      	mov	r1, sl
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	f000 fbad 	bl	80046cc <__lshift>
 8003f72:	4621      	mov	r1, r4
 8003f74:	4682      	mov	sl, r0
 8003f76:	f000 fc15 	bl	80047a4 <__mcmp>
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	dc03      	bgt.n	8003f86 <_dtoa_r+0xa96>
 8003f7e:	d1e1      	bne.n	8003f44 <_dtoa_r+0xa54>
 8003f80:	f019 0f01 	tst.w	r9, #1
 8003f84:	d0de      	beq.n	8003f44 <_dtoa_r+0xa54>
 8003f86:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003f8a:	d1d8      	bne.n	8003f3e <_dtoa_r+0xa4e>
 8003f8c:	2339      	movs	r3, #57	; 0x39
 8003f8e:	9a04      	ldr	r2, [sp, #16]
 8003f90:	7013      	strb	r3, [r2, #0]
 8003f92:	463b      	mov	r3, r7
 8003f94:	461f      	mov	r7, r3
 8003f96:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	2a39      	cmp	r2, #57	; 0x39
 8003f9e:	d06b      	beq.n	8004078 <_dtoa_r+0xb88>
 8003fa0:	3201      	adds	r2, #1
 8003fa2:	701a      	strb	r2, [r3, #0]
 8003fa4:	e74a      	b.n	8003e3c <_dtoa_r+0x94c>
 8003fa6:	2a00      	cmp	r2, #0
 8003fa8:	dd07      	ble.n	8003fba <_dtoa_r+0xaca>
 8003faa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003fae:	d0ed      	beq.n	8003f8c <_dtoa_r+0xa9c>
 8003fb0:	9a04      	ldr	r2, [sp, #16]
 8003fb2:	f109 0301 	add.w	r3, r9, #1
 8003fb6:	7013      	strb	r3, [r2, #0]
 8003fb8:	e740      	b.n	8003e3c <_dtoa_r+0x94c>
 8003fba:	9b08      	ldr	r3, [sp, #32]
 8003fbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003fbe:	f803 9c01 	strb.w	r9, [r3, #-1]
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d042      	beq.n	800404c <_dtoa_r+0xb5c>
 8003fc6:	4651      	mov	r1, sl
 8003fc8:	2300      	movs	r3, #0
 8003fca:	220a      	movs	r2, #10
 8003fcc:	4628      	mov	r0, r5
 8003fce:	f000 f9d1 	bl	8004374 <__multadd>
 8003fd2:	45b0      	cmp	r8, r6
 8003fd4:	4682      	mov	sl, r0
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	f04f 020a 	mov.w	r2, #10
 8003fde:	4641      	mov	r1, r8
 8003fe0:	4628      	mov	r0, r5
 8003fe2:	d107      	bne.n	8003ff4 <_dtoa_r+0xb04>
 8003fe4:	f000 f9c6 	bl	8004374 <__multadd>
 8003fe8:	4680      	mov	r8, r0
 8003fea:	4606      	mov	r6, r0
 8003fec:	9b08      	ldr	r3, [sp, #32]
 8003fee:	3301      	adds	r3, #1
 8003ff0:	9308      	str	r3, [sp, #32]
 8003ff2:	e775      	b.n	8003ee0 <_dtoa_r+0x9f0>
 8003ff4:	f000 f9be 	bl	8004374 <__multadd>
 8003ff8:	4631      	mov	r1, r6
 8003ffa:	4680      	mov	r8, r0
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	220a      	movs	r2, #10
 8004000:	4628      	mov	r0, r5
 8004002:	f000 f9b7 	bl	8004374 <__multadd>
 8004006:	4606      	mov	r6, r0
 8004008:	e7f0      	b.n	8003fec <_dtoa_r+0xafc>
 800400a:	9b08      	ldr	r3, [sp, #32]
 800400c:	9306      	str	r3, [sp, #24]
 800400e:	9f03      	ldr	r7, [sp, #12]
 8004010:	4621      	mov	r1, r4
 8004012:	4650      	mov	r0, sl
 8004014:	f7ff f9e3 	bl	80033de <quorem>
 8004018:	9b03      	ldr	r3, [sp, #12]
 800401a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800401e:	f807 9b01 	strb.w	r9, [r7], #1
 8004022:	1afa      	subs	r2, r7, r3
 8004024:	9b06      	ldr	r3, [sp, #24]
 8004026:	4293      	cmp	r3, r2
 8004028:	dd07      	ble.n	800403a <_dtoa_r+0xb4a>
 800402a:	4651      	mov	r1, sl
 800402c:	2300      	movs	r3, #0
 800402e:	220a      	movs	r2, #10
 8004030:	4628      	mov	r0, r5
 8004032:	f000 f99f 	bl	8004374 <__multadd>
 8004036:	4682      	mov	sl, r0
 8004038:	e7ea      	b.n	8004010 <_dtoa_r+0xb20>
 800403a:	9b06      	ldr	r3, [sp, #24]
 800403c:	f04f 0800 	mov.w	r8, #0
 8004040:	2b00      	cmp	r3, #0
 8004042:	bfcc      	ite	gt
 8004044:	461f      	movgt	r7, r3
 8004046:	2701      	movle	r7, #1
 8004048:	9b03      	ldr	r3, [sp, #12]
 800404a:	441f      	add	r7, r3
 800404c:	4651      	mov	r1, sl
 800404e:	2201      	movs	r2, #1
 8004050:	4628      	mov	r0, r5
 8004052:	f000 fb3b 	bl	80046cc <__lshift>
 8004056:	4621      	mov	r1, r4
 8004058:	4682      	mov	sl, r0
 800405a:	f000 fba3 	bl	80047a4 <__mcmp>
 800405e:	2800      	cmp	r0, #0
 8004060:	dc97      	bgt.n	8003f92 <_dtoa_r+0xaa2>
 8004062:	d102      	bne.n	800406a <_dtoa_r+0xb7a>
 8004064:	f019 0f01 	tst.w	r9, #1
 8004068:	d193      	bne.n	8003f92 <_dtoa_r+0xaa2>
 800406a:	463b      	mov	r3, r7
 800406c:	461f      	mov	r7, r3
 800406e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004072:	2a30      	cmp	r2, #48	; 0x30
 8004074:	d0fa      	beq.n	800406c <_dtoa_r+0xb7c>
 8004076:	e6e1      	b.n	8003e3c <_dtoa_r+0x94c>
 8004078:	9a03      	ldr	r2, [sp, #12]
 800407a:	429a      	cmp	r2, r3
 800407c:	d18a      	bne.n	8003f94 <_dtoa_r+0xaa4>
 800407e:	2331      	movs	r3, #49	; 0x31
 8004080:	f10b 0b01 	add.w	fp, fp, #1
 8004084:	e797      	b.n	8003fb6 <_dtoa_r+0xac6>
 8004086:	4b0a      	ldr	r3, [pc, #40]	; (80040b0 <_dtoa_r+0xbc0>)
 8004088:	f7ff ba9f 	b.w	80035ca <_dtoa_r+0xda>
 800408c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800408e:	2b00      	cmp	r3, #0
 8004090:	f47f aa77 	bne.w	8003582 <_dtoa_r+0x92>
 8004094:	4b07      	ldr	r3, [pc, #28]	; (80040b4 <_dtoa_r+0xbc4>)
 8004096:	f7ff ba98 	b.w	80035ca <_dtoa_r+0xda>
 800409a:	9b06      	ldr	r3, [sp, #24]
 800409c:	2b00      	cmp	r3, #0
 800409e:	dcb6      	bgt.n	800400e <_dtoa_r+0xb1e>
 80040a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	f73f aeb5 	bgt.w	8003e12 <_dtoa_r+0x922>
 80040a8:	e7b1      	b.n	800400e <_dtoa_r+0xb1e>
 80040aa:	bf00      	nop
 80040ac:	0800513a 	.word	0x0800513a
 80040b0:	0800509a 	.word	0x0800509a
 80040b4:	080050be 	.word	0x080050be

080040b8 <_free_r>:
 80040b8:	b538      	push	{r3, r4, r5, lr}
 80040ba:	4605      	mov	r5, r0
 80040bc:	2900      	cmp	r1, #0
 80040be:	d040      	beq.n	8004142 <_free_r+0x8a>
 80040c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040c4:	1f0c      	subs	r4, r1, #4
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	bfb8      	it	lt
 80040ca:	18e4      	addlt	r4, r4, r3
 80040cc:	f000 f8e4 	bl	8004298 <__malloc_lock>
 80040d0:	4a1c      	ldr	r2, [pc, #112]	; (8004144 <_free_r+0x8c>)
 80040d2:	6813      	ldr	r3, [r2, #0]
 80040d4:	b933      	cbnz	r3, 80040e4 <_free_r+0x2c>
 80040d6:	6063      	str	r3, [r4, #4]
 80040d8:	6014      	str	r4, [r2, #0]
 80040da:	4628      	mov	r0, r5
 80040dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040e0:	f000 b8e0 	b.w	80042a4 <__malloc_unlock>
 80040e4:	42a3      	cmp	r3, r4
 80040e6:	d908      	bls.n	80040fa <_free_r+0x42>
 80040e8:	6820      	ldr	r0, [r4, #0]
 80040ea:	1821      	adds	r1, r4, r0
 80040ec:	428b      	cmp	r3, r1
 80040ee:	bf01      	itttt	eq
 80040f0:	6819      	ldreq	r1, [r3, #0]
 80040f2:	685b      	ldreq	r3, [r3, #4]
 80040f4:	1809      	addeq	r1, r1, r0
 80040f6:	6021      	streq	r1, [r4, #0]
 80040f8:	e7ed      	b.n	80040d6 <_free_r+0x1e>
 80040fa:	461a      	mov	r2, r3
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	b10b      	cbz	r3, 8004104 <_free_r+0x4c>
 8004100:	42a3      	cmp	r3, r4
 8004102:	d9fa      	bls.n	80040fa <_free_r+0x42>
 8004104:	6811      	ldr	r1, [r2, #0]
 8004106:	1850      	adds	r0, r2, r1
 8004108:	42a0      	cmp	r0, r4
 800410a:	d10b      	bne.n	8004124 <_free_r+0x6c>
 800410c:	6820      	ldr	r0, [r4, #0]
 800410e:	4401      	add	r1, r0
 8004110:	1850      	adds	r0, r2, r1
 8004112:	4283      	cmp	r3, r0
 8004114:	6011      	str	r1, [r2, #0]
 8004116:	d1e0      	bne.n	80040da <_free_r+0x22>
 8004118:	6818      	ldr	r0, [r3, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	4408      	add	r0, r1
 800411e:	6010      	str	r0, [r2, #0]
 8004120:	6053      	str	r3, [r2, #4]
 8004122:	e7da      	b.n	80040da <_free_r+0x22>
 8004124:	d902      	bls.n	800412c <_free_r+0x74>
 8004126:	230c      	movs	r3, #12
 8004128:	602b      	str	r3, [r5, #0]
 800412a:	e7d6      	b.n	80040da <_free_r+0x22>
 800412c:	6820      	ldr	r0, [r4, #0]
 800412e:	1821      	adds	r1, r4, r0
 8004130:	428b      	cmp	r3, r1
 8004132:	bf01      	itttt	eq
 8004134:	6819      	ldreq	r1, [r3, #0]
 8004136:	685b      	ldreq	r3, [r3, #4]
 8004138:	1809      	addeq	r1, r1, r0
 800413a:	6021      	streq	r1, [r4, #0]
 800413c:	6063      	str	r3, [r4, #4]
 800413e:	6054      	str	r4, [r2, #4]
 8004140:	e7cb      	b.n	80040da <_free_r+0x22>
 8004142:	bd38      	pop	{r3, r4, r5, pc}
 8004144:	200003d8 	.word	0x200003d8

08004148 <malloc>:
 8004148:	4b02      	ldr	r3, [pc, #8]	; (8004154 <malloc+0xc>)
 800414a:	4601      	mov	r1, r0
 800414c:	6818      	ldr	r0, [r3, #0]
 800414e:	f000 b823 	b.w	8004198 <_malloc_r>
 8004152:	bf00      	nop
 8004154:	20000064 	.word	0x20000064

08004158 <sbrk_aligned>:
 8004158:	b570      	push	{r4, r5, r6, lr}
 800415a:	4e0e      	ldr	r6, [pc, #56]	; (8004194 <sbrk_aligned+0x3c>)
 800415c:	460c      	mov	r4, r1
 800415e:	6831      	ldr	r1, [r6, #0]
 8004160:	4605      	mov	r5, r0
 8004162:	b911      	cbnz	r1, 800416a <sbrk_aligned+0x12>
 8004164:	f000 fe8c 	bl	8004e80 <_sbrk_r>
 8004168:	6030      	str	r0, [r6, #0]
 800416a:	4621      	mov	r1, r4
 800416c:	4628      	mov	r0, r5
 800416e:	f000 fe87 	bl	8004e80 <_sbrk_r>
 8004172:	1c43      	adds	r3, r0, #1
 8004174:	d00a      	beq.n	800418c <sbrk_aligned+0x34>
 8004176:	1cc4      	adds	r4, r0, #3
 8004178:	f024 0403 	bic.w	r4, r4, #3
 800417c:	42a0      	cmp	r0, r4
 800417e:	d007      	beq.n	8004190 <sbrk_aligned+0x38>
 8004180:	1a21      	subs	r1, r4, r0
 8004182:	4628      	mov	r0, r5
 8004184:	f000 fe7c 	bl	8004e80 <_sbrk_r>
 8004188:	3001      	adds	r0, #1
 800418a:	d101      	bne.n	8004190 <sbrk_aligned+0x38>
 800418c:	f04f 34ff 	mov.w	r4, #4294967295
 8004190:	4620      	mov	r0, r4
 8004192:	bd70      	pop	{r4, r5, r6, pc}
 8004194:	200003dc 	.word	0x200003dc

08004198 <_malloc_r>:
 8004198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800419c:	1ccd      	adds	r5, r1, #3
 800419e:	f025 0503 	bic.w	r5, r5, #3
 80041a2:	3508      	adds	r5, #8
 80041a4:	2d0c      	cmp	r5, #12
 80041a6:	bf38      	it	cc
 80041a8:	250c      	movcc	r5, #12
 80041aa:	2d00      	cmp	r5, #0
 80041ac:	4607      	mov	r7, r0
 80041ae:	db01      	blt.n	80041b4 <_malloc_r+0x1c>
 80041b0:	42a9      	cmp	r1, r5
 80041b2:	d905      	bls.n	80041c0 <_malloc_r+0x28>
 80041b4:	230c      	movs	r3, #12
 80041b6:	2600      	movs	r6, #0
 80041b8:	603b      	str	r3, [r7, #0]
 80041ba:	4630      	mov	r0, r6
 80041bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004294 <_malloc_r+0xfc>
 80041c4:	f000 f868 	bl	8004298 <__malloc_lock>
 80041c8:	f8d8 3000 	ldr.w	r3, [r8]
 80041cc:	461c      	mov	r4, r3
 80041ce:	bb5c      	cbnz	r4, 8004228 <_malloc_r+0x90>
 80041d0:	4629      	mov	r1, r5
 80041d2:	4638      	mov	r0, r7
 80041d4:	f7ff ffc0 	bl	8004158 <sbrk_aligned>
 80041d8:	1c43      	adds	r3, r0, #1
 80041da:	4604      	mov	r4, r0
 80041dc:	d155      	bne.n	800428a <_malloc_r+0xf2>
 80041de:	f8d8 4000 	ldr.w	r4, [r8]
 80041e2:	4626      	mov	r6, r4
 80041e4:	2e00      	cmp	r6, #0
 80041e6:	d145      	bne.n	8004274 <_malloc_r+0xdc>
 80041e8:	2c00      	cmp	r4, #0
 80041ea:	d048      	beq.n	800427e <_malloc_r+0xe6>
 80041ec:	6823      	ldr	r3, [r4, #0]
 80041ee:	4631      	mov	r1, r6
 80041f0:	4638      	mov	r0, r7
 80041f2:	eb04 0903 	add.w	r9, r4, r3
 80041f6:	f000 fe43 	bl	8004e80 <_sbrk_r>
 80041fa:	4581      	cmp	r9, r0
 80041fc:	d13f      	bne.n	800427e <_malloc_r+0xe6>
 80041fe:	6821      	ldr	r1, [r4, #0]
 8004200:	4638      	mov	r0, r7
 8004202:	1a6d      	subs	r5, r5, r1
 8004204:	4629      	mov	r1, r5
 8004206:	f7ff ffa7 	bl	8004158 <sbrk_aligned>
 800420a:	3001      	adds	r0, #1
 800420c:	d037      	beq.n	800427e <_malloc_r+0xe6>
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	442b      	add	r3, r5
 8004212:	6023      	str	r3, [r4, #0]
 8004214:	f8d8 3000 	ldr.w	r3, [r8]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d038      	beq.n	800428e <_malloc_r+0xf6>
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	42a2      	cmp	r2, r4
 8004220:	d12b      	bne.n	800427a <_malloc_r+0xe2>
 8004222:	2200      	movs	r2, #0
 8004224:	605a      	str	r2, [r3, #4]
 8004226:	e00f      	b.n	8004248 <_malloc_r+0xb0>
 8004228:	6822      	ldr	r2, [r4, #0]
 800422a:	1b52      	subs	r2, r2, r5
 800422c:	d41f      	bmi.n	800426e <_malloc_r+0xd6>
 800422e:	2a0b      	cmp	r2, #11
 8004230:	d917      	bls.n	8004262 <_malloc_r+0xca>
 8004232:	1961      	adds	r1, r4, r5
 8004234:	42a3      	cmp	r3, r4
 8004236:	6025      	str	r5, [r4, #0]
 8004238:	bf18      	it	ne
 800423a:	6059      	strne	r1, [r3, #4]
 800423c:	6863      	ldr	r3, [r4, #4]
 800423e:	bf08      	it	eq
 8004240:	f8c8 1000 	streq.w	r1, [r8]
 8004244:	5162      	str	r2, [r4, r5]
 8004246:	604b      	str	r3, [r1, #4]
 8004248:	4638      	mov	r0, r7
 800424a:	f104 060b 	add.w	r6, r4, #11
 800424e:	f000 f829 	bl	80042a4 <__malloc_unlock>
 8004252:	f026 0607 	bic.w	r6, r6, #7
 8004256:	1d23      	adds	r3, r4, #4
 8004258:	1af2      	subs	r2, r6, r3
 800425a:	d0ae      	beq.n	80041ba <_malloc_r+0x22>
 800425c:	1b9b      	subs	r3, r3, r6
 800425e:	50a3      	str	r3, [r4, r2]
 8004260:	e7ab      	b.n	80041ba <_malloc_r+0x22>
 8004262:	42a3      	cmp	r3, r4
 8004264:	6862      	ldr	r2, [r4, #4]
 8004266:	d1dd      	bne.n	8004224 <_malloc_r+0x8c>
 8004268:	f8c8 2000 	str.w	r2, [r8]
 800426c:	e7ec      	b.n	8004248 <_malloc_r+0xb0>
 800426e:	4623      	mov	r3, r4
 8004270:	6864      	ldr	r4, [r4, #4]
 8004272:	e7ac      	b.n	80041ce <_malloc_r+0x36>
 8004274:	4634      	mov	r4, r6
 8004276:	6876      	ldr	r6, [r6, #4]
 8004278:	e7b4      	b.n	80041e4 <_malloc_r+0x4c>
 800427a:	4613      	mov	r3, r2
 800427c:	e7cc      	b.n	8004218 <_malloc_r+0x80>
 800427e:	230c      	movs	r3, #12
 8004280:	4638      	mov	r0, r7
 8004282:	603b      	str	r3, [r7, #0]
 8004284:	f000 f80e 	bl	80042a4 <__malloc_unlock>
 8004288:	e797      	b.n	80041ba <_malloc_r+0x22>
 800428a:	6025      	str	r5, [r4, #0]
 800428c:	e7dc      	b.n	8004248 <_malloc_r+0xb0>
 800428e:	605b      	str	r3, [r3, #4]
 8004290:	deff      	udf	#255	; 0xff
 8004292:	bf00      	nop
 8004294:	200003d8 	.word	0x200003d8

08004298 <__malloc_lock>:
 8004298:	4801      	ldr	r0, [pc, #4]	; (80042a0 <__malloc_lock+0x8>)
 800429a:	f7ff b890 	b.w	80033be <__retarget_lock_acquire_recursive>
 800429e:	bf00      	nop
 80042a0:	200003d4 	.word	0x200003d4

080042a4 <__malloc_unlock>:
 80042a4:	4801      	ldr	r0, [pc, #4]	; (80042ac <__malloc_unlock+0x8>)
 80042a6:	f7ff b88b 	b.w	80033c0 <__retarget_lock_release_recursive>
 80042aa:	bf00      	nop
 80042ac:	200003d4 	.word	0x200003d4

080042b0 <_Balloc>:
 80042b0:	b570      	push	{r4, r5, r6, lr}
 80042b2:	69c6      	ldr	r6, [r0, #28]
 80042b4:	4604      	mov	r4, r0
 80042b6:	460d      	mov	r5, r1
 80042b8:	b976      	cbnz	r6, 80042d8 <_Balloc+0x28>
 80042ba:	2010      	movs	r0, #16
 80042bc:	f7ff ff44 	bl	8004148 <malloc>
 80042c0:	4602      	mov	r2, r0
 80042c2:	61e0      	str	r0, [r4, #28]
 80042c4:	b920      	cbnz	r0, 80042d0 <_Balloc+0x20>
 80042c6:	216b      	movs	r1, #107	; 0x6b
 80042c8:	4b17      	ldr	r3, [pc, #92]	; (8004328 <_Balloc+0x78>)
 80042ca:	4818      	ldr	r0, [pc, #96]	; (800432c <_Balloc+0x7c>)
 80042cc:	f000 fdf6 	bl	8004ebc <__assert_func>
 80042d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80042d4:	6006      	str	r6, [r0, #0]
 80042d6:	60c6      	str	r6, [r0, #12]
 80042d8:	69e6      	ldr	r6, [r4, #28]
 80042da:	68f3      	ldr	r3, [r6, #12]
 80042dc:	b183      	cbz	r3, 8004300 <_Balloc+0x50>
 80042de:	69e3      	ldr	r3, [r4, #28]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80042e6:	b9b8      	cbnz	r0, 8004318 <_Balloc+0x68>
 80042e8:	2101      	movs	r1, #1
 80042ea:	fa01 f605 	lsl.w	r6, r1, r5
 80042ee:	1d72      	adds	r2, r6, #5
 80042f0:	4620      	mov	r0, r4
 80042f2:	0092      	lsls	r2, r2, #2
 80042f4:	f000 fe00 	bl	8004ef8 <_calloc_r>
 80042f8:	b160      	cbz	r0, 8004314 <_Balloc+0x64>
 80042fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80042fe:	e00e      	b.n	800431e <_Balloc+0x6e>
 8004300:	2221      	movs	r2, #33	; 0x21
 8004302:	2104      	movs	r1, #4
 8004304:	4620      	mov	r0, r4
 8004306:	f000 fdf7 	bl	8004ef8 <_calloc_r>
 800430a:	69e3      	ldr	r3, [r4, #28]
 800430c:	60f0      	str	r0, [r6, #12]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1e4      	bne.n	80042de <_Balloc+0x2e>
 8004314:	2000      	movs	r0, #0
 8004316:	bd70      	pop	{r4, r5, r6, pc}
 8004318:	6802      	ldr	r2, [r0, #0]
 800431a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800431e:	2300      	movs	r3, #0
 8004320:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004324:	e7f7      	b.n	8004316 <_Balloc+0x66>
 8004326:	bf00      	nop
 8004328:	080050cb 	.word	0x080050cb
 800432c:	0800514b 	.word	0x0800514b

08004330 <_Bfree>:
 8004330:	b570      	push	{r4, r5, r6, lr}
 8004332:	69c6      	ldr	r6, [r0, #28]
 8004334:	4605      	mov	r5, r0
 8004336:	460c      	mov	r4, r1
 8004338:	b976      	cbnz	r6, 8004358 <_Bfree+0x28>
 800433a:	2010      	movs	r0, #16
 800433c:	f7ff ff04 	bl	8004148 <malloc>
 8004340:	4602      	mov	r2, r0
 8004342:	61e8      	str	r0, [r5, #28]
 8004344:	b920      	cbnz	r0, 8004350 <_Bfree+0x20>
 8004346:	218f      	movs	r1, #143	; 0x8f
 8004348:	4b08      	ldr	r3, [pc, #32]	; (800436c <_Bfree+0x3c>)
 800434a:	4809      	ldr	r0, [pc, #36]	; (8004370 <_Bfree+0x40>)
 800434c:	f000 fdb6 	bl	8004ebc <__assert_func>
 8004350:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004354:	6006      	str	r6, [r0, #0]
 8004356:	60c6      	str	r6, [r0, #12]
 8004358:	b13c      	cbz	r4, 800436a <_Bfree+0x3a>
 800435a:	69eb      	ldr	r3, [r5, #28]
 800435c:	6862      	ldr	r2, [r4, #4]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004364:	6021      	str	r1, [r4, #0]
 8004366:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800436a:	bd70      	pop	{r4, r5, r6, pc}
 800436c:	080050cb 	.word	0x080050cb
 8004370:	0800514b 	.word	0x0800514b

08004374 <__multadd>:
 8004374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004378:	4607      	mov	r7, r0
 800437a:	460c      	mov	r4, r1
 800437c:	461e      	mov	r6, r3
 800437e:	2000      	movs	r0, #0
 8004380:	690d      	ldr	r5, [r1, #16]
 8004382:	f101 0c14 	add.w	ip, r1, #20
 8004386:	f8dc 3000 	ldr.w	r3, [ip]
 800438a:	3001      	adds	r0, #1
 800438c:	b299      	uxth	r1, r3
 800438e:	fb02 6101 	mla	r1, r2, r1, r6
 8004392:	0c1e      	lsrs	r6, r3, #16
 8004394:	0c0b      	lsrs	r3, r1, #16
 8004396:	fb02 3306 	mla	r3, r2, r6, r3
 800439a:	b289      	uxth	r1, r1
 800439c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80043a0:	4285      	cmp	r5, r0
 80043a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80043a6:	f84c 1b04 	str.w	r1, [ip], #4
 80043aa:	dcec      	bgt.n	8004386 <__multadd+0x12>
 80043ac:	b30e      	cbz	r6, 80043f2 <__multadd+0x7e>
 80043ae:	68a3      	ldr	r3, [r4, #8]
 80043b0:	42ab      	cmp	r3, r5
 80043b2:	dc19      	bgt.n	80043e8 <__multadd+0x74>
 80043b4:	6861      	ldr	r1, [r4, #4]
 80043b6:	4638      	mov	r0, r7
 80043b8:	3101      	adds	r1, #1
 80043ba:	f7ff ff79 	bl	80042b0 <_Balloc>
 80043be:	4680      	mov	r8, r0
 80043c0:	b928      	cbnz	r0, 80043ce <__multadd+0x5a>
 80043c2:	4602      	mov	r2, r0
 80043c4:	21ba      	movs	r1, #186	; 0xba
 80043c6:	4b0c      	ldr	r3, [pc, #48]	; (80043f8 <__multadd+0x84>)
 80043c8:	480c      	ldr	r0, [pc, #48]	; (80043fc <__multadd+0x88>)
 80043ca:	f000 fd77 	bl	8004ebc <__assert_func>
 80043ce:	6922      	ldr	r2, [r4, #16]
 80043d0:	f104 010c 	add.w	r1, r4, #12
 80043d4:	3202      	adds	r2, #2
 80043d6:	0092      	lsls	r2, r2, #2
 80043d8:	300c      	adds	r0, #12
 80043da:	f000 fd61 	bl	8004ea0 <memcpy>
 80043de:	4621      	mov	r1, r4
 80043e0:	4638      	mov	r0, r7
 80043e2:	f7ff ffa5 	bl	8004330 <_Bfree>
 80043e6:	4644      	mov	r4, r8
 80043e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80043ec:	3501      	adds	r5, #1
 80043ee:	615e      	str	r6, [r3, #20]
 80043f0:	6125      	str	r5, [r4, #16]
 80043f2:	4620      	mov	r0, r4
 80043f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043f8:	0800513a 	.word	0x0800513a
 80043fc:	0800514b 	.word	0x0800514b

08004400 <__hi0bits>:
 8004400:	0c02      	lsrs	r2, r0, #16
 8004402:	0412      	lsls	r2, r2, #16
 8004404:	4603      	mov	r3, r0
 8004406:	b9ca      	cbnz	r2, 800443c <__hi0bits+0x3c>
 8004408:	0403      	lsls	r3, r0, #16
 800440a:	2010      	movs	r0, #16
 800440c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004410:	bf04      	itt	eq
 8004412:	021b      	lsleq	r3, r3, #8
 8004414:	3008      	addeq	r0, #8
 8004416:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800441a:	bf04      	itt	eq
 800441c:	011b      	lsleq	r3, r3, #4
 800441e:	3004      	addeq	r0, #4
 8004420:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004424:	bf04      	itt	eq
 8004426:	009b      	lsleq	r3, r3, #2
 8004428:	3002      	addeq	r0, #2
 800442a:	2b00      	cmp	r3, #0
 800442c:	db05      	blt.n	800443a <__hi0bits+0x3a>
 800442e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004432:	f100 0001 	add.w	r0, r0, #1
 8004436:	bf08      	it	eq
 8004438:	2020      	moveq	r0, #32
 800443a:	4770      	bx	lr
 800443c:	2000      	movs	r0, #0
 800443e:	e7e5      	b.n	800440c <__hi0bits+0xc>

08004440 <__lo0bits>:
 8004440:	6803      	ldr	r3, [r0, #0]
 8004442:	4602      	mov	r2, r0
 8004444:	f013 0007 	ands.w	r0, r3, #7
 8004448:	d00b      	beq.n	8004462 <__lo0bits+0x22>
 800444a:	07d9      	lsls	r1, r3, #31
 800444c:	d421      	bmi.n	8004492 <__lo0bits+0x52>
 800444e:	0798      	lsls	r0, r3, #30
 8004450:	bf49      	itett	mi
 8004452:	085b      	lsrmi	r3, r3, #1
 8004454:	089b      	lsrpl	r3, r3, #2
 8004456:	2001      	movmi	r0, #1
 8004458:	6013      	strmi	r3, [r2, #0]
 800445a:	bf5c      	itt	pl
 800445c:	2002      	movpl	r0, #2
 800445e:	6013      	strpl	r3, [r2, #0]
 8004460:	4770      	bx	lr
 8004462:	b299      	uxth	r1, r3
 8004464:	b909      	cbnz	r1, 800446a <__lo0bits+0x2a>
 8004466:	2010      	movs	r0, #16
 8004468:	0c1b      	lsrs	r3, r3, #16
 800446a:	b2d9      	uxtb	r1, r3
 800446c:	b909      	cbnz	r1, 8004472 <__lo0bits+0x32>
 800446e:	3008      	adds	r0, #8
 8004470:	0a1b      	lsrs	r3, r3, #8
 8004472:	0719      	lsls	r1, r3, #28
 8004474:	bf04      	itt	eq
 8004476:	091b      	lsreq	r3, r3, #4
 8004478:	3004      	addeq	r0, #4
 800447a:	0799      	lsls	r1, r3, #30
 800447c:	bf04      	itt	eq
 800447e:	089b      	lsreq	r3, r3, #2
 8004480:	3002      	addeq	r0, #2
 8004482:	07d9      	lsls	r1, r3, #31
 8004484:	d403      	bmi.n	800448e <__lo0bits+0x4e>
 8004486:	085b      	lsrs	r3, r3, #1
 8004488:	f100 0001 	add.w	r0, r0, #1
 800448c:	d003      	beq.n	8004496 <__lo0bits+0x56>
 800448e:	6013      	str	r3, [r2, #0]
 8004490:	4770      	bx	lr
 8004492:	2000      	movs	r0, #0
 8004494:	4770      	bx	lr
 8004496:	2020      	movs	r0, #32
 8004498:	4770      	bx	lr
	...

0800449c <__i2b>:
 800449c:	b510      	push	{r4, lr}
 800449e:	460c      	mov	r4, r1
 80044a0:	2101      	movs	r1, #1
 80044a2:	f7ff ff05 	bl	80042b0 <_Balloc>
 80044a6:	4602      	mov	r2, r0
 80044a8:	b928      	cbnz	r0, 80044b6 <__i2b+0x1a>
 80044aa:	f240 1145 	movw	r1, #325	; 0x145
 80044ae:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <__i2b+0x24>)
 80044b0:	4804      	ldr	r0, [pc, #16]	; (80044c4 <__i2b+0x28>)
 80044b2:	f000 fd03 	bl	8004ebc <__assert_func>
 80044b6:	2301      	movs	r3, #1
 80044b8:	6144      	str	r4, [r0, #20]
 80044ba:	6103      	str	r3, [r0, #16]
 80044bc:	bd10      	pop	{r4, pc}
 80044be:	bf00      	nop
 80044c0:	0800513a 	.word	0x0800513a
 80044c4:	0800514b 	.word	0x0800514b

080044c8 <__multiply>:
 80044c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044cc:	4691      	mov	r9, r2
 80044ce:	690a      	ldr	r2, [r1, #16]
 80044d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80044d4:	460c      	mov	r4, r1
 80044d6:	429a      	cmp	r2, r3
 80044d8:	bfbe      	ittt	lt
 80044da:	460b      	movlt	r3, r1
 80044dc:	464c      	movlt	r4, r9
 80044de:	4699      	movlt	r9, r3
 80044e0:	6927      	ldr	r7, [r4, #16]
 80044e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80044e6:	68a3      	ldr	r3, [r4, #8]
 80044e8:	6861      	ldr	r1, [r4, #4]
 80044ea:	eb07 060a 	add.w	r6, r7, sl
 80044ee:	42b3      	cmp	r3, r6
 80044f0:	b085      	sub	sp, #20
 80044f2:	bfb8      	it	lt
 80044f4:	3101      	addlt	r1, #1
 80044f6:	f7ff fedb 	bl	80042b0 <_Balloc>
 80044fa:	b930      	cbnz	r0, 800450a <__multiply+0x42>
 80044fc:	4602      	mov	r2, r0
 80044fe:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8004502:	4b43      	ldr	r3, [pc, #268]	; (8004610 <__multiply+0x148>)
 8004504:	4843      	ldr	r0, [pc, #268]	; (8004614 <__multiply+0x14c>)
 8004506:	f000 fcd9 	bl	8004ebc <__assert_func>
 800450a:	f100 0514 	add.w	r5, r0, #20
 800450e:	462b      	mov	r3, r5
 8004510:	2200      	movs	r2, #0
 8004512:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004516:	4543      	cmp	r3, r8
 8004518:	d321      	bcc.n	800455e <__multiply+0x96>
 800451a:	f104 0314 	add.w	r3, r4, #20
 800451e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004522:	f109 0314 	add.w	r3, r9, #20
 8004526:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800452a:	9202      	str	r2, [sp, #8]
 800452c:	1b3a      	subs	r2, r7, r4
 800452e:	3a15      	subs	r2, #21
 8004530:	f022 0203 	bic.w	r2, r2, #3
 8004534:	3204      	adds	r2, #4
 8004536:	f104 0115 	add.w	r1, r4, #21
 800453a:	428f      	cmp	r7, r1
 800453c:	bf38      	it	cc
 800453e:	2204      	movcc	r2, #4
 8004540:	9201      	str	r2, [sp, #4]
 8004542:	9a02      	ldr	r2, [sp, #8]
 8004544:	9303      	str	r3, [sp, #12]
 8004546:	429a      	cmp	r2, r3
 8004548:	d80c      	bhi.n	8004564 <__multiply+0x9c>
 800454a:	2e00      	cmp	r6, #0
 800454c:	dd03      	ble.n	8004556 <__multiply+0x8e>
 800454e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004552:	2b00      	cmp	r3, #0
 8004554:	d05a      	beq.n	800460c <__multiply+0x144>
 8004556:	6106      	str	r6, [r0, #16]
 8004558:	b005      	add	sp, #20
 800455a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800455e:	f843 2b04 	str.w	r2, [r3], #4
 8004562:	e7d8      	b.n	8004516 <__multiply+0x4e>
 8004564:	f8b3 a000 	ldrh.w	sl, [r3]
 8004568:	f1ba 0f00 	cmp.w	sl, #0
 800456c:	d023      	beq.n	80045b6 <__multiply+0xee>
 800456e:	46a9      	mov	r9, r5
 8004570:	f04f 0c00 	mov.w	ip, #0
 8004574:	f104 0e14 	add.w	lr, r4, #20
 8004578:	f85e 2b04 	ldr.w	r2, [lr], #4
 800457c:	f8d9 1000 	ldr.w	r1, [r9]
 8004580:	fa1f fb82 	uxth.w	fp, r2
 8004584:	b289      	uxth	r1, r1
 8004586:	fb0a 110b 	mla	r1, sl, fp, r1
 800458a:	4461      	add	r1, ip
 800458c:	f8d9 c000 	ldr.w	ip, [r9]
 8004590:	0c12      	lsrs	r2, r2, #16
 8004592:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004596:	fb0a c202 	mla	r2, sl, r2, ip
 800459a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800459e:	b289      	uxth	r1, r1
 80045a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80045a4:	4577      	cmp	r7, lr
 80045a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80045aa:	f849 1b04 	str.w	r1, [r9], #4
 80045ae:	d8e3      	bhi.n	8004578 <__multiply+0xb0>
 80045b0:	9a01      	ldr	r2, [sp, #4]
 80045b2:	f845 c002 	str.w	ip, [r5, r2]
 80045b6:	9a03      	ldr	r2, [sp, #12]
 80045b8:	3304      	adds	r3, #4
 80045ba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80045be:	f1b9 0f00 	cmp.w	r9, #0
 80045c2:	d021      	beq.n	8004608 <__multiply+0x140>
 80045c4:	46ae      	mov	lr, r5
 80045c6:	f04f 0a00 	mov.w	sl, #0
 80045ca:	6829      	ldr	r1, [r5, #0]
 80045cc:	f104 0c14 	add.w	ip, r4, #20
 80045d0:	f8bc b000 	ldrh.w	fp, [ip]
 80045d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80045d8:	b289      	uxth	r1, r1
 80045da:	fb09 220b 	mla	r2, r9, fp, r2
 80045de:	4452      	add	r2, sl
 80045e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80045e4:	f84e 1b04 	str.w	r1, [lr], #4
 80045e8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80045ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80045f0:	f8be 1000 	ldrh.w	r1, [lr]
 80045f4:	4567      	cmp	r7, ip
 80045f6:	fb09 110a 	mla	r1, r9, sl, r1
 80045fa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80045fe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004602:	d8e5      	bhi.n	80045d0 <__multiply+0x108>
 8004604:	9a01      	ldr	r2, [sp, #4]
 8004606:	50a9      	str	r1, [r5, r2]
 8004608:	3504      	adds	r5, #4
 800460a:	e79a      	b.n	8004542 <__multiply+0x7a>
 800460c:	3e01      	subs	r6, #1
 800460e:	e79c      	b.n	800454a <__multiply+0x82>
 8004610:	0800513a 	.word	0x0800513a
 8004614:	0800514b 	.word	0x0800514b

08004618 <__pow5mult>:
 8004618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800461c:	4615      	mov	r5, r2
 800461e:	f012 0203 	ands.w	r2, r2, #3
 8004622:	4606      	mov	r6, r0
 8004624:	460f      	mov	r7, r1
 8004626:	d007      	beq.n	8004638 <__pow5mult+0x20>
 8004628:	4c25      	ldr	r4, [pc, #148]	; (80046c0 <__pow5mult+0xa8>)
 800462a:	3a01      	subs	r2, #1
 800462c:	2300      	movs	r3, #0
 800462e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004632:	f7ff fe9f 	bl	8004374 <__multadd>
 8004636:	4607      	mov	r7, r0
 8004638:	10ad      	asrs	r5, r5, #2
 800463a:	d03d      	beq.n	80046b8 <__pow5mult+0xa0>
 800463c:	69f4      	ldr	r4, [r6, #28]
 800463e:	b97c      	cbnz	r4, 8004660 <__pow5mult+0x48>
 8004640:	2010      	movs	r0, #16
 8004642:	f7ff fd81 	bl	8004148 <malloc>
 8004646:	4602      	mov	r2, r0
 8004648:	61f0      	str	r0, [r6, #28]
 800464a:	b928      	cbnz	r0, 8004658 <__pow5mult+0x40>
 800464c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8004650:	4b1c      	ldr	r3, [pc, #112]	; (80046c4 <__pow5mult+0xac>)
 8004652:	481d      	ldr	r0, [pc, #116]	; (80046c8 <__pow5mult+0xb0>)
 8004654:	f000 fc32 	bl	8004ebc <__assert_func>
 8004658:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800465c:	6004      	str	r4, [r0, #0]
 800465e:	60c4      	str	r4, [r0, #12]
 8004660:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8004664:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004668:	b94c      	cbnz	r4, 800467e <__pow5mult+0x66>
 800466a:	f240 2171 	movw	r1, #625	; 0x271
 800466e:	4630      	mov	r0, r6
 8004670:	f7ff ff14 	bl	800449c <__i2b>
 8004674:	2300      	movs	r3, #0
 8004676:	4604      	mov	r4, r0
 8004678:	f8c8 0008 	str.w	r0, [r8, #8]
 800467c:	6003      	str	r3, [r0, #0]
 800467e:	f04f 0900 	mov.w	r9, #0
 8004682:	07eb      	lsls	r3, r5, #31
 8004684:	d50a      	bpl.n	800469c <__pow5mult+0x84>
 8004686:	4639      	mov	r1, r7
 8004688:	4622      	mov	r2, r4
 800468a:	4630      	mov	r0, r6
 800468c:	f7ff ff1c 	bl	80044c8 <__multiply>
 8004690:	4680      	mov	r8, r0
 8004692:	4639      	mov	r1, r7
 8004694:	4630      	mov	r0, r6
 8004696:	f7ff fe4b 	bl	8004330 <_Bfree>
 800469a:	4647      	mov	r7, r8
 800469c:	106d      	asrs	r5, r5, #1
 800469e:	d00b      	beq.n	80046b8 <__pow5mult+0xa0>
 80046a0:	6820      	ldr	r0, [r4, #0]
 80046a2:	b938      	cbnz	r0, 80046b4 <__pow5mult+0x9c>
 80046a4:	4622      	mov	r2, r4
 80046a6:	4621      	mov	r1, r4
 80046a8:	4630      	mov	r0, r6
 80046aa:	f7ff ff0d 	bl	80044c8 <__multiply>
 80046ae:	6020      	str	r0, [r4, #0]
 80046b0:	f8c0 9000 	str.w	r9, [r0]
 80046b4:	4604      	mov	r4, r0
 80046b6:	e7e4      	b.n	8004682 <__pow5mult+0x6a>
 80046b8:	4638      	mov	r0, r7
 80046ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046be:	bf00      	nop
 80046c0:	08005298 	.word	0x08005298
 80046c4:	080050cb 	.word	0x080050cb
 80046c8:	0800514b 	.word	0x0800514b

080046cc <__lshift>:
 80046cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046d0:	460c      	mov	r4, r1
 80046d2:	4607      	mov	r7, r0
 80046d4:	4691      	mov	r9, r2
 80046d6:	6923      	ldr	r3, [r4, #16]
 80046d8:	6849      	ldr	r1, [r1, #4]
 80046da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80046de:	68a3      	ldr	r3, [r4, #8]
 80046e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80046e4:	f108 0601 	add.w	r6, r8, #1
 80046e8:	42b3      	cmp	r3, r6
 80046ea:	db0b      	blt.n	8004704 <__lshift+0x38>
 80046ec:	4638      	mov	r0, r7
 80046ee:	f7ff fddf 	bl	80042b0 <_Balloc>
 80046f2:	4605      	mov	r5, r0
 80046f4:	b948      	cbnz	r0, 800470a <__lshift+0x3e>
 80046f6:	4602      	mov	r2, r0
 80046f8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80046fc:	4b27      	ldr	r3, [pc, #156]	; (800479c <__lshift+0xd0>)
 80046fe:	4828      	ldr	r0, [pc, #160]	; (80047a0 <__lshift+0xd4>)
 8004700:	f000 fbdc 	bl	8004ebc <__assert_func>
 8004704:	3101      	adds	r1, #1
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	e7ee      	b.n	80046e8 <__lshift+0x1c>
 800470a:	2300      	movs	r3, #0
 800470c:	f100 0114 	add.w	r1, r0, #20
 8004710:	f100 0210 	add.w	r2, r0, #16
 8004714:	4618      	mov	r0, r3
 8004716:	4553      	cmp	r3, sl
 8004718:	db33      	blt.n	8004782 <__lshift+0xb6>
 800471a:	6920      	ldr	r0, [r4, #16]
 800471c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004720:	f104 0314 	add.w	r3, r4, #20
 8004724:	f019 091f 	ands.w	r9, r9, #31
 8004728:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800472c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004730:	d02b      	beq.n	800478a <__lshift+0xbe>
 8004732:	468a      	mov	sl, r1
 8004734:	2200      	movs	r2, #0
 8004736:	f1c9 0e20 	rsb	lr, r9, #32
 800473a:	6818      	ldr	r0, [r3, #0]
 800473c:	fa00 f009 	lsl.w	r0, r0, r9
 8004740:	4310      	orrs	r0, r2
 8004742:	f84a 0b04 	str.w	r0, [sl], #4
 8004746:	f853 2b04 	ldr.w	r2, [r3], #4
 800474a:	459c      	cmp	ip, r3
 800474c:	fa22 f20e 	lsr.w	r2, r2, lr
 8004750:	d8f3      	bhi.n	800473a <__lshift+0x6e>
 8004752:	ebac 0304 	sub.w	r3, ip, r4
 8004756:	3b15      	subs	r3, #21
 8004758:	f023 0303 	bic.w	r3, r3, #3
 800475c:	3304      	adds	r3, #4
 800475e:	f104 0015 	add.w	r0, r4, #21
 8004762:	4584      	cmp	ip, r0
 8004764:	bf38      	it	cc
 8004766:	2304      	movcc	r3, #4
 8004768:	50ca      	str	r2, [r1, r3]
 800476a:	b10a      	cbz	r2, 8004770 <__lshift+0xa4>
 800476c:	f108 0602 	add.w	r6, r8, #2
 8004770:	3e01      	subs	r6, #1
 8004772:	4638      	mov	r0, r7
 8004774:	4621      	mov	r1, r4
 8004776:	612e      	str	r6, [r5, #16]
 8004778:	f7ff fdda 	bl	8004330 <_Bfree>
 800477c:	4628      	mov	r0, r5
 800477e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004782:	f842 0f04 	str.w	r0, [r2, #4]!
 8004786:	3301      	adds	r3, #1
 8004788:	e7c5      	b.n	8004716 <__lshift+0x4a>
 800478a:	3904      	subs	r1, #4
 800478c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004790:	459c      	cmp	ip, r3
 8004792:	f841 2f04 	str.w	r2, [r1, #4]!
 8004796:	d8f9      	bhi.n	800478c <__lshift+0xc0>
 8004798:	e7ea      	b.n	8004770 <__lshift+0xa4>
 800479a:	bf00      	nop
 800479c:	0800513a 	.word	0x0800513a
 80047a0:	0800514b 	.word	0x0800514b

080047a4 <__mcmp>:
 80047a4:	4603      	mov	r3, r0
 80047a6:	690a      	ldr	r2, [r1, #16]
 80047a8:	6900      	ldr	r0, [r0, #16]
 80047aa:	b530      	push	{r4, r5, lr}
 80047ac:	1a80      	subs	r0, r0, r2
 80047ae:	d10d      	bne.n	80047cc <__mcmp+0x28>
 80047b0:	3314      	adds	r3, #20
 80047b2:	3114      	adds	r1, #20
 80047b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80047b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80047bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80047c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80047c4:	4295      	cmp	r5, r2
 80047c6:	d002      	beq.n	80047ce <__mcmp+0x2a>
 80047c8:	d304      	bcc.n	80047d4 <__mcmp+0x30>
 80047ca:	2001      	movs	r0, #1
 80047cc:	bd30      	pop	{r4, r5, pc}
 80047ce:	42a3      	cmp	r3, r4
 80047d0:	d3f4      	bcc.n	80047bc <__mcmp+0x18>
 80047d2:	e7fb      	b.n	80047cc <__mcmp+0x28>
 80047d4:	f04f 30ff 	mov.w	r0, #4294967295
 80047d8:	e7f8      	b.n	80047cc <__mcmp+0x28>
	...

080047dc <__mdiff>:
 80047dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047e0:	460d      	mov	r5, r1
 80047e2:	4607      	mov	r7, r0
 80047e4:	4611      	mov	r1, r2
 80047e6:	4628      	mov	r0, r5
 80047e8:	4614      	mov	r4, r2
 80047ea:	f7ff ffdb 	bl	80047a4 <__mcmp>
 80047ee:	1e06      	subs	r6, r0, #0
 80047f0:	d111      	bne.n	8004816 <__mdiff+0x3a>
 80047f2:	4631      	mov	r1, r6
 80047f4:	4638      	mov	r0, r7
 80047f6:	f7ff fd5b 	bl	80042b0 <_Balloc>
 80047fa:	4602      	mov	r2, r0
 80047fc:	b928      	cbnz	r0, 800480a <__mdiff+0x2e>
 80047fe:	f240 2137 	movw	r1, #567	; 0x237
 8004802:	4b3a      	ldr	r3, [pc, #232]	; (80048ec <__mdiff+0x110>)
 8004804:	483a      	ldr	r0, [pc, #232]	; (80048f0 <__mdiff+0x114>)
 8004806:	f000 fb59 	bl	8004ebc <__assert_func>
 800480a:	2301      	movs	r3, #1
 800480c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004810:	4610      	mov	r0, r2
 8004812:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004816:	bfa4      	itt	ge
 8004818:	4623      	movge	r3, r4
 800481a:	462c      	movge	r4, r5
 800481c:	4638      	mov	r0, r7
 800481e:	6861      	ldr	r1, [r4, #4]
 8004820:	bfa6      	itte	ge
 8004822:	461d      	movge	r5, r3
 8004824:	2600      	movge	r6, #0
 8004826:	2601      	movlt	r6, #1
 8004828:	f7ff fd42 	bl	80042b0 <_Balloc>
 800482c:	4602      	mov	r2, r0
 800482e:	b918      	cbnz	r0, 8004838 <__mdiff+0x5c>
 8004830:	f240 2145 	movw	r1, #581	; 0x245
 8004834:	4b2d      	ldr	r3, [pc, #180]	; (80048ec <__mdiff+0x110>)
 8004836:	e7e5      	b.n	8004804 <__mdiff+0x28>
 8004838:	f102 0814 	add.w	r8, r2, #20
 800483c:	46c2      	mov	sl, r8
 800483e:	f04f 0c00 	mov.w	ip, #0
 8004842:	6927      	ldr	r7, [r4, #16]
 8004844:	60c6      	str	r6, [r0, #12]
 8004846:	692e      	ldr	r6, [r5, #16]
 8004848:	f104 0014 	add.w	r0, r4, #20
 800484c:	f105 0914 	add.w	r9, r5, #20
 8004850:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8004854:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004858:	3410      	adds	r4, #16
 800485a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800485e:	f859 3b04 	ldr.w	r3, [r9], #4
 8004862:	fa1f f18b 	uxth.w	r1, fp
 8004866:	4461      	add	r1, ip
 8004868:	fa1f fc83 	uxth.w	ip, r3
 800486c:	0c1b      	lsrs	r3, r3, #16
 800486e:	eba1 010c 	sub.w	r1, r1, ip
 8004872:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004876:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800487a:	b289      	uxth	r1, r1
 800487c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004880:	454e      	cmp	r6, r9
 8004882:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004886:	f84a 1b04 	str.w	r1, [sl], #4
 800488a:	d8e6      	bhi.n	800485a <__mdiff+0x7e>
 800488c:	1b73      	subs	r3, r6, r5
 800488e:	3b15      	subs	r3, #21
 8004890:	f023 0303 	bic.w	r3, r3, #3
 8004894:	3515      	adds	r5, #21
 8004896:	3304      	adds	r3, #4
 8004898:	42ae      	cmp	r6, r5
 800489a:	bf38      	it	cc
 800489c:	2304      	movcc	r3, #4
 800489e:	4418      	add	r0, r3
 80048a0:	4443      	add	r3, r8
 80048a2:	461e      	mov	r6, r3
 80048a4:	4605      	mov	r5, r0
 80048a6:	4575      	cmp	r5, lr
 80048a8:	d30e      	bcc.n	80048c8 <__mdiff+0xec>
 80048aa:	f10e 0103 	add.w	r1, lr, #3
 80048ae:	1a09      	subs	r1, r1, r0
 80048b0:	f021 0103 	bic.w	r1, r1, #3
 80048b4:	3803      	subs	r0, #3
 80048b6:	4586      	cmp	lr, r0
 80048b8:	bf38      	it	cc
 80048ba:	2100      	movcc	r1, #0
 80048bc:	440b      	add	r3, r1
 80048be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80048c2:	b189      	cbz	r1, 80048e8 <__mdiff+0x10c>
 80048c4:	6117      	str	r7, [r2, #16]
 80048c6:	e7a3      	b.n	8004810 <__mdiff+0x34>
 80048c8:	f855 8b04 	ldr.w	r8, [r5], #4
 80048cc:	fa1f f188 	uxth.w	r1, r8
 80048d0:	4461      	add	r1, ip
 80048d2:	140c      	asrs	r4, r1, #16
 80048d4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80048d8:	b289      	uxth	r1, r1
 80048da:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80048de:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80048e2:	f846 1b04 	str.w	r1, [r6], #4
 80048e6:	e7de      	b.n	80048a6 <__mdiff+0xca>
 80048e8:	3f01      	subs	r7, #1
 80048ea:	e7e8      	b.n	80048be <__mdiff+0xe2>
 80048ec:	0800513a 	.word	0x0800513a
 80048f0:	0800514b 	.word	0x0800514b

080048f4 <__d2b>:
 80048f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048f6:	2101      	movs	r1, #1
 80048f8:	4617      	mov	r7, r2
 80048fa:	461c      	mov	r4, r3
 80048fc:	9e08      	ldr	r6, [sp, #32]
 80048fe:	f7ff fcd7 	bl	80042b0 <_Balloc>
 8004902:	4605      	mov	r5, r0
 8004904:	b930      	cbnz	r0, 8004914 <__d2b+0x20>
 8004906:	4602      	mov	r2, r0
 8004908:	f240 310f 	movw	r1, #783	; 0x30f
 800490c:	4b22      	ldr	r3, [pc, #136]	; (8004998 <__d2b+0xa4>)
 800490e:	4823      	ldr	r0, [pc, #140]	; (800499c <__d2b+0xa8>)
 8004910:	f000 fad4 	bl	8004ebc <__assert_func>
 8004914:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8004918:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800491c:	bb24      	cbnz	r4, 8004968 <__d2b+0x74>
 800491e:	2f00      	cmp	r7, #0
 8004920:	9301      	str	r3, [sp, #4]
 8004922:	d026      	beq.n	8004972 <__d2b+0x7e>
 8004924:	4668      	mov	r0, sp
 8004926:	9700      	str	r7, [sp, #0]
 8004928:	f7ff fd8a 	bl	8004440 <__lo0bits>
 800492c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004930:	b1e8      	cbz	r0, 800496e <__d2b+0x7a>
 8004932:	f1c0 0320 	rsb	r3, r0, #32
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	430b      	orrs	r3, r1
 800493c:	40c2      	lsrs	r2, r0
 800493e:	616b      	str	r3, [r5, #20]
 8004940:	9201      	str	r2, [sp, #4]
 8004942:	9b01      	ldr	r3, [sp, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	bf14      	ite	ne
 8004948:	2102      	movne	r1, #2
 800494a:	2101      	moveq	r1, #1
 800494c:	61ab      	str	r3, [r5, #24]
 800494e:	6129      	str	r1, [r5, #16]
 8004950:	b1bc      	cbz	r4, 8004982 <__d2b+0x8e>
 8004952:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004956:	4404      	add	r4, r0
 8004958:	6034      	str	r4, [r6, #0]
 800495a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800495e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004960:	6018      	str	r0, [r3, #0]
 8004962:	4628      	mov	r0, r5
 8004964:	b003      	add	sp, #12
 8004966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004968:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800496c:	e7d7      	b.n	800491e <__d2b+0x2a>
 800496e:	6169      	str	r1, [r5, #20]
 8004970:	e7e7      	b.n	8004942 <__d2b+0x4e>
 8004972:	a801      	add	r0, sp, #4
 8004974:	f7ff fd64 	bl	8004440 <__lo0bits>
 8004978:	9b01      	ldr	r3, [sp, #4]
 800497a:	2101      	movs	r1, #1
 800497c:	616b      	str	r3, [r5, #20]
 800497e:	3020      	adds	r0, #32
 8004980:	e7e5      	b.n	800494e <__d2b+0x5a>
 8004982:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004986:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800498a:	6030      	str	r0, [r6, #0]
 800498c:	6918      	ldr	r0, [r3, #16]
 800498e:	f7ff fd37 	bl	8004400 <__hi0bits>
 8004992:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004996:	e7e2      	b.n	800495e <__d2b+0x6a>
 8004998:	0800513a 	.word	0x0800513a
 800499c:	0800514b 	.word	0x0800514b

080049a0 <__sfputc_r>:
 80049a0:	6893      	ldr	r3, [r2, #8]
 80049a2:	b410      	push	{r4}
 80049a4:	3b01      	subs	r3, #1
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	6093      	str	r3, [r2, #8]
 80049aa:	da07      	bge.n	80049bc <__sfputc_r+0x1c>
 80049ac:	6994      	ldr	r4, [r2, #24]
 80049ae:	42a3      	cmp	r3, r4
 80049b0:	db01      	blt.n	80049b6 <__sfputc_r+0x16>
 80049b2:	290a      	cmp	r1, #10
 80049b4:	d102      	bne.n	80049bc <__sfputc_r+0x1c>
 80049b6:	bc10      	pop	{r4}
 80049b8:	f7fe bbef 	b.w	800319a <__swbuf_r>
 80049bc:	6813      	ldr	r3, [r2, #0]
 80049be:	1c58      	adds	r0, r3, #1
 80049c0:	6010      	str	r0, [r2, #0]
 80049c2:	7019      	strb	r1, [r3, #0]
 80049c4:	4608      	mov	r0, r1
 80049c6:	bc10      	pop	{r4}
 80049c8:	4770      	bx	lr

080049ca <__sfputs_r>:
 80049ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049cc:	4606      	mov	r6, r0
 80049ce:	460f      	mov	r7, r1
 80049d0:	4614      	mov	r4, r2
 80049d2:	18d5      	adds	r5, r2, r3
 80049d4:	42ac      	cmp	r4, r5
 80049d6:	d101      	bne.n	80049dc <__sfputs_r+0x12>
 80049d8:	2000      	movs	r0, #0
 80049da:	e007      	b.n	80049ec <__sfputs_r+0x22>
 80049dc:	463a      	mov	r2, r7
 80049de:	4630      	mov	r0, r6
 80049e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049e4:	f7ff ffdc 	bl	80049a0 <__sfputc_r>
 80049e8:	1c43      	adds	r3, r0, #1
 80049ea:	d1f3      	bne.n	80049d4 <__sfputs_r+0xa>
 80049ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080049f0 <_vfiprintf_r>:
 80049f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049f4:	460d      	mov	r5, r1
 80049f6:	4614      	mov	r4, r2
 80049f8:	4698      	mov	r8, r3
 80049fa:	4606      	mov	r6, r0
 80049fc:	b09d      	sub	sp, #116	; 0x74
 80049fe:	b118      	cbz	r0, 8004a08 <_vfiprintf_r+0x18>
 8004a00:	6a03      	ldr	r3, [r0, #32]
 8004a02:	b90b      	cbnz	r3, 8004a08 <_vfiprintf_r+0x18>
 8004a04:	f7fe fae2 	bl	8002fcc <__sinit>
 8004a08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004a0a:	07d9      	lsls	r1, r3, #31
 8004a0c:	d405      	bmi.n	8004a1a <_vfiprintf_r+0x2a>
 8004a0e:	89ab      	ldrh	r3, [r5, #12]
 8004a10:	059a      	lsls	r2, r3, #22
 8004a12:	d402      	bmi.n	8004a1a <_vfiprintf_r+0x2a>
 8004a14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004a16:	f7fe fcd2 	bl	80033be <__retarget_lock_acquire_recursive>
 8004a1a:	89ab      	ldrh	r3, [r5, #12]
 8004a1c:	071b      	lsls	r3, r3, #28
 8004a1e:	d501      	bpl.n	8004a24 <_vfiprintf_r+0x34>
 8004a20:	692b      	ldr	r3, [r5, #16]
 8004a22:	b99b      	cbnz	r3, 8004a4c <_vfiprintf_r+0x5c>
 8004a24:	4629      	mov	r1, r5
 8004a26:	4630      	mov	r0, r6
 8004a28:	f7fe fbf4 	bl	8003214 <__swsetup_r>
 8004a2c:	b170      	cbz	r0, 8004a4c <_vfiprintf_r+0x5c>
 8004a2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004a30:	07dc      	lsls	r4, r3, #31
 8004a32:	d504      	bpl.n	8004a3e <_vfiprintf_r+0x4e>
 8004a34:	f04f 30ff 	mov.w	r0, #4294967295
 8004a38:	b01d      	add	sp, #116	; 0x74
 8004a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a3e:	89ab      	ldrh	r3, [r5, #12]
 8004a40:	0598      	lsls	r0, r3, #22
 8004a42:	d4f7      	bmi.n	8004a34 <_vfiprintf_r+0x44>
 8004a44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004a46:	f7fe fcbb 	bl	80033c0 <__retarget_lock_release_recursive>
 8004a4a:	e7f3      	b.n	8004a34 <_vfiprintf_r+0x44>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8004a50:	2320      	movs	r3, #32
 8004a52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a56:	2330      	movs	r3, #48	; 0x30
 8004a58:	f04f 0901 	mov.w	r9, #1
 8004a5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a60:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8004c10 <_vfiprintf_r+0x220>
 8004a64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004a68:	4623      	mov	r3, r4
 8004a6a:	469a      	mov	sl, r3
 8004a6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a70:	b10a      	cbz	r2, 8004a76 <_vfiprintf_r+0x86>
 8004a72:	2a25      	cmp	r2, #37	; 0x25
 8004a74:	d1f9      	bne.n	8004a6a <_vfiprintf_r+0x7a>
 8004a76:	ebba 0b04 	subs.w	fp, sl, r4
 8004a7a:	d00b      	beq.n	8004a94 <_vfiprintf_r+0xa4>
 8004a7c:	465b      	mov	r3, fp
 8004a7e:	4622      	mov	r2, r4
 8004a80:	4629      	mov	r1, r5
 8004a82:	4630      	mov	r0, r6
 8004a84:	f7ff ffa1 	bl	80049ca <__sfputs_r>
 8004a88:	3001      	adds	r0, #1
 8004a8a:	f000 80a9 	beq.w	8004be0 <_vfiprintf_r+0x1f0>
 8004a8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a90:	445a      	add	r2, fp
 8004a92:	9209      	str	r2, [sp, #36]	; 0x24
 8004a94:	f89a 3000 	ldrb.w	r3, [sl]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 80a1 	beq.w	8004be0 <_vfiprintf_r+0x1f0>
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8004aa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004aa8:	f10a 0a01 	add.w	sl, sl, #1
 8004aac:	9304      	str	r3, [sp, #16]
 8004aae:	9307      	str	r3, [sp, #28]
 8004ab0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ab4:	931a      	str	r3, [sp, #104]	; 0x68
 8004ab6:	4654      	mov	r4, sl
 8004ab8:	2205      	movs	r2, #5
 8004aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004abe:	4854      	ldr	r0, [pc, #336]	; (8004c10 <_vfiprintf_r+0x220>)
 8004ac0:	f7fe fc7f 	bl	80033c2 <memchr>
 8004ac4:	9a04      	ldr	r2, [sp, #16]
 8004ac6:	b9d8      	cbnz	r0, 8004b00 <_vfiprintf_r+0x110>
 8004ac8:	06d1      	lsls	r1, r2, #27
 8004aca:	bf44      	itt	mi
 8004acc:	2320      	movmi	r3, #32
 8004ace:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ad2:	0713      	lsls	r3, r2, #28
 8004ad4:	bf44      	itt	mi
 8004ad6:	232b      	movmi	r3, #43	; 0x2b
 8004ad8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004adc:	f89a 3000 	ldrb.w	r3, [sl]
 8004ae0:	2b2a      	cmp	r3, #42	; 0x2a
 8004ae2:	d015      	beq.n	8004b10 <_vfiprintf_r+0x120>
 8004ae4:	4654      	mov	r4, sl
 8004ae6:	2000      	movs	r0, #0
 8004ae8:	f04f 0c0a 	mov.w	ip, #10
 8004aec:	9a07      	ldr	r2, [sp, #28]
 8004aee:	4621      	mov	r1, r4
 8004af0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004af4:	3b30      	subs	r3, #48	; 0x30
 8004af6:	2b09      	cmp	r3, #9
 8004af8:	d94d      	bls.n	8004b96 <_vfiprintf_r+0x1a6>
 8004afa:	b1b0      	cbz	r0, 8004b2a <_vfiprintf_r+0x13a>
 8004afc:	9207      	str	r2, [sp, #28]
 8004afe:	e014      	b.n	8004b2a <_vfiprintf_r+0x13a>
 8004b00:	eba0 0308 	sub.w	r3, r0, r8
 8004b04:	fa09 f303 	lsl.w	r3, r9, r3
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	46a2      	mov	sl, r4
 8004b0c:	9304      	str	r3, [sp, #16]
 8004b0e:	e7d2      	b.n	8004ab6 <_vfiprintf_r+0xc6>
 8004b10:	9b03      	ldr	r3, [sp, #12]
 8004b12:	1d19      	adds	r1, r3, #4
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	9103      	str	r1, [sp, #12]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	bfbb      	ittet	lt
 8004b1c:	425b      	neglt	r3, r3
 8004b1e:	f042 0202 	orrlt.w	r2, r2, #2
 8004b22:	9307      	strge	r3, [sp, #28]
 8004b24:	9307      	strlt	r3, [sp, #28]
 8004b26:	bfb8      	it	lt
 8004b28:	9204      	strlt	r2, [sp, #16]
 8004b2a:	7823      	ldrb	r3, [r4, #0]
 8004b2c:	2b2e      	cmp	r3, #46	; 0x2e
 8004b2e:	d10c      	bne.n	8004b4a <_vfiprintf_r+0x15a>
 8004b30:	7863      	ldrb	r3, [r4, #1]
 8004b32:	2b2a      	cmp	r3, #42	; 0x2a
 8004b34:	d134      	bne.n	8004ba0 <_vfiprintf_r+0x1b0>
 8004b36:	9b03      	ldr	r3, [sp, #12]
 8004b38:	3402      	adds	r4, #2
 8004b3a:	1d1a      	adds	r2, r3, #4
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	9203      	str	r2, [sp, #12]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	bfb8      	it	lt
 8004b44:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b48:	9305      	str	r3, [sp, #20]
 8004b4a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004c14 <_vfiprintf_r+0x224>
 8004b4e:	2203      	movs	r2, #3
 8004b50:	4650      	mov	r0, sl
 8004b52:	7821      	ldrb	r1, [r4, #0]
 8004b54:	f7fe fc35 	bl	80033c2 <memchr>
 8004b58:	b138      	cbz	r0, 8004b6a <_vfiprintf_r+0x17a>
 8004b5a:	2240      	movs	r2, #64	; 0x40
 8004b5c:	9b04      	ldr	r3, [sp, #16]
 8004b5e:	eba0 000a 	sub.w	r0, r0, sl
 8004b62:	4082      	lsls	r2, r0
 8004b64:	4313      	orrs	r3, r2
 8004b66:	3401      	adds	r4, #1
 8004b68:	9304      	str	r3, [sp, #16]
 8004b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b6e:	2206      	movs	r2, #6
 8004b70:	4829      	ldr	r0, [pc, #164]	; (8004c18 <_vfiprintf_r+0x228>)
 8004b72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b76:	f7fe fc24 	bl	80033c2 <memchr>
 8004b7a:	2800      	cmp	r0, #0
 8004b7c:	d03f      	beq.n	8004bfe <_vfiprintf_r+0x20e>
 8004b7e:	4b27      	ldr	r3, [pc, #156]	; (8004c1c <_vfiprintf_r+0x22c>)
 8004b80:	bb1b      	cbnz	r3, 8004bca <_vfiprintf_r+0x1da>
 8004b82:	9b03      	ldr	r3, [sp, #12]
 8004b84:	3307      	adds	r3, #7
 8004b86:	f023 0307 	bic.w	r3, r3, #7
 8004b8a:	3308      	adds	r3, #8
 8004b8c:	9303      	str	r3, [sp, #12]
 8004b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b90:	443b      	add	r3, r7
 8004b92:	9309      	str	r3, [sp, #36]	; 0x24
 8004b94:	e768      	b.n	8004a68 <_vfiprintf_r+0x78>
 8004b96:	460c      	mov	r4, r1
 8004b98:	2001      	movs	r0, #1
 8004b9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b9e:	e7a6      	b.n	8004aee <_vfiprintf_r+0xfe>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f04f 0c0a 	mov.w	ip, #10
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	3401      	adds	r4, #1
 8004baa:	9305      	str	r3, [sp, #20]
 8004bac:	4620      	mov	r0, r4
 8004bae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bb2:	3a30      	subs	r2, #48	; 0x30
 8004bb4:	2a09      	cmp	r2, #9
 8004bb6:	d903      	bls.n	8004bc0 <_vfiprintf_r+0x1d0>
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d0c6      	beq.n	8004b4a <_vfiprintf_r+0x15a>
 8004bbc:	9105      	str	r1, [sp, #20]
 8004bbe:	e7c4      	b.n	8004b4a <_vfiprintf_r+0x15a>
 8004bc0:	4604      	mov	r4, r0
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004bc8:	e7f0      	b.n	8004bac <_vfiprintf_r+0x1bc>
 8004bca:	ab03      	add	r3, sp, #12
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	462a      	mov	r2, r5
 8004bd0:	4630      	mov	r0, r6
 8004bd2:	4b13      	ldr	r3, [pc, #76]	; (8004c20 <_vfiprintf_r+0x230>)
 8004bd4:	a904      	add	r1, sp, #16
 8004bd6:	f7fd fdab 	bl	8002730 <_printf_float>
 8004bda:	4607      	mov	r7, r0
 8004bdc:	1c78      	adds	r0, r7, #1
 8004bde:	d1d6      	bne.n	8004b8e <_vfiprintf_r+0x19e>
 8004be0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004be2:	07d9      	lsls	r1, r3, #31
 8004be4:	d405      	bmi.n	8004bf2 <_vfiprintf_r+0x202>
 8004be6:	89ab      	ldrh	r3, [r5, #12]
 8004be8:	059a      	lsls	r2, r3, #22
 8004bea:	d402      	bmi.n	8004bf2 <_vfiprintf_r+0x202>
 8004bec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004bee:	f7fe fbe7 	bl	80033c0 <__retarget_lock_release_recursive>
 8004bf2:	89ab      	ldrh	r3, [r5, #12]
 8004bf4:	065b      	lsls	r3, r3, #25
 8004bf6:	f53f af1d 	bmi.w	8004a34 <_vfiprintf_r+0x44>
 8004bfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004bfc:	e71c      	b.n	8004a38 <_vfiprintf_r+0x48>
 8004bfe:	ab03      	add	r3, sp, #12
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	462a      	mov	r2, r5
 8004c04:	4630      	mov	r0, r6
 8004c06:	4b06      	ldr	r3, [pc, #24]	; (8004c20 <_vfiprintf_r+0x230>)
 8004c08:	a904      	add	r1, sp, #16
 8004c0a:	f7fe f831 	bl	8002c70 <_printf_i>
 8004c0e:	e7e4      	b.n	8004bda <_vfiprintf_r+0x1ea>
 8004c10:	080052a4 	.word	0x080052a4
 8004c14:	080052aa 	.word	0x080052aa
 8004c18:	080052ae 	.word	0x080052ae
 8004c1c:	08002731 	.word	0x08002731
 8004c20:	080049cb 	.word	0x080049cb

08004c24 <__sflush_r>:
 8004c24:	898a      	ldrh	r2, [r1, #12]
 8004c26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c28:	4605      	mov	r5, r0
 8004c2a:	0710      	lsls	r0, r2, #28
 8004c2c:	460c      	mov	r4, r1
 8004c2e:	d457      	bmi.n	8004ce0 <__sflush_r+0xbc>
 8004c30:	684b      	ldr	r3, [r1, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	dc04      	bgt.n	8004c40 <__sflush_r+0x1c>
 8004c36:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	dc01      	bgt.n	8004c40 <__sflush_r+0x1c>
 8004c3c:	2000      	movs	r0, #0
 8004c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c42:	2e00      	cmp	r6, #0
 8004c44:	d0fa      	beq.n	8004c3c <__sflush_r+0x18>
 8004c46:	2300      	movs	r3, #0
 8004c48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004c4c:	682f      	ldr	r7, [r5, #0]
 8004c4e:	6a21      	ldr	r1, [r4, #32]
 8004c50:	602b      	str	r3, [r5, #0]
 8004c52:	d032      	beq.n	8004cba <__sflush_r+0x96>
 8004c54:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004c56:	89a3      	ldrh	r3, [r4, #12]
 8004c58:	075a      	lsls	r2, r3, #29
 8004c5a:	d505      	bpl.n	8004c68 <__sflush_r+0x44>
 8004c5c:	6863      	ldr	r3, [r4, #4]
 8004c5e:	1ac0      	subs	r0, r0, r3
 8004c60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004c62:	b10b      	cbz	r3, 8004c68 <__sflush_r+0x44>
 8004c64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c66:	1ac0      	subs	r0, r0, r3
 8004c68:	2300      	movs	r3, #0
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c6e:	4628      	mov	r0, r5
 8004c70:	6a21      	ldr	r1, [r4, #32]
 8004c72:	47b0      	blx	r6
 8004c74:	1c43      	adds	r3, r0, #1
 8004c76:	89a3      	ldrh	r3, [r4, #12]
 8004c78:	d106      	bne.n	8004c88 <__sflush_r+0x64>
 8004c7a:	6829      	ldr	r1, [r5, #0]
 8004c7c:	291d      	cmp	r1, #29
 8004c7e:	d82b      	bhi.n	8004cd8 <__sflush_r+0xb4>
 8004c80:	4a28      	ldr	r2, [pc, #160]	; (8004d24 <__sflush_r+0x100>)
 8004c82:	410a      	asrs	r2, r1
 8004c84:	07d6      	lsls	r6, r2, #31
 8004c86:	d427      	bmi.n	8004cd8 <__sflush_r+0xb4>
 8004c88:	2200      	movs	r2, #0
 8004c8a:	6062      	str	r2, [r4, #4]
 8004c8c:	6922      	ldr	r2, [r4, #16]
 8004c8e:	04d9      	lsls	r1, r3, #19
 8004c90:	6022      	str	r2, [r4, #0]
 8004c92:	d504      	bpl.n	8004c9e <__sflush_r+0x7a>
 8004c94:	1c42      	adds	r2, r0, #1
 8004c96:	d101      	bne.n	8004c9c <__sflush_r+0x78>
 8004c98:	682b      	ldr	r3, [r5, #0]
 8004c9a:	b903      	cbnz	r3, 8004c9e <__sflush_r+0x7a>
 8004c9c:	6560      	str	r0, [r4, #84]	; 0x54
 8004c9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ca0:	602f      	str	r7, [r5, #0]
 8004ca2:	2900      	cmp	r1, #0
 8004ca4:	d0ca      	beq.n	8004c3c <__sflush_r+0x18>
 8004ca6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004caa:	4299      	cmp	r1, r3
 8004cac:	d002      	beq.n	8004cb4 <__sflush_r+0x90>
 8004cae:	4628      	mov	r0, r5
 8004cb0:	f7ff fa02 	bl	80040b8 <_free_r>
 8004cb4:	2000      	movs	r0, #0
 8004cb6:	6360      	str	r0, [r4, #52]	; 0x34
 8004cb8:	e7c1      	b.n	8004c3e <__sflush_r+0x1a>
 8004cba:	2301      	movs	r3, #1
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	47b0      	blx	r6
 8004cc0:	1c41      	adds	r1, r0, #1
 8004cc2:	d1c8      	bne.n	8004c56 <__sflush_r+0x32>
 8004cc4:	682b      	ldr	r3, [r5, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0c5      	beq.n	8004c56 <__sflush_r+0x32>
 8004cca:	2b1d      	cmp	r3, #29
 8004ccc:	d001      	beq.n	8004cd2 <__sflush_r+0xae>
 8004cce:	2b16      	cmp	r3, #22
 8004cd0:	d101      	bne.n	8004cd6 <__sflush_r+0xb2>
 8004cd2:	602f      	str	r7, [r5, #0]
 8004cd4:	e7b2      	b.n	8004c3c <__sflush_r+0x18>
 8004cd6:	89a3      	ldrh	r3, [r4, #12]
 8004cd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cdc:	81a3      	strh	r3, [r4, #12]
 8004cde:	e7ae      	b.n	8004c3e <__sflush_r+0x1a>
 8004ce0:	690f      	ldr	r7, [r1, #16]
 8004ce2:	2f00      	cmp	r7, #0
 8004ce4:	d0aa      	beq.n	8004c3c <__sflush_r+0x18>
 8004ce6:	0793      	lsls	r3, r2, #30
 8004ce8:	bf18      	it	ne
 8004cea:	2300      	movne	r3, #0
 8004cec:	680e      	ldr	r6, [r1, #0]
 8004cee:	bf08      	it	eq
 8004cf0:	694b      	ldreq	r3, [r1, #20]
 8004cf2:	1bf6      	subs	r6, r6, r7
 8004cf4:	600f      	str	r7, [r1, #0]
 8004cf6:	608b      	str	r3, [r1, #8]
 8004cf8:	2e00      	cmp	r6, #0
 8004cfa:	dd9f      	ble.n	8004c3c <__sflush_r+0x18>
 8004cfc:	4633      	mov	r3, r6
 8004cfe:	463a      	mov	r2, r7
 8004d00:	4628      	mov	r0, r5
 8004d02:	6a21      	ldr	r1, [r4, #32]
 8004d04:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004d08:	47e0      	blx	ip
 8004d0a:	2800      	cmp	r0, #0
 8004d0c:	dc06      	bgt.n	8004d1c <__sflush_r+0xf8>
 8004d0e:	89a3      	ldrh	r3, [r4, #12]
 8004d10:	f04f 30ff 	mov.w	r0, #4294967295
 8004d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d18:	81a3      	strh	r3, [r4, #12]
 8004d1a:	e790      	b.n	8004c3e <__sflush_r+0x1a>
 8004d1c:	4407      	add	r7, r0
 8004d1e:	1a36      	subs	r6, r6, r0
 8004d20:	e7ea      	b.n	8004cf8 <__sflush_r+0xd4>
 8004d22:	bf00      	nop
 8004d24:	dfbffffe 	.word	0xdfbffffe

08004d28 <_fflush_r>:
 8004d28:	b538      	push	{r3, r4, r5, lr}
 8004d2a:	690b      	ldr	r3, [r1, #16]
 8004d2c:	4605      	mov	r5, r0
 8004d2e:	460c      	mov	r4, r1
 8004d30:	b913      	cbnz	r3, 8004d38 <_fflush_r+0x10>
 8004d32:	2500      	movs	r5, #0
 8004d34:	4628      	mov	r0, r5
 8004d36:	bd38      	pop	{r3, r4, r5, pc}
 8004d38:	b118      	cbz	r0, 8004d42 <_fflush_r+0x1a>
 8004d3a:	6a03      	ldr	r3, [r0, #32]
 8004d3c:	b90b      	cbnz	r3, 8004d42 <_fflush_r+0x1a>
 8004d3e:	f7fe f945 	bl	8002fcc <__sinit>
 8004d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d0f3      	beq.n	8004d32 <_fflush_r+0xa>
 8004d4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004d4c:	07d0      	lsls	r0, r2, #31
 8004d4e:	d404      	bmi.n	8004d5a <_fflush_r+0x32>
 8004d50:	0599      	lsls	r1, r3, #22
 8004d52:	d402      	bmi.n	8004d5a <_fflush_r+0x32>
 8004d54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d56:	f7fe fb32 	bl	80033be <__retarget_lock_acquire_recursive>
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	4621      	mov	r1, r4
 8004d5e:	f7ff ff61 	bl	8004c24 <__sflush_r>
 8004d62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d64:	4605      	mov	r5, r0
 8004d66:	07da      	lsls	r2, r3, #31
 8004d68:	d4e4      	bmi.n	8004d34 <_fflush_r+0xc>
 8004d6a:	89a3      	ldrh	r3, [r4, #12]
 8004d6c:	059b      	lsls	r3, r3, #22
 8004d6e:	d4e1      	bmi.n	8004d34 <_fflush_r+0xc>
 8004d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d72:	f7fe fb25 	bl	80033c0 <__retarget_lock_release_recursive>
 8004d76:	e7dd      	b.n	8004d34 <_fflush_r+0xc>

08004d78 <__swhatbuf_r>:
 8004d78:	b570      	push	{r4, r5, r6, lr}
 8004d7a:	460c      	mov	r4, r1
 8004d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d80:	4615      	mov	r5, r2
 8004d82:	2900      	cmp	r1, #0
 8004d84:	461e      	mov	r6, r3
 8004d86:	b096      	sub	sp, #88	; 0x58
 8004d88:	da0c      	bge.n	8004da4 <__swhatbuf_r+0x2c>
 8004d8a:	89a3      	ldrh	r3, [r4, #12]
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004d92:	bf0c      	ite	eq
 8004d94:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004d98:	2340      	movne	r3, #64	; 0x40
 8004d9a:	2000      	movs	r0, #0
 8004d9c:	6031      	str	r1, [r6, #0]
 8004d9e:	602b      	str	r3, [r5, #0]
 8004da0:	b016      	add	sp, #88	; 0x58
 8004da2:	bd70      	pop	{r4, r5, r6, pc}
 8004da4:	466a      	mov	r2, sp
 8004da6:	f000 f849 	bl	8004e3c <_fstat_r>
 8004daa:	2800      	cmp	r0, #0
 8004dac:	dbed      	blt.n	8004d8a <__swhatbuf_r+0x12>
 8004dae:	9901      	ldr	r1, [sp, #4]
 8004db0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004db4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004db8:	4259      	negs	r1, r3
 8004dba:	4159      	adcs	r1, r3
 8004dbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004dc0:	e7eb      	b.n	8004d9a <__swhatbuf_r+0x22>

08004dc2 <__smakebuf_r>:
 8004dc2:	898b      	ldrh	r3, [r1, #12]
 8004dc4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004dc6:	079d      	lsls	r5, r3, #30
 8004dc8:	4606      	mov	r6, r0
 8004dca:	460c      	mov	r4, r1
 8004dcc:	d507      	bpl.n	8004dde <__smakebuf_r+0x1c>
 8004dce:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004dd2:	6023      	str	r3, [r4, #0]
 8004dd4:	6123      	str	r3, [r4, #16]
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	6163      	str	r3, [r4, #20]
 8004dda:	b002      	add	sp, #8
 8004ddc:	bd70      	pop	{r4, r5, r6, pc}
 8004dde:	466a      	mov	r2, sp
 8004de0:	ab01      	add	r3, sp, #4
 8004de2:	f7ff ffc9 	bl	8004d78 <__swhatbuf_r>
 8004de6:	9900      	ldr	r1, [sp, #0]
 8004de8:	4605      	mov	r5, r0
 8004dea:	4630      	mov	r0, r6
 8004dec:	f7ff f9d4 	bl	8004198 <_malloc_r>
 8004df0:	b948      	cbnz	r0, 8004e06 <__smakebuf_r+0x44>
 8004df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004df6:	059a      	lsls	r2, r3, #22
 8004df8:	d4ef      	bmi.n	8004dda <__smakebuf_r+0x18>
 8004dfa:	f023 0303 	bic.w	r3, r3, #3
 8004dfe:	f043 0302 	orr.w	r3, r3, #2
 8004e02:	81a3      	strh	r3, [r4, #12]
 8004e04:	e7e3      	b.n	8004dce <__smakebuf_r+0xc>
 8004e06:	89a3      	ldrh	r3, [r4, #12]
 8004e08:	6020      	str	r0, [r4, #0]
 8004e0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e0e:	81a3      	strh	r3, [r4, #12]
 8004e10:	9b00      	ldr	r3, [sp, #0]
 8004e12:	6120      	str	r0, [r4, #16]
 8004e14:	6163      	str	r3, [r4, #20]
 8004e16:	9b01      	ldr	r3, [sp, #4]
 8004e18:	b15b      	cbz	r3, 8004e32 <__smakebuf_r+0x70>
 8004e1a:	4630      	mov	r0, r6
 8004e1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e20:	f000 f81e 	bl	8004e60 <_isatty_r>
 8004e24:	b128      	cbz	r0, 8004e32 <__smakebuf_r+0x70>
 8004e26:	89a3      	ldrh	r3, [r4, #12]
 8004e28:	f023 0303 	bic.w	r3, r3, #3
 8004e2c:	f043 0301 	orr.w	r3, r3, #1
 8004e30:	81a3      	strh	r3, [r4, #12]
 8004e32:	89a3      	ldrh	r3, [r4, #12]
 8004e34:	431d      	orrs	r5, r3
 8004e36:	81a5      	strh	r5, [r4, #12]
 8004e38:	e7cf      	b.n	8004dda <__smakebuf_r+0x18>
	...

08004e3c <_fstat_r>:
 8004e3c:	b538      	push	{r3, r4, r5, lr}
 8004e3e:	2300      	movs	r3, #0
 8004e40:	4d06      	ldr	r5, [pc, #24]	; (8004e5c <_fstat_r+0x20>)
 8004e42:	4604      	mov	r4, r0
 8004e44:	4608      	mov	r0, r1
 8004e46:	4611      	mov	r1, r2
 8004e48:	602b      	str	r3, [r5, #0]
 8004e4a:	f7fc f857 	bl	8000efc <_fstat>
 8004e4e:	1c43      	adds	r3, r0, #1
 8004e50:	d102      	bne.n	8004e58 <_fstat_r+0x1c>
 8004e52:	682b      	ldr	r3, [r5, #0]
 8004e54:	b103      	cbz	r3, 8004e58 <_fstat_r+0x1c>
 8004e56:	6023      	str	r3, [r4, #0]
 8004e58:	bd38      	pop	{r3, r4, r5, pc}
 8004e5a:	bf00      	nop
 8004e5c:	200003d0 	.word	0x200003d0

08004e60 <_isatty_r>:
 8004e60:	b538      	push	{r3, r4, r5, lr}
 8004e62:	2300      	movs	r3, #0
 8004e64:	4d05      	ldr	r5, [pc, #20]	; (8004e7c <_isatty_r+0x1c>)
 8004e66:	4604      	mov	r4, r0
 8004e68:	4608      	mov	r0, r1
 8004e6a:	602b      	str	r3, [r5, #0]
 8004e6c:	f7fc f855 	bl	8000f1a <_isatty>
 8004e70:	1c43      	adds	r3, r0, #1
 8004e72:	d102      	bne.n	8004e7a <_isatty_r+0x1a>
 8004e74:	682b      	ldr	r3, [r5, #0]
 8004e76:	b103      	cbz	r3, 8004e7a <_isatty_r+0x1a>
 8004e78:	6023      	str	r3, [r4, #0]
 8004e7a:	bd38      	pop	{r3, r4, r5, pc}
 8004e7c:	200003d0 	.word	0x200003d0

08004e80 <_sbrk_r>:
 8004e80:	b538      	push	{r3, r4, r5, lr}
 8004e82:	2300      	movs	r3, #0
 8004e84:	4d05      	ldr	r5, [pc, #20]	; (8004e9c <_sbrk_r+0x1c>)
 8004e86:	4604      	mov	r4, r0
 8004e88:	4608      	mov	r0, r1
 8004e8a:	602b      	str	r3, [r5, #0]
 8004e8c:	f7fc f85c 	bl	8000f48 <_sbrk>
 8004e90:	1c43      	adds	r3, r0, #1
 8004e92:	d102      	bne.n	8004e9a <_sbrk_r+0x1a>
 8004e94:	682b      	ldr	r3, [r5, #0]
 8004e96:	b103      	cbz	r3, 8004e9a <_sbrk_r+0x1a>
 8004e98:	6023      	str	r3, [r4, #0]
 8004e9a:	bd38      	pop	{r3, r4, r5, pc}
 8004e9c:	200003d0 	.word	0x200003d0

08004ea0 <memcpy>:
 8004ea0:	440a      	add	r2, r1
 8004ea2:	4291      	cmp	r1, r2
 8004ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ea8:	d100      	bne.n	8004eac <memcpy+0xc>
 8004eaa:	4770      	bx	lr
 8004eac:	b510      	push	{r4, lr}
 8004eae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004eb2:	4291      	cmp	r1, r2
 8004eb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004eb8:	d1f9      	bne.n	8004eae <memcpy+0xe>
 8004eba:	bd10      	pop	{r4, pc}

08004ebc <__assert_func>:
 8004ebc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004ebe:	4614      	mov	r4, r2
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	4b09      	ldr	r3, [pc, #36]	; (8004ee8 <__assert_func+0x2c>)
 8004ec4:	4605      	mov	r5, r0
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68d8      	ldr	r0, [r3, #12]
 8004eca:	b14c      	cbz	r4, 8004ee0 <__assert_func+0x24>
 8004ecc:	4b07      	ldr	r3, [pc, #28]	; (8004eec <__assert_func+0x30>)
 8004ece:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004ed2:	9100      	str	r1, [sp, #0]
 8004ed4:	462b      	mov	r3, r5
 8004ed6:	4906      	ldr	r1, [pc, #24]	; (8004ef0 <__assert_func+0x34>)
 8004ed8:	f000 f842 	bl	8004f60 <fiprintf>
 8004edc:	f000 f852 	bl	8004f84 <abort>
 8004ee0:	4b04      	ldr	r3, [pc, #16]	; (8004ef4 <__assert_func+0x38>)
 8004ee2:	461c      	mov	r4, r3
 8004ee4:	e7f3      	b.n	8004ece <__assert_func+0x12>
 8004ee6:	bf00      	nop
 8004ee8:	20000064 	.word	0x20000064
 8004eec:	080052bf 	.word	0x080052bf
 8004ef0:	080052cc 	.word	0x080052cc
 8004ef4:	080052fa 	.word	0x080052fa

08004ef8 <_calloc_r>:
 8004ef8:	b570      	push	{r4, r5, r6, lr}
 8004efa:	fba1 5402 	umull	r5, r4, r1, r2
 8004efe:	b934      	cbnz	r4, 8004f0e <_calloc_r+0x16>
 8004f00:	4629      	mov	r1, r5
 8004f02:	f7ff f949 	bl	8004198 <_malloc_r>
 8004f06:	4606      	mov	r6, r0
 8004f08:	b928      	cbnz	r0, 8004f16 <_calloc_r+0x1e>
 8004f0a:	4630      	mov	r0, r6
 8004f0c:	bd70      	pop	{r4, r5, r6, pc}
 8004f0e:	220c      	movs	r2, #12
 8004f10:	2600      	movs	r6, #0
 8004f12:	6002      	str	r2, [r0, #0]
 8004f14:	e7f9      	b.n	8004f0a <_calloc_r+0x12>
 8004f16:	462a      	mov	r2, r5
 8004f18:	4621      	mov	r1, r4
 8004f1a:	f7fe f9d3 	bl	80032c4 <memset>
 8004f1e:	e7f4      	b.n	8004f0a <_calloc_r+0x12>

08004f20 <__ascii_mbtowc>:
 8004f20:	b082      	sub	sp, #8
 8004f22:	b901      	cbnz	r1, 8004f26 <__ascii_mbtowc+0x6>
 8004f24:	a901      	add	r1, sp, #4
 8004f26:	b142      	cbz	r2, 8004f3a <__ascii_mbtowc+0x1a>
 8004f28:	b14b      	cbz	r3, 8004f3e <__ascii_mbtowc+0x1e>
 8004f2a:	7813      	ldrb	r3, [r2, #0]
 8004f2c:	600b      	str	r3, [r1, #0]
 8004f2e:	7812      	ldrb	r2, [r2, #0]
 8004f30:	1e10      	subs	r0, r2, #0
 8004f32:	bf18      	it	ne
 8004f34:	2001      	movne	r0, #1
 8004f36:	b002      	add	sp, #8
 8004f38:	4770      	bx	lr
 8004f3a:	4610      	mov	r0, r2
 8004f3c:	e7fb      	b.n	8004f36 <__ascii_mbtowc+0x16>
 8004f3e:	f06f 0001 	mvn.w	r0, #1
 8004f42:	e7f8      	b.n	8004f36 <__ascii_mbtowc+0x16>

08004f44 <__ascii_wctomb>:
 8004f44:	4603      	mov	r3, r0
 8004f46:	4608      	mov	r0, r1
 8004f48:	b141      	cbz	r1, 8004f5c <__ascii_wctomb+0x18>
 8004f4a:	2aff      	cmp	r2, #255	; 0xff
 8004f4c:	d904      	bls.n	8004f58 <__ascii_wctomb+0x14>
 8004f4e:	228a      	movs	r2, #138	; 0x8a
 8004f50:	f04f 30ff 	mov.w	r0, #4294967295
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	4770      	bx	lr
 8004f58:	2001      	movs	r0, #1
 8004f5a:	700a      	strb	r2, [r1, #0]
 8004f5c:	4770      	bx	lr
	...

08004f60 <fiprintf>:
 8004f60:	b40e      	push	{r1, r2, r3}
 8004f62:	b503      	push	{r0, r1, lr}
 8004f64:	4601      	mov	r1, r0
 8004f66:	ab03      	add	r3, sp, #12
 8004f68:	4805      	ldr	r0, [pc, #20]	; (8004f80 <fiprintf+0x20>)
 8004f6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f6e:	6800      	ldr	r0, [r0, #0]
 8004f70:	9301      	str	r3, [sp, #4]
 8004f72:	f7ff fd3d 	bl	80049f0 <_vfiprintf_r>
 8004f76:	b002      	add	sp, #8
 8004f78:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f7c:	b003      	add	sp, #12
 8004f7e:	4770      	bx	lr
 8004f80:	20000064 	.word	0x20000064

08004f84 <abort>:
 8004f84:	2006      	movs	r0, #6
 8004f86:	b508      	push	{r3, lr}
 8004f88:	f000 f82c 	bl	8004fe4 <raise>
 8004f8c:	2001      	movs	r0, #1
 8004f8e:	f7fb ff67 	bl	8000e60 <_exit>

08004f92 <_raise_r>:
 8004f92:	291f      	cmp	r1, #31
 8004f94:	b538      	push	{r3, r4, r5, lr}
 8004f96:	4604      	mov	r4, r0
 8004f98:	460d      	mov	r5, r1
 8004f9a:	d904      	bls.n	8004fa6 <_raise_r+0x14>
 8004f9c:	2316      	movs	r3, #22
 8004f9e:	6003      	str	r3, [r0, #0]
 8004fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa4:	bd38      	pop	{r3, r4, r5, pc}
 8004fa6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004fa8:	b112      	cbz	r2, 8004fb0 <_raise_r+0x1e>
 8004faa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004fae:	b94b      	cbnz	r3, 8004fc4 <_raise_r+0x32>
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	f000 f831 	bl	8005018 <_getpid_r>
 8004fb6:	462a      	mov	r2, r5
 8004fb8:	4601      	mov	r1, r0
 8004fba:	4620      	mov	r0, r4
 8004fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fc0:	f000 b818 	b.w	8004ff4 <_kill_r>
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d00a      	beq.n	8004fde <_raise_r+0x4c>
 8004fc8:	1c59      	adds	r1, r3, #1
 8004fca:	d103      	bne.n	8004fd4 <_raise_r+0x42>
 8004fcc:	2316      	movs	r3, #22
 8004fce:	6003      	str	r3, [r0, #0]
 8004fd0:	2001      	movs	r0, #1
 8004fd2:	e7e7      	b.n	8004fa4 <_raise_r+0x12>
 8004fd4:	2400      	movs	r4, #0
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004fdc:	4798      	blx	r3
 8004fde:	2000      	movs	r0, #0
 8004fe0:	e7e0      	b.n	8004fa4 <_raise_r+0x12>
	...

08004fe4 <raise>:
 8004fe4:	4b02      	ldr	r3, [pc, #8]	; (8004ff0 <raise+0xc>)
 8004fe6:	4601      	mov	r1, r0
 8004fe8:	6818      	ldr	r0, [r3, #0]
 8004fea:	f7ff bfd2 	b.w	8004f92 <_raise_r>
 8004fee:	bf00      	nop
 8004ff0:	20000064 	.word	0x20000064

08004ff4 <_kill_r>:
 8004ff4:	b538      	push	{r3, r4, r5, lr}
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	4d06      	ldr	r5, [pc, #24]	; (8005014 <_kill_r+0x20>)
 8004ffa:	4604      	mov	r4, r0
 8004ffc:	4608      	mov	r0, r1
 8004ffe:	4611      	mov	r1, r2
 8005000:	602b      	str	r3, [r5, #0]
 8005002:	f7fb ff1d 	bl	8000e40 <_kill>
 8005006:	1c43      	adds	r3, r0, #1
 8005008:	d102      	bne.n	8005010 <_kill_r+0x1c>
 800500a:	682b      	ldr	r3, [r5, #0]
 800500c:	b103      	cbz	r3, 8005010 <_kill_r+0x1c>
 800500e:	6023      	str	r3, [r4, #0]
 8005010:	bd38      	pop	{r3, r4, r5, pc}
 8005012:	bf00      	nop
 8005014:	200003d0 	.word	0x200003d0

08005018 <_getpid_r>:
 8005018:	f7fb bf0b 	b.w	8000e32 <_getpid>

0800501c <_init>:
 800501c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800501e:	bf00      	nop
 8005020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005022:	bc08      	pop	{r3}
 8005024:	469e      	mov	lr, r3
 8005026:	4770      	bx	lr

08005028 <_fini>:
 8005028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502a:	bf00      	nop
 800502c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800502e:	bc08      	pop	{r3}
 8005030:	469e      	mov	lr, r3
 8005032:	4770      	bx	lr
