var pairs =
{
"rst_pulse":{"hdl":1,"integer":1,"parameter":1}
,"hdl":{"attribute":1,"example":1,"adding":1}
,"attribute":{"used":1}
,"used":{"power":1,"setting":1}
,"power":{"reset":1}
,"reset":{"pur":1,"pulse":1,"sig":1}
,"pur":{"element":1,"pur_inst":1,"signal":1}
,"element":{"used":1,"instantiations":1}
,"setting":{"required":1}
,"required":{"reset":1,"numerical":1}
,"pulse":{"length":1}
,"length":{"signal":1}
,"signal":{"pass":1}
,"pass":{"required":1}
,"numerical":{"value":1}
,"value":{"100":1,"attribute":1,"assigned":1}
,"100":{"default":1}
,"default":{"value":1}
,"device":{"support":1}
,"verilog":{"hdl":1,"vhdl":1}
,"pur_inst":{".pur":1,"pur":1}
,".pur":{"powerup":1}
,"powerup":{"reset":1}
,"sig":{"defparam":1}
,"defparam":{"pur_inst.rst_pulse":1}
,"vhdl":{"hdl":1,"above":1}
,"generic":{"map":1,"examples":1}
,"map":{"rst_pulse":1,"pur":1}
,"port":{"map":1}
,"parameter":{"pur":1}
,"instantiations":{"verilog":1}
,"above":{"shows":1}
,"shows":{"value":1}
,"assigned":{"required":1}
,"examples":{"fpga":1}
,"fpga":{"attributes":1}
,"attributes":{"hdl":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
