

================================================================
== Vivado HLS Report for 'lenet5'
================================================================
* Date:           Fri Jul 12 10:26:17 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rec_Acc
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|     5.825|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   12|  9473|   12|  9473|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_sum  |    9|    9|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L1_2        |  336|  336|        12|          -|          -|    28|    no    |
        | + L1_3       |   10|   10|         1|          -|          -|    10|    no    |
        |- L2_1        |   20|   20|         2|          -|          -|    10|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1 & clear_V_read)
	7  / (tmp_1 & !clear_V_read)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	66  / (!enable_V_read)
	8  / (enable_V_read)
8 --> 
	9  / (!exitcond3)
	10  / (exitcond3)
9 --> 
	9  / (!exitcond4)
	8  / (exitcond4)
10 --> 
	11  / (!exitcond3_1)
	12  / (exitcond3_1)
11 --> 
	11  / (!exitcond4_1)
	10  / (exitcond4_1)
12 --> 
	13  / (!exitcond3_2)
	14  / (exitcond3_2)
13 --> 
	13  / (!exitcond4_2)
	12  / (exitcond4_2)
14 --> 
	15  / (!exitcond3_3)
	16  / (exitcond3_3)
15 --> 
	15  / (!exitcond4_3)
	14  / (exitcond4_3)
16 --> 
	17  / (!exitcond3_4)
	18  / (exitcond3_4)
17 --> 
	17  / (!exitcond4_4)
	16  / (exitcond4_4)
18 --> 
	19  / (!exitcond3_5)
	20  / (exitcond3_5)
19 --> 
	19  / (!exitcond4_5)
	18  / (exitcond4_5)
20 --> 
	21  / (!exitcond3_6)
	22  / (exitcond3_6)
21 --> 
	21  / (!exitcond4_6)
	20  / (exitcond4_6)
22 --> 
	23  / (!exitcond3_7)
	24  / (exitcond3_7)
23 --> 
	23  / (!exitcond4_7)
	22  / (exitcond4_7)
24 --> 
	25  / (!exitcond3_8)
	26  / (exitcond3_8)
25 --> 
	25  / (!exitcond4_8)
	24  / (exitcond4_8)
26 --> 
	27  / (!exitcond3_9)
	28  / (exitcond3_9)
27 --> 
	27  / (!exitcond4_9)
	26  / (exitcond4_9)
28 --> 
	29  / (!exitcond3_s)
	30  / (exitcond3_s)
29 --> 
	29  / (!exitcond4_s)
	28  / (exitcond4_s)
30 --> 
	31  / (!exitcond3_10)
	32  / (exitcond3_10)
31 --> 
	31  / (!exitcond4_10)
	30  / (exitcond4_10)
32 --> 
	33  / (!exitcond3_11)
	34  / (exitcond3_11)
33 --> 
	33  / (!exitcond4_11)
	32  / (exitcond4_11)
34 --> 
	35  / (!exitcond3_12)
	36  / (exitcond3_12)
35 --> 
	35  / (!exitcond4_12)
	34  / (exitcond4_12)
36 --> 
	37  / (!exitcond3_13)
	38  / (exitcond3_13)
37 --> 
	37  / (!exitcond4_13)
	36  / (exitcond4_13)
38 --> 
	39  / (!exitcond3_14)
	40  / (exitcond3_14)
39 --> 
	39  / (!exitcond4_14)
	38  / (exitcond4_14)
40 --> 
	41  / (!exitcond3_15)
	42  / (exitcond3_15)
41 --> 
	41  / (!exitcond4_15)
	40  / (exitcond4_15)
42 --> 
	43  / (!exitcond3_16)
	44  / (exitcond3_16)
43 --> 
	43  / (!exitcond4_16)
	42  / (exitcond4_16)
44 --> 
	45  / (!exitcond3_17)
	46  / (exitcond3_17)
45 --> 
	45  / (!exitcond4_17)
	44  / (exitcond4_17)
46 --> 
	47  / (!exitcond3_18)
	48  / (exitcond3_18)
47 --> 
	47  / (!exitcond4_18)
	46  / (exitcond4_18)
48 --> 
	49  / (!exitcond3_19)
	50  / (exitcond3_19)
49 --> 
	49  / (!exitcond4_19)
	48  / (exitcond4_19)
50 --> 
	51  / (!exitcond3_20)
	52  / (exitcond3_20)
51 --> 
	51  / (!exitcond4_20)
	50  / (exitcond4_20)
52 --> 
	53  / (!exitcond3_21)
	54  / (exitcond3_21)
53 --> 
	53  / (!exitcond4_21)
	52  / (exitcond4_21)
54 --> 
	55  / (!exitcond3_22)
	56  / (exitcond3_22)
55 --> 
	55  / (!exitcond4_22)
	54  / (exitcond4_22)
56 --> 
	57  / (!exitcond3_23)
	58  / (exitcond3_23)
57 --> 
	57  / (!exitcond4_23)
	56  / (exitcond4_23)
58 --> 
	59  / (!exitcond3_24)
	60  / (exitcond3_24)
59 --> 
	59  / (!exitcond4_24)
	58  / (exitcond4_24)
60 --> 
	61  / (!exitcond3_25)
	62  / (exitcond3_25)
61 --> 
	61  / (!exitcond4_25)
	60  / (exitcond4_25)
62 --> 
	63  / (!exitcond3_26)
	64  / (exitcond3_26)
63 --> 
	63  / (!exitcond4_26)
	62  / (exitcond4_26)
64 --> 
	65  / (!exitcond)
	66  / (exitcond)
65 --> 
	64  / true
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%clear_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %clear_V)"   --->   Operation 67 'read' 'clear_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%enable_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable_V)"   --->   Operation 68 'read' 'enable_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %img_in_data_V), !map !41"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %img_in_keep_V), !map !45"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_in_last_V), !map !49"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_in_user_V), !map !53"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %result_V), !map !57"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %enable_V), !map !61"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %clear_V), !map !67"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @lenet5_str) nounwind"   --->   Operation 76 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sum = alloca [10 x i1], align 1" [src/Rec_Acc.cpp:25]   --->   Operation 77 'alloca' 'sum' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/Rec_Acc.cpp:25]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %result_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/Rec_Acc.cpp:25]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/Rec_Acc.cpp:25]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.66ns)   --->   "br label %meminst"   --->   Operation 81 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%invdar = phi i4 [ 0, %0 ], [ %indvarinc, %meminst ]" [src/Rec_Acc.cpp:25]   --->   Operation 82 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.77ns)   --->   "%indvarinc = add i4 %invdar, 1" [src/Rec_Acc.cpp:25]   --->   Operation 83 'add' 'indvarinc' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = zext i4 %invdar to i64" [src/Rec_Acc.cpp:25]   --->   Operation 84 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr [10 x i1]* %sum, i64 0, i64 %tmp" [src/Rec_Acc.cpp:25]   --->   Operation 85 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr, align 1" [src/Rec_Acc.cpp:25]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_2 : Operation 87 [1/1] (1.44ns)   --->   "%tmp_1 = icmp eq i4 %invdar, -7" [src/Rec_Acc.cpp:25]   --->   Operation 87 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_sum_str)"   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %meminst" [src/Rec_Acc.cpp:25]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %clear_V_read, label %.loopexit.loopexit, label %.loopexit" [src/Rec_Acc.cpp:30]   --->   Operation 91 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sum_addr_1 = getelementptr [10 x i1]* %sum, i64 0, i64 0" [src/Rec_Acc.cpp:33]   --->   Operation 92 'getelementptr' 'sum_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_1, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 93 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sum_addr_2 = getelementptr [10 x i1]* %sum, i64 0, i64 1" [src/Rec_Acc.cpp:33]   --->   Operation 94 'getelementptr' 'sum_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_2, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sum_addr_3 = getelementptr [10 x i1]* %sum, i64 0, i64 2" [src/Rec_Acc.cpp:33]   --->   Operation 96 'getelementptr' 'sum_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_3, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sum_addr_4 = getelementptr [10 x i1]* %sum, i64 0, i64 3" [src/Rec_Acc.cpp:33]   --->   Operation 98 'getelementptr' 'sum_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_4, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sum_addr_5 = getelementptr [10 x i1]* %sum, i64 0, i64 4" [src/Rec_Acc.cpp:33]   --->   Operation 100 'getelementptr' 'sum_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_5, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sum_addr_6 = getelementptr [10 x i1]* %sum, i64 0, i64 5" [src/Rec_Acc.cpp:33]   --->   Operation 102 'getelementptr' 'sum_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_6, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 103 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sum_addr_7 = getelementptr [10 x i1]* %sum, i64 0, i64 6" [src/Rec_Acc.cpp:33]   --->   Operation 104 'getelementptr' 'sum_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_7, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%sum_addr_8 = getelementptr [10 x i1]* %sum, i64 0, i64 7" [src/Rec_Acc.cpp:33]   --->   Operation 106 'getelementptr' 'sum_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_8, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 107 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sum_addr_9 = getelementptr [10 x i1]* %sum, i64 0, i64 8" [src/Rec_Acc.cpp:33]   --->   Operation 108 'getelementptr' 'sum_addr_9' <Predicate = (clear_V_read)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_9, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 109 'store' <Predicate = (clear_V_read)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sum_addr_10 = getelementptr [10 x i1]* %sum, i64 0, i64 9" [src/Rec_Acc.cpp:33]   --->   Operation 110 'getelementptr' 'sum_addr_10' <Predicate = (clear_V_read)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (2.15ns)   --->   "store i1 false, i1* %sum_addr_10, align 1" [src/Rec_Acc.cpp:33]   --->   Operation 111 'store' <Predicate = (clear_V_read)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 112 'br' <Predicate = (clear_V_read)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.66ns)   --->   "br i1 %enable_V_read, label %4, label %.loopexit1" [src/Rec_Acc.cpp:36]   --->   Operation 113 'br' <Predicate = true> <Delay = 1.66>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 114 'specregionbegin' 'tmp_2' <Predicate = (enable_V_read)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.66ns)   --->   "br label %3" [src/Rec_Acc.cpp:42]   --->   Operation 115 'br' <Predicate = (enable_V_read)> <Delay = 1.66>

State 8 <SV = 7> <Delay = 1.86>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %4 ], [ %j_1, %5 ]" [src/Rec_Acc.cpp:42]   --->   Operation 116 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.44ns)   --->   "%exitcond3 = icmp eq i5 %j, -4" [src/Rec_Acc.cpp:42]   --->   Operation 117 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 118 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.86ns)   --->   "%j_1 = add i5 %j, 1" [src/Rec_Acc.cpp:42]   --->   Operation 119 'add' 'j_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %7" [src/Rec_Acc.cpp:42]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 121 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 122 'specregionbegin' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.66ns)   --->   "br label %6" [src/Rec_Acc.cpp:43]   --->   Operation 123 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_2)" [src/Rec_Acc.cpp:46]   --->   Operation 124 'specregionend' 'empty_3' <Predicate = (exitcond3)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 125 'specregionbegin' 'tmp_3' <Predicate = (exitcond3)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.66ns)   --->   "br label %10" [src/Rec_Acc.cpp:42]   --->   Operation 126 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 9 <SV = 8> <Delay = 1.77>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %7 ], [ %k_1, %8 ]" [src/Rec_Acc.cpp:43]   --->   Operation 127 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.44ns)   --->   "%exitcond4 = icmp eq i4 %k, -6" [src/Rec_Acc.cpp:43]   --->   Operation 128 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 129 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.77ns)   --->   "%k_1 = add i4 %k, 1" [src/Rec_Acc.cpp:43]   --->   Operation 130 'add' 'k_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %5, label %8" [src/Rec_Acc.cpp:43]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 132 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%empty_7 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 133 'read' 'empty_7' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br label %6" [src/Rec_Acc.cpp:43]   --->   Operation 134 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_6)" [src/Rec_Acc.cpp:46]   --->   Operation 135 'specregionend' 'empty_5' <Predicate = (exitcond4)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br label %3" [src/Rec_Acc.cpp:42]   --->   Operation 136 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.86>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%j_s = phi i5 [ 0, %2 ], [ %j_1_1, %11 ]" [src/Rec_Acc.cpp:42]   --->   Operation 137 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.44ns)   --->   "%exitcond3_1 = icmp eq i5 %j_s, -4" [src/Rec_Acc.cpp:42]   --->   Operation 138 'icmp' 'exitcond3_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 139 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (1.86ns)   --->   "%j_1_1 = add i5 %j_s, 1" [src/Rec_Acc.cpp:42]   --->   Operation 140 'add' 'j_1_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %exitcond3_1, label %9, label %13" [src/Rec_Acc.cpp:42]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 142 'specloopname' <Predicate = (!exitcond3_1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 143 'specregionbegin' 'tmp_8' <Predicate = (!exitcond3_1)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (1.66ns)   --->   "br label %12" [src/Rec_Acc.cpp:43]   --->   Operation 144 'br' <Predicate = (!exitcond3_1)> <Delay = 1.66>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_3)" [src/Rec_Acc.cpp:46]   --->   Operation 145 'specregionend' 'empty_8' <Predicate = (exitcond3_1)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 146 'specregionbegin' 'tmp_7' <Predicate = (exitcond3_1)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (1.66ns)   --->   "br label %16" [src/Rec_Acc.cpp:42]   --->   Operation 147 'br' <Predicate = (exitcond3_1)> <Delay = 1.66>

State 11 <SV = 9> <Delay = 1.77>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%k_s = phi i4 [ 0, %13 ], [ %k_1_1, %14 ]" [src/Rec_Acc.cpp:43]   --->   Operation 148 'phi' 'k_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (1.44ns)   --->   "%exitcond4_1 = icmp eq i4 %k_s, -6" [src/Rec_Acc.cpp:43]   --->   Operation 149 'icmp' 'exitcond4_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 150 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (1.77ns)   --->   "%k_1_1 = add i4 %k_s, 1" [src/Rec_Acc.cpp:43]   --->   Operation 151 'add' 'k_1_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %exitcond4_1, label %11, label %14" [src/Rec_Acc.cpp:43]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 153 'specloopname' <Predicate = (!exitcond4_1)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%empty_12 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 154 'read' 'empty_12' <Predicate = (!exitcond4_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br label %12" [src/Rec_Acc.cpp:43]   --->   Operation 155 'br' <Predicate = (!exitcond4_1)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_8)" [src/Rec_Acc.cpp:46]   --->   Operation 156 'specregionend' 'empty_10' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "br label %10" [src/Rec_Acc.cpp:42]   --->   Operation 157 'br' <Predicate = (exitcond4_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.86>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%j_2 = phi i5 [ 0, %9 ], [ %j_1_2, %17 ]" [src/Rec_Acc.cpp:42]   --->   Operation 158 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (1.44ns)   --->   "%exitcond3_2 = icmp eq i5 %j_2, -4" [src/Rec_Acc.cpp:42]   --->   Operation 159 'icmp' 'exitcond3_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 160 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (1.86ns)   --->   "%j_1_2 = add i5 %j_2, 1" [src/Rec_Acc.cpp:42]   --->   Operation 161 'add' 'j_1_2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond3_2, label %15, label %19" [src/Rec_Acc.cpp:42]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 163 'specloopname' <Predicate = (!exitcond3_2)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 164 'specregionbegin' 'tmp_s' <Predicate = (!exitcond3_2)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (1.66ns)   --->   "br label %18" [src/Rec_Acc.cpp:43]   --->   Operation 165 'br' <Predicate = (!exitcond3_2)> <Delay = 1.66>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_7)" [src/Rec_Acc.cpp:46]   --->   Operation 166 'specregionend' 'empty_13' <Predicate = (exitcond3_2)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 167 'specregionbegin' 'tmp_9' <Predicate = (exitcond3_2)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.66ns)   --->   "br label %22" [src/Rec_Acc.cpp:42]   --->   Operation 168 'br' <Predicate = (exitcond3_2)> <Delay = 1.66>

State 13 <SV = 10> <Delay = 1.77>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%k_2 = phi i4 [ 0, %19 ], [ %k_1_2, %20 ]" [src/Rec_Acc.cpp:43]   --->   Operation 169 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.44ns)   --->   "%exitcond4_2 = icmp eq i4 %k_2, -6" [src/Rec_Acc.cpp:43]   --->   Operation 170 'icmp' 'exitcond4_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 171 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.77ns)   --->   "%k_1_2 = add i4 %k_2, 1" [src/Rec_Acc.cpp:43]   --->   Operation 172 'add' 'k_1_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond4_2, label %17, label %20" [src/Rec_Acc.cpp:43]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 174 'specloopname' <Predicate = (!exitcond4_2)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%empty_17 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 175 'read' 'empty_17' <Predicate = (!exitcond4_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "br label %18" [src/Rec_Acc.cpp:43]   --->   Operation 176 'br' <Predicate = (!exitcond4_2)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_s)" [src/Rec_Acc.cpp:46]   --->   Operation 177 'specregionend' 'empty_15' <Predicate = (exitcond4_2)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "br label %16" [src/Rec_Acc.cpp:42]   --->   Operation 178 'br' <Predicate = (exitcond4_2)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 1.86>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%j_3 = phi i5 [ 0, %15 ], [ %j_1_3, %23 ]" [src/Rec_Acc.cpp:42]   --->   Operation 179 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (1.44ns)   --->   "%exitcond3_3 = icmp eq i5 %j_3, -4" [src/Rec_Acc.cpp:42]   --->   Operation 180 'icmp' 'exitcond3_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 181 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (1.86ns)   --->   "%j_1_3 = add i5 %j_3, 1" [src/Rec_Acc.cpp:42]   --->   Operation 182 'add' 'j_1_3' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond3_3, label %21, label %25" [src/Rec_Acc.cpp:42]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 184 'specloopname' <Predicate = (!exitcond3_3)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 185 'specregionbegin' 'tmp_11' <Predicate = (!exitcond3_3)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (1.66ns)   --->   "br label %24" [src/Rec_Acc.cpp:43]   --->   Operation 186 'br' <Predicate = (!exitcond3_3)> <Delay = 1.66>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_9)" [src/Rec_Acc.cpp:46]   --->   Operation 187 'specregionend' 'empty_18' <Predicate = (exitcond3_3)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 188 'specregionbegin' 'tmp_10' <Predicate = (exitcond3_3)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (1.66ns)   --->   "br label %28" [src/Rec_Acc.cpp:42]   --->   Operation 189 'br' <Predicate = (exitcond3_3)> <Delay = 1.66>

State 15 <SV = 11> <Delay = 1.77>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%k_3 = phi i4 [ 0, %25 ], [ %k_1_3, %26 ]" [src/Rec_Acc.cpp:43]   --->   Operation 190 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (1.44ns)   --->   "%exitcond4_3 = icmp eq i4 %k_3, -6" [src/Rec_Acc.cpp:43]   --->   Operation 191 'icmp' 'exitcond4_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 192 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (1.77ns)   --->   "%k_1_3 = add i4 %k_3, 1" [src/Rec_Acc.cpp:43]   --->   Operation 193 'add' 'k_1_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %exitcond4_3, label %23, label %26" [src/Rec_Acc.cpp:43]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 195 'specloopname' <Predicate = (!exitcond4_3)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%empty_22 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 196 'read' 'empty_22' <Predicate = (!exitcond4_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "br label %24" [src/Rec_Acc.cpp:43]   --->   Operation 197 'br' <Predicate = (!exitcond4_3)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_11)" [src/Rec_Acc.cpp:46]   --->   Operation 198 'specregionend' 'empty_20' <Predicate = (exitcond4_3)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "br label %22" [src/Rec_Acc.cpp:42]   --->   Operation 199 'br' <Predicate = (exitcond4_3)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 1.86>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%j_4 = phi i5 [ 0, %21 ], [ %j_1_4, %29 ]" [src/Rec_Acc.cpp:42]   --->   Operation 200 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (1.44ns)   --->   "%exitcond3_4 = icmp eq i5 %j_4, -4" [src/Rec_Acc.cpp:42]   --->   Operation 201 'icmp' 'exitcond3_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 202 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (1.86ns)   --->   "%j_1_4 = add i5 %j_4, 1" [src/Rec_Acc.cpp:42]   --->   Operation 203 'add' 'j_1_4' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %exitcond3_4, label %27, label %31" [src/Rec_Acc.cpp:42]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 205 'specloopname' <Predicate = (!exitcond3_4)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 206 'specregionbegin' 'tmp_13' <Predicate = (!exitcond3_4)> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (1.66ns)   --->   "br label %30" [src/Rec_Acc.cpp:43]   --->   Operation 207 'br' <Predicate = (!exitcond3_4)> <Delay = 1.66>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_10)" [src/Rec_Acc.cpp:46]   --->   Operation 208 'specregionend' 'empty_23' <Predicate = (exitcond3_4)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 209 'specregionbegin' 'tmp_12' <Predicate = (exitcond3_4)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (1.66ns)   --->   "br label %34" [src/Rec_Acc.cpp:42]   --->   Operation 210 'br' <Predicate = (exitcond3_4)> <Delay = 1.66>

State 17 <SV = 12> <Delay = 1.77>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%k_4 = phi i4 [ 0, %31 ], [ %k_1_4, %32 ]" [src/Rec_Acc.cpp:43]   --->   Operation 211 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (1.44ns)   --->   "%exitcond4_4 = icmp eq i4 %k_4, -6" [src/Rec_Acc.cpp:43]   --->   Operation 212 'icmp' 'exitcond4_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 213 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (1.77ns)   --->   "%k_1_4 = add i4 %k_4, 1" [src/Rec_Acc.cpp:43]   --->   Operation 214 'add' 'k_1_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %exitcond4_4, label %29, label %32" [src/Rec_Acc.cpp:43]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 216 'specloopname' <Predicate = (!exitcond4_4)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%empty_27 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 217 'read' 'empty_27' <Predicate = (!exitcond4_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "br label %30" [src/Rec_Acc.cpp:43]   --->   Operation 218 'br' <Predicate = (!exitcond4_4)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_13)" [src/Rec_Acc.cpp:46]   --->   Operation 219 'specregionend' 'empty_25' <Predicate = (exitcond4_4)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "br label %28" [src/Rec_Acc.cpp:42]   --->   Operation 220 'br' <Predicate = (exitcond4_4)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 1.86>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%j_5 = phi i5 [ 0, %27 ], [ %j_1_5, %35 ]" [src/Rec_Acc.cpp:42]   --->   Operation 221 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (1.44ns)   --->   "%exitcond3_5 = icmp eq i5 %j_5, -4" [src/Rec_Acc.cpp:42]   --->   Operation 222 'icmp' 'exitcond3_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 223 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (1.86ns)   --->   "%j_1_5 = add i5 %j_5, 1" [src/Rec_Acc.cpp:42]   --->   Operation 224 'add' 'j_1_5' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %exitcond3_5, label %33, label %37" [src/Rec_Acc.cpp:42]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 226 'specloopname' <Predicate = (!exitcond3_5)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 227 'specregionbegin' 'tmp_15' <Predicate = (!exitcond3_5)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (1.66ns)   --->   "br label %36" [src/Rec_Acc.cpp:43]   --->   Operation 228 'br' <Predicate = (!exitcond3_5)> <Delay = 1.66>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_12)" [src/Rec_Acc.cpp:46]   --->   Operation 229 'specregionend' 'empty_28' <Predicate = (exitcond3_5)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 230 'specregionbegin' 'tmp_14' <Predicate = (exitcond3_5)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (1.66ns)   --->   "br label %40" [src/Rec_Acc.cpp:42]   --->   Operation 231 'br' <Predicate = (exitcond3_5)> <Delay = 1.66>

State 19 <SV = 13> <Delay = 1.77>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%k_5 = phi i4 [ 0, %37 ], [ %k_1_5, %38 ]" [src/Rec_Acc.cpp:43]   --->   Operation 232 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (1.44ns)   --->   "%exitcond4_5 = icmp eq i4 %k_5, -6" [src/Rec_Acc.cpp:43]   --->   Operation 233 'icmp' 'exitcond4_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 234 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (1.77ns)   --->   "%k_1_5 = add i4 %k_5, 1" [src/Rec_Acc.cpp:43]   --->   Operation 235 'add' 'k_1_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %exitcond4_5, label %35, label %38" [src/Rec_Acc.cpp:43]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 237 'specloopname' <Predicate = (!exitcond4_5)> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%empty_32 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 238 'read' 'empty_32' <Predicate = (!exitcond4_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "br label %36" [src/Rec_Acc.cpp:43]   --->   Operation 239 'br' <Predicate = (!exitcond4_5)> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_15)" [src/Rec_Acc.cpp:46]   --->   Operation 240 'specregionend' 'empty_30' <Predicate = (exitcond4_5)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "br label %34" [src/Rec_Acc.cpp:42]   --->   Operation 241 'br' <Predicate = (exitcond4_5)> <Delay = 0.00>

State 20 <SV = 13> <Delay = 1.86>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%j_6 = phi i5 [ 0, %33 ], [ %j_1_6, %41 ]" [src/Rec_Acc.cpp:42]   --->   Operation 242 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (1.44ns)   --->   "%exitcond3_6 = icmp eq i5 %j_6, -4" [src/Rec_Acc.cpp:42]   --->   Operation 243 'icmp' 'exitcond3_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 244 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (1.86ns)   --->   "%j_1_6 = add i5 %j_6, 1" [src/Rec_Acc.cpp:42]   --->   Operation 245 'add' 'j_1_6' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %exitcond3_6, label %39, label %43" [src/Rec_Acc.cpp:42]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 247 'specloopname' <Predicate = (!exitcond3_6)> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 248 'specregionbegin' 'tmp_17' <Predicate = (!exitcond3_6)> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (1.66ns)   --->   "br label %42" [src/Rec_Acc.cpp:43]   --->   Operation 249 'br' <Predicate = (!exitcond3_6)> <Delay = 1.66>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_14)" [src/Rec_Acc.cpp:46]   --->   Operation 250 'specregionend' 'empty_33' <Predicate = (exitcond3_6)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 251 'specregionbegin' 'tmp_16' <Predicate = (exitcond3_6)> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (1.66ns)   --->   "br label %46" [src/Rec_Acc.cpp:42]   --->   Operation 252 'br' <Predicate = (exitcond3_6)> <Delay = 1.66>

State 21 <SV = 14> <Delay = 1.77>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%k_6 = phi i4 [ 0, %43 ], [ %k_1_6, %44 ]" [src/Rec_Acc.cpp:43]   --->   Operation 253 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (1.44ns)   --->   "%exitcond4_6 = icmp eq i4 %k_6, -6" [src/Rec_Acc.cpp:43]   --->   Operation 254 'icmp' 'exitcond4_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 255 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (1.77ns)   --->   "%k_1_6 = add i4 %k_6, 1" [src/Rec_Acc.cpp:43]   --->   Operation 256 'add' 'k_1_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %exitcond4_6, label %41, label %44" [src/Rec_Acc.cpp:43]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 258 'specloopname' <Predicate = (!exitcond4_6)> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%empty_37 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 259 'read' 'empty_37' <Predicate = (!exitcond4_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "br label %42" [src/Rec_Acc.cpp:43]   --->   Operation 260 'br' <Predicate = (!exitcond4_6)> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_17)" [src/Rec_Acc.cpp:46]   --->   Operation 261 'specregionend' 'empty_35' <Predicate = (exitcond4_6)> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "br label %40" [src/Rec_Acc.cpp:42]   --->   Operation 262 'br' <Predicate = (exitcond4_6)> <Delay = 0.00>

State 22 <SV = 14> <Delay = 1.86>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%j_7 = phi i5 [ 0, %39 ], [ %j_1_7, %47 ]" [src/Rec_Acc.cpp:42]   --->   Operation 263 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (1.44ns)   --->   "%exitcond3_7 = icmp eq i5 %j_7, -4" [src/Rec_Acc.cpp:42]   --->   Operation 264 'icmp' 'exitcond3_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 265 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (1.86ns)   --->   "%j_1_7 = add i5 %j_7, 1" [src/Rec_Acc.cpp:42]   --->   Operation 266 'add' 'j_1_7' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %exitcond3_7, label %45, label %49" [src/Rec_Acc.cpp:42]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 268 'specloopname' <Predicate = (!exitcond3_7)> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 269 'specregionbegin' 'tmp_19' <Predicate = (!exitcond3_7)> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (1.66ns)   --->   "br label %48" [src/Rec_Acc.cpp:43]   --->   Operation 270 'br' <Predicate = (!exitcond3_7)> <Delay = 1.66>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_16)" [src/Rec_Acc.cpp:46]   --->   Operation 271 'specregionend' 'empty_38' <Predicate = (exitcond3_7)> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 272 'specregionbegin' 'tmp_18' <Predicate = (exitcond3_7)> <Delay = 0.00>
ST_22 : Operation 273 [1/1] (1.66ns)   --->   "br label %52" [src/Rec_Acc.cpp:42]   --->   Operation 273 'br' <Predicate = (exitcond3_7)> <Delay = 1.66>

State 23 <SV = 15> <Delay = 1.77>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%k_7 = phi i4 [ 0, %49 ], [ %k_1_7, %50 ]" [src/Rec_Acc.cpp:43]   --->   Operation 274 'phi' 'k_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (1.44ns)   --->   "%exitcond4_7 = icmp eq i4 %k_7, -6" [src/Rec_Acc.cpp:43]   --->   Operation 275 'icmp' 'exitcond4_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 276 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (1.77ns)   --->   "%k_1_7 = add i4 %k_7, 1" [src/Rec_Acc.cpp:43]   --->   Operation 277 'add' 'k_1_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %exitcond4_7, label %47, label %50" [src/Rec_Acc.cpp:43]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 279 'specloopname' <Predicate = (!exitcond4_7)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "%empty_42 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 280 'read' 'empty_42' <Predicate = (!exitcond4_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "br label %48" [src/Rec_Acc.cpp:43]   --->   Operation 281 'br' <Predicate = (!exitcond4_7)> <Delay = 0.00>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_19)" [src/Rec_Acc.cpp:46]   --->   Operation 282 'specregionend' 'empty_40' <Predicate = (exitcond4_7)> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "br label %46" [src/Rec_Acc.cpp:42]   --->   Operation 283 'br' <Predicate = (exitcond4_7)> <Delay = 0.00>

State 24 <SV = 15> <Delay = 1.86>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%j_8 = phi i5 [ 0, %45 ], [ %j_1_8, %53 ]" [src/Rec_Acc.cpp:42]   --->   Operation 284 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 285 [1/1] (1.44ns)   --->   "%exitcond3_8 = icmp eq i5 %j_8, -4" [src/Rec_Acc.cpp:42]   --->   Operation 285 'icmp' 'exitcond3_8' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 286 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (1.86ns)   --->   "%j_1_8 = add i5 %j_8, 1" [src/Rec_Acc.cpp:42]   --->   Operation 287 'add' 'j_1_8' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %exitcond3_8, label %51, label %55" [src/Rec_Acc.cpp:42]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 289 'specloopname' <Predicate = (!exitcond3_8)> <Delay = 0.00>
ST_24 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 290 'specregionbegin' 'tmp_21' <Predicate = (!exitcond3_8)> <Delay = 0.00>
ST_24 : Operation 291 [1/1] (1.66ns)   --->   "br label %54" [src/Rec_Acc.cpp:43]   --->   Operation 291 'br' <Predicate = (!exitcond3_8)> <Delay = 1.66>
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_18)" [src/Rec_Acc.cpp:46]   --->   Operation 292 'specregionend' 'empty_43' <Predicate = (exitcond3_8)> <Delay = 0.00>
ST_24 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 293 'specregionbegin' 'tmp_20' <Predicate = (exitcond3_8)> <Delay = 0.00>
ST_24 : Operation 294 [1/1] (1.66ns)   --->   "br label %58" [src/Rec_Acc.cpp:42]   --->   Operation 294 'br' <Predicate = (exitcond3_8)> <Delay = 1.66>

State 25 <SV = 16> <Delay = 1.77>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%k_8 = phi i4 [ 0, %55 ], [ %k_1_8, %56 ]" [src/Rec_Acc.cpp:43]   --->   Operation 295 'phi' 'k_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (1.44ns)   --->   "%exitcond4_8 = icmp eq i4 %k_8, -6" [src/Rec_Acc.cpp:43]   --->   Operation 296 'icmp' 'exitcond4_8' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 297 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (1.77ns)   --->   "%k_1_8 = add i4 %k_8, 1" [src/Rec_Acc.cpp:43]   --->   Operation 298 'add' 'k_1_8' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %exitcond4_8, label %53, label %56" [src/Rec_Acc.cpp:43]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 300 'specloopname' <Predicate = (!exitcond4_8)> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%empty_47 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 301 'read' 'empty_47' <Predicate = (!exitcond4_8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "br label %54" [src/Rec_Acc.cpp:43]   --->   Operation 302 'br' <Predicate = (!exitcond4_8)> <Delay = 0.00>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_21)" [src/Rec_Acc.cpp:46]   --->   Operation 303 'specregionend' 'empty_45' <Predicate = (exitcond4_8)> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (0.00ns)   --->   "br label %52" [src/Rec_Acc.cpp:42]   --->   Operation 304 'br' <Predicate = (exitcond4_8)> <Delay = 0.00>

State 26 <SV = 16> <Delay = 1.86>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%j_9 = phi i5 [ 0, %51 ], [ %j_1_9, %59 ]" [src/Rec_Acc.cpp:42]   --->   Operation 305 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (1.44ns)   --->   "%exitcond3_9 = icmp eq i5 %j_9, -4" [src/Rec_Acc.cpp:42]   --->   Operation 306 'icmp' 'exitcond3_9' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 307 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 308 [1/1] (1.86ns)   --->   "%j_1_9 = add i5 %j_9, 1" [src/Rec_Acc.cpp:42]   --->   Operation 308 'add' 'j_1_9' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "br i1 %exitcond3_9, label %57, label %61" [src/Rec_Acc.cpp:42]   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 310 'specloopname' <Predicate = (!exitcond3_9)> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 311 'specregionbegin' 'tmp_23' <Predicate = (!exitcond3_9)> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (1.66ns)   --->   "br label %60" [src/Rec_Acc.cpp:43]   --->   Operation 312 'br' <Predicate = (!exitcond3_9)> <Delay = 1.66>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_20)" [src/Rec_Acc.cpp:46]   --->   Operation 313 'specregionend' 'empty_48' <Predicate = (exitcond3_9)> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 314 'specregionbegin' 'tmp_22' <Predicate = (exitcond3_9)> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (1.66ns)   --->   "br label %64" [src/Rec_Acc.cpp:42]   --->   Operation 315 'br' <Predicate = (exitcond3_9)> <Delay = 1.66>

State 27 <SV = 17> <Delay = 1.77>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%k_9 = phi i4 [ 0, %61 ], [ %k_1_9, %62 ]" [src/Rec_Acc.cpp:43]   --->   Operation 316 'phi' 'k_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 317 [1/1] (1.44ns)   --->   "%exitcond4_9 = icmp eq i4 %k_9, -6" [src/Rec_Acc.cpp:43]   --->   Operation 317 'icmp' 'exitcond4_9' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 318 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 318 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 319 [1/1] (1.77ns)   --->   "%k_1_9 = add i4 %k_9, 1" [src/Rec_Acc.cpp:43]   --->   Operation 319 'add' 'k_1_9' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %exitcond4_9, label %59, label %62" [src/Rec_Acc.cpp:43]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 321 'specloopname' <Predicate = (!exitcond4_9)> <Delay = 0.00>
ST_27 : Operation 322 [1/1] (0.00ns)   --->   "%empty_52 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 322 'read' 'empty_52' <Predicate = (!exitcond4_9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 323 [1/1] (0.00ns)   --->   "br label %60" [src/Rec_Acc.cpp:43]   --->   Operation 323 'br' <Predicate = (!exitcond4_9)> <Delay = 0.00>
ST_27 : Operation 324 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_23)" [src/Rec_Acc.cpp:46]   --->   Operation 324 'specregionend' 'empty_50' <Predicate = (exitcond4_9)> <Delay = 0.00>
ST_27 : Operation 325 [1/1] (0.00ns)   --->   "br label %58" [src/Rec_Acc.cpp:42]   --->   Operation 325 'br' <Predicate = (exitcond4_9)> <Delay = 0.00>

State 28 <SV = 17> <Delay = 1.86>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%j_10 = phi i5 [ 0, %57 ], [ %j_1_s, %65 ]" [src/Rec_Acc.cpp:42]   --->   Operation 326 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (1.44ns)   --->   "%exitcond3_s = icmp eq i5 %j_10, -4" [src/Rec_Acc.cpp:42]   --->   Operation 327 'icmp' 'exitcond3_s' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 328 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (1.86ns)   --->   "%j_1_s = add i5 %j_10, 1" [src/Rec_Acc.cpp:42]   --->   Operation 329 'add' 'j_1_s' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %exitcond3_s, label %63, label %67" [src/Rec_Acc.cpp:42]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 331 'specloopname' <Predicate = (!exitcond3_s)> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 332 'specregionbegin' 'tmp_25' <Predicate = (!exitcond3_s)> <Delay = 0.00>
ST_28 : Operation 333 [1/1] (1.66ns)   --->   "br label %66" [src/Rec_Acc.cpp:43]   --->   Operation 333 'br' <Predicate = (!exitcond3_s)> <Delay = 1.66>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_22)" [src/Rec_Acc.cpp:46]   --->   Operation 334 'specregionend' 'empty_53' <Predicate = (exitcond3_s)> <Delay = 0.00>
ST_28 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 335 'specregionbegin' 'tmp_24' <Predicate = (exitcond3_s)> <Delay = 0.00>
ST_28 : Operation 336 [1/1] (1.66ns)   --->   "br label %70" [src/Rec_Acc.cpp:42]   --->   Operation 336 'br' <Predicate = (exitcond3_s)> <Delay = 1.66>

State 29 <SV = 18> <Delay = 1.77>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%k_10 = phi i4 [ 0, %67 ], [ %k_1_s, %68 ]" [src/Rec_Acc.cpp:43]   --->   Operation 337 'phi' 'k_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (1.44ns)   --->   "%exitcond4_s = icmp eq i4 %k_10, -6" [src/Rec_Acc.cpp:43]   --->   Operation 338 'icmp' 'exitcond4_s' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 339 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (1.77ns)   --->   "%k_1_s = add i4 %k_10, 1" [src/Rec_Acc.cpp:43]   --->   Operation 340 'add' 'k_1_s' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 341 [1/1] (0.00ns)   --->   "br i1 %exitcond4_s, label %65, label %68" [src/Rec_Acc.cpp:43]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 342 'specloopname' <Predicate = (!exitcond4_s)> <Delay = 0.00>
ST_29 : Operation 343 [1/1] (0.00ns)   --->   "%empty_57 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 343 'read' 'empty_57' <Predicate = (!exitcond4_s)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 344 [1/1] (0.00ns)   --->   "br label %66" [src/Rec_Acc.cpp:43]   --->   Operation 344 'br' <Predicate = (!exitcond4_s)> <Delay = 0.00>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_25)" [src/Rec_Acc.cpp:46]   --->   Operation 345 'specregionend' 'empty_55' <Predicate = (exitcond4_s)> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "br label %64" [src/Rec_Acc.cpp:42]   --->   Operation 346 'br' <Predicate = (exitcond4_s)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 1.86>
ST_30 : Operation 347 [1/1] (0.00ns)   --->   "%j_11 = phi i5 [ 0, %63 ], [ %j_1_10, %71 ]" [src/Rec_Acc.cpp:42]   --->   Operation 347 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 348 [1/1] (1.44ns)   --->   "%exitcond3_10 = icmp eq i5 %j_11, -4" [src/Rec_Acc.cpp:42]   --->   Operation 348 'icmp' 'exitcond3_10' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 349 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 349 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 350 [1/1] (1.86ns)   --->   "%j_1_10 = add i5 %j_11, 1" [src/Rec_Acc.cpp:42]   --->   Operation 350 'add' 'j_1_10' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %exitcond3_10, label %69, label %73" [src/Rec_Acc.cpp:42]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 352 'specloopname' <Predicate = (!exitcond3_10)> <Delay = 0.00>
ST_30 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 353 'specregionbegin' 'tmp_27' <Predicate = (!exitcond3_10)> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (1.66ns)   --->   "br label %72" [src/Rec_Acc.cpp:43]   --->   Operation 354 'br' <Predicate = (!exitcond3_10)> <Delay = 1.66>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_24)" [src/Rec_Acc.cpp:46]   --->   Operation 355 'specregionend' 'empty_58' <Predicate = (exitcond3_10)> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 356 'specregionbegin' 'tmp_26' <Predicate = (exitcond3_10)> <Delay = 0.00>
ST_30 : Operation 357 [1/1] (1.66ns)   --->   "br label %76" [src/Rec_Acc.cpp:42]   --->   Operation 357 'br' <Predicate = (exitcond3_10)> <Delay = 1.66>

State 31 <SV = 19> <Delay = 1.77>
ST_31 : Operation 358 [1/1] (0.00ns)   --->   "%k_11 = phi i4 [ 0, %73 ], [ %k_1_10, %74 ]" [src/Rec_Acc.cpp:43]   --->   Operation 358 'phi' 'k_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 359 [1/1] (1.44ns)   --->   "%exitcond4_10 = icmp eq i4 %k_11, -6" [src/Rec_Acc.cpp:43]   --->   Operation 359 'icmp' 'exitcond4_10' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 360 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 361 [1/1] (1.77ns)   --->   "%k_1_10 = add i4 %k_11, 1" [src/Rec_Acc.cpp:43]   --->   Operation 361 'add' 'k_1_10' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %exitcond4_10, label %71, label %74" [src/Rec_Acc.cpp:43]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 363 'specloopname' <Predicate = (!exitcond4_10)> <Delay = 0.00>
ST_31 : Operation 364 [1/1] (0.00ns)   --->   "%empty_62 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 364 'read' 'empty_62' <Predicate = (!exitcond4_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 365 [1/1] (0.00ns)   --->   "br label %72" [src/Rec_Acc.cpp:43]   --->   Operation 365 'br' <Predicate = (!exitcond4_10)> <Delay = 0.00>
ST_31 : Operation 366 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_27)" [src/Rec_Acc.cpp:46]   --->   Operation 366 'specregionend' 'empty_60' <Predicate = (exitcond4_10)> <Delay = 0.00>
ST_31 : Operation 367 [1/1] (0.00ns)   --->   "br label %70" [src/Rec_Acc.cpp:42]   --->   Operation 367 'br' <Predicate = (exitcond4_10)> <Delay = 0.00>

State 32 <SV = 19> <Delay = 1.86>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "%j_12 = phi i5 [ 0, %69 ], [ %j_1_11, %77 ]" [src/Rec_Acc.cpp:42]   --->   Operation 368 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 369 [1/1] (1.44ns)   --->   "%exitcond3_11 = icmp eq i5 %j_12, -4" [src/Rec_Acc.cpp:42]   --->   Operation 369 'icmp' 'exitcond3_11' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 370 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (1.86ns)   --->   "%j_1_11 = add i5 %j_12, 1" [src/Rec_Acc.cpp:42]   --->   Operation 371 'add' 'j_1_11' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 372 [1/1] (0.00ns)   --->   "br i1 %exitcond3_11, label %75, label %79" [src/Rec_Acc.cpp:42]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 373 'specloopname' <Predicate = (!exitcond3_11)> <Delay = 0.00>
ST_32 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 374 'specregionbegin' 'tmp_29' <Predicate = (!exitcond3_11)> <Delay = 0.00>
ST_32 : Operation 375 [1/1] (1.66ns)   --->   "br label %78" [src/Rec_Acc.cpp:43]   --->   Operation 375 'br' <Predicate = (!exitcond3_11)> <Delay = 1.66>
ST_32 : Operation 376 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_26)" [src/Rec_Acc.cpp:46]   --->   Operation 376 'specregionend' 'empty_63' <Predicate = (exitcond3_11)> <Delay = 0.00>
ST_32 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 377 'specregionbegin' 'tmp_28' <Predicate = (exitcond3_11)> <Delay = 0.00>
ST_32 : Operation 378 [1/1] (1.66ns)   --->   "br label %82" [src/Rec_Acc.cpp:42]   --->   Operation 378 'br' <Predicate = (exitcond3_11)> <Delay = 1.66>

State 33 <SV = 20> <Delay = 1.77>
ST_33 : Operation 379 [1/1] (0.00ns)   --->   "%k_12 = phi i4 [ 0, %79 ], [ %k_1_11, %80 ]" [src/Rec_Acc.cpp:43]   --->   Operation 379 'phi' 'k_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 380 [1/1] (1.44ns)   --->   "%exitcond4_11 = icmp eq i4 %k_12, -6" [src/Rec_Acc.cpp:43]   --->   Operation 380 'icmp' 'exitcond4_11' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 381 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 381 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 382 [1/1] (1.77ns)   --->   "%k_1_11 = add i4 %k_12, 1" [src/Rec_Acc.cpp:43]   --->   Operation 382 'add' 'k_1_11' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %exitcond4_11, label %77, label %80" [src/Rec_Acc.cpp:43]   --->   Operation 383 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 384 'specloopname' <Predicate = (!exitcond4_11)> <Delay = 0.00>
ST_33 : Operation 385 [1/1] (0.00ns)   --->   "%empty_67 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 385 'read' 'empty_67' <Predicate = (!exitcond4_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 386 [1/1] (0.00ns)   --->   "br label %78" [src/Rec_Acc.cpp:43]   --->   Operation 386 'br' <Predicate = (!exitcond4_11)> <Delay = 0.00>
ST_33 : Operation 387 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_29)" [src/Rec_Acc.cpp:46]   --->   Operation 387 'specregionend' 'empty_65' <Predicate = (exitcond4_11)> <Delay = 0.00>
ST_33 : Operation 388 [1/1] (0.00ns)   --->   "br label %76" [src/Rec_Acc.cpp:42]   --->   Operation 388 'br' <Predicate = (exitcond4_11)> <Delay = 0.00>

State 34 <SV = 20> <Delay = 1.86>
ST_34 : Operation 389 [1/1] (0.00ns)   --->   "%j_13 = phi i5 [ 0, %75 ], [ %j_1_12, %83 ]" [src/Rec_Acc.cpp:42]   --->   Operation 389 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 390 [1/1] (1.44ns)   --->   "%exitcond3_12 = icmp eq i5 %j_13, -4" [src/Rec_Acc.cpp:42]   --->   Operation 390 'icmp' 'exitcond3_12' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 391 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (1.86ns)   --->   "%j_1_12 = add i5 %j_13, 1" [src/Rec_Acc.cpp:42]   --->   Operation 392 'add' 'j_1_12' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "br i1 %exitcond3_12, label %81, label %85" [src/Rec_Acc.cpp:42]   --->   Operation 393 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 394 'specloopname' <Predicate = (!exitcond3_12)> <Delay = 0.00>
ST_34 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 395 'specregionbegin' 'tmp_31' <Predicate = (!exitcond3_12)> <Delay = 0.00>
ST_34 : Operation 396 [1/1] (1.66ns)   --->   "br label %84" [src/Rec_Acc.cpp:43]   --->   Operation 396 'br' <Predicate = (!exitcond3_12)> <Delay = 1.66>
ST_34 : Operation 397 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_28)" [src/Rec_Acc.cpp:46]   --->   Operation 397 'specregionend' 'empty_68' <Predicate = (exitcond3_12)> <Delay = 0.00>
ST_34 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 398 'specregionbegin' 'tmp_30' <Predicate = (exitcond3_12)> <Delay = 0.00>
ST_34 : Operation 399 [1/1] (1.66ns)   --->   "br label %88" [src/Rec_Acc.cpp:42]   --->   Operation 399 'br' <Predicate = (exitcond3_12)> <Delay = 1.66>

State 35 <SV = 21> <Delay = 1.77>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "%k_13 = phi i4 [ 0, %85 ], [ %k_1_12, %86 ]" [src/Rec_Acc.cpp:43]   --->   Operation 400 'phi' 'k_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 401 [1/1] (1.44ns)   --->   "%exitcond4_12 = icmp eq i4 %k_13, -6" [src/Rec_Acc.cpp:43]   --->   Operation 401 'icmp' 'exitcond4_12' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 402 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 402 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 403 [1/1] (1.77ns)   --->   "%k_1_12 = add i4 %k_13, 1" [src/Rec_Acc.cpp:43]   --->   Operation 403 'add' 'k_1_12' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %exitcond4_12, label %83, label %86" [src/Rec_Acc.cpp:43]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 405 'specloopname' <Predicate = (!exitcond4_12)> <Delay = 0.00>
ST_35 : Operation 406 [1/1] (0.00ns)   --->   "%empty_72 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 406 'read' 'empty_72' <Predicate = (!exitcond4_12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 407 [1/1] (0.00ns)   --->   "br label %84" [src/Rec_Acc.cpp:43]   --->   Operation 407 'br' <Predicate = (!exitcond4_12)> <Delay = 0.00>
ST_35 : Operation 408 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_31)" [src/Rec_Acc.cpp:46]   --->   Operation 408 'specregionend' 'empty_70' <Predicate = (exitcond4_12)> <Delay = 0.00>
ST_35 : Operation 409 [1/1] (0.00ns)   --->   "br label %82" [src/Rec_Acc.cpp:42]   --->   Operation 409 'br' <Predicate = (exitcond4_12)> <Delay = 0.00>

State 36 <SV = 21> <Delay = 1.86>
ST_36 : Operation 410 [1/1] (0.00ns)   --->   "%j_14 = phi i5 [ 0, %81 ], [ %j_1_13, %89 ]" [src/Rec_Acc.cpp:42]   --->   Operation 410 'phi' 'j_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 411 [1/1] (1.44ns)   --->   "%exitcond3_13 = icmp eq i5 %j_14, -4" [src/Rec_Acc.cpp:42]   --->   Operation 411 'icmp' 'exitcond3_13' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 412 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 412 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 413 [1/1] (1.86ns)   --->   "%j_1_13 = add i5 %j_14, 1" [src/Rec_Acc.cpp:42]   --->   Operation 413 'add' 'j_1_13' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %exitcond3_13, label %87, label %91" [src/Rec_Acc.cpp:42]   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 415 'specloopname' <Predicate = (!exitcond3_13)> <Delay = 0.00>
ST_36 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 416 'specregionbegin' 'tmp_33' <Predicate = (!exitcond3_13)> <Delay = 0.00>
ST_36 : Operation 417 [1/1] (1.66ns)   --->   "br label %90" [src/Rec_Acc.cpp:43]   --->   Operation 417 'br' <Predicate = (!exitcond3_13)> <Delay = 1.66>
ST_36 : Operation 418 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_30)" [src/Rec_Acc.cpp:46]   --->   Operation 418 'specregionend' 'empty_73' <Predicate = (exitcond3_13)> <Delay = 0.00>
ST_36 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 419 'specregionbegin' 'tmp_32' <Predicate = (exitcond3_13)> <Delay = 0.00>
ST_36 : Operation 420 [1/1] (1.66ns)   --->   "br label %94" [src/Rec_Acc.cpp:42]   --->   Operation 420 'br' <Predicate = (exitcond3_13)> <Delay = 1.66>

State 37 <SV = 22> <Delay = 1.77>
ST_37 : Operation 421 [1/1] (0.00ns)   --->   "%k_14 = phi i4 [ 0, %91 ], [ %k_1_13, %92 ]" [src/Rec_Acc.cpp:43]   --->   Operation 421 'phi' 'k_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 422 [1/1] (1.44ns)   --->   "%exitcond4_13 = icmp eq i4 %k_14, -6" [src/Rec_Acc.cpp:43]   --->   Operation 422 'icmp' 'exitcond4_13' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 423 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 423 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 424 [1/1] (1.77ns)   --->   "%k_1_13 = add i4 %k_14, 1" [src/Rec_Acc.cpp:43]   --->   Operation 424 'add' 'k_1_13' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %exitcond4_13, label %89, label %92" [src/Rec_Acc.cpp:43]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 426 'specloopname' <Predicate = (!exitcond4_13)> <Delay = 0.00>
ST_37 : Operation 427 [1/1] (0.00ns)   --->   "%empty_77 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 427 'read' 'empty_77' <Predicate = (!exitcond4_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_37 : Operation 428 [1/1] (0.00ns)   --->   "br label %90" [src/Rec_Acc.cpp:43]   --->   Operation 428 'br' <Predicate = (!exitcond4_13)> <Delay = 0.00>
ST_37 : Operation 429 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_33)" [src/Rec_Acc.cpp:46]   --->   Operation 429 'specregionend' 'empty_75' <Predicate = (exitcond4_13)> <Delay = 0.00>
ST_37 : Operation 430 [1/1] (0.00ns)   --->   "br label %88" [src/Rec_Acc.cpp:42]   --->   Operation 430 'br' <Predicate = (exitcond4_13)> <Delay = 0.00>

State 38 <SV = 22> <Delay = 1.86>
ST_38 : Operation 431 [1/1] (0.00ns)   --->   "%j_15 = phi i5 [ 0, %87 ], [ %j_1_14, %95 ]" [src/Rec_Acc.cpp:42]   --->   Operation 431 'phi' 'j_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 432 [1/1] (1.44ns)   --->   "%exitcond3_14 = icmp eq i5 %j_15, -4" [src/Rec_Acc.cpp:42]   --->   Operation 432 'icmp' 'exitcond3_14' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 433 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 433 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 434 [1/1] (1.86ns)   --->   "%j_1_14 = add i5 %j_15, 1" [src/Rec_Acc.cpp:42]   --->   Operation 434 'add' 'j_1_14' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %exitcond3_14, label %93, label %97" [src/Rec_Acc.cpp:42]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 436 'specloopname' <Predicate = (!exitcond3_14)> <Delay = 0.00>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 437 'specregionbegin' 'tmp_35' <Predicate = (!exitcond3_14)> <Delay = 0.00>
ST_38 : Operation 438 [1/1] (1.66ns)   --->   "br label %96" [src/Rec_Acc.cpp:43]   --->   Operation 438 'br' <Predicate = (!exitcond3_14)> <Delay = 1.66>
ST_38 : Operation 439 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_32)" [src/Rec_Acc.cpp:46]   --->   Operation 439 'specregionend' 'empty_78' <Predicate = (exitcond3_14)> <Delay = 0.00>
ST_38 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 440 'specregionbegin' 'tmp_34' <Predicate = (exitcond3_14)> <Delay = 0.00>
ST_38 : Operation 441 [1/1] (1.66ns)   --->   "br label %100" [src/Rec_Acc.cpp:42]   --->   Operation 441 'br' <Predicate = (exitcond3_14)> <Delay = 1.66>

State 39 <SV = 23> <Delay = 1.77>
ST_39 : Operation 442 [1/1] (0.00ns)   --->   "%k_15 = phi i4 [ 0, %97 ], [ %k_1_14, %98 ]" [src/Rec_Acc.cpp:43]   --->   Operation 442 'phi' 'k_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 443 [1/1] (1.44ns)   --->   "%exitcond4_14 = icmp eq i4 %k_15, -6" [src/Rec_Acc.cpp:43]   --->   Operation 443 'icmp' 'exitcond4_14' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 444 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 444 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 445 [1/1] (1.77ns)   --->   "%k_1_14 = add i4 %k_15, 1" [src/Rec_Acc.cpp:43]   --->   Operation 445 'add' 'k_1_14' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %exitcond4_14, label %95, label %98" [src/Rec_Acc.cpp:43]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 447 'specloopname' <Predicate = (!exitcond4_14)> <Delay = 0.00>
ST_39 : Operation 448 [1/1] (0.00ns)   --->   "%empty_82 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 448 'read' 'empty_82' <Predicate = (!exitcond4_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 449 [1/1] (0.00ns)   --->   "br label %96" [src/Rec_Acc.cpp:43]   --->   Operation 449 'br' <Predicate = (!exitcond4_14)> <Delay = 0.00>
ST_39 : Operation 450 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_35)" [src/Rec_Acc.cpp:46]   --->   Operation 450 'specregionend' 'empty_80' <Predicate = (exitcond4_14)> <Delay = 0.00>
ST_39 : Operation 451 [1/1] (0.00ns)   --->   "br label %94" [src/Rec_Acc.cpp:42]   --->   Operation 451 'br' <Predicate = (exitcond4_14)> <Delay = 0.00>

State 40 <SV = 23> <Delay = 1.86>
ST_40 : Operation 452 [1/1] (0.00ns)   --->   "%j_16 = phi i5 [ 0, %93 ], [ %j_1_15, %101 ]" [src/Rec_Acc.cpp:42]   --->   Operation 452 'phi' 'j_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 453 [1/1] (1.44ns)   --->   "%exitcond3_15 = icmp eq i5 %j_16, -4" [src/Rec_Acc.cpp:42]   --->   Operation 453 'icmp' 'exitcond3_15' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 454 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 454 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 455 [1/1] (1.86ns)   --->   "%j_1_15 = add i5 %j_16, 1" [src/Rec_Acc.cpp:42]   --->   Operation 455 'add' 'j_1_15' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 456 [1/1] (0.00ns)   --->   "br i1 %exitcond3_15, label %99, label %103" [src/Rec_Acc.cpp:42]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 457 'specloopname' <Predicate = (!exitcond3_15)> <Delay = 0.00>
ST_40 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 458 'specregionbegin' 'tmp_37' <Predicate = (!exitcond3_15)> <Delay = 0.00>
ST_40 : Operation 459 [1/1] (1.66ns)   --->   "br label %102" [src/Rec_Acc.cpp:43]   --->   Operation 459 'br' <Predicate = (!exitcond3_15)> <Delay = 1.66>
ST_40 : Operation 460 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_34)" [src/Rec_Acc.cpp:46]   --->   Operation 460 'specregionend' 'empty_83' <Predicate = (exitcond3_15)> <Delay = 0.00>
ST_40 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 461 'specregionbegin' 'tmp_36' <Predicate = (exitcond3_15)> <Delay = 0.00>
ST_40 : Operation 462 [1/1] (1.66ns)   --->   "br label %106" [src/Rec_Acc.cpp:42]   --->   Operation 462 'br' <Predicate = (exitcond3_15)> <Delay = 1.66>

State 41 <SV = 24> <Delay = 1.77>
ST_41 : Operation 463 [1/1] (0.00ns)   --->   "%k_16 = phi i4 [ 0, %103 ], [ %k_1_15, %104 ]" [src/Rec_Acc.cpp:43]   --->   Operation 463 'phi' 'k_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 464 [1/1] (1.44ns)   --->   "%exitcond4_15 = icmp eq i4 %k_16, -6" [src/Rec_Acc.cpp:43]   --->   Operation 464 'icmp' 'exitcond4_15' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 465 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 465 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 466 [1/1] (1.77ns)   --->   "%k_1_15 = add i4 %k_16, 1" [src/Rec_Acc.cpp:43]   --->   Operation 466 'add' 'k_1_15' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 467 [1/1] (0.00ns)   --->   "br i1 %exitcond4_15, label %101, label %104" [src/Rec_Acc.cpp:43]   --->   Operation 467 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 468 'specloopname' <Predicate = (!exitcond4_15)> <Delay = 0.00>
ST_41 : Operation 469 [1/1] (0.00ns)   --->   "%empty_87 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 469 'read' 'empty_87' <Predicate = (!exitcond4_15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_41 : Operation 470 [1/1] (0.00ns)   --->   "br label %102" [src/Rec_Acc.cpp:43]   --->   Operation 470 'br' <Predicate = (!exitcond4_15)> <Delay = 0.00>
ST_41 : Operation 471 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_37)" [src/Rec_Acc.cpp:46]   --->   Operation 471 'specregionend' 'empty_85' <Predicate = (exitcond4_15)> <Delay = 0.00>
ST_41 : Operation 472 [1/1] (0.00ns)   --->   "br label %100" [src/Rec_Acc.cpp:42]   --->   Operation 472 'br' <Predicate = (exitcond4_15)> <Delay = 0.00>

State 42 <SV = 24> <Delay = 1.86>
ST_42 : Operation 473 [1/1] (0.00ns)   --->   "%j_17 = phi i5 [ 0, %99 ], [ %j_1_16, %107 ]" [src/Rec_Acc.cpp:42]   --->   Operation 473 'phi' 'j_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 474 [1/1] (1.44ns)   --->   "%exitcond3_16 = icmp eq i5 %j_17, -4" [src/Rec_Acc.cpp:42]   --->   Operation 474 'icmp' 'exitcond3_16' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 475 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 475 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 476 [1/1] (1.86ns)   --->   "%j_1_16 = add i5 %j_17, 1" [src/Rec_Acc.cpp:42]   --->   Operation 476 'add' 'j_1_16' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %exitcond3_16, label %105, label %109" [src/Rec_Acc.cpp:42]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 478 'specloopname' <Predicate = (!exitcond3_16)> <Delay = 0.00>
ST_42 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 479 'specregionbegin' 'tmp_39' <Predicate = (!exitcond3_16)> <Delay = 0.00>
ST_42 : Operation 480 [1/1] (1.66ns)   --->   "br label %108" [src/Rec_Acc.cpp:43]   --->   Operation 480 'br' <Predicate = (!exitcond3_16)> <Delay = 1.66>
ST_42 : Operation 481 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_36)" [src/Rec_Acc.cpp:46]   --->   Operation 481 'specregionend' 'empty_88' <Predicate = (exitcond3_16)> <Delay = 0.00>
ST_42 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 482 'specregionbegin' 'tmp_38' <Predicate = (exitcond3_16)> <Delay = 0.00>
ST_42 : Operation 483 [1/1] (1.66ns)   --->   "br label %112" [src/Rec_Acc.cpp:42]   --->   Operation 483 'br' <Predicate = (exitcond3_16)> <Delay = 1.66>

State 43 <SV = 25> <Delay = 1.77>
ST_43 : Operation 484 [1/1] (0.00ns)   --->   "%k_17 = phi i4 [ 0, %109 ], [ %k_1_16, %110 ]" [src/Rec_Acc.cpp:43]   --->   Operation 484 'phi' 'k_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 485 [1/1] (1.44ns)   --->   "%exitcond4_16 = icmp eq i4 %k_17, -6" [src/Rec_Acc.cpp:43]   --->   Operation 485 'icmp' 'exitcond4_16' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 486 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 486 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 487 [1/1] (1.77ns)   --->   "%k_1_16 = add i4 %k_17, 1" [src/Rec_Acc.cpp:43]   --->   Operation 487 'add' 'k_1_16' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 488 [1/1] (0.00ns)   --->   "br i1 %exitcond4_16, label %107, label %110" [src/Rec_Acc.cpp:43]   --->   Operation 488 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 489 'specloopname' <Predicate = (!exitcond4_16)> <Delay = 0.00>
ST_43 : Operation 490 [1/1] (0.00ns)   --->   "%empty_92 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 490 'read' 'empty_92' <Predicate = (!exitcond4_16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_43 : Operation 491 [1/1] (0.00ns)   --->   "br label %108" [src/Rec_Acc.cpp:43]   --->   Operation 491 'br' <Predicate = (!exitcond4_16)> <Delay = 0.00>
ST_43 : Operation 492 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_39)" [src/Rec_Acc.cpp:46]   --->   Operation 492 'specregionend' 'empty_90' <Predicate = (exitcond4_16)> <Delay = 0.00>
ST_43 : Operation 493 [1/1] (0.00ns)   --->   "br label %106" [src/Rec_Acc.cpp:42]   --->   Operation 493 'br' <Predicate = (exitcond4_16)> <Delay = 0.00>

State 44 <SV = 25> <Delay = 1.86>
ST_44 : Operation 494 [1/1] (0.00ns)   --->   "%j_18 = phi i5 [ 0, %105 ], [ %j_1_17, %113 ]" [src/Rec_Acc.cpp:42]   --->   Operation 494 'phi' 'j_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 495 [1/1] (1.44ns)   --->   "%exitcond3_17 = icmp eq i5 %j_18, -4" [src/Rec_Acc.cpp:42]   --->   Operation 495 'icmp' 'exitcond3_17' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 496 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 496 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 497 [1/1] (1.86ns)   --->   "%j_1_17 = add i5 %j_18, 1" [src/Rec_Acc.cpp:42]   --->   Operation 497 'add' 'j_1_17' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 498 [1/1] (0.00ns)   --->   "br i1 %exitcond3_17, label %111, label %115" [src/Rec_Acc.cpp:42]   --->   Operation 498 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 499 'specloopname' <Predicate = (!exitcond3_17)> <Delay = 0.00>
ST_44 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 500 'specregionbegin' 'tmp_41' <Predicate = (!exitcond3_17)> <Delay = 0.00>
ST_44 : Operation 501 [1/1] (1.66ns)   --->   "br label %114" [src/Rec_Acc.cpp:43]   --->   Operation 501 'br' <Predicate = (!exitcond3_17)> <Delay = 1.66>
ST_44 : Operation 502 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_38)" [src/Rec_Acc.cpp:46]   --->   Operation 502 'specregionend' 'empty_93' <Predicate = (exitcond3_17)> <Delay = 0.00>
ST_44 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 503 'specregionbegin' 'tmp_40' <Predicate = (exitcond3_17)> <Delay = 0.00>
ST_44 : Operation 504 [1/1] (1.66ns)   --->   "br label %118" [src/Rec_Acc.cpp:42]   --->   Operation 504 'br' <Predicate = (exitcond3_17)> <Delay = 1.66>

State 45 <SV = 26> <Delay = 1.77>
ST_45 : Operation 505 [1/1] (0.00ns)   --->   "%k_18 = phi i4 [ 0, %115 ], [ %k_1_17, %116 ]" [src/Rec_Acc.cpp:43]   --->   Operation 505 'phi' 'k_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 506 [1/1] (1.44ns)   --->   "%exitcond4_17 = icmp eq i4 %k_18, -6" [src/Rec_Acc.cpp:43]   --->   Operation 506 'icmp' 'exitcond4_17' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 507 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 507 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 508 [1/1] (1.77ns)   --->   "%k_1_17 = add i4 %k_18, 1" [src/Rec_Acc.cpp:43]   --->   Operation 508 'add' 'k_1_17' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 509 [1/1] (0.00ns)   --->   "br i1 %exitcond4_17, label %113, label %116" [src/Rec_Acc.cpp:43]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 510 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 510 'specloopname' <Predicate = (!exitcond4_17)> <Delay = 0.00>
ST_45 : Operation 511 [1/1] (0.00ns)   --->   "%empty_97 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 511 'read' 'empty_97' <Predicate = (!exitcond4_17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_45 : Operation 512 [1/1] (0.00ns)   --->   "br label %114" [src/Rec_Acc.cpp:43]   --->   Operation 512 'br' <Predicate = (!exitcond4_17)> <Delay = 0.00>
ST_45 : Operation 513 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_41)" [src/Rec_Acc.cpp:46]   --->   Operation 513 'specregionend' 'empty_95' <Predicate = (exitcond4_17)> <Delay = 0.00>
ST_45 : Operation 514 [1/1] (0.00ns)   --->   "br label %112" [src/Rec_Acc.cpp:42]   --->   Operation 514 'br' <Predicate = (exitcond4_17)> <Delay = 0.00>

State 46 <SV = 26> <Delay = 1.86>
ST_46 : Operation 515 [1/1] (0.00ns)   --->   "%j_19 = phi i5 [ 0, %111 ], [ %j_1_18, %119 ]" [src/Rec_Acc.cpp:42]   --->   Operation 515 'phi' 'j_19' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 516 [1/1] (1.44ns)   --->   "%exitcond3_18 = icmp eq i5 %j_19, -4" [src/Rec_Acc.cpp:42]   --->   Operation 516 'icmp' 'exitcond3_18' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 517 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 517 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 518 [1/1] (1.86ns)   --->   "%j_1_18 = add i5 %j_19, 1" [src/Rec_Acc.cpp:42]   --->   Operation 518 'add' 'j_1_18' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 519 [1/1] (0.00ns)   --->   "br i1 %exitcond3_18, label %117, label %121" [src/Rec_Acc.cpp:42]   --->   Operation 519 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 520 'specloopname' <Predicate = (!exitcond3_18)> <Delay = 0.00>
ST_46 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 521 'specregionbegin' 'tmp_43' <Predicate = (!exitcond3_18)> <Delay = 0.00>
ST_46 : Operation 522 [1/1] (1.66ns)   --->   "br label %120" [src/Rec_Acc.cpp:43]   --->   Operation 522 'br' <Predicate = (!exitcond3_18)> <Delay = 1.66>
ST_46 : Operation 523 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_40)" [src/Rec_Acc.cpp:46]   --->   Operation 523 'specregionend' 'empty_98' <Predicate = (exitcond3_18)> <Delay = 0.00>
ST_46 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 524 'specregionbegin' 'tmp_42' <Predicate = (exitcond3_18)> <Delay = 0.00>
ST_46 : Operation 525 [1/1] (1.66ns)   --->   "br label %124" [src/Rec_Acc.cpp:42]   --->   Operation 525 'br' <Predicate = (exitcond3_18)> <Delay = 1.66>

State 47 <SV = 27> <Delay = 1.77>
ST_47 : Operation 526 [1/1] (0.00ns)   --->   "%k_19 = phi i4 [ 0, %121 ], [ %k_1_18, %122 ]" [src/Rec_Acc.cpp:43]   --->   Operation 526 'phi' 'k_19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 527 [1/1] (1.44ns)   --->   "%exitcond4_18 = icmp eq i4 %k_19, -6" [src/Rec_Acc.cpp:43]   --->   Operation 527 'icmp' 'exitcond4_18' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 528 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 528 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 529 [1/1] (1.77ns)   --->   "%k_1_18 = add i4 %k_19, 1" [src/Rec_Acc.cpp:43]   --->   Operation 529 'add' 'k_1_18' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 530 [1/1] (0.00ns)   --->   "br i1 %exitcond4_18, label %119, label %122" [src/Rec_Acc.cpp:43]   --->   Operation 530 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 531 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 531 'specloopname' <Predicate = (!exitcond4_18)> <Delay = 0.00>
ST_47 : Operation 532 [1/1] (0.00ns)   --->   "%empty_102 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 532 'read' 'empty_102' <Predicate = (!exitcond4_18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_47 : Operation 533 [1/1] (0.00ns)   --->   "br label %120" [src/Rec_Acc.cpp:43]   --->   Operation 533 'br' <Predicate = (!exitcond4_18)> <Delay = 0.00>
ST_47 : Operation 534 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_43)" [src/Rec_Acc.cpp:46]   --->   Operation 534 'specregionend' 'empty_100' <Predicate = (exitcond4_18)> <Delay = 0.00>
ST_47 : Operation 535 [1/1] (0.00ns)   --->   "br label %118" [src/Rec_Acc.cpp:42]   --->   Operation 535 'br' <Predicate = (exitcond4_18)> <Delay = 0.00>

State 48 <SV = 27> <Delay = 1.86>
ST_48 : Operation 536 [1/1] (0.00ns)   --->   "%j_20 = phi i5 [ 0, %117 ], [ %j_1_19, %125 ]" [src/Rec_Acc.cpp:42]   --->   Operation 536 'phi' 'j_20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 537 [1/1] (1.44ns)   --->   "%exitcond3_19 = icmp eq i5 %j_20, -4" [src/Rec_Acc.cpp:42]   --->   Operation 537 'icmp' 'exitcond3_19' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 538 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 538 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 539 [1/1] (1.86ns)   --->   "%j_1_19 = add i5 %j_20, 1" [src/Rec_Acc.cpp:42]   --->   Operation 539 'add' 'j_1_19' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 540 [1/1] (0.00ns)   --->   "br i1 %exitcond3_19, label %123, label %127" [src/Rec_Acc.cpp:42]   --->   Operation 540 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 541 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 541 'specloopname' <Predicate = (!exitcond3_19)> <Delay = 0.00>
ST_48 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 542 'specregionbegin' 'tmp_45' <Predicate = (!exitcond3_19)> <Delay = 0.00>
ST_48 : Operation 543 [1/1] (1.66ns)   --->   "br label %126" [src/Rec_Acc.cpp:43]   --->   Operation 543 'br' <Predicate = (!exitcond3_19)> <Delay = 1.66>
ST_48 : Operation 544 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_42)" [src/Rec_Acc.cpp:46]   --->   Operation 544 'specregionend' 'empty_103' <Predicate = (exitcond3_19)> <Delay = 0.00>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 545 'specregionbegin' 'tmp_44' <Predicate = (exitcond3_19)> <Delay = 0.00>
ST_48 : Operation 546 [1/1] (1.66ns)   --->   "br label %130" [src/Rec_Acc.cpp:42]   --->   Operation 546 'br' <Predicate = (exitcond3_19)> <Delay = 1.66>

State 49 <SV = 28> <Delay = 1.77>
ST_49 : Operation 547 [1/1] (0.00ns)   --->   "%k_20 = phi i4 [ 0, %127 ], [ %k_1_19, %128 ]" [src/Rec_Acc.cpp:43]   --->   Operation 547 'phi' 'k_20' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 548 [1/1] (1.44ns)   --->   "%exitcond4_19 = icmp eq i4 %k_20, -6" [src/Rec_Acc.cpp:43]   --->   Operation 548 'icmp' 'exitcond4_19' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 549 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 549 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 550 [1/1] (1.77ns)   --->   "%k_1_19 = add i4 %k_20, 1" [src/Rec_Acc.cpp:43]   --->   Operation 550 'add' 'k_1_19' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 551 [1/1] (0.00ns)   --->   "br i1 %exitcond4_19, label %125, label %128" [src/Rec_Acc.cpp:43]   --->   Operation 551 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 552 'specloopname' <Predicate = (!exitcond4_19)> <Delay = 0.00>
ST_49 : Operation 553 [1/1] (0.00ns)   --->   "%empty_107 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 553 'read' 'empty_107' <Predicate = (!exitcond4_19)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_49 : Operation 554 [1/1] (0.00ns)   --->   "br label %126" [src/Rec_Acc.cpp:43]   --->   Operation 554 'br' <Predicate = (!exitcond4_19)> <Delay = 0.00>
ST_49 : Operation 555 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_45)" [src/Rec_Acc.cpp:46]   --->   Operation 555 'specregionend' 'empty_105' <Predicate = (exitcond4_19)> <Delay = 0.00>
ST_49 : Operation 556 [1/1] (0.00ns)   --->   "br label %124" [src/Rec_Acc.cpp:42]   --->   Operation 556 'br' <Predicate = (exitcond4_19)> <Delay = 0.00>

State 50 <SV = 28> <Delay = 1.86>
ST_50 : Operation 557 [1/1] (0.00ns)   --->   "%j_21 = phi i5 [ 0, %123 ], [ %j_1_20, %131 ]" [src/Rec_Acc.cpp:42]   --->   Operation 557 'phi' 'j_21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 558 [1/1] (1.44ns)   --->   "%exitcond3_20 = icmp eq i5 %j_21, -4" [src/Rec_Acc.cpp:42]   --->   Operation 558 'icmp' 'exitcond3_20' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 559 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 559 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 560 [1/1] (1.86ns)   --->   "%j_1_20 = add i5 %j_21, 1" [src/Rec_Acc.cpp:42]   --->   Operation 560 'add' 'j_1_20' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 561 [1/1] (0.00ns)   --->   "br i1 %exitcond3_20, label %129, label %133" [src/Rec_Acc.cpp:42]   --->   Operation 561 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 562 'specloopname' <Predicate = (!exitcond3_20)> <Delay = 0.00>
ST_50 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 563 'specregionbegin' 'tmp_47' <Predicate = (!exitcond3_20)> <Delay = 0.00>
ST_50 : Operation 564 [1/1] (1.66ns)   --->   "br label %132" [src/Rec_Acc.cpp:43]   --->   Operation 564 'br' <Predicate = (!exitcond3_20)> <Delay = 1.66>
ST_50 : Operation 565 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_44)" [src/Rec_Acc.cpp:46]   --->   Operation 565 'specregionend' 'empty_108' <Predicate = (exitcond3_20)> <Delay = 0.00>
ST_50 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 566 'specregionbegin' 'tmp_46' <Predicate = (exitcond3_20)> <Delay = 0.00>
ST_50 : Operation 567 [1/1] (1.66ns)   --->   "br label %136" [src/Rec_Acc.cpp:42]   --->   Operation 567 'br' <Predicate = (exitcond3_20)> <Delay = 1.66>

State 51 <SV = 29> <Delay = 1.77>
ST_51 : Operation 568 [1/1] (0.00ns)   --->   "%k_21 = phi i4 [ 0, %133 ], [ %k_1_20, %134 ]" [src/Rec_Acc.cpp:43]   --->   Operation 568 'phi' 'k_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 569 [1/1] (1.44ns)   --->   "%exitcond4_20 = icmp eq i4 %k_21, -6" [src/Rec_Acc.cpp:43]   --->   Operation 569 'icmp' 'exitcond4_20' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 570 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 570 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 571 [1/1] (1.77ns)   --->   "%k_1_20 = add i4 %k_21, 1" [src/Rec_Acc.cpp:43]   --->   Operation 571 'add' 'k_1_20' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %exitcond4_20, label %131, label %134" [src/Rec_Acc.cpp:43]   --->   Operation 572 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 573 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 573 'specloopname' <Predicate = (!exitcond4_20)> <Delay = 0.00>
ST_51 : Operation 574 [1/1] (0.00ns)   --->   "%empty_112 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 574 'read' 'empty_112' <Predicate = (!exitcond4_20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_51 : Operation 575 [1/1] (0.00ns)   --->   "br label %132" [src/Rec_Acc.cpp:43]   --->   Operation 575 'br' <Predicate = (!exitcond4_20)> <Delay = 0.00>
ST_51 : Operation 576 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_47)" [src/Rec_Acc.cpp:46]   --->   Operation 576 'specregionend' 'empty_110' <Predicate = (exitcond4_20)> <Delay = 0.00>
ST_51 : Operation 577 [1/1] (0.00ns)   --->   "br label %130" [src/Rec_Acc.cpp:42]   --->   Operation 577 'br' <Predicate = (exitcond4_20)> <Delay = 0.00>

State 52 <SV = 29> <Delay = 1.86>
ST_52 : Operation 578 [1/1] (0.00ns)   --->   "%j_22 = phi i5 [ 0, %129 ], [ %j_1_21, %137 ]" [src/Rec_Acc.cpp:42]   --->   Operation 578 'phi' 'j_22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 579 [1/1] (1.44ns)   --->   "%exitcond3_21 = icmp eq i5 %j_22, -4" [src/Rec_Acc.cpp:42]   --->   Operation 579 'icmp' 'exitcond3_21' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 580 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 580 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 581 [1/1] (1.86ns)   --->   "%j_1_21 = add i5 %j_22, 1" [src/Rec_Acc.cpp:42]   --->   Operation 581 'add' 'j_1_21' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 582 [1/1] (0.00ns)   --->   "br i1 %exitcond3_21, label %135, label %139" [src/Rec_Acc.cpp:42]   --->   Operation 582 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 583 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 583 'specloopname' <Predicate = (!exitcond3_21)> <Delay = 0.00>
ST_52 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 584 'specregionbegin' 'tmp_49' <Predicate = (!exitcond3_21)> <Delay = 0.00>
ST_52 : Operation 585 [1/1] (1.66ns)   --->   "br label %138" [src/Rec_Acc.cpp:43]   --->   Operation 585 'br' <Predicate = (!exitcond3_21)> <Delay = 1.66>
ST_52 : Operation 586 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_46)" [src/Rec_Acc.cpp:46]   --->   Operation 586 'specregionend' 'empty_113' <Predicate = (exitcond3_21)> <Delay = 0.00>
ST_52 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 587 'specregionbegin' 'tmp_48' <Predicate = (exitcond3_21)> <Delay = 0.00>
ST_52 : Operation 588 [1/1] (1.66ns)   --->   "br label %142" [src/Rec_Acc.cpp:42]   --->   Operation 588 'br' <Predicate = (exitcond3_21)> <Delay = 1.66>

State 53 <SV = 30> <Delay = 1.77>
ST_53 : Operation 589 [1/1] (0.00ns)   --->   "%k_22 = phi i4 [ 0, %139 ], [ %k_1_21, %140 ]" [src/Rec_Acc.cpp:43]   --->   Operation 589 'phi' 'k_22' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 590 [1/1] (1.44ns)   --->   "%exitcond4_21 = icmp eq i4 %k_22, -6" [src/Rec_Acc.cpp:43]   --->   Operation 590 'icmp' 'exitcond4_21' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 591 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 591 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 592 [1/1] (1.77ns)   --->   "%k_1_21 = add i4 %k_22, 1" [src/Rec_Acc.cpp:43]   --->   Operation 592 'add' 'k_1_21' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 593 [1/1] (0.00ns)   --->   "br i1 %exitcond4_21, label %137, label %140" [src/Rec_Acc.cpp:43]   --->   Operation 593 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 594 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 594 'specloopname' <Predicate = (!exitcond4_21)> <Delay = 0.00>
ST_53 : Operation 595 [1/1] (0.00ns)   --->   "%empty_117 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 595 'read' 'empty_117' <Predicate = (!exitcond4_21)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_53 : Operation 596 [1/1] (0.00ns)   --->   "br label %138" [src/Rec_Acc.cpp:43]   --->   Operation 596 'br' <Predicate = (!exitcond4_21)> <Delay = 0.00>
ST_53 : Operation 597 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_49)" [src/Rec_Acc.cpp:46]   --->   Operation 597 'specregionend' 'empty_115' <Predicate = (exitcond4_21)> <Delay = 0.00>
ST_53 : Operation 598 [1/1] (0.00ns)   --->   "br label %136" [src/Rec_Acc.cpp:42]   --->   Operation 598 'br' <Predicate = (exitcond4_21)> <Delay = 0.00>

State 54 <SV = 30> <Delay = 1.86>
ST_54 : Operation 599 [1/1] (0.00ns)   --->   "%j_23 = phi i5 [ 0, %135 ], [ %j_1_22, %143 ]" [src/Rec_Acc.cpp:42]   --->   Operation 599 'phi' 'j_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 600 [1/1] (1.44ns)   --->   "%exitcond3_22 = icmp eq i5 %j_23, -4" [src/Rec_Acc.cpp:42]   --->   Operation 600 'icmp' 'exitcond3_22' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 601 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 601 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 602 [1/1] (1.86ns)   --->   "%j_1_22 = add i5 %j_23, 1" [src/Rec_Acc.cpp:42]   --->   Operation 602 'add' 'j_1_22' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 603 [1/1] (0.00ns)   --->   "br i1 %exitcond3_22, label %141, label %145" [src/Rec_Acc.cpp:42]   --->   Operation 603 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 604 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 604 'specloopname' <Predicate = (!exitcond3_22)> <Delay = 0.00>
ST_54 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 605 'specregionbegin' 'tmp_51' <Predicate = (!exitcond3_22)> <Delay = 0.00>
ST_54 : Operation 606 [1/1] (1.66ns)   --->   "br label %144" [src/Rec_Acc.cpp:43]   --->   Operation 606 'br' <Predicate = (!exitcond3_22)> <Delay = 1.66>
ST_54 : Operation 607 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_48)" [src/Rec_Acc.cpp:46]   --->   Operation 607 'specregionend' 'empty_118' <Predicate = (exitcond3_22)> <Delay = 0.00>
ST_54 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 608 'specregionbegin' 'tmp_50' <Predicate = (exitcond3_22)> <Delay = 0.00>
ST_54 : Operation 609 [1/1] (1.66ns)   --->   "br label %148" [src/Rec_Acc.cpp:42]   --->   Operation 609 'br' <Predicate = (exitcond3_22)> <Delay = 1.66>

State 55 <SV = 31> <Delay = 1.77>
ST_55 : Operation 610 [1/1] (0.00ns)   --->   "%k_23 = phi i4 [ 0, %145 ], [ %k_1_22, %146 ]" [src/Rec_Acc.cpp:43]   --->   Operation 610 'phi' 'k_23' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 611 [1/1] (1.44ns)   --->   "%exitcond4_22 = icmp eq i4 %k_23, -6" [src/Rec_Acc.cpp:43]   --->   Operation 611 'icmp' 'exitcond4_22' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 612 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 612 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 613 [1/1] (1.77ns)   --->   "%k_1_22 = add i4 %k_23, 1" [src/Rec_Acc.cpp:43]   --->   Operation 613 'add' 'k_1_22' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 614 [1/1] (0.00ns)   --->   "br i1 %exitcond4_22, label %143, label %146" [src/Rec_Acc.cpp:43]   --->   Operation 614 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 615 'specloopname' <Predicate = (!exitcond4_22)> <Delay = 0.00>
ST_55 : Operation 616 [1/1] (0.00ns)   --->   "%empty_122 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 616 'read' 'empty_122' <Predicate = (!exitcond4_22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_55 : Operation 617 [1/1] (0.00ns)   --->   "br label %144" [src/Rec_Acc.cpp:43]   --->   Operation 617 'br' <Predicate = (!exitcond4_22)> <Delay = 0.00>
ST_55 : Operation 618 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_51)" [src/Rec_Acc.cpp:46]   --->   Operation 618 'specregionend' 'empty_120' <Predicate = (exitcond4_22)> <Delay = 0.00>
ST_55 : Operation 619 [1/1] (0.00ns)   --->   "br label %142" [src/Rec_Acc.cpp:42]   --->   Operation 619 'br' <Predicate = (exitcond4_22)> <Delay = 0.00>

State 56 <SV = 31> <Delay = 1.86>
ST_56 : Operation 620 [1/1] (0.00ns)   --->   "%j_24 = phi i5 [ 0, %141 ], [ %j_1_23, %149 ]" [src/Rec_Acc.cpp:42]   --->   Operation 620 'phi' 'j_24' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 621 [1/1] (1.44ns)   --->   "%exitcond3_23 = icmp eq i5 %j_24, -4" [src/Rec_Acc.cpp:42]   --->   Operation 621 'icmp' 'exitcond3_23' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 622 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 622 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 623 [1/1] (1.86ns)   --->   "%j_1_23 = add i5 %j_24, 1" [src/Rec_Acc.cpp:42]   --->   Operation 623 'add' 'j_1_23' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 624 [1/1] (0.00ns)   --->   "br i1 %exitcond3_23, label %147, label %151" [src/Rec_Acc.cpp:42]   --->   Operation 624 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 625 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 625 'specloopname' <Predicate = (!exitcond3_23)> <Delay = 0.00>
ST_56 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 626 'specregionbegin' 'tmp_53' <Predicate = (!exitcond3_23)> <Delay = 0.00>
ST_56 : Operation 627 [1/1] (1.66ns)   --->   "br label %150" [src/Rec_Acc.cpp:43]   --->   Operation 627 'br' <Predicate = (!exitcond3_23)> <Delay = 1.66>
ST_56 : Operation 628 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_50)" [src/Rec_Acc.cpp:46]   --->   Operation 628 'specregionend' 'empty_123' <Predicate = (exitcond3_23)> <Delay = 0.00>
ST_56 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 629 'specregionbegin' 'tmp_52' <Predicate = (exitcond3_23)> <Delay = 0.00>
ST_56 : Operation 630 [1/1] (1.66ns)   --->   "br label %154" [src/Rec_Acc.cpp:42]   --->   Operation 630 'br' <Predicate = (exitcond3_23)> <Delay = 1.66>

State 57 <SV = 32> <Delay = 1.77>
ST_57 : Operation 631 [1/1] (0.00ns)   --->   "%k_24 = phi i4 [ 0, %151 ], [ %k_1_23, %152 ]" [src/Rec_Acc.cpp:43]   --->   Operation 631 'phi' 'k_24' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 632 [1/1] (1.44ns)   --->   "%exitcond4_23 = icmp eq i4 %k_24, -6" [src/Rec_Acc.cpp:43]   --->   Operation 632 'icmp' 'exitcond4_23' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 633 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 633 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 634 [1/1] (1.77ns)   --->   "%k_1_23 = add i4 %k_24, 1" [src/Rec_Acc.cpp:43]   --->   Operation 634 'add' 'k_1_23' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 635 [1/1] (0.00ns)   --->   "br i1 %exitcond4_23, label %149, label %152" [src/Rec_Acc.cpp:43]   --->   Operation 635 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 636 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 636 'specloopname' <Predicate = (!exitcond4_23)> <Delay = 0.00>
ST_57 : Operation 637 [1/1] (0.00ns)   --->   "%empty_127 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 637 'read' 'empty_127' <Predicate = (!exitcond4_23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_57 : Operation 638 [1/1] (0.00ns)   --->   "br label %150" [src/Rec_Acc.cpp:43]   --->   Operation 638 'br' <Predicate = (!exitcond4_23)> <Delay = 0.00>
ST_57 : Operation 639 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_53)" [src/Rec_Acc.cpp:46]   --->   Operation 639 'specregionend' 'empty_125' <Predicate = (exitcond4_23)> <Delay = 0.00>
ST_57 : Operation 640 [1/1] (0.00ns)   --->   "br label %148" [src/Rec_Acc.cpp:42]   --->   Operation 640 'br' <Predicate = (exitcond4_23)> <Delay = 0.00>

State 58 <SV = 32> <Delay = 1.86>
ST_58 : Operation 641 [1/1] (0.00ns)   --->   "%j_25 = phi i5 [ 0, %147 ], [ %j_1_24, %155 ]" [src/Rec_Acc.cpp:42]   --->   Operation 641 'phi' 'j_25' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 642 [1/1] (1.44ns)   --->   "%exitcond3_24 = icmp eq i5 %j_25, -4" [src/Rec_Acc.cpp:42]   --->   Operation 642 'icmp' 'exitcond3_24' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 643 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 643 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 644 [1/1] (1.86ns)   --->   "%j_1_24 = add i5 %j_25, 1" [src/Rec_Acc.cpp:42]   --->   Operation 644 'add' 'j_1_24' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 645 [1/1] (0.00ns)   --->   "br i1 %exitcond3_24, label %153, label %157" [src/Rec_Acc.cpp:42]   --->   Operation 645 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 646 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 646 'specloopname' <Predicate = (!exitcond3_24)> <Delay = 0.00>
ST_58 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 647 'specregionbegin' 'tmp_55' <Predicate = (!exitcond3_24)> <Delay = 0.00>
ST_58 : Operation 648 [1/1] (1.66ns)   --->   "br label %156" [src/Rec_Acc.cpp:43]   --->   Operation 648 'br' <Predicate = (!exitcond3_24)> <Delay = 1.66>
ST_58 : Operation 649 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_52)" [src/Rec_Acc.cpp:46]   --->   Operation 649 'specregionend' 'empty_128' <Predicate = (exitcond3_24)> <Delay = 0.00>
ST_58 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 650 'specregionbegin' 'tmp_54' <Predicate = (exitcond3_24)> <Delay = 0.00>
ST_58 : Operation 651 [1/1] (1.66ns)   --->   "br label %160" [src/Rec_Acc.cpp:42]   --->   Operation 651 'br' <Predicate = (exitcond3_24)> <Delay = 1.66>

State 59 <SV = 33> <Delay = 1.77>
ST_59 : Operation 652 [1/1] (0.00ns)   --->   "%k_25 = phi i4 [ 0, %157 ], [ %k_1_24, %158 ]" [src/Rec_Acc.cpp:43]   --->   Operation 652 'phi' 'k_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 653 [1/1] (1.44ns)   --->   "%exitcond4_24 = icmp eq i4 %k_25, -6" [src/Rec_Acc.cpp:43]   --->   Operation 653 'icmp' 'exitcond4_24' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 654 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 654 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 655 [1/1] (1.77ns)   --->   "%k_1_24 = add i4 %k_25, 1" [src/Rec_Acc.cpp:43]   --->   Operation 655 'add' 'k_1_24' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 656 [1/1] (0.00ns)   --->   "br i1 %exitcond4_24, label %155, label %158" [src/Rec_Acc.cpp:43]   --->   Operation 656 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 657 'specloopname' <Predicate = (!exitcond4_24)> <Delay = 0.00>
ST_59 : Operation 658 [1/1] (0.00ns)   --->   "%empty_132 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 658 'read' 'empty_132' <Predicate = (!exitcond4_24)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 659 [1/1] (0.00ns)   --->   "br label %156" [src/Rec_Acc.cpp:43]   --->   Operation 659 'br' <Predicate = (!exitcond4_24)> <Delay = 0.00>
ST_59 : Operation 660 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_55)" [src/Rec_Acc.cpp:46]   --->   Operation 660 'specregionend' 'empty_130' <Predicate = (exitcond4_24)> <Delay = 0.00>
ST_59 : Operation 661 [1/1] (0.00ns)   --->   "br label %154" [src/Rec_Acc.cpp:42]   --->   Operation 661 'br' <Predicate = (exitcond4_24)> <Delay = 0.00>

State 60 <SV = 33> <Delay = 1.86>
ST_60 : Operation 662 [1/1] (0.00ns)   --->   "%j_26 = phi i5 [ 0, %153 ], [ %j_1_25, %161 ]" [src/Rec_Acc.cpp:42]   --->   Operation 662 'phi' 'j_26' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 663 [1/1] (1.44ns)   --->   "%exitcond3_25 = icmp eq i5 %j_26, -4" [src/Rec_Acc.cpp:42]   --->   Operation 663 'icmp' 'exitcond3_25' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 664 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 664 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 665 [1/1] (1.86ns)   --->   "%j_1_25 = add i5 %j_26, 1" [src/Rec_Acc.cpp:42]   --->   Operation 665 'add' 'j_1_25' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 666 [1/1] (0.00ns)   --->   "br i1 %exitcond3_25, label %159, label %163" [src/Rec_Acc.cpp:42]   --->   Operation 666 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 667 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 667 'specloopname' <Predicate = (!exitcond3_25)> <Delay = 0.00>
ST_60 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 668 'specregionbegin' 'tmp_57' <Predicate = (!exitcond3_25)> <Delay = 0.00>
ST_60 : Operation 669 [1/1] (1.66ns)   --->   "br label %162" [src/Rec_Acc.cpp:43]   --->   Operation 669 'br' <Predicate = (!exitcond3_25)> <Delay = 1.66>
ST_60 : Operation 670 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_54)" [src/Rec_Acc.cpp:46]   --->   Operation 670 'specregionend' 'empty_133' <Predicate = (exitcond3_25)> <Delay = 0.00>
ST_60 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [src/Rec_Acc.cpp:42]   --->   Operation 671 'specregionbegin' 'tmp_56' <Predicate = (exitcond3_25)> <Delay = 0.00>
ST_60 : Operation 672 [1/1] (1.66ns)   --->   "br label %165" [src/Rec_Acc.cpp:42]   --->   Operation 672 'br' <Predicate = (exitcond3_25)> <Delay = 1.66>

State 61 <SV = 34> <Delay = 1.77>
ST_61 : Operation 673 [1/1] (0.00ns)   --->   "%k_26 = phi i4 [ 0, %163 ], [ %k_1_25, %164 ]" [src/Rec_Acc.cpp:43]   --->   Operation 673 'phi' 'k_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 674 [1/1] (1.44ns)   --->   "%exitcond4_25 = icmp eq i4 %k_26, -6" [src/Rec_Acc.cpp:43]   --->   Operation 674 'icmp' 'exitcond4_25' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 675 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 675 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 676 [1/1] (1.77ns)   --->   "%k_1_25 = add i4 %k_26, 1" [src/Rec_Acc.cpp:43]   --->   Operation 676 'add' 'k_1_25' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 677 [1/1] (0.00ns)   --->   "br i1 %exitcond4_25, label %161, label %164" [src/Rec_Acc.cpp:43]   --->   Operation 677 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 678 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 678 'specloopname' <Predicate = (!exitcond4_25)> <Delay = 0.00>
ST_61 : Operation 679 [1/1] (0.00ns)   --->   "%empty_137 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 679 'read' 'empty_137' <Predicate = (!exitcond4_25)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_61 : Operation 680 [1/1] (0.00ns)   --->   "br label %162" [src/Rec_Acc.cpp:43]   --->   Operation 680 'br' <Predicate = (!exitcond4_25)> <Delay = 0.00>
ST_61 : Operation 681 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_57)" [src/Rec_Acc.cpp:46]   --->   Operation 681 'specregionend' 'empty_135' <Predicate = (exitcond4_25)> <Delay = 0.00>
ST_61 : Operation 682 [1/1] (0.00ns)   --->   "br label %160" [src/Rec_Acc.cpp:42]   --->   Operation 682 'br' <Predicate = (exitcond4_25)> <Delay = 0.00>

State 62 <SV = 34> <Delay = 1.86>
ST_62 : Operation 683 [1/1] (0.00ns)   --->   "%j_27 = phi i5 [ 0, %159 ], [ %j_1_26, %166 ]" [src/Rec_Acc.cpp:42]   --->   Operation 683 'phi' 'j_27' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 684 [1/1] (1.44ns)   --->   "%exitcond3_26 = icmp eq i5 %j_27, -4" [src/Rec_Acc.cpp:42]   --->   Operation 684 'icmp' 'exitcond3_26' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 685 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 685 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 686 [1/1] (1.86ns)   --->   "%j_1_26 = add i5 %j_27, 1" [src/Rec_Acc.cpp:42]   --->   Operation 686 'add' 'j_1_26' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 687 [1/1] (0.00ns)   --->   "br i1 %exitcond3_26, label %.preheader.preheader, label %168" [src/Rec_Acc.cpp:42]   --->   Operation 687 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 688 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [src/Rec_Acc.cpp:42]   --->   Operation 688 'specloopname' <Predicate = (!exitcond3_26)> <Delay = 0.00>
ST_62 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [src/Rec_Acc.cpp:42]   --->   Operation 689 'specregionbegin' 'tmp_58' <Predicate = (!exitcond3_26)> <Delay = 0.00>
ST_62 : Operation 690 [1/1] (1.66ns)   --->   "br label %167" [src/Rec_Acc.cpp:43]   --->   Operation 690 'br' <Predicate = (!exitcond3_26)> <Delay = 1.66>
ST_62 : Operation 691 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_56)" [src/Rec_Acc.cpp:46]   --->   Operation 691 'specregionend' 'empty_138' <Predicate = (exitcond3_26)> <Delay = 0.00>
ST_62 : Operation 692 [1/1] (1.66ns)   --->   "br label %.preheader" [src/Rec_Acc.cpp:48]   --->   Operation 692 'br' <Predicate = (exitcond3_26)> <Delay = 1.66>

State 63 <SV = 35> <Delay = 1.77>
ST_63 : Operation 693 [1/1] (0.00ns)   --->   "%k_27 = phi i4 [ 0, %168 ], [ %k_1_26, %169 ]" [src/Rec_Acc.cpp:43]   --->   Operation 693 'phi' 'k_27' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 694 [1/1] (1.44ns)   --->   "%exitcond4_26 = icmp eq i4 %k_27, -6" [src/Rec_Acc.cpp:43]   --->   Operation 694 'icmp' 'exitcond4_26' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 695 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 695 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 696 [1/1] (1.77ns)   --->   "%k_1_26 = add i4 %k_27, 1" [src/Rec_Acc.cpp:43]   --->   Operation 696 'add' 'k_1_26' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 697 [1/1] (0.00ns)   --->   "br i1 %exitcond4_26, label %166, label %169" [src/Rec_Acc.cpp:43]   --->   Operation 697 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 698 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [src/Rec_Acc.cpp:43]   --->   Operation 698 'specloopname' <Predicate = (!exitcond4_26)> <Delay = 0.00>
ST_63 : Operation 699 [1/1] (0.00ns)   --->   "%empty_142 = call { i32, i4, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P.i1P(i32* %img_in_data_V, i4* %img_in_keep_V, i1* %img_in_last_V, i1* %img_in_user_V)"   --->   Operation 699 'read' 'empty_142' <Predicate = (!exitcond4_26)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_63 : Operation 700 [1/1] (0.00ns)   --->   "br label %167" [src/Rec_Acc.cpp:43]   --->   Operation 700 'br' <Predicate = (!exitcond4_26)> <Delay = 0.00>
ST_63 : Operation 701 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_58)" [src/Rec_Acc.cpp:46]   --->   Operation 701 'specregionend' 'empty_140' <Predicate = (exitcond4_26)> <Delay = 0.00>
ST_63 : Operation 702 [1/1] (0.00ns)   --->   "br label %165" [src/Rec_Acc.cpp:42]   --->   Operation 702 'br' <Predicate = (exitcond4_26)> <Delay = 0.00>

State 64 <SV = 35> <Delay = 2.15>
ST_64 : Operation 703 [1/1] (0.00ns)   --->   "%p_s = phi i4 [ %temp_V_s, %._crit_edge ], [ 0, %.preheader.preheader ]" [src/Rec_Acc.cpp:49]   --->   Operation 703 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 704 [1/1] (0.00ns)   --->   "%temp_V = phi i4 [ %i, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 704 'phi' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 705 [1/1] (0.00ns)   --->   "%max = phi i16 [ %max_2_max, %._crit_edge ], [ 0, %.preheader.preheader ]" [src/Rec_Acc.cpp:49]   --->   Operation 705 'phi' 'max' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 706 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %temp_V, -6" [src/Rec_Acc.cpp:48]   --->   Operation 706 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 707 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 707 'speclooptripcount' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 708 [1/1] (1.77ns)   --->   "%i = add i4 %temp_V, 1" [src/Rec_Acc.cpp:48]   --->   Operation 708 'add' 'i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 709 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit1.loopexit, label %._crit_edge" [src/Rec_Acc.cpp:48]   --->   Operation 709 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_4 = zext i4 %temp_V to i64" [src/Rec_Acc.cpp:49]   --->   Operation 710 'zext' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 711 [1/1] (0.00ns)   --->   "%sum_addr_11 = getelementptr [10 x i1]* %sum, i64 0, i64 %tmp_4" [src/Rec_Acc.cpp:49]   --->   Operation 711 'getelementptr' 'sum_addr_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 712 [2/2] (2.15ns)   --->   "%sum_load = load i1* %sum_addr_11, align 1" [src/Rec_Acc.cpp:49]   --->   Operation 712 'load' 'sum_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_64 : Operation 713 [1/1] (1.66ns)   --->   "br label %.loopexit1"   --->   Operation 713 'br' <Predicate = (exitcond)> <Delay = 1.66>

State 65 <SV = 36> <Delay = 5.82>
ST_65 : Operation 714 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str8) nounwind" [src/Rec_Acc.cpp:49]   --->   Operation 714 'specloopname' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 715 [1/2] (2.15ns)   --->   "%sum_load = load i1* %sum_addr_11, align 1" [src/Rec_Acc.cpp:49]   --->   Operation 715 'load' 'sum_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_65 : Operation 716 [1/1] (0.00ns)   --->   "%max_1 = zext i1 %sum_load to i16" [src/Rec_Acc.cpp:49]   --->   Operation 716 'zext' 'max_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 717 [1/1] (2.38ns)   --->   "%tmp_5 = icmp ugt i16 %max_1, %max" [src/Rec_Acc.cpp:49]   --->   Operation 717 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 718 [1/1] (0.99ns)   --->   "%temp_V_s = select i1 %tmp_5, i4 %temp_V, i4 %p_s" [src/Rec_Acc.cpp:49]   --->   Operation 718 'select' 'temp_V_s' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 719 [1/1] (1.29ns)   --->   "%max_2_max = select i1 %tmp_5, i16 %max_1, i16 %max" [src/Rec_Acc.cpp:49]   --->   Operation 719 'select' 'max_2_max' <Predicate = true> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 720 [1/1] (0.00ns)   --->   "br label %.preheader" [src/Rec_Acc.cpp:48]   --->   Operation 720 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 36> <Delay = 0.00>
ST_66 : Operation 721 [1/1] (0.00ns)   --->   "%storemerge = phi i4 [ 0, %.loopexit ], [ %p_s, %.loopexit1.loopexit ]" [src/Rec_Acc.cpp:49]   --->   Operation 721 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 722 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i4P(i4* %result_V, i4 %storemerge)" [src/Rec_Acc.cpp:53]   --->   Operation 722 'write' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 723 [1/1] (0.00ns)   --->   "ret void" [src/Rec_Acc.cpp:56]   --->   Operation 723 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', src/Rec_Acc.cpp:25) with incoming values : ('indvarinc', src/Rec_Acc.cpp:25) [24]  (1.66 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'phi' operation ('invdar', src/Rec_Acc.cpp:25) with incoming values : ('indvarinc', src/Rec_Acc.cpp:25) [24]  (0 ns)
	'getelementptr' operation ('sum_addr', src/Rec_Acc.cpp:25) [27]  (0 ns)
	'store' operation (src/Rec_Acc.cpp:25) of constant 0 on array 'sum', src/Rec_Acc.cpp:25 [28]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('sum_addr_1', src/Rec_Acc.cpp:33) [36]  (0 ns)
	'store' operation (src/Rec_Acc.cpp:33) of constant 0 on array 'sum', src/Rec_Acc.cpp:25 [37]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('sum_addr_3', src/Rec_Acc.cpp:33) [40]  (0 ns)
	'store' operation (src/Rec_Acc.cpp:33) of constant 0 on array 'sum', src/Rec_Acc.cpp:25 [41]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('sum_addr_5', src/Rec_Acc.cpp:33) [44]  (0 ns)
	'store' operation (src/Rec_Acc.cpp:33) of constant 0 on array 'sum', src/Rec_Acc.cpp:25 [45]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('sum_addr_7', src/Rec_Acc.cpp:33) [48]  (0 ns)
	'store' operation (src/Rec_Acc.cpp:33) of constant 0 on array 'sum', src/Rec_Acc.cpp:25 [49]  (2.15 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('sum_addr_9', src/Rec_Acc.cpp:33) [52]  (0 ns)
	'store' operation (src/Rec_Acc.cpp:33) of constant 0 on array 'sum', src/Rec_Acc.cpp:25 [53]  (2.15 ns)

 <State 8>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j', src/Rec_Acc.cpp:42) with incoming values : ('j_1', src/Rec_Acc.cpp:42) [63]  (0 ns)
	'add' operation ('j_1', src/Rec_Acc.cpp:42) [66]  (1.86 ns)

 <State 9>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k', src/Rec_Acc.cpp:43) with incoming values : ('k_1', src/Rec_Acc.cpp:43) [73]  (0 ns)
	'add' operation ('k_1', src/Rec_Acc.cpp:43) [76]  (1.78 ns)

 <State 10>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_s', src/Rec_Acc.cpp:42) with incoming values : ('j_1_1', src/Rec_Acc.cpp:42) [90]  (0 ns)
	'add' operation ('j_1_1', src/Rec_Acc.cpp:42) [93]  (1.86 ns)

 <State 11>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_s', src/Rec_Acc.cpp:43) with incoming values : ('k_1_1', src/Rec_Acc.cpp:43) [100]  (0 ns)
	'add' operation ('k_1_1', src/Rec_Acc.cpp:43) [103]  (1.78 ns)

 <State 12>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_2', src/Rec_Acc.cpp:42) with incoming values : ('j_1_2', src/Rec_Acc.cpp:42) [117]  (0 ns)
	'add' operation ('j_1_2', src/Rec_Acc.cpp:42) [120]  (1.86 ns)

 <State 13>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_2', src/Rec_Acc.cpp:43) with incoming values : ('k_1_2', src/Rec_Acc.cpp:43) [127]  (0 ns)
	'add' operation ('k_1_2', src/Rec_Acc.cpp:43) [130]  (1.78 ns)

 <State 14>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_3', src/Rec_Acc.cpp:42) with incoming values : ('j_1_3', src/Rec_Acc.cpp:42) [144]  (0 ns)
	'add' operation ('j_1_3', src/Rec_Acc.cpp:42) [147]  (1.86 ns)

 <State 15>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_3', src/Rec_Acc.cpp:43) with incoming values : ('k_1_3', src/Rec_Acc.cpp:43) [154]  (0 ns)
	'add' operation ('k_1_3', src/Rec_Acc.cpp:43) [157]  (1.78 ns)

 <State 16>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_4', src/Rec_Acc.cpp:42) with incoming values : ('j_1_4', src/Rec_Acc.cpp:42) [171]  (0 ns)
	'add' operation ('j_1_4', src/Rec_Acc.cpp:42) [174]  (1.86 ns)

 <State 17>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_4', src/Rec_Acc.cpp:43) with incoming values : ('k_1_4', src/Rec_Acc.cpp:43) [181]  (0 ns)
	'add' operation ('k_1_4', src/Rec_Acc.cpp:43) [184]  (1.78 ns)

 <State 18>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_5', src/Rec_Acc.cpp:42) with incoming values : ('j_1_5', src/Rec_Acc.cpp:42) [198]  (0 ns)
	'add' operation ('j_1_5', src/Rec_Acc.cpp:42) [201]  (1.86 ns)

 <State 19>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_5', src/Rec_Acc.cpp:43) with incoming values : ('k_1_5', src/Rec_Acc.cpp:43) [208]  (0 ns)
	'add' operation ('k_1_5', src/Rec_Acc.cpp:43) [211]  (1.78 ns)

 <State 20>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_6', src/Rec_Acc.cpp:42) with incoming values : ('j_1_6', src/Rec_Acc.cpp:42) [225]  (0 ns)
	'add' operation ('j_1_6', src/Rec_Acc.cpp:42) [228]  (1.86 ns)

 <State 21>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_6', src/Rec_Acc.cpp:43) with incoming values : ('k_1_6', src/Rec_Acc.cpp:43) [235]  (0 ns)
	'add' operation ('k_1_6', src/Rec_Acc.cpp:43) [238]  (1.78 ns)

 <State 22>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_7', src/Rec_Acc.cpp:42) with incoming values : ('j_1_7', src/Rec_Acc.cpp:42) [252]  (0 ns)
	'add' operation ('j_1_7', src/Rec_Acc.cpp:42) [255]  (1.86 ns)

 <State 23>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_7', src/Rec_Acc.cpp:43) with incoming values : ('k_1_7', src/Rec_Acc.cpp:43) [262]  (0 ns)
	'add' operation ('k_1_7', src/Rec_Acc.cpp:43) [265]  (1.78 ns)

 <State 24>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_8', src/Rec_Acc.cpp:42) with incoming values : ('j_1_8', src/Rec_Acc.cpp:42) [279]  (0 ns)
	'add' operation ('j_1_8', src/Rec_Acc.cpp:42) [282]  (1.86 ns)

 <State 25>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_8', src/Rec_Acc.cpp:43) with incoming values : ('k_1_8', src/Rec_Acc.cpp:43) [289]  (0 ns)
	'add' operation ('k_1_8', src/Rec_Acc.cpp:43) [292]  (1.78 ns)

 <State 26>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_9', src/Rec_Acc.cpp:42) with incoming values : ('j_1_9', src/Rec_Acc.cpp:42) [306]  (0 ns)
	'add' operation ('j_1_9', src/Rec_Acc.cpp:42) [309]  (1.86 ns)

 <State 27>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_9', src/Rec_Acc.cpp:43) with incoming values : ('k_1_9', src/Rec_Acc.cpp:43) [316]  (0 ns)
	'add' operation ('k_1_9', src/Rec_Acc.cpp:43) [319]  (1.78 ns)

 <State 28>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_10', src/Rec_Acc.cpp:42) with incoming values : ('j_1_s', src/Rec_Acc.cpp:42) [333]  (0 ns)
	'add' operation ('j_1_s', src/Rec_Acc.cpp:42) [336]  (1.86 ns)

 <State 29>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_10', src/Rec_Acc.cpp:43) with incoming values : ('k_1_s', src/Rec_Acc.cpp:43) [343]  (0 ns)
	'add' operation ('k_1_s', src/Rec_Acc.cpp:43) [346]  (1.78 ns)

 <State 30>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_11', src/Rec_Acc.cpp:42) with incoming values : ('j_1_10', src/Rec_Acc.cpp:42) [360]  (0 ns)
	'add' operation ('j_1_10', src/Rec_Acc.cpp:42) [363]  (1.86 ns)

 <State 31>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_11', src/Rec_Acc.cpp:43) with incoming values : ('k_1_10', src/Rec_Acc.cpp:43) [370]  (0 ns)
	'add' operation ('k_1_10', src/Rec_Acc.cpp:43) [373]  (1.78 ns)

 <State 32>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_12', src/Rec_Acc.cpp:42) with incoming values : ('j_1_11', src/Rec_Acc.cpp:42) [387]  (0 ns)
	'add' operation ('j_1_11', src/Rec_Acc.cpp:42) [390]  (1.86 ns)

 <State 33>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_12', src/Rec_Acc.cpp:43) with incoming values : ('k_1_11', src/Rec_Acc.cpp:43) [397]  (0 ns)
	'add' operation ('k_1_11', src/Rec_Acc.cpp:43) [400]  (1.78 ns)

 <State 34>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_13', src/Rec_Acc.cpp:42) with incoming values : ('j_1_12', src/Rec_Acc.cpp:42) [414]  (0 ns)
	'add' operation ('j_1_12', src/Rec_Acc.cpp:42) [417]  (1.86 ns)

 <State 35>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_13', src/Rec_Acc.cpp:43) with incoming values : ('k_1_12', src/Rec_Acc.cpp:43) [424]  (0 ns)
	'add' operation ('k_1_12', src/Rec_Acc.cpp:43) [427]  (1.78 ns)

 <State 36>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_14', src/Rec_Acc.cpp:42) with incoming values : ('j_1_13', src/Rec_Acc.cpp:42) [441]  (0 ns)
	'add' operation ('j_1_13', src/Rec_Acc.cpp:42) [444]  (1.86 ns)

 <State 37>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_14', src/Rec_Acc.cpp:43) with incoming values : ('k_1_13', src/Rec_Acc.cpp:43) [451]  (0 ns)
	'add' operation ('k_1_13', src/Rec_Acc.cpp:43) [454]  (1.78 ns)

 <State 38>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_15', src/Rec_Acc.cpp:42) with incoming values : ('j_1_14', src/Rec_Acc.cpp:42) [468]  (0 ns)
	'add' operation ('j_1_14', src/Rec_Acc.cpp:42) [471]  (1.86 ns)

 <State 39>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_15', src/Rec_Acc.cpp:43) with incoming values : ('k_1_14', src/Rec_Acc.cpp:43) [478]  (0 ns)
	'add' operation ('k_1_14', src/Rec_Acc.cpp:43) [481]  (1.78 ns)

 <State 40>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_16', src/Rec_Acc.cpp:42) with incoming values : ('j_1_15', src/Rec_Acc.cpp:42) [495]  (0 ns)
	'add' operation ('j_1_15', src/Rec_Acc.cpp:42) [498]  (1.86 ns)

 <State 41>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_16', src/Rec_Acc.cpp:43) with incoming values : ('k_1_15', src/Rec_Acc.cpp:43) [505]  (0 ns)
	'add' operation ('k_1_15', src/Rec_Acc.cpp:43) [508]  (1.78 ns)

 <State 42>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_17', src/Rec_Acc.cpp:42) with incoming values : ('j_1_16', src/Rec_Acc.cpp:42) [522]  (0 ns)
	'add' operation ('j_1_16', src/Rec_Acc.cpp:42) [525]  (1.86 ns)

 <State 43>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_17', src/Rec_Acc.cpp:43) with incoming values : ('k_1_16', src/Rec_Acc.cpp:43) [532]  (0 ns)
	'add' operation ('k_1_16', src/Rec_Acc.cpp:43) [535]  (1.78 ns)

 <State 44>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_18', src/Rec_Acc.cpp:42) with incoming values : ('j_1_17', src/Rec_Acc.cpp:42) [549]  (0 ns)
	'add' operation ('j_1_17', src/Rec_Acc.cpp:42) [552]  (1.86 ns)

 <State 45>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_18', src/Rec_Acc.cpp:43) with incoming values : ('k_1_17', src/Rec_Acc.cpp:43) [559]  (0 ns)
	'add' operation ('k_1_17', src/Rec_Acc.cpp:43) [562]  (1.78 ns)

 <State 46>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_19', src/Rec_Acc.cpp:42) with incoming values : ('j_1_18', src/Rec_Acc.cpp:42) [576]  (0 ns)
	'add' operation ('j_1_18', src/Rec_Acc.cpp:42) [579]  (1.86 ns)

 <State 47>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_19', src/Rec_Acc.cpp:43) with incoming values : ('k_1_18', src/Rec_Acc.cpp:43) [586]  (0 ns)
	'add' operation ('k_1_18', src/Rec_Acc.cpp:43) [589]  (1.78 ns)

 <State 48>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_20', src/Rec_Acc.cpp:42) with incoming values : ('j_1_19', src/Rec_Acc.cpp:42) [603]  (0 ns)
	'add' operation ('j_1_19', src/Rec_Acc.cpp:42) [606]  (1.86 ns)

 <State 49>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_20', src/Rec_Acc.cpp:43) with incoming values : ('k_1_19', src/Rec_Acc.cpp:43) [613]  (0 ns)
	'add' operation ('k_1_19', src/Rec_Acc.cpp:43) [616]  (1.78 ns)

 <State 50>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_21', src/Rec_Acc.cpp:42) with incoming values : ('j_1_20', src/Rec_Acc.cpp:42) [630]  (0 ns)
	'add' operation ('j_1_20', src/Rec_Acc.cpp:42) [633]  (1.86 ns)

 <State 51>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_21', src/Rec_Acc.cpp:43) with incoming values : ('k_1_20', src/Rec_Acc.cpp:43) [640]  (0 ns)
	'add' operation ('k_1_20', src/Rec_Acc.cpp:43) [643]  (1.78 ns)

 <State 52>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_22', src/Rec_Acc.cpp:42) with incoming values : ('j_1_21', src/Rec_Acc.cpp:42) [657]  (0 ns)
	'add' operation ('j_1_21', src/Rec_Acc.cpp:42) [660]  (1.86 ns)

 <State 53>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_22', src/Rec_Acc.cpp:43) with incoming values : ('k_1_21', src/Rec_Acc.cpp:43) [667]  (0 ns)
	'add' operation ('k_1_21', src/Rec_Acc.cpp:43) [670]  (1.78 ns)

 <State 54>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_23', src/Rec_Acc.cpp:42) with incoming values : ('j_1_22', src/Rec_Acc.cpp:42) [684]  (0 ns)
	'add' operation ('j_1_22', src/Rec_Acc.cpp:42) [687]  (1.86 ns)

 <State 55>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_23', src/Rec_Acc.cpp:43) with incoming values : ('k_1_22', src/Rec_Acc.cpp:43) [694]  (0 ns)
	'add' operation ('k_1_22', src/Rec_Acc.cpp:43) [697]  (1.78 ns)

 <State 56>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_24', src/Rec_Acc.cpp:42) with incoming values : ('j_1_23', src/Rec_Acc.cpp:42) [711]  (0 ns)
	'add' operation ('j_1_23', src/Rec_Acc.cpp:42) [714]  (1.86 ns)

 <State 57>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_24', src/Rec_Acc.cpp:43) with incoming values : ('k_1_23', src/Rec_Acc.cpp:43) [721]  (0 ns)
	'add' operation ('k_1_23', src/Rec_Acc.cpp:43) [724]  (1.78 ns)

 <State 58>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_25', src/Rec_Acc.cpp:42) with incoming values : ('j_1_24', src/Rec_Acc.cpp:42) [738]  (0 ns)
	'add' operation ('j_1_24', src/Rec_Acc.cpp:42) [741]  (1.86 ns)

 <State 59>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_25', src/Rec_Acc.cpp:43) with incoming values : ('k_1_24', src/Rec_Acc.cpp:43) [748]  (0 ns)
	'add' operation ('k_1_24', src/Rec_Acc.cpp:43) [751]  (1.78 ns)

 <State 60>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_26', src/Rec_Acc.cpp:42) with incoming values : ('j_1_25', src/Rec_Acc.cpp:42) [765]  (0 ns)
	'add' operation ('j_1_25', src/Rec_Acc.cpp:42) [768]  (1.86 ns)

 <State 61>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_26', src/Rec_Acc.cpp:43) with incoming values : ('k_1_25', src/Rec_Acc.cpp:43) [775]  (0 ns)
	'add' operation ('k_1_25', src/Rec_Acc.cpp:43) [778]  (1.78 ns)

 <State 62>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j_27', src/Rec_Acc.cpp:42) with incoming values : ('j_1_26', src/Rec_Acc.cpp:42) [792]  (0 ns)
	'add' operation ('j_1_26', src/Rec_Acc.cpp:42) [795]  (1.86 ns)

 <State 63>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_27', src/Rec_Acc.cpp:43) with incoming values : ('k_1_26', src/Rec_Acc.cpp:43) [802]  (0 ns)
	'add' operation ('k_1_26', src/Rec_Acc.cpp:43) [805]  (1.78 ns)

 <State 64>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/Rec_Acc.cpp:48) [819]  (0 ns)
	'getelementptr' operation ('sum_addr_11', src/Rec_Acc.cpp:49) [828]  (0 ns)
	'load' operation ('sum_load', src/Rec_Acc.cpp:49) on array 'sum', src/Rec_Acc.cpp:25 [829]  (2.15 ns)

 <State 65>: 5.83ns
The critical path consists of the following:
	'load' operation ('sum_load', src/Rec_Acc.cpp:49) on array 'sum', src/Rec_Acc.cpp:25 [829]  (2.15 ns)
	'icmp' operation ('tmp_5', src/Rec_Acc.cpp:49) [831]  (2.38 ns)
	'select' operation ('max_2_max', src/Rec_Acc.cpp:49) [833]  (1.29 ns)

 <State 66>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
