#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe77530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe776c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xe82410 .functor NOT 1, L_0xeacc20, C4<0>, C4<0>, C4<0>;
L_0xeac9b0 .functor XOR 1, L_0xeac850, L_0xeac910, C4<0>, C4<0>;
L_0xeacb10 .functor XOR 1, L_0xeac9b0, L_0xeaca70, C4<0>, C4<0>;
v0xea9050_0 .net *"_ivl_10", 0 0, L_0xeaca70;  1 drivers
v0xea9150_0 .net *"_ivl_12", 0 0, L_0xeacb10;  1 drivers
v0xea9230_0 .net *"_ivl_2", 0 0, L_0xeabdf0;  1 drivers
v0xea92f0_0 .net *"_ivl_4", 0 0, L_0xeac850;  1 drivers
v0xea93d0_0 .net *"_ivl_6", 0 0, L_0xeac910;  1 drivers
v0xea9500_0 .net *"_ivl_8", 0 0, L_0xeac9b0;  1 drivers
v0xea95e0_0 .net "a", 0 0, v0xea6980_0;  1 drivers
v0xea9680_0 .net "b", 0 0, v0xea6a20_0;  1 drivers
v0xea9720_0 .net "c", 0 0, v0xea6ac0_0;  1 drivers
v0xea97c0_0 .var "clk", 0 0;
v0xea9860_0 .net "d", 0 0, v0xea6c30_0;  1 drivers
v0xea9900_0 .net "out_dut", 0 0, L_0xeac610;  1 drivers
v0xea99a0_0 .net "out_ref", 0 0, L_0xeaa970;  1 drivers
v0xea9a40_0 .var/2u "stats1", 159 0;
v0xea9ae0_0 .var/2u "strobe", 0 0;
v0xea9b80_0 .net "tb_match", 0 0, L_0xeacc20;  1 drivers
v0xea9c40_0 .net "tb_mismatch", 0 0, L_0xe82410;  1 drivers
v0xea9e10_0 .net "wavedrom_enable", 0 0, v0xea6d20_0;  1 drivers
v0xea9eb0_0 .net "wavedrom_title", 511 0, v0xea6dc0_0;  1 drivers
L_0xeabdf0 .concat [ 1 0 0 0], L_0xeaa970;
L_0xeac850 .concat [ 1 0 0 0], L_0xeaa970;
L_0xeac910 .concat [ 1 0 0 0], L_0xeac610;
L_0xeaca70 .concat [ 1 0 0 0], L_0xeaa970;
L_0xeacc20 .cmp/eeq 1, L_0xeabdf0, L_0xeacb10;
S_0xe77850 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xe776c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xe77fd0 .functor NOT 1, v0xea6ac0_0, C4<0>, C4<0>, C4<0>;
L_0xe82cd0 .functor NOT 1, v0xea6a20_0, C4<0>, C4<0>, C4<0>;
L_0xeaa0c0 .functor AND 1, L_0xe77fd0, L_0xe82cd0, C4<1>, C4<1>;
L_0xeaa160 .functor NOT 1, v0xea6c30_0, C4<0>, C4<0>, C4<0>;
L_0xeaa290 .functor NOT 1, v0xea6980_0, C4<0>, C4<0>, C4<0>;
L_0xeaa390 .functor AND 1, L_0xeaa160, L_0xeaa290, C4<1>, C4<1>;
L_0xeaa470 .functor OR 1, L_0xeaa0c0, L_0xeaa390, C4<0>, C4<0>;
L_0xeaa530 .functor AND 1, v0xea6980_0, v0xea6ac0_0, C4<1>, C4<1>;
L_0xeaa5f0 .functor AND 1, L_0xeaa530, v0xea6c30_0, C4<1>, C4<1>;
L_0xeaa6b0 .functor OR 1, L_0xeaa470, L_0xeaa5f0, C4<0>, C4<0>;
L_0xeaa820 .functor AND 1, v0xea6a20_0, v0xea6ac0_0, C4<1>, C4<1>;
L_0xeaa890 .functor AND 1, L_0xeaa820, v0xea6c30_0, C4<1>, C4<1>;
L_0xeaa970 .functor OR 1, L_0xeaa6b0, L_0xeaa890, C4<0>, C4<0>;
v0xe82680_0 .net *"_ivl_0", 0 0, L_0xe77fd0;  1 drivers
v0xe82720_0 .net *"_ivl_10", 0 0, L_0xeaa390;  1 drivers
v0xea5170_0 .net *"_ivl_12", 0 0, L_0xeaa470;  1 drivers
v0xea5230_0 .net *"_ivl_14", 0 0, L_0xeaa530;  1 drivers
v0xea5310_0 .net *"_ivl_16", 0 0, L_0xeaa5f0;  1 drivers
v0xea5440_0 .net *"_ivl_18", 0 0, L_0xeaa6b0;  1 drivers
v0xea5520_0 .net *"_ivl_2", 0 0, L_0xe82cd0;  1 drivers
v0xea5600_0 .net *"_ivl_20", 0 0, L_0xeaa820;  1 drivers
v0xea56e0_0 .net *"_ivl_22", 0 0, L_0xeaa890;  1 drivers
v0xea57c0_0 .net *"_ivl_4", 0 0, L_0xeaa0c0;  1 drivers
v0xea58a0_0 .net *"_ivl_6", 0 0, L_0xeaa160;  1 drivers
v0xea5980_0 .net *"_ivl_8", 0 0, L_0xeaa290;  1 drivers
v0xea5a60_0 .net "a", 0 0, v0xea6980_0;  alias, 1 drivers
v0xea5b20_0 .net "b", 0 0, v0xea6a20_0;  alias, 1 drivers
v0xea5be0_0 .net "c", 0 0, v0xea6ac0_0;  alias, 1 drivers
v0xea5ca0_0 .net "d", 0 0, v0xea6c30_0;  alias, 1 drivers
v0xea5d60_0 .net "out", 0 0, L_0xeaa970;  alias, 1 drivers
S_0xea5ec0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xe776c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xea6980_0 .var "a", 0 0;
v0xea6a20_0 .var "b", 0 0;
v0xea6ac0_0 .var "c", 0 0;
v0xea6b90_0 .net "clk", 0 0, v0xea97c0_0;  1 drivers
v0xea6c30_0 .var "d", 0 0;
v0xea6d20_0 .var "wavedrom_enable", 0 0;
v0xea6dc0_0 .var "wavedrom_title", 511 0;
S_0xea6160 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xea5ec0;
 .timescale -12 -12;
v0xea63c0_0 .var/2s "count", 31 0;
E_0xe72480/0 .event negedge, v0xea6b90_0;
E_0xe72480/1 .event posedge, v0xea6b90_0;
E_0xe72480 .event/or E_0xe72480/0, E_0xe72480/1;
E_0xe726d0 .event negedge, v0xea6b90_0;
E_0xe5c9f0 .event posedge, v0xea6b90_0;
S_0xea64c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xea5ec0;
 .timescale -12 -12;
v0xea66c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xea67a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xea5ec0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xea6f20 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xe776c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xeaaad0 .functor NOT 1, v0xea6a20_0, C4<0>, C4<0>, C4<0>;
L_0xeaab40 .functor AND 1, v0xea6980_0, L_0xeaaad0, C4<1>, C4<1>;
L_0xeaac20 .functor NOT 1, v0xea6ac0_0, C4<0>, C4<0>, C4<0>;
L_0xeaac90 .functor AND 1, L_0xeaab40, L_0xeaac20, C4<1>, C4<1>;
L_0xeaadd0 .functor AND 1, L_0xeaac90, v0xea6c30_0, C4<1>, C4<1>;
L_0xeaae90 .functor AND 1, v0xea6980_0, v0xea6a20_0, C4<1>, C4<1>;
L_0xeaaf40 .functor NOT 1, v0xea6ac0_0, C4<0>, C4<0>, C4<0>;
L_0xeab0c0 .functor AND 1, L_0xeaae90, L_0xeaaf40, C4<1>, C4<1>;
L_0xeab220 .functor NOT 1, v0xea6c30_0, C4<0>, C4<0>, C4<0>;
L_0xeab3a0 .functor AND 1, L_0xeab0c0, L_0xeab220, C4<1>, C4<1>;
L_0xeab510 .functor OR 1, L_0xeaadd0, L_0xeab3a0, C4<0>, C4<0>;
L_0xeab5d0 .functor NOT 1, v0xea6980_0, C4<0>, C4<0>, C4<0>;
L_0xeab7c0 .functor AND 1, L_0xeab5d0, v0xea6a20_0, C4<1>, C4<1>;
L_0xeab990 .functor AND 1, L_0xeab7c0, v0xea6ac0_0, C4<1>, C4<1>;
L_0xeab750 .functor NOT 1, v0xea6c30_0, C4<0>, C4<0>, C4<0>;
L_0xeabad0 .functor AND 1, L_0xeab990, L_0xeab750, C4<1>, C4<1>;
L_0xeabc70 .functor OR 1, L_0xeab510, L_0xeabad0, C4<0>, C4<0>;
L_0xeabd80 .functor AND 1, v0xea6980_0, v0xea6a20_0, C4<1>, C4<1>;
L_0xeabe90 .functor AND 1, L_0xeabd80, v0xea6ac0_0, C4<1>, C4<1>;
L_0xeabf50 .functor NOT 1, v0xea6c30_0, C4<0>, C4<0>, C4<0>;
L_0xeac070 .functor AND 1, L_0xeabe90, L_0xeabf50, C4<1>, C4<1>;
L_0xeac180 .functor OR 1, L_0xeabc70, L_0xeac070, C4<0>, C4<0>;
L_0xeac350 .functor AND 1, v0xea6980_0, v0xea6a20_0, C4<1>, C4<1>;
L_0xeac3c0 .functor AND 1, L_0xeac350, v0xea6ac0_0, C4<1>, C4<1>;
L_0xeac550 .functor AND 1, L_0xeac3c0, v0xea6c30_0, C4<1>, C4<1>;
L_0xeac610 .functor OR 1, L_0xeac180, L_0xeac550, C4<0>, C4<0>;
v0xea7210_0 .net *"_ivl_0", 0 0, L_0xeaaad0;  1 drivers
v0xea72f0_0 .net *"_ivl_10", 0 0, L_0xeaae90;  1 drivers
v0xea73d0_0 .net *"_ivl_12", 0 0, L_0xeaaf40;  1 drivers
v0xea74c0_0 .net *"_ivl_14", 0 0, L_0xeab0c0;  1 drivers
v0xea75a0_0 .net *"_ivl_16", 0 0, L_0xeab220;  1 drivers
v0xea76d0_0 .net *"_ivl_18", 0 0, L_0xeab3a0;  1 drivers
v0xea77b0_0 .net *"_ivl_2", 0 0, L_0xeaab40;  1 drivers
v0xea7890_0 .net *"_ivl_20", 0 0, L_0xeab510;  1 drivers
v0xea7970_0 .net *"_ivl_22", 0 0, L_0xeab5d0;  1 drivers
v0xea7a50_0 .net *"_ivl_24", 0 0, L_0xeab7c0;  1 drivers
v0xea7b30_0 .net *"_ivl_26", 0 0, L_0xeab990;  1 drivers
v0xea7c10_0 .net *"_ivl_28", 0 0, L_0xeab750;  1 drivers
v0xea7cf0_0 .net *"_ivl_30", 0 0, L_0xeabad0;  1 drivers
v0xea7dd0_0 .net *"_ivl_32", 0 0, L_0xeabc70;  1 drivers
v0xea7eb0_0 .net *"_ivl_34", 0 0, L_0xeabd80;  1 drivers
v0xea7f90_0 .net *"_ivl_36", 0 0, L_0xeabe90;  1 drivers
v0xea8070_0 .net *"_ivl_38", 0 0, L_0xeabf50;  1 drivers
v0xea8260_0 .net *"_ivl_4", 0 0, L_0xeaac20;  1 drivers
v0xea8340_0 .net *"_ivl_40", 0 0, L_0xeac070;  1 drivers
v0xea8420_0 .net *"_ivl_42", 0 0, L_0xeac180;  1 drivers
v0xea8500_0 .net *"_ivl_44", 0 0, L_0xeac350;  1 drivers
v0xea85e0_0 .net *"_ivl_46", 0 0, L_0xeac3c0;  1 drivers
v0xea86c0_0 .net *"_ivl_48", 0 0, L_0xeac550;  1 drivers
v0xea87a0_0 .net *"_ivl_6", 0 0, L_0xeaac90;  1 drivers
v0xea8880_0 .net *"_ivl_8", 0 0, L_0xeaadd0;  1 drivers
v0xea8960_0 .net "a", 0 0, v0xea6980_0;  alias, 1 drivers
v0xea8a00_0 .net "b", 0 0, v0xea6a20_0;  alias, 1 drivers
v0xea8af0_0 .net "c", 0 0, v0xea6ac0_0;  alias, 1 drivers
v0xea8be0_0 .net "d", 0 0, v0xea6c30_0;  alias, 1 drivers
v0xea8cd0_0 .net "out", 0 0, L_0xeac610;  alias, 1 drivers
S_0xea8e30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xe776c0;
 .timescale -12 -12;
E_0xe72220 .event anyedge, v0xea9ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xea9ae0_0;
    %nor/r;
    %assign/vec4 v0xea9ae0_0, 0;
    %wait E_0xe72220;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xea5ec0;
T_3 ;
    %fork t_1, S_0xea6160;
    %jmp t_0;
    .scope S_0xea6160;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xea63c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xea6c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xea6ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xea6a20_0, 0;
    %assign/vec4 v0xea6980_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe5c9f0;
    %load/vec4 v0xea63c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xea63c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xea6c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xea6ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xea6a20_0, 0;
    %assign/vec4 v0xea6980_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xe726d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xea67a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe72480;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xea6980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xea6a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xea6ac0_0, 0;
    %assign/vec4 v0xea6c30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xea5ec0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xe776c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xea97c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xea9ae0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe776c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xea97c0_0;
    %inv;
    %store/vec4 v0xea97c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe776c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xea6b90_0, v0xea9c40_0, v0xea95e0_0, v0xea9680_0, v0xea9720_0, v0xea9860_0, v0xea99a0_0, v0xea9900_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe776c0;
T_7 ;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe776c0;
T_8 ;
    %wait E_0xe72480;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xea9a40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea9a40_0, 4, 32;
    %load/vec4 v0xea9b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea9a40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xea9a40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea9a40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xea99a0_0;
    %load/vec4 v0xea99a0_0;
    %load/vec4 v0xea9900_0;
    %xor;
    %load/vec4 v0xea99a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea9a40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xea9a40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea9a40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/kmap2/iter2/response0/top_module.sv";
