#FIG 3.2  Produced by xfig version 3.2.5c
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
5 1 0 1 0 7 50 -1 -1 0.000 0 0 1 0 7275.938 4699.688 7245 4410 7560 4635 7425 4950
	1 1 1.00 60.00 120.00
5 1 0 1 0 7 50 -1 -1 0.000 0 1 1 0 2757.857 4339.286 2700 4095 2565 4500 2745 4590
	1 1 1.00 60.00 120.00
6 4095 1665 6615 2115
4 0 0 50 -1 0 14 0.0000 4 225 2520 4095 1845 MultiFPGA Design Flow\001
4 0 0 50 -1 0 14 0.0000 4 165 1740 4410 2115 HW Acceleration\001
-6
6 5760 2160 7200 2880
1 1 0 1 0 7 50 -1 -1 0.000 1 0.0000 6478 2541 679 339 6478 2541 7157 2881
4 0 0 50 -1 0 12 0.0000 4 150 735 6075 2475 Platform\001
4 0 0 50 -1 0 12 0.0000 4 150 1005 6075 2730 Parameters\001
-6
6 4230 4905 5850 5715
1 1 0 1 0 7 50 -1 -1 0.000 1 0.0000 5009 5303 778 389 5009 5303 5788 5693
4 0 0 50 -1 0 12 0.0000 4 195 1365 4410 5220 Design Mapped\001
4 0 0 50 -1 0 9 0.0000 4 135 1530 4320 5445 Algorithm/MultiFPGA\001
-6
1 1 0 1 0 7 50 -1 -1 0.000 1 0.0000 3254 2108 778 389 3254 2108 4033 2498
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 3285 2475 3285 2745
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 3285 3375 3285 3600
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 3
	1 1 1.00 60.00 120.00
	 5805 2520 4995 2520 4995 2745
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 6480 2880 6480 3105
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 4
	1 1 1.00 60.00 120.00
	 5400 3870 5535 3870 5535 2745 5895 2745
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 5400 3375 5400 2745 2700 2745 2700 3375 5400 3375
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 5400 4230 5400 3600 2700 3600 2700 4230 5400 4230
2 2 1 1 0 7 50 -1 -1 1.000 0 0 -1 0 0 5
	 5850 3645 7245 3645 7245 4095 5850 4095 5850 3645
2 2 1 1 0 7 50 -1 -1 1.000 0 0 -1 0 0 5
	 5850 3150 7245 3150 7245 3600 5850 3600 5850 3150
2 2 1 1 0 7 50 -1 -1 1.000 0 0 -1 0 0 5
	 5850 4050 7245 4050 7245 4500 5850 4500 5850 4050
2 4 0 1 0 7 50 -1 -1 0.000 0 0 6 0 0 5
	 7380 4545 7380 3105 5715 3105 5715 4545 7380 4545
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 3
	1 1 1.00 60.00 120.00
	 5715 4365 5130 4365 5130 4905
4 0 0 50 -1 0 12 0.0000 4 195 2565 2835 3240 Message Passing Framework\001
4 0 0 50 -1 0 12 0.0000 4 195 1290 2835 2970 (Re)Model in a\001
4 0 0 50 -1 0 12 0.0000 4 150 1095 2880 3825 Model Level\001
4 0 0 50 -1 0 12 0.0000 4 195 2220 2880 4080 Design Space Exploration\001
4 0 0 50 -1 0 12 0.0000 4 195 1125 2745 2025 Design Entry\001
4 0 0 50 -1 0 9 0.0000 4 135 1305 2700 2250 Algorithm/Software\001
4 0 0 50 -1 0 9 0.0000 4 135 2055 2835 4410 Communication vs. Computation\001
4 0 0 50 -1 0 9 0.0000 4 135 1275 2835 4590 Network parameters\001
4 0 0 50 -1 0 9 0.0000 4 135 1515 2835 4770 PE Clustering, Mapping\001
4 0 0 50 -1 0 8 0.0000 4 120 795 6300 5130 Compiled Code\001
4 0 0 50 -1 0 8 0.0000 4 105 1005 6300 4770 Custom HW Design\001
4 0 0 50 -1 0 8 0.0000 4 120 1065 6300 4950 High-level Synthesis\001
4 0 0 50 -1 0 10 0.0000 4 105 720 5895 4005 Partitioner \001
4 0 0 50 -1 0 10 0.0000 4 105 1185 5895 3825 MultiFPGA  NOC\001
4 0 0 50 -1 0 10 0.0000 4 135 1215 5895 4275 Processing Element\001
4 0 0 50 -1 0 10 0.0000 4 105 870 5895 4410 Actualization\001
4 0 0 50 -1 0 10 0.0000 4 105 1155 5895 3375 FPGA aware NOC\001
4 0 0 50 -1 0 10 0.0000 4 105 615 5895 3555 Generator\001
4 0 0 50 -1 0 7 0.0000 4 105 285 4770 4410 (PEs)\001
