# single-stage-pipeline-register
Implemented a single-stage pipeline register in System Verilog using a standard valid/ready handshake
