
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.1;
1.1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "network_4_8_12_16_20_16";
network_4_8_12_16_20_16
set SRC_FILE "network_4_8_12_16_20_16.sv";
network_4_8_12_16_20_16.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./network_4_8_12_16_20_16.sv
Compiling source file ./network_4_8_12_16_20_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'network_4_8_12_16_20_16'.
Information: Building the design 'layer1_8_4_4_16' instantiated from design 'network_4_8_12_16_20_16' with
	the parameters "M=8,N=4,P=4,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:137: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:300: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:319: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:339: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:334: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:362: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:357: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:385: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:380: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:408: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:403: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:574: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:591: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:133: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 296 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           298            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 288 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 314 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 327 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 350 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 373 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 396 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 419 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 437 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 470 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 503 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 536 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 569 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_M8_N4_P4_T16 line 582 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16' instantiated from design 'network_4_8_12_16_20_16' with
	the parameters "M=12,N=8,P=6,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:779: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1014: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1033: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1053: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1048: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1076: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1071: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1099: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1094: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1122: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1117: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1145: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1140: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1168: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1163: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1400: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1417: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:775: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1010 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1012           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1002 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1028 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1041 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1064 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1087 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1110 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1133 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1156 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1179 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1197 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1230 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1263 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1296 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1329 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1362 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1395 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1408 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16' instantiated from design 'network_4_8_12_16_20_16' with
	the parameters "M=16,N=12,P=8,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1713: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2020: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2039: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2059: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2054: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2082: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2077: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2105: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2100: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2128: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2123: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2151: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2146: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2174: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2169: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2197: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2192: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2220: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2215: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2518: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2535: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1709: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2016 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2018           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2008 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2034 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2047 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2070 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2093 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2116 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2139 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2162 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2185 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2208 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2231 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2249 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2282 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2315 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2348 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2381 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2414 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2447 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2480 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2513 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_M16_N12_P8_T16 line 2526 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_8_4_4_16_M8_N4_P4_T16' with
	the parameters "WIDTH=16,SIZE=4,LOGSIZE=3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_LOGSIZE3 line 3064 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE4_LOGSIZE3/3065 |   4    |   16    |      2       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_4_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:611: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:612: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:616: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 608 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           609            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_W_rom_0 line 608 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_4_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:629: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 626 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           627            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_B_rom_0 line 626 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer1_8_4_4_16_M8_N4_P4_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=4". (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:3035: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:3036: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2955: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 2990 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 3011 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 3027 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 3045 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_4_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:642: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:643: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:644: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:647: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 638 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           639            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_W_rom_1 line 638 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_4_16_B_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:658: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 656 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           657            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_B_rom_1 line 656 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_4_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:670: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:675: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:677: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 668 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           669            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_W_rom_2 line 668 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_4_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:688: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:689: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 686 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           687            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_B_rom_2 line 686 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_4_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:700: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:702: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:703: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:705: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:706: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 698 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           699            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_W_rom_3 line 698 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_4_16_B_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:718: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 716 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           717            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_4_16_B_rom_3 line 716 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_12_8_6_16_M12_N8_P6_T16' with
	the parameters "WIDTH=16,SIZE=8,LOGSIZE=4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_LOGSIZE4 line 3064 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE8_LOGSIZE4/3065 |   8    |   16    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1436: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1438: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1440: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1441: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1443: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1446: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1434 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1435           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_0 line 1434 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1462: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1463: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1460 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1461           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_0 line 1460 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer2_12_8_6_16_M12_N8_P6_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=8". (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:3035: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:3036: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2955: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 2990 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 3011 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 3027 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 3045 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1478: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1479: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1480: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1487: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1472 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1473           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_1 line 1472 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1501: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1498 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1499           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_1 line 1498 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1514: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1516: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1517: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1518: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1520: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1524: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1527: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1510 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1511           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_2 line 1510 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1538: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1536 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1537           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_2 line 1536 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1553: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1554: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1555: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1559: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1560: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1548 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1549           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_3 line 1548 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1576: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1574 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1575           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_3 line 1574 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1590: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1591: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1593: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1594: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1596: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1597: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1599: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1600: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1601: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1586 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1587           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_4 line 1586 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1615: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1612 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1613           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_4 line 1612 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:1629: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1630: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1632: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1636: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1638: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1639: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1640: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:1641: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1624 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1625           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_5 line 1624 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_5'. (HDL-193)

Statistics for case statements in always block at line 1650 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1651           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_5 line 1650 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_16_12_8_16_M16_N12_P8_T16' with
	the parameters "WIDTH=16,SIZE=12,LOGSIZE=4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_LOGSIZE4 line 3064 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2554: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2558: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2559: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2561: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2562: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2565: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2567: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2568: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2570: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2571: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2572: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2575: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2552 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2553           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_W_rom_0 line 2552 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2589: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2586 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2587           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_B_rom_0 line 2586 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer3_16_12_8_16_M16_N12_P8_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=12". (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:3035: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:3036: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2955: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 2990 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 3011 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 3027 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 3045 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2601: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2602: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2604: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2605: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2606: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2607: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2608: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2610: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2612: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2616: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2620: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2598 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2599           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_W_rom_1 line 2598 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_B_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2634: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2635: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2632 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2633           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_B_rom_1 line 2632 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2646: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2648: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2649: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2650: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2651: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2652: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2654: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2656: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2657: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2660: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2661: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2662: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2664: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2666: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2667: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2668: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2644 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2645           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_W_rom_2 line 2644 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2680: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2678 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2679           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_B_rom_2 line 2678 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2692: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2694: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2699: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2701: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2702: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2704: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2705: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2706: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2707: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2710: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2711: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2714: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2690 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2691           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_W_rom_3 line 2690 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_B_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2726: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2727: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2724 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2725           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_B_rom_3 line 2724 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2739: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2740: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2742: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2743: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2749: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2754: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2755: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2756: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2757: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2758: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2761: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2736 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2737           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_W_rom_4 line 2736 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_B_rom_4'. (HDL-193)

Statistics for case statements in always block at line 2770 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2771           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_B_rom_4 line 2770 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2784: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2785: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2787: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2788: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2789: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2791: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2792: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2797: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2800: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2802: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2804: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2806: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2807: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2782 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2783           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_W_rom_5 line 2782 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_B_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2818: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2816 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2817           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_B_rom_5 line 2816 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2830: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2833: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2834: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2835: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2836: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2839: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2840: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2842: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2843: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2844: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2845: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2847: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2848: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2849: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2852: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2853: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2828 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2829           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_W_rom_6 line 2828 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_B_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2864: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2862 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2863           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_B_rom_6 line 2862 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2876: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2877: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2878: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2879: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2880: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2881: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2885: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2888: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2891: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2892: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2894: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2897: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2899: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2874 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2875           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_W_rom_7 line 2874 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_8_16_B_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_20_16.sv:2910: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_20_16.sv:2911: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2908 in file
	'./network_4_8_12_16_20_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2909           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_8_16_B_rom_7 line 2908 in file
		'./network_4_8_12_16_20_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 108 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_layer1_8_4_4_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_4_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_vec_x_mem_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_w_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_b_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_mac_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_vec_x_mem_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_w_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_b_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_mac_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_vec_x_mem_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_w_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_b_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_mac_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_vec_x_mem_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_w_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_b_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_8_16/u_mac_7 before Pass 1 (OPT-776)
Information: Ungrouping 75 of 76 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'network_4_8_12_16_20_16'
Information: Added key list 'DesignWare' to design 'network_4_8_12_16_20_16'. (DDB-72)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_1/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[3]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[4]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[15]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[3]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[6]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_5/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[1]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[15]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_6/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[6]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_4/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[3]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[15]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[4]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_2/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[2]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[5]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[3]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[4]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[15]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[14]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[13]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[12]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[11]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[10]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[9]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[8]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[7]' is removed because it is merged to 'u_layer3_16_12_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[3]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[5]' is removed because it is merged to 'u_layer3_16_12_8_16/u_b_rom_7/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[15]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[1]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[2]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[15]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[15]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[15]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[2]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[15]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[15]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_1/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_2/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_4_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[5]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_20_16', the register 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[15]' is removed because it is merged to 'u_layer1_8_4_4_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
 Implement Synthetic for 'network_4_8_12_16_20_16'.
Information: The register 'u_layer1_8_4_4_16/u_mac_3/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_3/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_3/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_3/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_3/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_2/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_0/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_0/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_3/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_3/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_2/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_2/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_2/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_6/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_6/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_1/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_3/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_3/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_5/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_5/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_5/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_7/b_int_reg[4]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'u_layer1_8_4_4_16/ram_x_wr_addr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_0/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_1/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_2/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/u_mac_3/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_2/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_3/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_7/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_7/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_6/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_6/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_5/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_5/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_4/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_4/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_3/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_3/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_2/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_2/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_1/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_1/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_vec_x_mem_0/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/u_mac_0/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_3/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_2/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/x_int_reg[15]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: The register 'u_layer1_8_4_4_16/ram_x_rd_addr_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/ram_x_rd_addr_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/ram_x_rd_addr_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_wr_addr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_4_16/ram_x_rd_addr_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/vld_out_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_8_16/vld_out_cnt_reg[4]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:48   55913.5      0.45     184.0    1307.6                           1266317.1250
    0:00:48   55910.3      0.45     184.0    1307.6                           1266231.0000
    0:00:48   55910.3      0.45     184.0    1307.6                           1266231.0000
    0:00:48   55910.3      0.45     184.0    1307.6                           1266231.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'network_4_8_12_16_20_16_DW01_add_33'
  Mapping 'network_4_8_12_16_20_16_DW01_add_34'
    0:01:05   48364.7      0.15      13.3      49.6                           994963.0625



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:05   48364.7      0.15      13.3      49.6                           994963.0625
    0:01:06   48364.7      0.15      13.3      49.6                           994963.0625
    0:01:07   48300.5      0.15      13.2      49.6                           990306.9375
    0:01:07   48300.5      0.15      13.2      49.6                           990306.9375
    0:01:11   49247.2      0.07       7.5      49.6                           1021656.0000
    0:01:11   49247.2      0.07       7.5      49.6                           1021656.0000
    0:01:11   49247.2      0.07       7.5      49.6                           1021656.0000
    0:01:11   49247.2      0.07       7.5      49.6                           1021656.0000
    0:01:11   49247.2      0.07       7.5      49.6                           1021656.0000
    0:01:11   49247.2      0.07       7.5      49.6                           1021656.0000
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500

  Beginning Delay Optimization
  ----------------------------
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:15   50417.9      0.00       0.0      49.6                           1062555.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:17   50416.3      0.00       0.0       0.0                           1062537.6250
    0:01:17   50416.3      0.00       0.0       0.0                           1062537.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:17   50416.3      0.00       0.0       0.0                           1062537.6250
    0:01:17   50415.2      0.00       0.0       0.0                           1062508.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:20   50347.4      0.00       0.0       0.0                           1060872.7500
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:01:24   48357.7      0.00       0.0       0.0                           987142.0000
    0:01:24   48357.7      0.00       0.0       0.0                           987142.0000
    0:01:24   48357.7      0.00       0.0       0.0                           987142.0000
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:25   48354.0      0.00       0.0       0.0                           986950.5625

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:26   48354.0      0.00       0.0       0.0                           986950.5625
    0:01:28   48250.3      0.00       0.0       0.0                           981917.5000
    0:01:28   48250.3      0.00       0.0       0.0                           981917.5000
    0:01:28   48250.3      0.00       0.0       0.0                           981917.5000
    0:01:29   48250.0      0.00       0.0       0.0                           981892.2500
    0:01:30   48222.6      0.00       0.0       0.0                           981057.1250
    0:01:30   48222.6      0.00       0.0       0.0                           981057.1250
    0:01:31   48202.4      0.00       0.0       0.0                           980176.9375
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'network_4_8_12_16_20_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 4745 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : network_4_8_12_16_20_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:17:20 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'network_4_8_12_16_20_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         29741
Number of cells:                        25603
Number of combinational cells:          20858
Number of sequential cells:              4745
Number of macros/black boxes:               0
Number of buf/inv:                       2460
Number of references:                      46

Combinational area:              26744.970132
Buf/Inv area:                     1337.980013
Noncombinational area:           21457.421222
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 48202.391354
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : network_4_8_12_16_20_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:17:21 2017
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
network_4_8_12_16_20_16
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.5255 mW   (96%)
  Net Switching Power  =   1.0725 mW    (4%)
                         ---------
Total Dynamic Power    =  25.5980 mW  (100%)

Cell Leakage Power     = 990.7785 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.3991e+04          198.4774        3.6944e+05        2.4559e+04  (  92.37%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    534.2529          874.0245        6.2134e+05        2.0296e+03  (   7.63%)
--------------------------------------------------------------------------------------------------
Total          2.4525e+04 uW     1.0725e+03 uW     9.9078e+05 nW     2.6589e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : network_4_8_12_16_20_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:17:21 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: u_layer3_16_12_8_16/u_mac_0/a_int_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_layer3_16_12_8_16/u_mac_0/d_int_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  network_4_8_12_16_20_16
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_layer3_16_12_8_16/u_mac_0/a_int_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  u_layer3_16_12_8_16/u_mac_0/a_int_reg[0]/QN (DFF_X1)
                                                          0.14       0.14 r
  U19136/ZN (NOR2_X1)                                     0.05       0.19 f
  U19140/CO (FA_X1)                                       0.11       0.29 f
  U19176/CO (FA_X1)                                       0.09       0.39 f
  U19193/S (FA_X1)                                        0.13       0.51 f
  U19195/S (FA_X1)                                        0.14       0.65 r
  U19200/ZN (NAND2_X1)                                    0.04       0.69 f
  U19202/ZN (OAI21_X1)                                    0.05       0.74 r
  U19203/ZN (INV_X1)                                      0.02       0.76 f
  U19204/ZN (NAND2_X1)                                    0.04       0.80 r
  U19249/ZN (NAND2_X1)                                    0.03       0.83 f
  U15698/ZN (NAND2_X1)                                    0.05       0.88 r
  U19307/ZN (NAND2_X1)                                    0.03       0.91 f
  U19313/ZN (NAND2_X1)                                    0.03       0.94 r
  U19349/ZN (XNOR2_X1)                                    0.05       1.00 r
  U19350/ZN (NAND2_X1)                                    0.03       1.03 f
  U19353/ZN (NAND2_X1)                                    0.03       1.05 r
  u_layer3_16_12_8_16/u_mac_0/d_int_reg[14]/D (DFF_X1)
                                                          0.01       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  u_layer3_16_12_8_16/u_mac_0/d_int_reg[14]/CK (DFF_X1)
                                                          0.00       1.10 r
  library setup time                                     -0.03       1.07
  data required time                                                 1.07
  --------------------------------------------------------------------------
  data required time                                                 1.07
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aahangar/proj3/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
