{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/tmp/bbbfa7acae4246e5843cb4f4089a4b40.lib ",
   "modules": {
      "\\MIPSpipeline": {
         "num_wires":         53,
         "num_wire_bits":     115,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 66,
         "num_ports":         3,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         109,
         "num_cells_by_type": {
            "$_ANDNOT_": 14,
            "$_DFF_PP0_": 30,
            "$_NAND_": 14,
            "$_NOT_": 1,
            "$_OR_": 21,
            "$_XNOR_": 14,
            "$_XOR_": 15
         }
      }
   },
      "design": {
         "num_wires":         53,
         "num_wire_bits":     115,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 66,
         "num_ports":         3,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         109,
         "num_cells_by_type": {
            "$_ANDNOT_": 14,
            "$_DFF_PP0_": 30,
            "$_NAND_": 14,
            "$_NOT_": 1,
            "$_OR_": 21,
            "$_XNOR_": 14,
            "$_XOR_": 15
         }
      }
}

