fixed_rate	,	V_4
is_s3c6400	,	V_8
samsung_clk_register_div	,	F_10
__iomem	,	T_2
"%s clocks: apll = %lu, mpll = %lu\n"	,	L_2
"fout_epll"	,	L_8
nr_soc_regs	,	V_11
s3c64xx_gate_clks	,	V_20
s3c6400_mux_clks	,	V_21
samsung_clk_register_alias	,	F_12
s3c6400_div_clks	,	V_22
s3c64xx_div_clks	,	V_19
s3c64xx_clk_register_fixed_ext	,	F_1
s3c64xx_fixed_rate_clks	,	V_17
s3c64xx_mux_clks	,	V_18
samsung_clk_register_fixed_rate	,	F_2
s3c6410_gate_clks	,	V_27
xtal_f	,	V_7
ARRAY_SIZE	,	F_3
samsung_clk_init	,	F_7
fin_pll_f	,	V_1
s3c64xx_clk_regs	,	V_15
s3c6410_mux_clks	,	V_25
panic	,	F_6
s3c6410_clk_init	,	F_16
s3c6400_clock_aliases	,	V_24
"%s: failed to map registers\n"	,	L_1
__func__	,	V_12
"fout_mpll"	,	L_7
s3c6400_gate_clks	,	V_23
"S3C6410"	,	L_5
_get_rate	,	F_14
s3c6410_clock_aliases	,	V_28
NR_CLKS	,	V_14
np	,	V_6
samsung_clk_register_mux	,	F_9
"\tepll = %lu, arm_clk = %lu\n"	,	L_3
device_node	,	V_5
soc_regs	,	V_10
s3c64xx_fixed_rate_ext_clks	,	V_3
reg_base	,	V_9
"armclk"	,	L_9
samsung_clk_register_pll	,	F_8
s3c64xx_pll_clks	,	V_16
pr_info	,	F_13
s3c6410_div_clks	,	V_26
"fout_apll"	,	L_6
s3c64xx_clk_init	,	F_4
s3c64xx_clock_aliases	,	V_29
s3c6400_clk_init	,	F_15
__init	,	T_1
of_iomap	,	F_5
samsung_clk_register_gate	,	F_11
s3c6410_clk_regs	,	V_13
xusbxti_f	,	V_2
"S3C6400"	,	L_4
