Parameter	Project	Clock	Fmax(MHz)	Restricted_Fmax(MHz)	SetupSlack(ns)	HoldSlack(ns)	Logic utilization (in ALMs)	Total registers	Total pins	Total virtual pins	Total block memory bits	Total RAM Blocks	Total DSP Blocks	Total PLLs	Total DLLs	Total Thermal Power (mW)	Core Dynamic Power (mW)	Core Static Power (mW)	I/O Power (mW)	VCC Total Current (mA)	VCC Dynamic Current (mA)	VCC Static Current (mA)
	full_adder	CLOCK_50	58.83	50.01	5.554	13.132	2 / 32,070 ( < 1 % )	0	6 / 457 ( 1 % )	0	0 / 4,065,280 ( 0 % )	0 / 397 ( 0 % )	0 / 87 ( 0 % )	0 / 6 ( 0 % )	0 / 4 ( 0 % )	419.75	0.00	411.22	8.53	49.29	0.05	49.24
	full_adder	CLOCK_50	59.53	50.01	5.554	13.132	2 / 32,070 ( < 1 % )	0	6 / 457 ( 1 % )	0	0 / 4,065,280 ( 0 % )	0 / 397 ( 0 % )	0 / 87 ( 0 % )	0 / 6 ( 0 % )	0 / 4 ( 0 % )	419.75	0.00	411.22	8.53	49.29	0.05	49.24
8	rca	CLOCK_50	52.61	50.01	4.582	13.186	9 / 32,070 ( < 1 % )	0	27 / 457 ( 6 % )	0	0 / 4,065,280 ( 0 % )	0 / 397 ( 0 % )	0 / 87 ( 0 % )	0 / 6 ( 0 % )	0 / 4 ( 0 % )	420.96	0.00	411.23	9.73	50.28	0.05	50.23
8	rca	CLOCK_50	53.13	50.01	4.582	13.186	9 / 32,070 ( < 1 % )	0	27 / 457 ( 6 % )	0	0 / 4,065,280 ( 0 % )	0 / 397 ( 0 % )	0 / 87 ( 0 % )	0 / 6 ( 0 % )	0 / 4 ( 0 % )	420.96	0.00	411.23	9.73	50.28	0.05	50.23
