{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 1100.0000"
  ],
  "cts__clock__skew__hold": 24.6844,
  "cts__clock__skew__hold__post_repair": 24.7365,
  "cts__clock__skew__hold__pre_repair": 24.7365,
  "cts__clock__skew__setup": 20.4999,
  "cts__clock__skew__setup__post_repair": 20.3259,
  "cts__clock__skew__setup__pre_repair": 20.3259,
  "cts__cpu__total": 340.38,
  "cts__design__core__area": 21053.4,
  "cts__design__core__area__post_repair": 21053.4,
  "cts__design__core__area__pre_repair": 21053.4,
  "cts__design__die__area": 22281.8,
  "cts__design__die__area__post_repair": 22281.8,
  "cts__design__die__area__pre_repair": 22281.8,
  "cts__design__instance__area": 6802.96,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 6800.83,
  "cts__design__instance__area__pre_repair": 6800.83,
  "cts__design__instance__area__stdcell": 6802.96,
  "cts__design__instance__area__stdcell__post_repair": 6800.83,
  "cts__design__instance__area__stdcell__pre_repair": 6800.83,
  "cts__design__instance__count": 55857,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 55830,
  "cts__design__instance__count__pre_repair": 55830,
  "cts__design__instance__count__setup_buffer": 27,
  "cts__design__instance__count__stdcell": 55857,
  "cts__design__instance__count__stdcell__post_repair": 55830,
  "cts__design__instance__count__stdcell__pre_repair": 55830,
  "cts__design__instance__displacement__max": 0.768,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 10.868,
  "cts__design__instance__utilization": 0.323128,
  "cts__design__instance__utilization__post_repair": 0.323027,
  "cts__design__instance__utilization__pre_repair": 0.323027,
  "cts__design__instance__utilization__stdcell": 0.323128,
  "cts__design__instance__utilization__stdcell__post_repair": 0.323027,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.323027,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__mem__peak": 2597228.0,
  "cts__power__internal__total": 0.0344277,
  "cts__power__internal__total__post_repair": 0.0344266,
  "cts__power__internal__total__pre_repair": 0.0344266,
  "cts__power__leakage__total": 4.61649e-06,
  "cts__power__leakage__total__post_repair": 4.61423e-06,
  "cts__power__leakage__total__pre_repair": 4.61423e-06,
  "cts__power__switching__total": 0.0312695,
  "cts__power__switching__total__post_repair": 0.0311433,
  "cts__power__switching__total__pre_repair": 0.0311433,
  "cts__power__total": 0.0657018,
  "cts__power__total__post_repair": 0.0655745,
  "cts__power__total__pre_repair": 0.0655745,
  "cts__route__wirelength__estimated": 151801,
  "cts__runtime__total": "3:09.15",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.333857,
  "cts__timing__drv__max_cap_limit__post_repair": 0.33638,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.33638,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0291023,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0327337,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0327337,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 31,
  "cts__timing__drv__setup_violation_count__pre_repair": 31,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -1219.46,
  "cts__timing__setup__tns__pre_repair": -1219.46,
  "cts__timing__setup__ws": 1.53688,
  "cts__timing__setup__ws__post_repair": -75.3185,
  "cts__timing__setup__ws__pre_repair": -75.3185,
  "design__io__hpwl": 1603229,
  "detailedplace__cpu__total": 37.41,
  "detailedplace__design__core__area": 21053.4,
  "detailedplace__design__die__area": 22281.8,
  "detailedplace__design__instance__area": 6678.79,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 6678.79,
  "detailedplace__design__instance__count": 55551,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 55551,
  "detailedplace__design__instance__displacement__max": 1.628,
  "detailedplace__design__instance__displacement__mean": 0.188,
  "detailedplace__design__instance__displacement__total": 10463,
  "detailedplace__design__instance__utilization": 0.317231,
  "detailedplace__design__instance__utilization__stdcell": 0.317231,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 455652.0,
  "detailedplace__power__internal__total": 0.0312561,
  "detailedplace__power__leakage__total": 4.48685e-06,
  "detailedplace__power__switching__total": 0.0289235,
  "detailedplace__power__total": 0.0601841,
  "detailedplace__route__wirelength__estimated": 149460,
  "detailedplace__runtime__total": "0:37.59",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.33638,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0327933,
  "detailedplace__timing__drv__setup_violation_count": 730,
  "detailedplace__timing__setup__tns": -36429,
  "detailedplace__timing__setup__ws": -159.501,
  "detailedroute__cpu__total": 4973.27,
  "detailedroute__mem__peak": 9998560.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 19012,
  "detailedroute__route__drc_errors__iter:2": 693,
  "detailedroute__route__drc_errors__iter:3": 348,
  "detailedroute__route__drc_errors__iter:4": 13,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 65807,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 396140,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 396140,
  "detailedroute__route__wirelength": 168079,
  "detailedroute__route__wirelength__iter:1": 169585,
  "detailedroute__route__wirelength__iter:2": 168207,
  "detailedroute__route__wirelength__iter:3": 168088,
  "detailedroute__route__wirelength__iter:4": 168078,
  "detailedroute__route__wirelength__iter:5": 168079,
  "detailedroute__runtime__total": "6:51.79",
  "fillcell__cpu__total": 2.27,
  "fillcell__mem__peak": 350372.0,
  "fillcell__runtime__total": "0:02.39",
  "finish__clock__skew__hold": 31.9276,
  "finish__clock__skew__setup": 28.5109,
  "finish__cpu__total": 73.59,
  "finish__design__core__area": 21053.4,
  "finish__design__die__area": 22281.8,
  "finish__design__instance__area": 6803.95,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 6803.95,
  "finish__design__instance__count": 55867,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 55867,
  "finish__design__instance__utilization": 0.323175,
  "finish__design__instance__utilization__stdcell": 0.323175,
  "finish__design__io": 47,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.411174,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.411128,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.469079,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.467161,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.300921,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.467161,
  "finish__mem__peak": 1846848.0,
  "finish__power__internal__total": 0.034506,
  "finish__power__leakage__total": 4.61691e-06,
  "finish__power__switching__total": 0.031308,
  "finish__power__total": 0.0658186,
  "finish__runtime__total": "1:14.08",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.32666,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 351,
  "finish__timing__drv__max_slew_limit": -0.287383,
  "finish__timing__drv__setup_violation_count": 2782,
  "finish__timing__setup__tns": -574879,
  "finish__timing__setup__ws": -432.434,
  "finish__timing__wns_percent_delay": -25.807063,
  "finish_merge__cpu__total": 8.28,
  "finish_merge__mem__peak": 723112.0,
  "finish_merge__runtime__total": "0:08.72",
  "floorplan__cpu__total": 16.44,
  "floorplan__design__core__area": 21053.4,
  "floorplan__design__die__area": 22281.8,
  "floorplan__design__instance__area": 6181.54,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 6181.54,
  "floorplan__design__instance__count": 52587,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 52587,
  "floorplan__design__instance__utilization": 0.293612,
  "floorplan__design__instance__utilization__stdcell": 0.293612,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 362872.0,
  "floorplan__power__internal__total": 0.0363984,
  "floorplan__power__leakage__total": 3.95557e-06,
  "floorplan__power__switching__total": 0.0230868,
  "floorplan__power__total": 0.0594891,
  "floorplan__runtime__total": "0:16.70",
  "floorplan__timing__setup__tns": -59755100.0,
  "floorplan__timing__setup__ws": -29166.5,
  "floorplan_io__cpu__total": 1.56,
  "floorplan_io__mem__peak": 240632.0,
  "floorplan_io__runtime__total": "0:01.63",
  "floorplan_macro__cpu__total": 1.57,
  "floorplan_macro__mem__peak": 239836.0,
  "floorplan_macro__runtime__total": "0:01.64",
  "floorplan_pdn__cpu__total": 2.49,
  "floorplan_pdn__mem__peak": 256360.0,
  "floorplan_pdn__runtime__total": "0:02.57",
  "floorplan_tap__cpu__total": 1.75,
  "floorplan_tap__mem__peak": 208008.0,
  "floorplan_tap__runtime__total": "0:01.83",
  "floorplan_tdms__cpu__total": 1.57,
  "floorplan_tdms__mem__peak": 238604.0,
  "floorplan_tdms__runtime__total": "0:01.64",
  "globalplace__cpu__total": 301.06,
  "globalplace__design__core__area": 21053.4,
  "globalplace__design__die__area": 22281.8,
  "globalplace__design__instance__area": 6252.14,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 6252.14,
  "globalplace__design__instance__count": 55008,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 55008,
  "globalplace__design__instance__utilization": 0.296965,
  "globalplace__design__instance__utilization__stdcell": 0.296965,
  "globalplace__design__io": 47,
  "globalplace__mem__peak": 853444.0,
  "globalplace__power__internal__total": 0.0386378,
  "globalplace__power__leakage__total": 3.95557e-06,
  "globalplace__power__switching__total": 0.0269337,
  "globalplace__power__total": 0.0655754,
  "globalplace__runtime__total": "4:06.52",
  "globalplace__timing__setup__tns": -536388000.0,
  "globalplace__timing__setup__ws": -160740,
  "globalplace_io__cpu__total": 1.58,
  "globalplace_io__mem__peak": 248548.0,
  "globalplace_io__runtime__total": "0:01.67",
  "globalplace_skip_io__cpu__total": 23.09,
  "globalplace_skip_io__mem__peak": 323628.0,
  "globalplace_skip_io__runtime__total": "0:23.19",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 27.9304,
  "globalroute__clock__skew__setup": 24.6156,
  "globalroute__cpu__total": 95.01,
  "globalroute__design__core__area": 21053.4,
  "globalroute__design__die__area": 22281.8,
  "globalroute__design__instance__area": 6803.95,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 6803.95,
  "globalroute__design__instance__count": 55867,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 4,
  "globalroute__design__instance__count__stdcell": 55867,
  "globalroute__design__instance__displacement__max": 0.756,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 3.51,
  "globalroute__design__instance__utilization": 0.323175,
  "globalroute__design__instance__utilization__stdcell": 0.323175,
  "globalroute__design__io": 47,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 991992.0,
  "globalroute__power__internal__total": 0.0344722,
  "globalroute__power__leakage__total": 4.61713e-06,
  "globalroute__power__switching__total": 0.033106,
  "globalroute__power__total": 0.0675828,
  "globalroute__route__wirelength__estimated": 151946,
  "globalroute__runtime__total": "1:35.33",
  "globalroute__timing__clock__slack": -119.194,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.310537,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 6,
  "globalroute__timing__drv__max_slew_limit": -0.014636,
  "globalroute__timing__drv__setup_violation_count": 596,
  "globalroute__timing__setup__tns": -20874.3,
  "globalroute__timing__setup__ws": -119.194,
  "placeopt__cpu__total": 47.27,
  "placeopt__design__core__area": 21053.4,
  "placeopt__design__core__area__pre_opt": 21053.4,
  "placeopt__design__die__area": 22281.8,
  "placeopt__design__die__area__pre_opt": 22281.8,
  "placeopt__design__instance__area": 6678.79,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 6252.14,
  "placeopt__design__instance__area__stdcell": 6678.79,
  "placeopt__design__instance__area__stdcell__pre_opt": 6252.14,
  "placeopt__design__instance__count": 55551,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 55008,
  "placeopt__design__instance__count__stdcell": 55551,
  "placeopt__design__instance__count__stdcell__pre_opt": 55008,
  "placeopt__design__instance__utilization": 0.317231,
  "placeopt__design__instance__utilization__pre_opt": 0.296965,
  "placeopt__design__instance__utilization__stdcell": 0.317231,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.296965,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 435820.0,
  "placeopt__power__internal__total": 0.0309449,
  "placeopt__power__internal__total__pre_opt": 0.0386378,
  "placeopt__power__leakage__total": 4.54008e-06,
  "placeopt__power__leakage__total__pre_opt": 3.95557e-06,
  "placeopt__power__switching__total": 0.0280899,
  "placeopt__power__switching__total__pre_opt": 0.0269337,
  "placeopt__power__total": 0.0590394,
  "placeopt__power__total__pre_opt": 0.0655754,
  "placeopt__runtime__total": "0:47.46",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.341129,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0387051,
  "placeopt__timing__drv__setup_violation_count": 864,
  "placeopt__timing__setup__tns": -41194.1,
  "placeopt__timing__setup__tns__pre_opt": -536388000.0,
  "placeopt__timing__setup__ws": -159.135,
  "placeopt__timing__setup__ws__pre_opt": -160740,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2024-03-14 17:04",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12576-g72fe7db9d",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5d19c1503fad739282e0f253d9b75b719d051aee",
  "run__flow__scripts_commit": "5d19c1503fad739282e0f253d9b75b719d051aee",
  "run__flow__uuid": "bdebf054-45f5-426b-a483-c1f8573b22d3",
  "run__flow__variant": "base",
  "synth__cpu__total": 136.75,
  "synth__design__instance__area__stdcell": 6331.17546,
  "synth__design__instance__count__stdcell": 54618.0,
  "synth__mem__peak": 1010024.0,
  "synth__runtime__total": "2:17.51",
  "total_time": "0:21:41.410000"
}