\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Activity}{\pageref{class_wire_cell_1_1_ray_grid_1_1_activity}}{}
\item \contentsline{section}{internal\+:\+:add\+\_\+thousands\+\_\+sep$<$ Char $>$}{\pageref{classinternal_1_1add__thousands__sep}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Addresser$<$ Data, Address $>$}{\pageref{class_wire_cell_1_1_addresser}}{}
\item \contentsline{section}{align\+\_\+spec}{\pageref{structalign__spec}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+format\+\_\+specs$<$ Char $>$}{\pageref{structbasic__format__specs}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:dynamic\+\_\+format\+\_\+specs$<$ Char $>$}{\pageref{structinternal_1_1dynamic__format__specs}}{}
\end{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+format\+\_\+specs$<$ char\+\_\+type $>$}{\pageref{structbasic__format__specs}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:dynamic\+\_\+format\+\_\+specs$<$ char\+\_\+type $>$}{\pageref{structinternal_1_1dynamic__format__specs}}{}
\end{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+format\+\_\+specs$<$ Context\+:\+:char\+\_\+type $>$}{\pageref{structbasic__format__specs}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+specs$<$ Parse\+Context\+:\+:char\+\_\+type $>$}{\pageref{structbasic__format__specs}}{}
\end{DoxyCompactList}
\item allocator\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+memory\+\_\+buffer$<$ Char $>$}{\pageref{classbasic__memory__buffer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Schema\+:\+:Anode}{\pageref{struct_wire_cell_1_1_wire_schema_1_1_anode}}{}
\item \contentsline{section}{internal\+:\+:ansi\+\_\+color\+\_\+escape$<$ Char $>$}{\pageref{structinternal_1_1ansi__color__escape}}{}
\item \contentsline{section}{internal\+:\+:arg\+\_\+formatter\+\_\+base$<$ Range $>$}{\pageref{classinternal_1_1arg__formatter__base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{arg\+\_\+formatter$<$ Range $>$}{\pageref{classarg__formatter}}{}
\item \contentsline{section}{printf\+\_\+arg\+\_\+formatter$<$ Range $>$}{\pageref{classprintf__arg__formatter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{arg\+\_\+join$<$ It, Char $>$}{\pageref{structarg__join}}{}
\item \contentsline{section}{internal\+:\+:arg\+\_\+map$<$ Context $>$}{\pageref{classinternal_1_1arg__map}}{}
\item \contentsline{section}{internal\+:\+:arg\+\_\+map$<$ basic\+\_\+format\+\_\+context $>$}{\pageref{classinternal_1_1arg__map}}{}
\item \contentsline{section}{internal\+:\+:arg\+\_\+ref$<$ Char $>$}{\pageref{structinternal_1_1arg__ref}}{}
\item \contentsline{section}{internal\+:\+:arg\+\_\+ref$<$ char\+\_\+type $>$}{\pageref{structinternal_1_1arg__ref}}{}
\item \contentsline{section}{spdlog\+:\+:async\+\_\+factory\+\_\+impl$<$ Overflow\+Policy $>$}{\pageref{structspdlog_1_1async__factory__impl}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:async\+\_\+msg}{\pageref{structspdlog_1_1details_1_1async__msg}}{}
\item \contentsline{section}{internal\+:\+:auto\+\_\+id}{\pageref{structinternal_1_1auto__id}}{}
\item base\+\_\+iterator\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Iterator\+Adapter$<$ adapted\+\_\+iterator, base\+\_\+iterator $>$}{\pageref{class_wire_cell_1_1_iterator_adapter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:basic\+\_\+buffer$<$ T $>$}{\pageref{classinternal_1_1basic__buffer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+memory\+\_\+buffer$<$ T, S\+I\+ZE, Allocator $>$}{\pageref{classbasic__memory__buffer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:basic\+\_\+buffer$<$ Char $>$}{\pageref{classinternal_1_1basic__buffer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+memory\+\_\+buffer$<$ Char $>$}{\pageref{classbasic__memory__buffer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:basic\+\_\+buffer$<$ Container\+:\+:value\+\_\+type $>$}{\pageref{classinternal_1_1basic__buffer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:container\+\_\+buffer$<$ Container $>$}{\pageref{classinternal_1_1container__buffer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+cstring\+\_\+view$<$ Char $>$}{\pageref{classbasic__cstring__view}}{}
\item \contentsline{section}{internal\+:\+:basic\+\_\+data$<$ T $>$}{\pageref{structinternal_1_1basic__data}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+arg$<$ Context $>$}{\pageref{classbasic__format__arg}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+args$<$ Context $>$}{\pageref{classbasic__format__args}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+args$<$ basic\+\_\+format\+\_\+context$<$ Output\+It, Char $>$ $>$}{\pageref{classbasic__format__args}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+args$<$ basic\+\_\+printf\+\_\+context$<$ Output\+It, Char, Arg\+Formatter $>$ $>$}{\pageref{classbasic__format__args}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+args$<$ format\+\_\+context $>$}{\pageref{classbasic__format__args}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{format\+\_\+args}{\pageref{structformat__args}}{}
\end{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+format\+\_\+args$<$ wformat\+\_\+context $>$}{\pageref{classbasic__format__args}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{wformat\+\_\+args}{\pageref{structwformat__args}}{}
\end{DoxyCompactList}
\item basic\+\_\+ostream\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:test\+\_\+stream$<$ Char $>$}{\pageref{structinternal_1_1test__stream}}{}
\end{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+printf\+\_\+context\+\_\+t$<$ Buffer $>$}{\pageref{structbasic__printf__context__t}}{}
\item basic\+\_\+streambuf\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:formatbuf$<$ Char $>$}{\pageref{classinternal_1_1formatbuf}}{}
\end{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+string\+\_\+view$<$ Char $>$}{\pageref{classbasic__string__view}}{}
\item \contentsline{section}{basic\+\_\+string\+\_\+view$<$ char $>$}{\pageref{classbasic__string__view}}{}
\item \contentsline{section}{basic\+\_\+string\+\_\+view$<$ char8\+\_\+t $>$}{\pageref{classbasic__string__view}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{u8string\+\_\+view}{\pageref{classu8string__view}}{}
\end{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+string\+\_\+view$<$ char\+\_\+type $>$}{\pageref{classbasic__string__view}}{}
\item \contentsline{section}{basic\+\_\+writer$<$ Range $>$}{\pageref{classbasic__writer}}{}
\item \contentsline{section}{basic\+\_\+writer$<$ Range $>$\+:\+:int\+\_\+writer$<$ Int, Spec $>$\+:\+:bin\+\_\+writer$<$ B\+I\+TS $>$}{\pageref{structbasic__writer_1_1int__writer_1_1bin__writer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Binned\+Diffusion}{\pageref{class_wire_cell_1_1_gen_1_1_binned_diffusion}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Binned\+Diffusion\+\_\+transform}{\pageref{class_wire_cell_1_1_gen_1_1_binned_diffusion__transform}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Binning}{\pageref{class_wire_cell_1_1_binning}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Blob}{\pageref{class_wire_cell_1_1_ray_grid_1_1_blob}}{}
\item \contentsline{section}{blob\+\_\+jsoner}{\pageref{structblob__jsoner}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:blobref\+\_\+hash}{\pageref{struct_wire_cell_1_1_ray_grid_1_1blobref__hash}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Bounding\+Box}{\pageref{class_wire_cell_1_1_bounding_box}}{}
\item \contentsline{section}{buffer\+\_\+context$<$ Char $>$}{\pageref{structbuffer__context}}{}
\item \contentsline{section}{buffered\+\_\+file}{\pageref{classbuffered__file}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Buffered\+Histogram2D}{\pageref{class_wire_cell_1_1_buffered_histogram2_d}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:bytes\+\_\+range$<$ It $>$}{\pageref{classspdlog_1_1details_1_1bytes__range}}{}
\item \contentsline{section}{channel\+\_\+wire\+\_\+collector\+\_\+t}{\pageref{structchannel__wire__collector__t}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Static\+Channel\+Status\+:\+:Channel\+Status}{\pageref{struct_wire_cell_1_1_gen_1_1_static_channel_status_1_1_channel_status}}{}
\item \contentsline{section}{internal\+:\+:char\+\_\+counter}{\pageref{structinternal_1_1char__counter}}{}
\item \contentsline{section}{internal\+:\+:char\+\_\+t$<$ S $>$}{\pageref{structinternal_1_1char__t}}{}
\item \contentsline{section}{internal\+:\+:char\+\_\+traits$<$ Char $>$}{\pageref{structinternal_1_1char__traits}}{}
\item \contentsline{section}{internal\+:\+:char\+\_\+traits$<$ char $>$}{\pageref{structinternal_1_1char__traits_3_01char_01_4}}{}
\item \contentsline{section}{internal\+:\+:char\+\_\+traits$<$ wchar\+\_\+t $>$}{\pageref{structinternal_1_1char__traits_3_01wchar__t_01_4}}{}
\item \contentsline{section}{internal\+:\+:checked$<$ T $>$}{\pageref{structinternal_1_1checked}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Diagnostics\+:\+:Chirp}{\pageref{class_wire_cell_1_1_sig_proc_1_1_diagnostics_1_1_chirp}}{}
\item \contentsline{section}{internal\+:\+:chrono\+\_\+format\+\_\+checker}{\pageref{structinternal_1_1chrono__format__checker}}{}
\item \contentsline{section}{internal\+:\+:chrono\+\_\+formatter$<$ Format\+Context, Output\+It $>$}{\pageref{structinternal_1_1chrono__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:circular\+\_\+q$<$ T $>$}{\pageref{classspdlog_1_1details_1_1circular__q}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:circular\+\_\+q$<$ item\+\_\+type $>$}{\pageref{classspdlog_1_1details_1_1circular__q}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:cluster\+\_\+node\+\_\+t}{\pageref{struct_wire_cell_1_1cluster__node__t}}{}
\item \contentsline{section}{internal\+:\+:color\+\_\+type}{\pageref{structinternal_1_1color__type}}{}
\item \contentsline{section}{internal\+:\+:color\+\_\+type\+:\+:color\+\_\+union}{\pageref{unioninternal_1_1color__type_1_1color__union}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Compare\+Points}{\pageref{struct_wire_cell_1_1_compare_points}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Compare\+Rois}{\pageref{struct_wire_cell_1_1_sig_proc_1_1_compare_rois}}{}
\item \contentsline{section}{compile\+\_\+string}{\pageref{structcompile__string}}{}
\item \contentsline{section}{internal\+:\+:conditional\+\_\+helper$<$ Ts $>$}{\pageref{structinternal_1_1conditional__helper}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Config\+Manager}{\pageref{class_wire_cell_1_1_config_manager}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:console\+\_\+mutex}{\pageref{structspdlog_1_1details_1_1console__mutex}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:console\+\_\+nullmutex}{\pageref{structspdlog_1_1details_1_1console__nullmutex}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:console\+\_\+stderr}{\pageref{structspdlog_1_1details_1_1console__stderr}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:console\+\_\+stdout}{\pageref{structspdlog_1_1details_1_1console__stdout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:tagrules\+:\+:Context}{\pageref{class_wire_cell_1_1tagrules_1_1_context}}{}
\item \contentsline{section}{internal\+:\+:context\+\_\+base$<$ Output\+It, Context, Char $>$}{\pageref{classinternal_1_1context__base}}{}
\item \contentsline{section}{internal\+:\+:context\+\_\+base$<$ Output\+It, basic\+\_\+format\+\_\+context$<$ Output\+It, Char $>$, Char $>$}{\pageref{classinternal_1_1context__base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+format\+\_\+context$<$ Output\+It, Char $>$}{\pageref{classbasic__format__context}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:context\+\_\+base$<$ Output\+It, basic\+\_\+printf\+\_\+context$<$ Output\+It, Char, Arg\+Formatter $>$, Char $>$}{\pageref{classinternal_1_1context__base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+printf\+\_\+context$<$ Output\+It, Char, Arg\+Formatter $>$}{\pageref{classbasic__printf__context}}{}
\end{DoxyCompactList}
\item \contentsline{section}{convert\+\_\+to\+\_\+int$<$ T, Char, void $>$}{\pageref{structconvert__to__int_3_01_t_00_01_char_00_01void_01_4}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:coordinate\+\_\+t}{\pageref{struct_wire_cell_1_1_ray_grid_1_1coordinate__t}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Coordinates}{\pageref{class_wire_cell_1_1_ray_grid_1_1_coordinates}}{}
\item \contentsline{section}{core\+\_\+format\+\_\+specs}{\pageref{structcore__format__specs}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+format\+\_\+specs$<$ Char $>$}{\pageref{structbasic__format__specs}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+specs$<$ char\+\_\+type $>$}{\pageref{structbasic__format__specs}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+specs$<$ Context\+:\+:char\+\_\+type $>$}{\pageref{structbasic__format__specs}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+specs$<$ Parse\+Context\+:\+:char\+\_\+type $>$}{\pageref{structbasic__format__specs}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:counting\+\_\+iterator$<$ T $>$}{\pageref{classinternal_1_1counting__iterator}}{}
\item \contentsline{section}{internal\+:\+:custom\+\_\+value$<$ Context $>$}{\pageref{structinternal_1_1custom__value}}{}
\item \contentsline{section}{internal\+:\+:custom\+\_\+value$<$ basic\+\_\+format\+\_\+context$<$ Output\+It, Char $>$ $>$}{\pageref{structinternal_1_1custom__value}}{}
\item \contentsline{section}{internal\+:\+:custom\+\_\+value$<$ basic\+\_\+printf\+\_\+context$<$ Output\+It, Char, Arg\+Formatter $>$ $>$}{\pageref{structinternal_1_1custom__value}}{}
\item \contentsline{section}{internal\+:\+:custom\+\_\+value$<$ format\+\_\+context $>$}{\pageref{structinternal_1_1custom__value}}{}
\item \contentsline{section}{internal\+:\+:custom\+\_\+value$<$ wformat\+\_\+context $>$}{\pageref{structinternal_1_1custom__value}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:D3\+Vector$<$ T $>$}{\pageref{class_wire_cell_1_1_d3_vector}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:D3\+Vector$<$ double $>$}{\pageref{class_wire_cell_1_1_d3_vector}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:daily\+\_\+filename\+\_\+calculator}{\pageref{structspdlog_1_1sinks_1_1daily__filename__calculator}}{}
\item \contentsline{section}{basic\+\_\+writer$<$ Range $>$\+:\+:int\+\_\+writer$<$ Int, Spec $>$\+:\+:dec\+\_\+writer}{\pageref{structbasic__writer_1_1int__writer_1_1dec__writer}}{}
\item \contentsline{section}{internal\+:\+:decimal\+\_\+formatter}{\pageref{classinternal_1_1decimal__formatter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:decimal\+\_\+formatter\+\_\+null}{\pageref{classinternal_1_1decimal__formatter__null}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Depo\+Plane}{\pageref{class_wire_cell_1_1_depo_plane}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+PlaneX}{\pageref{class_wire_cell_1_1_gen_1_1_depo_plane_x}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Schema\+:\+:Detector}{\pageref{struct_wire_cell_1_1_wire_schema_1_1_detector}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Dfp\+Graph}{\pageref{struct_wire_cell_1_1_dfp_graph}}{}
\item \contentsline{section}{internal\+:\+:dummy\+\_\+int}{\pageref{structinternal_1_1dummy__int}}{}
\item \contentsline{section}{internal\+:\+:dummy\+\_\+string\+\_\+view}{\pageref{structinternal_1_1dummy__string__view}}{}
\item \contentsline{section}{dynamic\+\_\+formatter$<$ Char $>$}{\pageref{classdynamic__formatter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Dfp\+Graph\+:\+:Edge\+Property}{\pageref{struct_wire_cell_1_1_dfp_graph_1_1_edge_property}}{}
\item enable\+\_\+if\begin{DoxyCompactList}
\item \contentsline{section}{char\+\_\+t$<$ S $>$}{\pageref{structchar__t}}{}
\end{DoxyCompactList}
\item enable\+\_\+shared\+\_\+from\+\_\+this\begin{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:async\+\_\+logger}{\pageref{classspdlog_1_1async__logger}}{}
\end{DoxyCompactList}
\item \contentsline{section}{error\+\_\+code}{\pageref{classerror__code}}{}
\item \contentsline{section}{internal\+:\+:error\+\_\+handler}{\pageref{structinternal_1_1error__handler}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+parse\+\_\+context$<$ Char $>$}{\pageref{classbasic__parse__context}}{}
\item \contentsline{section}{format\+\_\+handler$<$ Arg\+Formatter, Char, Context $>$}{\pageref{structformat__handler}}{}
\item \contentsline{section}{internal\+:\+:arg\+\_\+formatter\+\_\+base$<$ Range $>$\+:\+:char\+\_\+spec\+\_\+handler}{\pageref{structinternal_1_1arg__formatter__base_1_1char__spec__handler}}{}
\item \contentsline{section}{internal\+:\+:arg\+\_\+formatter\+\_\+base$<$ Range $>$\+:\+:cstring\+\_\+spec\+\_\+handler}{\pageref{structinternal_1_1arg__formatter__base_1_1cstring__spec__handler}}{}
\end{DoxyCompactList}
\item Error\+Handler\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+parse\+\_\+context$<$ Char, Error\+Handler $>$}{\pageref{classbasic__parse__context}}{}
\item \contentsline{section}{internal\+:\+:char\+\_\+specs\+\_\+checker$<$ Error\+Handler $>$}{\pageref{classinternal_1_1char__specs__checker}}{}
\item \contentsline{section}{internal\+:\+:cstring\+\_\+type\+\_\+checker$<$ Error\+Handler $>$}{\pageref{classinternal_1_1cstring__type__checker}}{}
\item \contentsline{section}{internal\+:\+:float\+\_\+type\+\_\+checker$<$ Error\+Handler $>$}{\pageref{classinternal_1_1float__type__checker}}{}
\item \contentsline{section}{internal\+:\+:int\+\_\+type\+\_\+checker$<$ Error\+Handler $>$}{\pageref{classinternal_1_1int__type__checker}}{}
\end{DoxyCompactList}
\item exception\begin{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:spdlog\+\_\+ex}{\pageref{classspdlog_1_1spdlog__ex}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Exception}{\pageref{struct_wire_cell_1_1_exception}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Assertion\+Error}{\pageref{class_wire_cell_1_1_assertion_error}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Factory\+Exception}{\pageref{struct_wire_cell_1_1_factory_exception}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Index\+Error}{\pageref{struct_wire_cell_1_1_index_error}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+O\+Error}{\pageref{class_wire_cell_1_1_i_o_error}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Key\+Error}{\pageref{struct_wire_cell_1_1_key_error}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Runtime\+Error}{\pageref{class_wire_cell_1_1_runtime_error}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Value\+Error}{\pageref{struct_wire_cell_1_1_value_error}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item exception\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Exception}{\pageref{struct_wire_cell_1_1_exception}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Exec\+Mon}{\pageref{class_wire_cell_1_1_exec_mon}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Schema\+:\+:Face}{\pageref{struct_wire_cell_1_1_wire_schema_1_1_face}}{}
\item false\+\_\+type\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:is\+\_\+range\+\_\+$<$ T, \+\_\+ $>$}{\pageref{structinternal_1_1is__range__}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+string$<$ const std\+:\+:F\+I\+LE $\ast$ $>$}{\pageref{structinternal_1_1is__string_3_01const_01std_1_1_f_i_l_e_01_5_01_4}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+string$<$ std\+:\+:F\+I\+LE $\ast$ $>$}{\pageref{structinternal_1_1is__string_3_01std_1_1_f_i_l_e_01_5_01_4}}{}
\item \contentsline{section}{internal\+:\+:it\+\_\+category$<$ T, Enable $>$}{\pageref{structinternal_1_1it__category}}{}
\item \contentsline{section}{internal\+:\+:no\+\_\+formatter\+\_\+error$<$ T $>$}{\pageref{structinternal_1_1no__formatter__error}}{}
\item \contentsline{section}{is\+\_\+contiguous$<$ Container $>$}{\pageref{structis__contiguous}}{}
\item \contentsline{section}{internal\+:\+:it\+\_\+category$<$ It $>$}{\pageref{structinternal_1_1it__category}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Fanin$<$ Collection $>$}{\pageref{struct_wire_cell_1_1_fanin}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Fanin\+Body$<$ Tuple\+Type $>$}{\pageref{class_wire_cell_tbb_1_1_fanin_body}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Fanout$<$ Data, Address $>$}{\pageref{class_wire_cell_1_1_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Schema\+:\+:Field\+Response}{\pageref{struct_wire_cell_1_1_response_1_1_schema_1_1_field_response}}{}
\item \contentsline{section}{file}{\pageref{classfile}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:file\+\_\+helper}{\pageref{classspdlog_1_1details_1_1file__helper}}{}
\item \contentsline{section}{internal\+:\+:fill}{\pageref{structinternal_1_1fill}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:flag\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1flag__formatter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:a\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1a__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:A\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_a__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:aggregate\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1aggregate__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:B\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_b__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:b\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1b__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:C\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_c__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:c\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1c__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:ch\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1ch__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:color\+\_\+start\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1color__start__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:color\+\_\+stop\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1color__stop__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:D\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_d__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:d\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1d__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:E\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_e__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:e\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1e__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:F\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_f__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:f\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1f__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:full\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1full__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:H\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_h__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:I\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_i__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:i\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1i__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:level\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1level__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:M\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_m__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:m\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1m__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:name\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1name__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:p\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1p__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:pid\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1pid__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:r\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1r__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:R\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_r__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:S\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_s__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:short\+\_\+level\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1short__level__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:source\+\_\+filename\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1source__filename__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:source\+\_\+funcname\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1source__funcname__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:source\+\_\+linenum\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1source__linenum__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:source\+\_\+location\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1source__location__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:T\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_t__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:t\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1t__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:v\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1v__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:Y\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1_y__formatter}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:z\+\_\+formatter}{\pageref{classspdlog_1_1details_1_1z__formatter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{float\+\_\+spec\+\_\+handler}{\pageref{structfloat__spec__handler}}{}
\item \contentsline{section}{format\+\_\+arg\+\_\+store$<$ Context, Args $>$}{\pageref{classformat__arg__store}}{}
\item \contentsline{section}{format\+\_\+arg\+\_\+store$<$ buffer\+\_\+context$<$ F\+M\+T\+\_\+\+C\+H\+AR(S)$>$\+:\+:type, Args... $>$}{\pageref{classformat__arg__store}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:checked\+\_\+args$<$ S, Args $>$}{\pageref{structinternal_1_1checked__args}}{}
\end{DoxyCompactList}
\item \contentsline{section}{format\+\_\+args\+\_\+t$<$ Output\+It, Char $>$}{\pageref{structformat__args__t}}{}
\item \contentsline{section}{format\+\_\+context\+\_\+t$<$ Output\+It, Char $>$}{\pageref{structformat__context__t}}{}
\item \contentsline{section}{format\+\_\+context\+\_\+t$<$ fmt\+:\+:internal\+:\+:truncating\+\_\+iterator$<$ Output\+It $>$, Char $>$}{\pageref{structformat__context__t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{format\+\_\+to\+\_\+n\+\_\+context$<$ Output\+It, Char $>$}{\pageref{structformat__to__n__context}}{}
\end{DoxyCompactList}
\item \contentsline{section}{format\+\_\+int}{\pageref{classformat__int}}{}
\item \contentsline{section}{internal\+:\+:format\+\_\+string\+\_\+checker$<$ Char, Error\+Handler, Args $>$}{\pageref{classinternal_1_1format__string__checker}}{}
\item \contentsline{section}{format\+\_\+to\+\_\+n\+\_\+args$<$ Output\+It, Char $>$}{\pageref{structformat__to__n__args}}{}
\item \contentsline{section}{format\+\_\+to\+\_\+n\+\_\+result$<$ Output\+It $>$}{\pageref{structformat__to__n__result}}{}
\item \contentsline{section}{formatter$<$ T, Char, Enable $>$}{\pageref{structformatter}}{}
\item \contentsline{section}{spdlog\+:\+:formatter}{\pageref{classspdlog_1_1formatter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:pattern\+\_\+formatter}{\pageref{classspdlog_1_1pattern__formatter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{formatter$<$ basic\+\_\+string\+\_\+view$<$ Char $>$, Char $>$}{\pageref{structformatter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{formatter$<$ T, Char, typename std\+:\+:enable\+\_\+if$<$ internal\+:\+:is\+\_\+streamable$<$ T, Char $>$\+:\+:value \&\&!internal\+:\+:format\+\_\+type$<$ typename buffer\+\_\+context$<$ Char $>$\+:\+:type, T $>$\+:\+:value $>$\+:\+:type $>$}{\pageref{structformatter_3_01_t_00_01_char_00_01typename_01std_1_1enable__if_3_01internal_1_1is__streamabdfe791f5d6e0a8acd43f884d0761b8af}}{}
\end{DoxyCompactList}
\item \contentsline{section}{formatter$<$ RangeT, Char, typename std\+:\+:enable\+\_\+if$<$ fmt\+:\+:is\+\_\+range$<$ RangeT $>$\+:\+:value $>$\+:\+:type $>$}{\pageref{structformatter_3_01_range_t_00_01_char_00_01typename_01std_1_1enable__if_3_01fmt_1_1is__range_338ef07b6d6c7537efaa2c888f2ea4c8d}}{}
\item \contentsline{section}{fmt\+:\+:formatter$<$ spdlog\+:\+:details\+:\+:bytes\+\_\+range$<$ T $>$ $>$}{\pageref{structfmt_1_1formatter_3_01spdlog_1_1details_1_1bytes__range_3_01_t_01_4_01_4}}{}
\item \contentsline{section}{formatter$<$ std\+:\+:chrono\+:\+:duration$<$ Rep, Period $>$, Char $>$}{\pageref{structformatter_3_01std_1_1chrono_1_1duration_3_01_rep_00_01_period_01_4_00_01_char_01_4}}{}
\item \contentsline{section}{formatter$<$ std\+:\+:iterator\+\_\+traits$<$ It $>$\+:\+:value\+\_\+type, Char $>$}{\pageref{structformatter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{formatter$<$ arg\+\_\+join$<$ It, Char $>$, Char $>$}{\pageref{structformatter_3_01arg__join_3_01_it_00_01_char_01_4_00_01_char_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{formatter$<$ std\+:\+:tm, Char $>$}{\pageref{structformatter_3_01std_1_1tm_00_01_char_01_4}}{}
\item \contentsline{section}{formatter$<$ T, Char, typename std\+:\+:enable\+\_\+if$<$ internal\+:\+:format\+\_\+type$<$ typename buffer\+\_\+context$<$ Char $>$\+:\+:type, T $>$\+:\+:value $>$\+:\+:type $>$}{\pageref{structformatter_3_01_t_00_01_char_00_01typename_01std_1_1enable__if_3_01internal_1_1format__typeef2b7d59b5441fbead72290e06693dea}}{}
\item \contentsline{section}{formatter$<$ TupleT, Char, typename std\+:\+:enable\+\_\+if$<$ fmt\+:\+:is\+\_\+tuple\+\_\+like$<$ TupleT $>$\+:\+:value $>$\+:\+:type $>$}{\pageref{structformatter_3_01_tuple_t_00_01_char_00_01typename_01std_1_1enable__if_3_01fmt_1_1is__tuple__a8a88f793f5f612c28a21643fc88182d}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+context$<$ Output\+It, Char $>$\+:\+:formatter\+\_\+type$<$ T $>$}{\pageref{structbasic__format__context_1_1formatter__type}}{}
\item \contentsline{section}{basic\+\_\+printf\+\_\+context$<$ Output\+It, Char, Arg\+Formatter $>$\+:\+:formatter\+\_\+type$<$ T $>$}{\pageref{structbasic__printf__context_1_1formatter__type}}{}
\item \contentsline{section}{formatting\+\_\+base$<$ Char $>$}{\pageref{structformatting__base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{formatting\+\_\+range$<$ Char, Enable $>$}{\pageref{structformatting__range}}{}
\item \contentsline{section}{formatting\+\_\+range$<$ Char $>$}{\pageref{structformatting__range}}{}
\item \contentsline{section}{formatting\+\_\+tuple$<$ Char, Enable $>$}{\pageref{structformatting__tuple}}{}
\item \contentsline{section}{formatting\+\_\+tuple$<$ Char $>$}{\pageref{structformatting__tuple}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:fp}{\pageref{classinternal_1_1fp}}{}
\item \contentsline{section}{internal\+:\+:function$<$ Result $>$}{\pageref{structinternal_1_1function}}{}
\item \contentsline{section}{internal\+:\+:function$<$ bool $>$}{\pageref{structinternal_1_1function}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:custom\+\_\+formatter$<$ Char, Context $>$}{\pageref{classinternal_1_1custom__formatter}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+zero\+\_\+int}{\pageref{classinternal_1_1is__zero__int}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:function$<$ int $>$}{\pageref{structinternal_1_1function}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:printf\+\_\+precision\+\_\+handler}{\pageref{classinternal_1_1printf__precision__handler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:function$<$ internal\+:\+:arg\+\_\+formatter\+\_\+base$<$ Range $>$\+:\+:iterator $>$}{\pageref{structinternal_1_1function}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{arg\+\_\+formatter$<$ Range $>$}{\pageref{classarg__formatter}}{}
\item \contentsline{section}{printf\+\_\+arg\+\_\+formatter$<$ Range $>$}{\pageref{classprintf__arg__formatter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:function$<$ unsigned $>$}{\pageref{structinternal_1_1function}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:printf\+\_\+width\+\_\+handler$<$ Char $>$}{\pageref{classinternal_1_1printf__width__handler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:function$<$ unsigned long long $>$}{\pageref{structinternal_1_1function}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:precision\+\_\+checker$<$ Error\+Handler $>$}{\pageref{classinternal_1_1precision__checker}}{}
\item \contentsline{section}{internal\+:\+:width\+\_\+checker$<$ Error\+Handler $>$}{\pageref{classinternal_1_1width__checker}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:function$<$ void $>$}{\pageref{structinternal_1_1function}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:arg\+\_\+converter$<$ T, Context $>$}{\pageref{classinternal_1_1arg__converter}}{}
\item \contentsline{section}{internal\+:\+:char\+\_\+converter$<$ Context $>$}{\pageref{classinternal_1_1char__converter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Function\+Body}{\pageref{class_wire_cell_tbb_1_1_function_body}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Gaus\+Desc}{\pageref{struct_wire_cell_1_1_gen_1_1_gaus_desc}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Gaussian\+Diffusion}{\pageref{class_wire_cell_1_1_gen_1_1_gaussian_diffusion}}{}
\item \contentsline{section}{internal\+:\+:gen\+\_\+digits\+\_\+params}{\pageref{structinternal_1_1gen__digits__params}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Generator}{\pageref{class_wire_cell_1_1_response_1_1_generator}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Cold\+Elec}{\pageref{class_wire_cell_1_1_response_1_1_cold_elec}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Hf\+Filter}{\pageref{class_wire_cell_1_1_response_1_1_hf_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Lf\+Filter}{\pageref{class_wire_cell_1_1_response_1_1_lf_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Simple\+RC}{\pageref{class_wire_cell_1_1_response_1_1_simple_r_c}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Sys\+Resp}{\pageref{class_wire_cell_1_1_response_1_1_sys_resp}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:get\+\_\+type$<$ Context, T $>$}{\pageref{structinternal_1_1get__type}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Grouping}{\pageref{class_wire_cell_1_1_ray_grid_1_1_grouping}}{}
\item \contentsline{section}{basic\+\_\+format\+\_\+arg$<$ Context $>$\+:\+:handle}{\pageref{classbasic__format__arg_1_1handle}}{}
\item Handler\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:specs\+\_\+checker$<$ Handler $>$}{\pageref{classinternal_1_1specs__checker}}{}
\end{DoxyCompactList}
\item \contentsline{section}{std\+:\+:hash$<$ Wire\+Cell\+:\+:cluster\+\_\+node\+\_\+t $>$}{\pageref{structstd_1_1hash_3_01_wire_cell_1_1cluster__node__t_01_4}}{}
\item \contentsline{section}{std\+:\+:hash$<$ Wire\+Cell\+:\+:Wire\+Plane\+Id $>$}{\pageref{structstd_1_1hash_3_01_wire_cell_1_1_wire_plane_id_01_4}}{}
\item \contentsline{section}{basic\+\_\+writer$<$ Range $>$\+:\+:int\+\_\+writer$<$ Int, Spec $>$\+:\+:hex\+\_\+writer}{\pageref{structbasic__writer_1_1int__writer_1_1hex__writer}}{}
\item \contentsline{section}{internal\+:\+:id\+\_\+adapter$<$ Handler, Char $>$}{\pageref{structinternal_1_1id__adapter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ Type $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Blob $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Blob}{\pageref{class_wire_cell_1_1_i_blob}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Blob}{\pageref{class_wire_cell_1_1_simple_blob}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Blob\+Set $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Blob\+Set}{\pageref{class_wire_cell_1_1_i_blob_set}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Blob\+Set}{\pageref{class_wire_cell_1_1_simple_blob_set}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Channel $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Channel}{\pageref{class_wire_cell_1_1_i_channel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Channel}{\pageref{class_wire_cell_1_1_simple_channel}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Cluster $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Cluster}{\pageref{class_wire_cell_1_1_i_cluster}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Cluster}{\pageref{class_wire_cell_1_1_simple_cluster}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Depo $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo}{\pageref{class_wire_cell_1_1_i_depo}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Transported\+Depo}{\pageref{class_wire_cell_1_1_gen_1_1_transported_depo}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Depo}{\pageref{class_wire_cell_1_1_simple_depo}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Depo\+Set $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Set}{\pageref{class_wire_cell_1_1_i_depo_set}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Depo\+Set}{\pageref{class_wire_cell_1_1_simple_depo_set}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Diffusion $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Diffusion}{\pageref{class_wire_cell_1_1_i_diffusion}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Diffusion}{\pageref{class_wire_cell_1_1_diffusion}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Frame $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame}{\pageref{class_wire_cell_1_1_i_frame}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Frame}{\pageref{class_wire_cell_1_1_simple_frame}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Slice $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Slice}{\pageref{class_wire_cell_1_1_i_slice}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Data\+:\+:Slice}{\pageref{class_wire_cell_1_1_img_1_1_data_1_1_slice}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Slice\+Frame $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Slice\+Frame}{\pageref{class_wire_cell_1_1_i_slice_frame}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Data\+:\+:Slice\+Frame}{\pageref{class_wire_cell_1_1_img_1_1_data_1_1_slice_frame}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Stripe $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Stripe}{\pageref{class_wire_cell_1_1_i_stripe}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Data\+:\+:Stripe}{\pageref{class_wire_cell_1_1_img_1_1_data_1_1_stripe}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Stripe\+Set $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Stripe\+Set}{\pageref{class_wire_cell_1_1_i_stripe_set}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Data\+:\+:Stripe\+Set}{\pageref{class_wire_cell_1_1_img_1_1_data_1_1_stripe_set}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Trace $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Trace}{\pageref{class_wire_cell_1_1_i_trace}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Trace}{\pageref{class_wire_cell_1_1_simple_trace}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Z\+S\+Ended\+Trace}{\pageref{class_wire_cell_1_1_z_s_ended_trace}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Waveform $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Waveform}{\pageref{class_wire_cell_1_1_i_waveform}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Elec\+Response}{\pageref{class_wire_cell_1_1_gen_1_1_elec_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:R\+C\+Response}{\pageref{class_wire_cell_1_1_gen_1_1_r_c_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Response\+Sys}{\pageref{class_wire_cell_1_1_gen_1_1_response_sys}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Wire $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire}{\pageref{class_wire_cell_1_1_i_wire}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+Wire}{\pageref{class_wire_cell_1_1_gen_wire}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Simple\+Wire}{\pageref{class_wire_cell_1_1_simple_wire}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data$<$ I\+Wire\+Summary $>$}{\pageref{class_wire_cell_1_1_i_data}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Summary}{\pageref{class_wire_cell_1_1_i_wire_summary}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Summary}{\pageref{class_wire_cell_1_1_wire_summary}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Drift\+Compare}{\pageref{struct_wire_cell_1_1_i_depo_drift_compare}}{}
\item I\+Detsim\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Detsim}{\pageref{class_wire_cell_1_1_detsim}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Diffusion\+Compare\+Lbegin}{\pageref{struct_wire_cell_1_1_i_diffusion_compare_lbegin}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Impact\+Data}{\pageref{class_wire_cell_1_1_gen_1_1_impact_data}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Impact\+Transform}{\pageref{class_wire_cell_1_1_gen_1_1_impact_transform}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Impact\+Zipper}{\pageref{class_wire_cell_1_1_gen_1_1_impact_zipper}}{}
\item \contentsline{section}{std\+:\+:index\+\_\+sequence$<$ Is $>$}{\pageref{structstd_1_1index__sequence}}{}
\item \contentsline{section}{std\+:\+:index\+\_\+sequence$<$ Is... $>$}{\pageref{structstd_1_1index__sequence}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{std\+:\+:make\+\_\+index\+\_\+sequence$<$ 0, Is... $>$}{\pageref{structstd_1_1make__index__sequence_3_010_00_01_is_8_8_8_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Indexed\+Graph$<$ Vertex\+Type $>$}{\pageref{class_wire_cell_1_1_indexed_graph}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Indexed\+Graph$<$ cluster\+\_\+node\+\_\+t $>$}{\pageref{class_wire_cell_1_1_indexed_graph}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Indexed\+Set$<$ T\+Y\+PE $>$}{\pageref{class_wire_cell_1_1_indexed_set}}{}
\item \contentsline{section}{internal\+:\+:init$<$ Context, T, T\+Y\+PE $>$}{\pageref{structinternal_1_1init}}{}
\item \contentsline{section}{internal\+:\+:int\+\_\+checker$<$ Is\+Signed $>$}{\pageref{structinternal_1_1int__checker}}{}
\item \contentsline{section}{internal\+:\+:int\+\_\+checker$<$ true $>$}{\pageref{structinternal_1_1int__checker_3_01true_01_4}}{}
\item \contentsline{section}{internal\+:\+:int\+\_\+traits$<$ T $>$}{\pageref{structinternal_1_1int__traits}}{}
\item \contentsline{section}{internal\+:\+:int\+\_\+traits$<$ Int $>$}{\pageref{structinternal_1_1int__traits}}{}
\item \contentsline{section}{internal\+:\+:integer\+\_\+sequence$<$ T, N $>$}{\pageref{structinternal_1_1integer__sequence}}{}
\item \contentsline{section}{internal\+:\+:integer\+\_\+sequence$<$ T, Ns... $>$}{\pageref{structinternal_1_1integer__sequence}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:make\+\_\+integer\+\_\+sequence$<$ T, 0, Ns... $>$}{\pageref{structinternal_1_1make__integer__sequence_3_01_t_00_010_00_01_ns_8_8_8_01_4}}{}
\end{DoxyCompactList}
\item integral\+\_\+constant\begin{DoxyCompactList}
\item \contentsline{section}{convert\+\_\+to\+\_\+int$<$ T, Char, Enable $>$}{\pageref{structconvert__to__int}}{}
\item \contentsline{section}{internal\+:\+:format\+\_\+type$<$ Context, T $>$}{\pageref{structinternal_1_1format__type}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+string$<$ S $>$}{\pageref{structinternal_1_1is__string}}{}
\item \contentsline{section}{internal\+:\+:needs\+\_\+conversion$<$ Input\+It, Out\+Char $>$}{\pageref{structinternal_1_1needs__conversion}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Interface}{\pageref{class_wire_cell_1_1_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Anode\+Face $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Anode\+Face}{\pageref{class_wire_cell_1_1_i_anode_face}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Anode\+Face}{\pageref{class_wire_cell_1_1_gen_1_1_anode_face}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Anode\+Plane $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Anode\+Plane}{\pageref{class_wire_cell_1_1_i_anode_plane}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Anode\+Plane}{\pageref{class_wire_cell_1_1_gen_1_1_anode_plane}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Mega\+Anode\+Plane}{\pageref{class_wire_cell_1_1_gen_1_1_mega_anode_plane}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Application $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Application}{\pageref{class_wire_cell_1_1_i_application}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Fourdee}{\pageref{class_wire_cell_1_1_gen_1_1_fourdee}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus}}{}
\item \contentsline{section}{Wire\+Cell\+Apps\+:\+:Config\+Dumper}{\pageref{class_wire_cell_apps_1_1_config_dumper}}{}
\item \contentsline{section}{Wire\+Cell\+Apps\+:\+:Node\+Dumper}{\pageref{class_wire_cell_apps_1_1_node_dumper}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Tbb\+Flow}{\pageref{class_wire_cell_tbb_1_1_tbb_flow}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Channel\+Filter $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Channel\+Filter}{\pageref{class_wire_cell_1_1_i_channel_filter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:A\+D\+C\+Bit\+Shift}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_a_d_c_bit_shift}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:Coherent\+Noise\+Sub}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_coherent_noise_sub}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:One\+Channel\+Noise}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_noise}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:One\+Channel\+Status}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_status}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Protodune\+:\+:One\+Channel\+Noise}{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_one_channel_noise}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Protodune\+:\+:Rel\+Gain\+Calib}{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_rel_gain_calib}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Protodune\+:\+:Sticky\+Code\+Mitig}{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_sticky_code_mitig}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Channel\+Noise\+Database $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Channel\+Noise\+Database}{\pageref{class_wire_cell_1_1_i_channel_noise_database}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omni\+Channel\+Noise\+DB}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omni_channel_noise_d_b}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Simple\+Channel\+Noise\+DB}{\pageref{class_wire_cell_1_1_sig_proc_1_1_simple_channel_noise_d_b}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Channel\+Response $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Channel\+Response}{\pageref{class_wire_cell_1_1_i_channel_response}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Nominal\+Channel\+Response}{\pageref{class_wire_cell_1_1_sig_proc_1_1_nominal_channel_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Per\+Channel\+Response}{\pageref{class_wire_cell_1_1_sig_proc_1_1_per_channel_response}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Channel\+Spectrum $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Channel\+Spectrum}{\pageref{class_wire_cell_1_1_i_channel_spectrum}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Empirical\+Noise\+Model}{\pageref{class_wire_cell_1_1_gen_1_1_empirical_noise_model}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Channel\+Status $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Channel\+Status}{\pageref{class_wire_cell_1_1_i_channel_status}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Static\+Channel\+Status}{\pageref{class_wire_cell_1_1_gen_1_1_static_channel_status}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Configurable $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Configurable}{\pageref{class_wire_cell_1_1_i_configurable}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Detsim}{\pageref{class_wire_cell_1_1_detsim}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Diffuser}{\pageref{class_wire_cell_1_1_diffuser}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Add\+Noise}{\pageref{class_wire_cell_1_1_gen_1_1_add_noise}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Anode\+Plane}{\pageref{class_wire_cell_1_1_gen_1_1_anode_plane}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Birks\+Recombination}{\pageref{class_wire_cell_1_1_gen_1_1_birks_recombination}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Blip\+Source}{\pageref{class_wire_cell_1_1_gen_1_1_blip_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Box\+Recombination}{\pageref{class_wire_cell_1_1_gen_1_1_box_recombination}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Bagger}{\pageref{class_wire_cell_1_1_gen_1_1_depo_bagger}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Chunker}{\pageref{class_wire_cell_1_1_gen_1_1_depo_chunker}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Fanout}{\pageref{class_wire_cell_1_1_gen_1_1_depo_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Framer}{\pageref{class_wire_cell_1_1_gen_1_1_depo_framer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Merger}{\pageref{class_wire_cell_1_1_gen_1_1_depo_merger}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Set\+Fanout}{\pageref{class_wire_cell_1_1_gen_1_1_depo_set_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Transform}{\pageref{class_wire_cell_1_1_gen_1_1_depo_transform}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Zipper}{\pageref{class_wire_cell_1_1_gen_1_1_depo_zipper}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Digitizer}{\pageref{class_wire_cell_1_1_gen_1_1_digitizer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Drifter}{\pageref{class_wire_cell_1_1_gen_1_1_drifter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Ductor}{\pageref{class_wire_cell_1_1_gen_1_1_ductor}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Splat}{\pageref{class_wire_cell_1_1_gen_1_1_depo_splat}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Elec\+Response}{\pageref{class_wire_cell_1_1_gen_1_1_elec_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Empirical\+Noise\+Model}{\pageref{class_wire_cell_1_1_gen_1_1_empirical_noise_model}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Fourdee}{\pageref{class_wire_cell_1_1_gen_1_1_fourdee}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Frame\+Fanin}{\pageref{class_wire_cell_1_1_gen_1_1_frame_fanin}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Frame\+Fanout}{\pageref{class_wire_cell_1_1_gen_1_1_frame_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Frame\+Summer}{\pageref{class_wire_cell_1_1_gen_1_1_frame_summer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Mega\+Anode\+Plane}{\pageref{class_wire_cell_1_1_gen_1_1_mega_anode_plane}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Mip\+Recombination}{\pageref{class_wire_cell_1_1_gen_1_1_mip_recombination}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Misconfigure}{\pageref{class_wire_cell_1_1_gen_1_1_misconfigure}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Multi\+Ductor}{\pageref{class_wire_cell_1_1_gen_1_1_multi_ductor}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Noise\+Source}{\pageref{class_wire_cell_1_1_gen_1_1_noise_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Per\+Channel\+Variation}{\pageref{class_wire_cell_1_1_gen_1_1_per_channel_variation}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Plane\+Impact\+Response}{\pageref{class_wire_cell_1_1_gen_1_1_plane_impact_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Random}{\pageref{class_wire_cell_1_1_gen_1_1_random}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:R\+C\+Response}{\pageref{class_wire_cell_1_1_gen_1_1_r_c_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Reframer}{\pageref{class_wire_cell_1_1_gen_1_1_reframer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Response\+Sys}{\pageref{class_wire_cell_1_1_gen_1_1_response_sys}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Retagger}{\pageref{class_wire_cell_1_1_gen_1_1_retagger}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Silent\+Noise}{\pageref{class_wire_cell_1_1_gen_1_1_silent_noise}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Static\+Channel\+Status}{\pageref{class_wire_cell_1_1_gen_1_1_static_channel_status}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Time\+Gated\+Depos}{\pageref{class_wire_cell_1_1_gen_1_1_time_gated_depos}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Track\+Depos}{\pageref{class_wire_cell_1_1_gen_1_1_track_depos}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Truth\+Smearer}{\pageref{class_wire_cell_1_1_gen_1_1_truth_smearer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Truth\+Trace\+ID}{\pageref{class_wire_cell_1_1_gen_1_1_truth_trace_i_d}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Wire\+Bounded\+Depos}{\pageref{class_wire_cell_1_1_gen_1_1_wire_bounded_depos}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Wire\+Schema\+File}{\pageref{class_wire_cell_1_1_gen_1_1_wire_schema_file}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Clustering}{\pageref{class_wire_cell_1_1_img_1_1_blob_clustering}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Grouping}{\pageref{class_wire_cell_1_1_img_1_1_blob_grouping}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Reframer}{\pageref{class_wire_cell_1_1_img_1_1_blob_reframer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Set\+Sync}{\pageref{class_wire_cell_1_1_img_1_1_blob_set_sync}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Solving}{\pageref{class_wire_cell_1_1_img_1_1_blob_solving}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Cluster\+Sink}{\pageref{class_wire_cell_1_1_img_1_1_cluster_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Grid\+Tiling}{\pageref{class_wire_cell_1_1_img_1_1_grid_tiling}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Json\+Blob\+Set\+Sink}{\pageref{class_wire_cell_1_1_img_1_1_json_blob_set_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Json\+Cluster\+Tap}{\pageref{class_wire_cell_1_1_img_1_1_json_cluster_tap}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Naive\+Striper}{\pageref{class_wire_cell_1_1_img_1_1_naive_striper}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Slice\+Fanout}{\pageref{class_wire_cell_1_1_img_1_1_slice_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Slices\+Sink}{\pageref{class_wire_cell_1_1_img_1_1_slices_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Sum\+Slice\+Base}{\pageref{class_wire_cell_1_1_img_1_1_sum_slice_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Sum\+Slicer}{\pageref{class_wire_cell_1_1_img_1_1_sum_slicer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Sum\+Slices}{\pageref{class_wire_cell_1_1_img_1_1_sum_slices}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Plane\+Diffuser}{\pageref{class_wire_cell_1_1_plane_diffuser}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Channel\+Selector}{\pageref{class_wire_cell_1_1_sig_proc_1_1_channel_selector}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:D\+B\+Channel\+Selector}{\pageref{class_wire_cell_1_1_sig_proc_1_1_d_b_channel_selector}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Channel\+Splitter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_channel_splitter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Field\+Response}{\pageref{class_wire_cell_1_1_sig_proc_1_1_field_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Frame\+Merger}{\pageref{class_wire_cell_1_1_sig_proc_1_1_frame_merger}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Hf\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_hf_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:L1\+S\+P\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_l1_s_p_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Lf\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_lf_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:A\+D\+C\+Bit\+Shift}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_a_d_c_bit_shift}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:Config\+Filter\+Base}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_config_filter_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:Coherent\+Noise\+Sub}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_coherent_noise_sub}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:One\+Channel\+Noise}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_noise}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Microboone\+:\+:One\+Channel\+Status}{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_status}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Nominal\+Channel\+Response}{\pageref{class_wire_cell_1_1_sig_proc_1_1_nominal_channel_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+Noise\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_noise_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+P\+M\+T\+Noise\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_p_m_t_noise_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+Sig\+Proc}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omni\+Channel\+Noise\+DB}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omni_channel_noise_d_b}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Per\+Channel\+Response}{\pageref{class_wire_cell_1_1_sig_proc_1_1_per_channel_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Protodune\+:\+:Config\+Filter\+Base}{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_config_filter_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Protodune\+:\+:One\+Channel\+Noise}{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_one_channel_noise}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Protodune\+:\+:Rel\+Gain\+Calib}{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_rel_gain_calib}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Protodune\+:\+:Sticky\+Code\+Mitig}{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_sticky_code_mitig}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Bee\+Depo\+Source}{\pageref{class_wire_cell_1_1_sio_1_1_bee_depo_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Json\+Depo\+Source}{\pageref{class_wire_cell_1_1_sio_1_1_json_depo_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Numpy\+Depo\+Saver}{\pageref{class_wire_cell_1_1_sio_1_1_numpy_depo_saver}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Numpy\+Frame\+Saver}{\pageref{class_wire_cell_1_1_sio_1_1_numpy_frame_saver}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Params}{\pageref{class_wire_cell_1_1_wire_params}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Source}{\pageref{class_wire_cell_1_1_wire_source}}{}
\item \contentsline{section}{Wire\+Cell\+Apps\+:\+:Config\+Dumper}{\pageref{class_wire_cell_apps_1_1_config_dumper}}{}
\item \contentsline{section}{Wire\+Cell\+Apps\+:\+:Node\+Dumper}{\pageref{class_wire_cell_apps_1_1_node_dumper}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Data\+Flow\+Graph}{\pageref{class_wire_cell_tbb_1_1_data_flow_graph}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Tbb\+Flow}{\pageref{class_wire_cell_tbb_1_1_tbb_flow}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Data\+Flow\+Graph $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Data\+Flow\+Graph}{\pageref{class_wire_cell_1_1_i_data_flow_graph}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Data\+Flow\+Graph}{\pageref{class_wire_cell_tbb_1_1_data_flow_graph}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Deconvolution $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Deconvolution}{\pageref{class_wire_cell_1_1_i_deconvolution}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Factory $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Factory}{\pageref{class_wire_cell_1_1_i_factory}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Named\+Factory}{\pageref{class_wire_cell_1_1_i_named_factory}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Named\+Factory$<$ Type $>$}{\pageref{class_wire_cell_1_1_named_factory}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Field\+Response $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Field\+Response}{\pageref{class_wire_cell_1_1_i_field_response}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Field\+Response}{\pageref{class_wire_cell_1_1_sig_proc_1_1_field_response}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Filter\+Waveform $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Filter\+Waveform}{\pageref{class_wire_cell_1_1_i_filter_waveform}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Hf\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_hf_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Lf\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_lf_filter}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Impact\+Response $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Impact\+Response}{\pageref{class_wire_cell_1_1_i_impact_response}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Impact\+Response}{\pageref{class_wire_cell_1_1_gen_1_1_impact_response}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Node $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Node}{\pageref{class_wire_cell_1_1_i_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanin\+Node\+Base}{\pageref{class_wire_cell_1_1_i_fanin_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanin\+Node$<$ I\+Blob\+Set, I\+Blob\+Set, 0 $>$}{\pageref{class_wire_cell_1_1_i_fanin_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Blob\+Set\+Fanin}{\pageref{class_wire_cell_1_1_i_blob_set_fanin}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Set\+Sync}{\pageref{class_wire_cell_1_1_img_1_1_blob_set_sync}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanin\+Node$<$ I\+Cluster, I\+Cluster, 0 $>$}{\pageref{class_wire_cell_1_1_i_fanin_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Cluster\+Fanin}{\pageref{class_wire_cell_1_1_i_cluster_fanin}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanin\+Node$<$ I\+Frame, I\+Frame, 0 $>$}{\pageref{class_wire_cell_1_1_i_fanin_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Fanin}{\pageref{class_wire_cell_1_1_i_frame_fanin}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Frame\+Fanin}{\pageref{class_wire_cell_1_1_gen_1_1_frame_fanin}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanin\+Node$<$ Input\+Type, Output\+Type, Fanin\+Multiplicity $>$}{\pageref{class_wire_cell_1_1_i_fanin_node}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanout\+Node\+Base}{\pageref{class_wire_cell_1_1_i_fanout_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanout\+Node$<$ I\+Blob\+Set\+:\+:vector, I\+Blob\+Set, 0 $>$}{\pageref{class_wire_cell_1_1_i_fanout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Blob\+Set\+Fanout}{\pageref{class_wire_cell_1_1_i_blob_set_fanout}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanout\+Node$<$ I\+Depo, I\+Depo, 0 $>$}{\pageref{class_wire_cell_1_1_i_fanout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Fanout}{\pageref{class_wire_cell_1_1_i_depo_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Fanout}{\pageref{class_wire_cell_1_1_gen_1_1_depo_fanout}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanout\+Node$<$ I\+Depo\+Set, I\+Depo\+Set, 0 $>$}{\pageref{class_wire_cell_1_1_i_fanout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Set\+Fanout}{\pageref{class_wire_cell_1_1_i_depo_set_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Set\+Fanout}{\pageref{class_wire_cell_1_1_gen_1_1_depo_set_fanout}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanout\+Node$<$ I\+Frame, I\+Frame, 0 $>$}{\pageref{class_wire_cell_1_1_i_fanout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Fanout}{\pageref{class_wire_cell_1_1_i_frame_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Frame\+Fanout}{\pageref{class_wire_cell_1_1_gen_1_1_frame_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Channel\+Splitter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_channel_splitter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanout\+Node$<$ I\+Slice, I\+Slice, 0 $>$}{\pageref{class_wire_cell_1_1_i_fanout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Slice\+Fanout}{\pageref{class_wire_cell_1_1_i_slice_fanout}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Slice\+Fanout}{\pageref{class_wire_cell_1_1_img_1_1_slice_fanout}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Fanout\+Node$<$ Input\+Type, Output\+Type, Fanout\+Multiplicity $>$}{\pageref{class_wire_cell_1_1_i_fanout_node}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node\+Base}{\pageref{class_wire_cell_1_1_i_function_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Cluster, I\+Cluster $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Cluster\+Filter}{\pageref{class_wire_cell_1_1_i_cluster_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Grouping}{\pageref{class_wire_cell_1_1_img_1_1_blob_grouping}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Solving}{\pageref{class_wire_cell_1_1_img_1_1_blob_solving}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Json\+Cluster\+Tap}{\pageref{class_wire_cell_1_1_img_1_1_json_cluster_tap}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Cluster, I\+Frame $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Cluster\+Framer}{\pageref{class_wire_cell_1_1_i_cluster_framer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Reframer}{\pageref{class_wire_cell_1_1_img_1_1_blob_reframer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Depo, I\+Depo $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Filter}{\pageref{class_wire_cell_1_1_i_depo_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Numpy\+Depo\+Saver}{\pageref{class_wire_cell_1_1_sio_1_1_numpy_depo_saver}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Depo\+Set, I\+Frame $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Framer}{\pageref{class_wire_cell_1_1_i_depo_framer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Framer}{\pageref{class_wire_cell_1_1_gen_1_1_depo_framer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Transform}{\pageref{class_wire_cell_1_1_gen_1_1_depo_transform}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Zipper}{\pageref{class_wire_cell_1_1_gen_1_1_depo_zipper}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Frame, I\+Frame $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Filter}{\pageref{class_wire_cell_1_1_i_frame_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Add\+Noise}{\pageref{class_wire_cell_1_1_gen_1_1_add_noise}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Digitizer}{\pageref{class_wire_cell_1_1_gen_1_1_digitizer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Misconfigure}{\pageref{class_wire_cell_1_1_gen_1_1_misconfigure}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Per\+Channel\+Variation}{\pageref{class_wire_cell_1_1_gen_1_1_per_channel_variation}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Reframer}{\pageref{class_wire_cell_1_1_gen_1_1_reframer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Retagger}{\pageref{class_wire_cell_1_1_gen_1_1_retagger}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Channel\+Selector}{\pageref{class_wire_cell_1_1_sig_proc_1_1_channel_selector}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:L1\+S\+P\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_l1_s_p_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+Noise\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_noise_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+P\+M\+T\+Noise\+Filter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_p_m_t_noise_filter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+Sig\+Proc}{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Numpy\+Frame\+Saver}{\pageref{class_wire_cell_1_1_sio_1_1_numpy_frame_saver}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Frame, I\+Slice\+Frame $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Slicer}{\pageref{class_wire_cell_1_1_i_frame_slicer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Sum\+Slicer}{\pageref{class_wire_cell_1_1_img_1_1_sum_slicer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Slice, I\+Blob\+Set $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Tiling}{\pageref{class_wire_cell_1_1_i_tiling}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Grid\+Tiling}{\pageref{class_wire_cell_1_1_img_1_1_grid_tiling}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Slice, I\+Stripe\+Set $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Slice\+Striper}{\pageref{class_wire_cell_1_1_i_slice_striper}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Naive\+Striper}{\pageref{class_wire_cell_1_1_img_1_1_naive_striper}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Wire\+:\+:vector, I\+Wire\+Summary $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Summarizer}{\pageref{class_wire_cell_1_1_i_wire_summarizer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Summarizer}{\pageref{class_wire_cell_1_1_wire_summarizer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ I\+Wire\+Parameters, I\+Wire\+:\+:vector $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Generator}{\pageref{class_wire_cell_1_1_i_wire_generator}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Generator}{\pageref{class_wire_cell_1_1_wire_generator}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Function\+Node$<$ Input\+Type, Output\+Type $>$}{\pageref{class_wire_cell_1_1_i_function_node}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Hydra\+Node\+Base}{\pageref{class_wire_cell_1_1_i_hydra_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Hydra\+Node$<$ std\+:\+:tuple$<$ I\+Depo, I\+Depo $>$, std\+:\+:tuple$<$ I\+Depo $>$ $>$}{\pageref{class_wire_cell_1_1_i_hydra_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Merger}{\pageref{class_wire_cell_1_1_i_depo_merger}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Merger}{\pageref{class_wire_cell_1_1_gen_1_1_depo_merger}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Hydra\+Node$<$ Input\+Tuple, Output\+Tuple $>$}{\pageref{class_wire_cell_1_1_i_hydra_node}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Join\+Node\+Base}{\pageref{class_wire_cell_1_1_i_join_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Join\+Node$<$ std\+:\+:tuple$<$ I\+Frame, I\+Frame $>$, I\+Frame $>$}{\pageref{class_wire_cell_1_1_i_join_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Joiner}{\pageref{class_wire_cell_1_1_i_frame_joiner}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Frame\+Summer}{\pageref{class_wire_cell_1_1_gen_1_1_frame_summer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Frame\+Merger}{\pageref{class_wire_cell_1_1_sig_proc_1_1_frame_merger}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Join\+Node$<$ Input\+Tuple, Output\+Type $>$}{\pageref{class_wire_cell_1_1_i_join_node}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node\+Base}{\pageref{class_wire_cell_1_1_i_queuedout_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node$<$ I\+Blob\+Set, I\+Blob\+Set $>$}{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Blob\+Set\+Processor}{\pageref{class_wire_cell_1_1_i_blob_set_processor}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node$<$ I\+Blob\+Set, I\+Cluster $>$}{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Clustering}{\pageref{class_wire_cell_1_1_i_clustering}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Blob\+Clustering}{\pageref{class_wire_cell_1_1_img_1_1_blob_clustering}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node$<$ I\+Depo, I\+Depo $>$}{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Drifter}{\pageref{class_wire_cell_1_1_i_drifter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Drifter}{\pageref{class_wire_cell_1_1_gen_1_1_drifter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Time\+Gated\+Depos}{\pageref{class_wire_cell_1_1_gen_1_1_time_gated_depos}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Wire\+Bounded\+Depos}{\pageref{class_wire_cell_1_1_gen_1_1_wire_bounded_depos}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node$<$ I\+Depo, I\+Depo\+Set $>$}{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Collector}{\pageref{class_wire_cell_1_1_i_depo_collector}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Bagger}{\pageref{class_wire_cell_1_1_gen_1_1_depo_bagger}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Depo\+Chunker}{\pageref{class_wire_cell_1_1_gen_1_1_depo_chunker}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node$<$ I\+Depo, I\+Diffusion $>$}{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Diffuser}{\pageref{class_wire_cell_1_1_i_diffuser}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Diffuser}{\pageref{class_wire_cell_1_1_diffuser}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Plane\+Diffuser}{\pageref{class_wire_cell_1_1_plane_diffuser}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node$<$ I\+Depo, I\+Frame $>$}{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Ductor}{\pageref{class_wire_cell_1_1_i_ductor}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Ductor}{\pageref{class_wire_cell_1_1_gen_1_1_ductor}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Multi\+Ductor}{\pageref{class_wire_cell_1_1_gen_1_1_multi_ductor}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Truth\+Smearer}{\pageref{class_wire_cell_1_1_gen_1_1_truth_smearer}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Truth\+Trace\+ID}{\pageref{class_wire_cell_1_1_gen_1_1_truth_trace_i_d}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node$<$ I\+Frame, I\+Slice $>$}{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Slices}{\pageref{class_wire_cell_1_1_i_frame_slices}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Sum\+Slices}{\pageref{class_wire_cell_1_1_img_1_1_sum_slices}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Queuedout\+Node$<$ Input\+Type, Output\+Type $>$}{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node\+Base}{\pageref{class_wire_cell_1_1_i_sink_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ I\+Blob\+Set $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Blob\+Set\+Sink}{\pageref{class_wire_cell_1_1_i_blob_set_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Json\+Blob\+Set\+Sink}{\pageref{class_wire_cell_1_1_img_1_1_json_blob_set_sink}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ I\+Cluster $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Cluster\+Sink}{\pageref{class_wire_cell_1_1_i_cluster_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Cluster\+Sink}{\pageref{class_wire_cell_1_1_img_1_1_cluster_sink}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ I\+Depo $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Sink}{\pageref{class_wire_cell_1_1_i_depo_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Dump\+Depos}{\pageref{class_wire_cell_1_1_dump_depos}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ I\+Frame $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Sink}{\pageref{class_wire_cell_1_1_i_frame_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Dump\+Frames}{\pageref{class_wire_cell_1_1_gen_1_1_dump_frames}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ I\+Slice\+Frame $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Slice\+Frame\+Sink}{\pageref{class_wire_cell_1_1_i_slice_frame_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Slices\+Sink}{\pageref{class_wire_cell_1_1_img_1_1_slices_sink}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ I\+Stripe\+Set $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Stripe\+Set\+Sink}{\pageref{class_wire_cell_1_1_i_stripe_set_sink}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Img\+:\+:Stripes\+Sink}{\pageref{class_wire_cell_1_1_img_1_1_stripes_sink}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ Point\+Vector $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Point\+Field\+Sink}{\pageref{class_wire_cell_1_1_i_point_field_sink}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ Scalar\+Field $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Scalar\+Field\+Sink}{\pageref{class_wire_cell_1_1_i_scalar_field_sink}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sink\+Node$<$ Input\+Type $>$}{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Source\+Node\+Base}{\pageref{class_wire_cell_1_1_i_source_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Source\+Node$<$ I\+Depo $>$}{\pageref{class_wire_cell_1_1_i_source_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Depo\+Source}{\pageref{class_wire_cell_1_1_i_depo_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Blip\+Source}{\pageref{class_wire_cell_1_1_gen_1_1_blip_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Track\+Depos}{\pageref{class_wire_cell_1_1_gen_1_1_track_depos}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Bee\+Depo\+Source}{\pageref{class_wire_cell_1_1_sio_1_1_bee_depo_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Json\+Depo\+Source}{\pageref{class_wire_cell_1_1_sio_1_1_json_depo_source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Source\+Node$<$ I\+Frame $>$}{\pageref{class_wire_cell_1_1_i_source_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Source}{\pageref{class_wire_cell_1_1_i_frame_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Noise\+Source}{\pageref{class_wire_cell_1_1_gen_1_1_noise_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Silent\+Noise}{\pageref{class_wire_cell_1_1_gen_1_1_silent_noise}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Source\+Node$<$ I\+Wire\+:\+:vector $>$}{\pageref{class_wire_cell_1_1_i_source_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Source}{\pageref{class_wire_cell_1_1_i_wire_source}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Source}{\pageref{class_wire_cell_1_1_wire_source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Source\+Node$<$ Output\+Type $>$}{\pageref{class_wire_cell_1_1_i_source_node}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Split\+Node\+Base}{\pageref{class_wire_cell_1_1_i_split_node_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Split\+Node$<$ I\+Frame, std\+:\+:tuple$<$ I\+Frame, I\+Frame $>$ $>$}{\pageref{class_wire_cell_1_1_i_split_node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Frame\+Splitter}{\pageref{class_wire_cell_1_1_i_frame_splitter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Frame\+Splitter}{\pageref{class_wire_cell_1_1_sig_proc_1_1_frame_splitter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Split\+Node$<$ Input\+Type, Output\+Tuple $>$}{\pageref{class_wire_cell_1_1_i_split_node}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Plane\+Impact\+Response $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Plane\+Impact\+Response}{\pageref{class_wire_cell_1_1_i_plane_impact_response}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Plane\+Impact\+Response}{\pageref{class_wire_cell_1_1_gen_1_1_plane_impact_response}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Random $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Random}{\pageref{class_wire_cell_1_1_i_random}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Random}{\pageref{class_wire_cell_1_1_gen_1_1_random}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Recombination\+Model $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Recombination\+Model}{\pageref{class_wire_cell_1_1_i_recombination_model}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Birks\+Recombination}{\pageref{class_wire_cell_1_1_gen_1_1_birks_recombination}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Box\+Recombination}{\pageref{class_wire_cell_1_1_gen_1_1_box_recombination}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Mip\+Recombination}{\pageref{class_wire_cell_1_1_gen_1_1_mip_recombination}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Wire\+Parameters $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Parameters}{\pageref{class_wire_cell_1_1_i_wire_parameters}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Params}{\pageref{class_wire_cell_1_1_wire_params}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Wire\+Plane $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Plane}{\pageref{class_wire_cell_1_1_i_wire_plane}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Wire\+Plane}{\pageref{class_wire_cell_1_1_gen_1_1_wire_plane}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ I\+Wire\+Schema $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Schema}{\pageref{class_wire_cell_1_1_i_wire_schema}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Wire\+Schema\+File}{\pageref{class_wire_cell_1_1_gen_1_1_wire_schema_file}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Component$<$ Type $>$}{\pageref{class_wire_cell_1_1_i_component}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Processor}{\pageref{class_wire_cell_1_1_i_processor}}{}
\end{DoxyCompactList}
\item I\+Random\begin{DoxyCompactList}
\item \contentsline{section}{RandomT$<$ U\+R\+NG $>$}{\pageref{class_random_t}}{}
\end{DoxyCompactList}
\item is\+\_\+base\+\_\+of\begin{DoxyCompactList}
\item \contentsline{section}{is\+\_\+compile\+\_\+string$<$ S $>$}{\pageref{structis__compile__string}}{}
\end{DoxyCompactList}
\item is\+\_\+constructible\begin{DoxyCompactList}
\item \contentsline{section}{is\+\_\+constructible$<$ T $>$}{\pageref{structis__constructible}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:is\+\_\+integer$<$ T $>$}{\pageref{structinternal_1_1is__integer}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+like\+\_\+std\+\_\+string$<$ T $>$}{\pageref{classinternal_1_1is__like__std__string}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+output\+\_\+iterator$<$ It $>$}{\pageref{classinternal_1_1is__output__iterator}}{}
\item \contentsline{section}{is\+\_\+range$<$ T $>$}{\pageref{structis__range}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+streamable$<$ T, Char $>$}{\pageref{classinternal_1_1is__streamable}}{}
\item \contentsline{section}{is\+\_\+tuple\+\_\+like$<$ T $>$}{\pageref{structis__tuple__like}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+tuple\+\_\+like\+\_\+$<$ T $>$}{\pageref{classinternal_1_1is__tuple__like__}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Sequence$<$ I\+Data\+Class $>$}{\pageref{class_wire_cell_1_1_i_sequence}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sequence\+Adapter$<$ I\+Data\+Class $>$}{\pageref{class_wire_cell_1_1_sequence_adapter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:it\+\_\+category$<$ T $\ast$ $>$}{\pageref{structinternal_1_1it__category_3_01_t_01_5_01_4}}{}
\item \contentsline{section}{internal\+:\+:it\+\_\+category$<$ T, typename void\+\_\+$<$ typename T\+:\+:iterator\+\_\+category $>$\+:\+:type $>$}{\pageref{structinternal_1_1it__category_3_01_t_00_01typename_01void___3_01typename_01_t_1_1iterator__category_01_4_1_1type_01_4}}{}
\item iterator\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Iterator$<$ Value\+Type $>$}{\pageref{class_wire_cell_1_1_iterator}}{}
\end{DoxyCompactList}
\item iterator\+\_\+facade\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Generator\+Iter$<$ Callable, Value $>$}{\pageref{struct_wire_cell_1_1_generator_iter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Random\+Iter$<$ Container, Value $>$}{\pageref{struct_wire_cell_1_1_random_iter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Iterator\+Base$<$ Value\+Type $>$}{\pageref{class_wire_cell_1_1_iterator_base}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Compare\+Ident}{\pageref{struct_wire_cell_1_1_i_wire_compare_ident}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Compare\+Index}{\pageref{struct_wire_cell_1_1_i_wire_compare_index}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:I\+Wire\+Compare\+Segment}{\pageref{struct_wire_cell_1_1_i_wire_compare_segment}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Join\+Body$<$ Tuple\+Type $>$}{\pageref{class_wire_cell_tbb_1_1_join_body}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sio\+:\+:Json\+Recombination\+Adaptor}{\pageref{class_sio_1_1_json_recombination_adaptor}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Electrons\+Adapter}{\pageref{class_electrons_adapter}}{}
\item \contentsline{section}{Point\+Adapter}{\pageref{class_point_adapter}}{}
\item \contentsline{section}{Step\+Adapter}{\pageref{class_step_adapter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{label\+\_\+writer\+\_\+t}{\pageref{structlabel__writer__t}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:linterp$<$ Real $>$}{\pageref{class_wire_cell_1_1linterp}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:linterp$<$ double $>$}{\pageref{class_wire_cell_1_1linterp}}{}
\item \contentsline{section}{internal\+:\+:locale\+\_\+ref}{\pageref{classinternal_1_1locale__ref}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:log\+\_\+msg}{\pageref{structspdlog_1_1details_1_1log__msg}}{}
\item \contentsline{section}{spdlog\+:\+:logger}{\pageref{classspdlog_1_1logger}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:async\+\_\+logger}{\pageref{classspdlog_1_1async__logger}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Main}{\pageref{class_wire_cell_1_1_main}}{}
\item \contentsline{section}{std\+:\+:make\+\_\+index\+\_\+sequence$<$ N, Is $>$}{\pageref{structstd_1_1make__index__sequence}}{}
\item \contentsline{section}{internal\+:\+:make\+\_\+integer\+\_\+sequence$<$ T, N, Ns $>$}{\pageref{structinternal_1_1make__integer__sequence}}{}
\item make\+\_\+unsigned\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:make\+\_\+unsigned\+\_\+or\+\_\+bool$<$ T $>$}{\pageref{structinternal_1_1make__unsigned__or__bool}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:make\+\_\+unsigned\+\_\+or\+\_\+bool$<$ bool $>$}{\pageref{structinternal_1_1make__unsigned__or__bool_3_01bool_01_4}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Mem\+Usage}{\pageref{class_wire_cell_1_1_mem_usage}}{}
\item \contentsline{section}{monostate}{\pageref{structmonostate}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:mpmc\+\_\+blocking\+\_\+queue$<$ T $>$}{\pageref{classspdlog_1_1details_1_1mpmc__blocking__queue}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:mpmc\+\_\+blocking\+\_\+queue$<$ item\+\_\+type $>$}{\pageref{classspdlog_1_1details_1_1mpmc__blocking__queue}}{}
\item \contentsline{section}{internal\+:\+:named\+\_\+arg\+\_\+base$<$ Char $>$}{\pageref{structinternal_1_1named__arg__base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:named\+\_\+arg$<$ T, Char $>$}{\pageref{structinternal_1_1named__arg}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Named\+Factory\+Registry$<$ I\+Type $>$}{\pageref{class_wire_cell_1_1_named_factory_registry}}{}
\item \contentsline{section}{internal\+:\+:no\+\_\+thousands\+\_\+sep}{\pageref{structinternal_1_1no__thousands__sep}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Solving\+:\+:node\+\_\+t}{\pageref{struct_wire_cell_1_1_ray_grid_1_1_solving_1_1node__t}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Grouping\+:\+:node\+\_\+t}{\pageref{struct_wire_cell_1_1_ray_grid_1_1_grouping_1_1node__t}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Node\+Wrapper}{\pageref{class_wire_cell_tbb_1_1_node_wrapper}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Fanin\+Wrapper}{\pageref{class_wire_cell_tbb_1_1_fanin_wrapper}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Function\+Wrapper}{\pageref{class_wire_cell_tbb_1_1_function_wrapper}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Join\+Wrapper}{\pageref{class_wire_cell_tbb_1_1_join_wrapper}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Queuedout\+Wrapper}{\pageref{class_wire_cell_tbb_1_1_queuedout_wrapper}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Sink\+Node\+Wrapper}{\pageref{class_wire_cell_tbb_1_1_sink_node_wrapper}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Source\+Node\+Wrapper}{\pageref{class_wire_cell_tbb_1_1_source_node_wrapper}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Empirical\+Noise\+Model\+:\+:Noise\+Spectrum}{\pageref{struct_wire_cell_1_1_gen_1_1_empirical_noise_model_1_1_noise_spectrum}}{}
\item \contentsline{section}{cnpy\+:\+:Npy\+Array}{\pageref{structcnpy_1_1_npy_array}}{}
\item \contentsline{section}{internal\+:\+:null$<$ T $>$}{\pageref{structinternal_1_1null}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:null\+\_\+atomic\+\_\+int}{\pageref{structspdlog_1_1details_1_1null__atomic__int}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:null\+\_\+mutex}{\pageref{structspdlog_1_1details_1_1null__mutex}}{}
\item \contentsline{section}{internal\+:\+:null\+\_\+terminating\+\_\+iterator$<$ Char $>$}{\pageref{classinternal_1_1null__terminating__iterator}}{}
\item \contentsline{section}{basic\+\_\+writer$<$ Range $>$\+:\+:int\+\_\+writer$<$ Int, Spec $>$\+:\+:num\+\_\+writer}{\pageref{structbasic__writer_1_1int__writer_1_1num__writer}}{}
\item numeric\+\_\+limits\begin{DoxyCompactList}
\item \contentsline{section}{std\+:\+:numeric\+\_\+limits$<$ fmt\+:\+:internal\+:\+:dummy\+\_\+int $>$}{\pageref{classstd_1_1numeric__limits_3_01fmt_1_1internal_1_1dummy__int_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Object\+Array2d$<$ Thing $>$}{\pageref{class_wire_cell_1_1_object_array2d}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Object\+Array2d$<$ Vector $>$}{\pageref{class_wire_cell_1_1_object_array2d}}{}
\item \contentsline{section}{output\+\_\+range$<$ Output\+It, T $>$}{\pageref{classoutput__range}}{}
\item \contentsline{section}{output\+\_\+range$<$ std\+:\+:back\+\_\+insert\+\_\+iterator$<$ Container $>$ $>$}{\pageref{classoutput__range}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{back\+\_\+insert\+\_\+range$<$ Container $>$}{\pageref{classback__insert__range}}{}
\end{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:padding\+\_\+info}{\pageref{structspdlog_1_1details_1_1padding__info}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ress\+:\+:Params}{\pageref{struct_wire_cell_1_1_ress_1_1_params}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Persist\+:\+:Parser}{\pageref{class_wire_cell_1_1_persist_1_1_parser}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Diagnostics\+:\+:Partial}{\pageref{class_wire_cell_1_1_sig_proc_1_1_diagnostics_1_1_partial}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Schema\+:\+:Path\+Response}{\pageref{struct_wire_cell_1_1_response_1_1_schema_1_1_path_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Peak\+Finding}{\pageref{class_wire_cell_1_1_sig_proc_1_1_peak_finding}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:periodic\+\_\+worker}{\pageref{classspdlog_1_1details_1_1periodic__worker}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Pimpos}{\pageref{class_wire_cell_1_1_pimpos}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Schema\+:\+:Plane}{\pageref{struct_wire_cell_1_1_wire_schema_1_1_plane}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Response\+:\+:Schema\+:\+:Plane\+Response}{\pageref{struct_wire_cell_1_1_response_1_1_schema_1_1_plane_response}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Plugin}{\pageref{class_wire_cell_1_1_plugin}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Plugin\+Manager}{\pageref{class_wire_cell_1_1_plugin_manager}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:P\+M\+T\+Noise\+R\+OI}{\pageref{class_wire_cell_1_1_sig_proc_1_1_p_m_t_noise_r_o_i}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Blip\+Source\+:\+:Point\+Maker}{\pageref{struct_wire_cell_1_1_gen_1_1_blip_source_1_1_point_maker}}{}
\item Point\+Maker\begin{DoxyCompactList}
\item \contentsline{section}{Uniform\+Box}{\pageref{struct_uniform_box}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:precision\+\_\+adapter$<$ Spec\+Handler, Char $>$}{\pageref{structinternal_1_1precision__adapter}}{}
\item \contentsline{section}{internal\+:\+:prettify\+\_\+handler}{\pageref{structinternal_1_1prettify__handler}}{}
\item \contentsline{section}{printf\+\_\+formatter$<$ T $>$}{\pageref{structprintf__formatter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Proc}{\pageref{class_wire_cell_1_1_proc}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sink\+Proc}{\pageref{class_wire_cell_1_1_sink_proc}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Drop\+Sink\+Proc}{\pageref{class_wire_cell_1_1_drop_sink_proc}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Filter\+Proc}{\pageref{class_wire_cell_1_1_filter_proc}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Noise\+Adder\+Proc}{\pageref{class_noise_adder_proc}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Function\+Node\+Proc}{\pageref{class_wire_cell_1_1_function_node_proc}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Queued\+Node\+Proc}{\pageref{class_wire_cell_1_1_queued_node_proc}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Shunt\+Proc}{\pageref{class_wire_cell_1_1_shunt_proc}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Sink\+Node\+Proc}{\pageref{class_wire_cell_1_1_sink_node_proc}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Source\+Proc}{\pageref{class_wire_cell_1_1_source_proc}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Filter\+Proc}{\pageref{class_wire_cell_1_1_filter_proc}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Source\+Node\+Proc}{\pageref{class_wire_cell_1_1_source_node_proc}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Quantity}{\pageref{class_wire_cell_1_1_quantity}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Queuedout\+Body}{\pageref{class_wire_cell_tbb_1_1_queuedout_body}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Range\+Feed$<$ Iter $>$}{\pageref{struct_wire_cell_1_1_range_feed}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:registry}{\pageref{classspdlog_1_1details_1_1registry}}{}
\item \contentsline{section}{internal\+:\+:function$<$ Result $>$\+:\+:result$<$ T $>$}{\pageref{structinternal_1_1function_1_1result}}{}
\item \contentsline{section}{internal\+:\+:result\+\_\+of$<$ typename $>$}{\pageref{structinternal_1_1result__of}}{}
\item \contentsline{section}{internal\+:\+:result\+\_\+of$<$ F(Args...)$>$}{\pageref{structinternal_1_1result__of_3_01_f_07_args_8_8_8_08_4}}{}
\item \contentsline{section}{Return\+Bool}{\pageref{struct_return_bool}}{}
\item \contentsline{section}{rgb}{\pageref{structrgb}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:R\+O\+I\+\_\+formation}{\pageref{class_wire_cell_1_1_sig_proc_1_1_r_o_i__formation}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:R\+O\+I\+\_\+refinement}{\pageref{class_wire_cell_1_1_sig_proc_1_1_r_o_i__refinement}}{}
\item runtime\+\_\+error\begin{DoxyCompactList}
\item \contentsline{section}{format\+\_\+error}{\pageref{classformat__error}}{}
\item \contentsline{section}{system\+\_\+error}{\pageref{classsystem__error}}{}
\end{DoxyCompactList}
\item Scalar\+Maker\begin{DoxyCompactList}
\item \contentsline{section}{Decay\+Time}{\pageref{struct_decay_time}}{}
\item \contentsline{section}{Pdf}{\pageref{struct_pdf}}{}
\item \contentsline{section}{Return\+Value}{\pageref{struct_return_value}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Gen\+:\+:Blip\+Source\+:\+:Scalar\+Maker}{\pageref{struct_wire_cell_1_1_gen_1_1_blip_source_1_1_scalar_maker}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:scoped\+\_\+pad}{\pageref{classspdlog_1_1details_1_1scoped__pad}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:shared\+\_\+queued$<$ Tuple $>$}{\pageref{struct_wire_cell_1_1shared__queued}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:shared\+\_\+queued$<$ T$<$ Types... $>$ $>$}{\pageref{struct_wire_cell_1_1shared__queued_3_01_t_3_01_types_8_8_8_01_4_01_4}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Signal\+R\+OI}{\pageref{class_wire_cell_1_1_sig_proc_1_1_signal_r_o_i}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Sig\+Slot\+Sink\+Source\+Adapter$<$ Input\+Type, Output\+Type, Processor $>$}{\pageref{class_wire_cell_1_1_sig_slot_sink_source_adapter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Singleton$<$ T $>$}{\pageref{class_wire_cell_1_1_singleton}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:sink}{\pageref{classspdlog_1_1sinks_1_1sink}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:ansicolor\+\_\+sink$<$ Target\+Stream, Console\+Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1ansicolor__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:base\+\_\+sink$<$ Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1base__sink}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:android\+\_\+sink$<$ Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1android__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:basic\+\_\+file\+\_\+sink$<$ Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1basic__file__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:daily\+\_\+file\+\_\+sink$<$ Mutex, File\+Name\+Calc $>$}{\pageref{classspdlog_1_1sinks_1_1daily__file__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:dist\+\_\+sink$<$ Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1dist__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:null\+\_\+sink$<$ Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1null__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:ostream\+\_\+sink$<$ Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1ostream__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:rotating\+\_\+file\+\_\+sink$<$ Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1rotating__file__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:syslog\+\_\+sink$<$ Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1syslog__sink}}{}
\end{DoxyCompactList}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:stdout\+\_\+sink$<$ Target\+Stream, Console\+Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1stdout__sink}}{}
\item \contentsline{section}{spdlog\+:\+:sinks\+:\+:wincolor\+\_\+sink$<$ Out\+Handle, Console\+Mutex $>$}{\pageref{classspdlog_1_1sinks_1_1wincolor__sink}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Sink\+Body}{\pageref{class_wire_cell_tbb_1_1_sink_body}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Solving}{\pageref{class_wire_cell_1_1_ray_grid_1_1_solving}}{}
\item \contentsline{section}{Sort\+By\+Index}{\pageref{struct_sort_by_index}}{}
\item \contentsline{section}{spdlog\+:\+:source\+\_\+loc}{\pageref{structspdlog_1_1source__loc}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Source\+Body}{\pageref{class_wire_cell_tbb_1_1_source_body}}{}
\item \contentsline{section}{internal\+:\+:specs\+\_\+setter$<$ Char $>$}{\pageref{classinternal_1_1specs__setter}}{}
\item \contentsline{section}{internal\+:\+:specs\+\_\+setter$<$ Context\+:\+:char\+\_\+type $>$}{\pageref{classinternal_1_1specs__setter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:specs\+\_\+handler$<$ Context $>$}{\pageref{classinternal_1_1specs__handler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:specs\+\_\+setter$<$ Parse\+Context\+:\+:char\+\_\+type $>$}{\pageref{classinternal_1_1specs__setter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:dynamic\+\_\+specs\+\_\+handler$<$ Parse\+Context $>$}{\pageref{classinternal_1_1dynamic__specs__handler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Schema\+:\+:Store}{\pageref{class_wire_cell_1_1_wire_schema_1_1_store}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Schema\+:\+:Store\+DB}{\pageref{struct_wire_cell_1_1_wire_schema_1_1_store_d_b}}{}
\item \contentsline{section}{internal\+:\+:string\+\_\+value$<$ Char $>$}{\pageref{structinternal_1_1string__value}}{}
\item \contentsline{section}{internal\+:\+:string\+\_\+value$<$ char\+\_\+type $>$}{\pageref{structinternal_1_1string__value}}{}
\item \contentsline{section}{internal\+:\+:string\+\_\+value$<$ signed char $>$}{\pageref{structinternal_1_1string__value}}{}
\item \contentsline{section}{internal\+:\+:string\+\_\+value$<$ unsigned char $>$}{\pageref{structinternal_1_1string__value}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Strip}{\pageref{struct_wire_cell_1_1_ray_grid_1_1_strip}}{}
\item \contentsline{section}{spdlog\+:\+:synchronous\+\_\+factory}{\pageref{structspdlog_1_1synchronous__factory}}{}
\item \contentsline{section}{text\+\_\+style}{\pageref{classtext__style}}{}
\item \contentsline{section}{spdlog\+:\+:details\+:\+:thread\+\_\+pool}{\pageref{classspdlog_1_1details_1_1thread__pool}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Ray\+Grid\+:\+:Tiling}{\pageref{class_wire_cell_1_1_ray_grid_1_1_tiling}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Time\+Keeper}{\pageref{class_wire_cell_1_1_time_keeper}}{}
\item true\+\_\+type\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:is\+\_\+like\+\_\+std\+\_\+string$<$ fmt\+:\+:basic\+\_\+string\+\_\+view$<$ Char $>$ $>$}{\pageref{structinternal_1_1is__like__std__string_3_01fmt_1_1basic__string__view_3_01_char_01_4_01_4}}{}
\item \contentsline{section}{internal\+:\+:is\+\_\+range\+\_\+$<$ T, typename std\+:\+:conditional$<$ false, conditional\+\_\+helper$<$ decltype(internal\+:\+:declval$<$ T $>$().begin()), decltype(internal\+:\+:declval$<$ T $>$().end())$>$, void $>$\+:\+:type $>$}{\pageref{structinternal_1_1is__range___3_01_t_00_01typename_01std_1_1conditional_3_01false_00_01condition3cb3b849b8281fb701deab896849f46a}}{}
\item \contentsline{section}{is\+\_\+contiguous$<$ internal\+:\+:basic\+\_\+buffer$<$ Char $>$ $>$}{\pageref{structis__contiguous_3_01internal_1_1basic__buffer_3_01_char_01_4_01_4}}{}
\item \contentsline{section}{is\+\_\+contiguous$<$ std\+:\+:basic\+\_\+string$<$ Char $>$ $>$}{\pageref{structis__contiguous_3_01std_1_1basic__string_3_01_char_01_4_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:truncating\+\_\+iterator$<$ Output\+It, Enable $>$}{\pageref{classinternal_1_1truncating__iterator}}{}
\item \contentsline{section}{internal\+:\+:truncating\+\_\+iterator\+\_\+base$<$ Output\+It $>$}{\pageref{classinternal_1_1truncating__iterator__base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{internal\+:\+:truncating\+\_\+iterator$<$ Output\+It, std\+:\+:false\+\_\+type $>$}{\pageref{classinternal_1_1truncating__iterator_3_01_output_it_00_01std_1_1false__type_01_4}}{}
\item \contentsline{section}{internal\+:\+:truncating\+\_\+iterator$<$ Output\+It, std\+:\+:true\+\_\+type $>$}{\pageref{classinternal_1_1truncating__iterator_3_01_output_it_00_01std_1_1true__type_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+:\+:tuple\+\_\+helper$<$ Tuple $>$}{\pageref{struct_wire_cell_1_1tuple__helper}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:tuple\+\_\+helper$<$ T$<$ Types... $>$ $>$}{\pageref{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:type\+\_\+repeater$<$ N, T $>$}{\pageref{struct_wire_cell_1_1type__repeater}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:type\+\_\+repeater$<$ 0, T $>$}{\pageref{struct_wire_cell_1_1type__repeater_3_010_00_01_t_01_4}}{}
\item \contentsline{section}{internal\+:\+:value$<$ Context $>$}{\pageref{classinternal_1_1value}}{}
\item \contentsline{section}{internal\+:\+:value$<$ basic\+\_\+format\+\_\+context$<$ Output\+It, Char $>$ $>$}{\pageref{classinternal_1_1value}}{}
\item \contentsline{section}{internal\+:\+:value$<$ basic\+\_\+printf\+\_\+context$<$ Output\+It, Char, Arg\+Formatter $>$ $>$}{\pageref{classinternal_1_1value}}{}
\item \contentsline{section}{internal\+:\+:value$<$ format\+\_\+context $>$}{\pageref{classinternal_1_1value}}{}
\item \contentsline{section}{internal\+:\+:value$<$ wformat\+\_\+context $>$}{\pageref{classinternal_1_1value}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Dfp\+Graph\+:\+:Vertex\+Property}{\pageref{struct_wire_cell_1_1_dfp_graph_1_1_vertex_property}}{}
\item \contentsline{section}{internal\+:\+:void\+\_\+$<$ Ts $>$}{\pageref{structinternal_1_1void__}}{}
\item \contentsline{section}{internal\+:\+:width\+\_\+adapter$<$ Spec\+Handler, Char $>$}{\pageref{structinternal_1_1width__adapter}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Schema\+:\+:Wire}{\pageref{struct_wire_cell_1_1_wire_schema_1_1_wire}}{}
\item \contentsline{section}{Wirebounds}{\pageref{struct_wirebounds}}{}
\item \contentsline{section}{Wire\+Plane\+Cache}{\pageref{struct_wire_plane_cache}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Plane\+Id}{\pageref{class_wire_cell_1_1_wire_plane_id}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Plane\+Selector}{\pageref{struct_wire_cell_1_1_wire_plane_selector}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:Wire\+Summary\+:\+:Wire\+Summary\+Cache}{\pageref{struct_wire_summary_1_1_wire_summary_cache}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:tuple\+\_\+helper$<$ T$<$ Types... $>$ $>$\+:\+:Wrapped$<$ Container $>$}{\pageref{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:tuple\+\_\+helper$<$ T$<$ Types... $>$ $>$\+:\+:Wrapped\+Const$<$ Container $>$}{\pageref{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped_const}}{}
\item \contentsline{section}{Wire\+Cell\+:\+:shared\+\_\+queued$<$ T$<$ Types... $>$ $>$\+:\+:Wrapped\+Shared$<$ Container $>$}{\pageref{struct_wire_cell_1_1shared__queued_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped_shared}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Wrapper\+Factory}{\pageref{class_wire_cell_tbb_1_1_wrapper_factory}}{}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Wrapper\+Maker}{\pageref{struct_wire_cell_tbb_1_1_wrapper_maker}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Wire\+Cell\+Tbb\+:\+:Wrapper\+MakerT$<$ Wrapper $>$}{\pageref{struct_wire_cell_tbb_1_1_wrapper_maker_t}}{}
\end{DoxyCompactList}
\item Allocator\begin{DoxyCompactList}
\item \contentsline{section}{basic\+\_\+memory\+\_\+buffer$<$ T, S\+I\+ZE, Allocator $>$}{\pageref{classbasic__memory__buffer}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
