Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:18:21 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 C_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            D_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.143%)  route 0.096ns (42.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X5Y101         net (fo=905, unset)          0.670     1.925    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     2.025    C_reg[22]/Q
    SLICE_X2Y99          net (fo=7, unset)            0.096     2.121    p_2_in[22]
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.028     2.149    D[22]_i_1/O
    SLICE_X2Y99          net (fo=1, routed)           0.000     2.149    D[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X2Y99          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.087     2.281    D_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 C_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            D_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.143%)  route 0.096ns (42.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X4Y101         net (fo=905, unset)          0.670     1.925    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.100     2.025    C_reg[26]/Q
    SLICE_X2Y99          net (fo=7, unset)            0.096     2.121    p_2_in[26]
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.028     2.149    D[26]_i_1/O
    SLICE_X2Y99          net (fo=1, routed)           0.000     2.149    D[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X2Y99          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.087     2.281    D_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 W0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Wt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.399%)  route 0.095ns (42.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y101        net (fo=905, unset)          0.638     1.893    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y101        FDRE (Prop_fdre_C_Q)         0.100     1.993    W0_reg[23]/Q
    SLICE_X16Y98         net (fo=1, unset)            0.095     2.088    n_0_W0_reg[23]
    SLICE_X16Y98         LUT6 (Prop_lut6_I2_O)        0.028     2.116    Wt[24]_i_1/O
    SLICE_X16Y98         net (fo=1, routed)           0.000     2.116    n_0_Wt[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y98         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X16Y98         FDRE (Hold_fdre_C_D)         0.087     2.248    Wt_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.127ns  (arrival time - required time)
  Source:                 Wt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.146ns (64.035%)  route 0.082ns (35.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X18Y100        net (fo=905, unset)          0.638     1.893    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_fdre_C_Q)         0.118     2.011    Wt_reg[28]/Q
    SLICE_X16Y99         net (fo=4, unset)            0.082     2.093    n_0_Wt_reg[28]
    SLICE_X16Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.121    W14[28]_i_1/O
    SLICE_X16Y99         net (fo=1, routed)           0.000     2.121    n_0_W14[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y99         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X16Y99         FDRE (Hold_fdre_C_D)         0.087     2.248    W14_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.125ns  (arrival time - required time)
  Source:                 B_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            C_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.231%)  route 0.132ns (50.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X9Y102         net (fo=905, unset)          0.639     1.894    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.100     1.994    B_reg[18]/Q
    SLICE_X6Y97          net (fo=7, unset)            0.132     2.126    next_C[16]
    SLICE_X6Y97          LUT6 (Prop_lut6_I1_O)        0.028     2.154    C[16]_i_1/O
    SLICE_X6Y97          net (fo=1, routed)           0.000     2.154    C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y97          net (fo=905, unset)          0.965     2.462    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.192    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.087     2.279    C_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.119ns  (arrival time - required time)
  Source:                 W5_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W4_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.146ns (69.524%)  route 0.064ns (30.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y100        net (fo=905, unset)          0.638     1.893    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE (Prop_fdre_C_Q)         0.118     2.011    W5_reg[23]/Q
    SLICE_X15Y99         net (fo=1, unset)            0.064     2.075    n_0_W5_reg[23]
    SLICE_X15Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.103    W4[23]_i_1/O
    SLICE_X15Y99         net (fo=1, routed)           0.000     2.103    n_0_W4[23]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y99         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.061     2.222    W4_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 E_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.146ns (69.194%)  route 0.065ns (30.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y101         net (fo=905, unset)          0.670     1.925    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.118     2.043    E_reg[21]/Q
    SLICE_X7Y99          net (fo=6, unset)            0.065     2.108    n_0_E_reg[21]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.028     2.136    H4[21]_i_1/O
    SLICE_X7Y99          net (fo=1, routed)           0.000     2.136    H4[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X7Y99          net (fo=905, unset)          0.965     2.462    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.192    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.060     2.252    H4_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 Wt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.146ns (60.833%)  route 0.094ns (39.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y100        net (fo=905, unset)          0.639     1.894    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.118     2.012    Wt_reg[25]/Q
    SLICE_X16Y99         net (fo=4, unset)            0.094     2.106    n_0_Wt_reg[25]
    SLICE_X16Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.134    W14[25]_i_1/O
    SLICE_X16Y99         net (fo=1, routed)           0.000     2.134    n_0_W14[25]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y99         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X16Y99         FDRE (Hold_fdre_C_D)         0.087     2.248    W14_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 Wt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.146ns (60.581%)  route 0.095ns (39.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y100        net (fo=905, unset)          0.639     1.894    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.118     2.012    Wt_reg[22]/Q
    SLICE_X16Y99         net (fo=4, unset)            0.095     2.107    n_0_Wt_reg[22]
    SLICE_X16Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.135    W14[22]_i_1/O
    SLICE_X16Y99         net (fo=1, routed)           0.000     2.135    n_0_W14[22]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y99         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X16Y99         FDRE (Hold_fdre_C_D)         0.087     2.248    W14_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 C_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.182%)  route 0.092ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X5Y101         net (fo=905, unset)          0.670     1.925    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     2.025    C_reg[24]/Q
    SLICE_X3Y99          net (fo=7, unset)            0.092     2.117    p_2_in[24]
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.028     2.145    H2[24]_i_1/O
    SLICE_X3Y99          net (fo=1, routed)           0.000     2.145    H2[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X3Y99          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.061     2.255    H2_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 D_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.032%)  route 0.118ns (47.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=905, unset)          0.671     1.926    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    D_reg[17]/Q
    SLICE_X2Y98          net (fo=8, unset)            0.118     2.144    p_1_in[17]
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.028     2.172    H3[17]_i_1/O
    SLICE_X2Y98          net (fo=1, routed)           0.000     2.172    H3[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X2Y98          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.087     2.281    H3_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 C_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.996%)  route 0.123ns (49.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X5Y101         net (fo=905, unset)          0.670     1.925    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     2.025    C_reg[22]/Q
    SLICE_X2Y98          net (fo=7, unset)            0.123     2.148    p_2_in[22]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.028     2.176    H2[22]_i_1/O
    SLICE_X2Y98          net (fo=1, routed)           0.000     2.176    H2[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X2Y98          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.087     2.281    H2_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 D_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.143%)  route 0.096ns (42.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X0Y100         net (fo=905, unset)          0.671     1.926    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    D_reg[19]/Q
    SLICE_X0Y97          net (fo=7, unset)            0.096     2.122    p_1_in[19]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.028     2.150    H3[19]_i_1/O
    SLICE_X0Y97          net (fo=1, routed)           0.000     2.150    H3[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.061     2.255    H3_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.104ns  (arrival time - required time)
  Source:                 W5_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W4_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.143%)  route 0.096ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y103        net (fo=905, unset)          0.638     1.893    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.100     1.993    W5_reg[19]/Q
    SLICE_X15Y99         net (fo=1, unset)            0.096     2.089    n_0_W5_reg[19]
    SLICE_X15Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.117    W4[19]_i_1/O
    SLICE_X15Y99         net (fo=1, routed)           0.000     2.117    n_0_W4[19]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y99         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.060     2.221    W4_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.100ns  (arrival time - required time)
  Source:                 W5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.146ns (64.035%)  route 0.082ns (35.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y100        net (fo=905, unset)          0.638     1.893    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE (Prop_fdre_C_Q)         0.118     2.011    W5_reg[16]/Q
    SLICE_X15Y99         net (fo=1, unset)            0.082     2.093    n_0_W5_reg[16]
    SLICE_X15Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.121    W4[16]_i_1/O
    SLICE_X15Y99         net (fo=1, routed)           0.000     2.121    n_0_W4[16]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y99         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.060     2.221    W4_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.099ns  (arrival time - required time)
  Source:                 W8_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Wt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.255%)  route 0.109ns (42.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y101        net (fo=905, unset)          0.639     1.894    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.118     2.012    W8_reg[19]/Q
    SLICE_X16Y98         net (fo=2, unset)            0.109     2.121    n_0_W8_reg[19]
    SLICE_X16Y98         LUT6 (Prop_lut6_I3_O)        0.028     2.149    Wt[20]_i_1/O
    SLICE_X16Y98         net (fo=1, routed)           0.000     2.149    n_0_Wt[20]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y98         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X16Y98         FDRE (Hold_fdre_C_D)         0.087     2.248    Wt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 Wt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.589%)  route 0.112ns (43.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X18Y100        net (fo=905, unset)          0.638     1.893    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_fdre_C_Q)         0.118     2.011    Wt_reg[29]/Q
    SLICE_X14Y94         net (fo=4, unset)            0.112     2.123    n_0_Wt_reg[29]
    SLICE_X14Y94         LUT5 (Prop_lut5_I3_O)        0.028     2.151    W14[29]_i_1/O
    SLICE_X14Y94         net (fo=1, routed)           0.000     2.151    n_0_W14[29]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X14Y94         net (fo=905, unset)          0.933     2.430    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.160    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.087     2.247    W14_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.089ns  (arrival time - required time)
  Source:                 D_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            E_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.485%)  route 0.136ns (51.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X0Y100         net (fo=905, unset)          0.671     1.926    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    D_reg[19]/Q
    SLICE_X6Y97          net (fo=7, unset)            0.136     2.162    p_1_in[19]
    SLICE_X6Y97          LUT6 (Prop_lut6_I1_O)        0.028     2.190    E[19]_i_1/O
    SLICE_X6Y97          net (fo=1, routed)           0.000     2.190    E[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y97          net (fo=905, unset)          0.965     2.462    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.192    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.087     2.279    E_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 W11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W10_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.478%)  route 0.122ns (45.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y100        net (fo=905, unset)          0.637     1.892    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.118     2.010    W11_reg[21]/Q
    SLICE_X20Y99         net (fo=1, unset)            0.122     2.132    n_0_W11_reg[21]
    SLICE_X20Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.160    W10[21]_i_1/O
    SLICE_X20Y99         net (fo=1, routed)           0.000     2.160    n_0_W10[21]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y99         net (fo=905, unset)          0.933     2.430    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.160    
    SLICE_X20Y99         FDRE (Hold_fdre_C_D)         0.087     2.247    W10_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 E_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H4_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.893%)  route 0.114ns (47.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X7Y103         net (fo=905, unset)          0.669     1.924    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.100     2.024    E_reg[25]/Q
    SLICE_X7Y99          net (fo=6, unset)            0.114     2.138    n_0_E_reg[25]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.028     2.166    H4[25]_i_1/O
    SLICE_X7Y99          net (fo=1, routed)           0.000     2.166    H4[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X7Y99          net (fo=905, unset)          0.965     2.462    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.192    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.060     2.252    H4_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 B_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            C_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.497%)  route 0.168ns (53.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X8Y103         net (fo=905, unset)          0.638     1.893    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.118     2.011    B_reg[27]/Q
    SLICE_X6Y99          net (fo=7, unset)            0.168     2.179    next_C[25]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.028     2.207    C[25]_i_1/O
    SLICE_X6Y99          net (fo=1, routed)           0.000     2.207    C[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y99          net (fo=905, unset)          0.965     2.462    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.192    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.087     2.279    C_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 Wt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.371%)  route 0.113ns (43.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y100        net (fo=905, unset)          0.639     1.894    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.118     2.012    Wt_reg[18]/Q
    SLICE_X15Y97         net (fo=4, unset)            0.113     2.125    n_0_Wt_reg[18]
    SLICE_X15Y97         LUT5 (Prop_lut5_I3_O)        0.028     2.153    W14[18]_i_1/O
    SLICE_X15Y97         net (fo=1, routed)           0.000     2.153    n_0_W14[18]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y97         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.060     2.221    W14_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 W11_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W10_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.694%)  route 0.142ns (49.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y100        net (fo=905, unset)          0.637     1.892    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.118     2.010    W11_reg[28]/Q
    SLICE_X20Y99         net (fo=1, unset)            0.142     2.152    n_0_W11_reg[28]
    SLICE_X20Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.180    W10[28]_i_1/O
    SLICE_X20Y99         net (fo=1, routed)           0.000     2.180    n_0_W10[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y99         net (fo=905, unset)          0.933     2.430    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.160    
    SLICE_X20Y99         FDRE (Hold_fdre_C_D)         0.087     2.247    W10_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 W11_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W10_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.519%)  route 0.143ns (49.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y100        net (fo=905, unset)          0.637     1.892    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.118     2.010    W11_reg[27]/Q
    SLICE_X20Y99         net (fo=1, unset)            0.143     2.153    n_0_W11_reg[27]
    SLICE_X20Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.181    W10[27]_i_1/O
    SLICE_X20Y99         net (fo=1, routed)           0.000     2.181    n_0_W10[27]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y99         net (fo=905, unset)          0.933     2.430    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.160    
    SLICE_X20Y99         FDRE (Hold_fdre_C_D)         0.087     2.247    W10_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 C_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.485%)  route 0.136ns (51.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X3Y100         net (fo=905, unset)          0.671     1.926    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    C_reg[21]/Q
    SLICE_X3Y99          net (fo=7, unset)            0.136     2.162    p_2_in[21]
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.028     2.190    H2[21]_i_1/O
    SLICE_X3Y99          net (fo=1, routed)           0.000     2.190    H2[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X3Y99          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.060     2.254    H2_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 W3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.480%)  route 0.127ns (46.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y101        net (fo=905, unset)          0.637     1.892    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDRE (Prop_fdre_C_Q)         0.118     2.010    W3_reg[25]/Q
    SLICE_X17Y98         net (fo=1, unset)            0.127     2.137    n_0_W3_reg[25]
    SLICE_X17Y98         LUT5 (Prop_lut5_I3_O)        0.028     2.165    W2[25]_i_1/O
    SLICE_X17Y98         net (fo=1, routed)           0.000     2.165    n_0_W2[25]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y98         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X17Y98         FDRE (Hold_fdre_C_D)         0.061     2.222    W2_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 W11_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W10_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.185%)  route 0.157ns (51.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y100        net (fo=905, unset)          0.637     1.892    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.118     2.010    W11_reg[23]/Q
    SLICE_X20Y99         net (fo=1, unset)            0.157     2.167    n_0_W11_reg[23]
    SLICE_X20Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.195    W10[23]_i_1/O
    SLICE_X20Y99         net (fo=1, routed)           0.000     2.195    n_0_W10[23]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X20Y99         net (fo=905, unset)          0.933     2.430    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.160    
    SLICE_X20Y99         FDRE (Hold_fdre_C_D)         0.087     2.247    W10_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 Wt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.185%)  route 0.157ns (51.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y100        net (fo=905, unset)          0.639     1.894    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.118     2.012    Wt_reg[19]/Q
    SLICE_X12Y99         net (fo=4, unset)            0.157     2.169    n_0_Wt_reg[19]
    SLICE_X12Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.197    W14[19]_i_1/O
    SLICE_X12Y99         net (fo=1, routed)           0.000     2.197    n_0_W14[19]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y99         net (fo=905, unset)          0.934     2.431    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.161    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.087     2.248    W14_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 D_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.878%)  route 0.151ns (54.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X0Y100         net (fo=905, unset)          0.671     1.926    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    D_reg[25]/Q
    SLICE_X0Y99          net (fo=7, unset)            0.151     2.177    p_1_in[25]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.028     2.205    H3[25]_i_1/O
    SLICE_X0Y99          net (fo=1, routed)           0.000     2.205    H3[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X0Y99          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.061     2.255    H3_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 D_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.912%)  route 0.157ns (55.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_i_IBUF_BUFG_inst/O
    SLICE_X0Y100         net (fo=905, unset)          0.671     1.926    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    D_reg[24]/Q
    SLICE_X0Y99          net (fo=7, unset)            0.157     2.183    p_1_in[24]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.028     2.211    H3[24]_i_1/O
    SLICE_X0Y99          net (fo=1, routed)           0.000     2.211    H3[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_i_IBUF_BUFG_inst/O
    SLICE_X0Y99          net (fo=905, unset)          0.967     2.464    clk_i_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.060     2.254    H3_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                 -0.043    




