$date
	Sun Jan 21 01:47:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module count_leading_zeros $end
$var wire 16 ! i_data [15:0] $end
$var reg 5 " ow_count_leading_zeros [4:0] $end
$scope function count_leading_zeros_func $end
$scope begin $ivl_for_loop0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 "
b0 !
$end
#110000
b1111 "
b1000000000000000 !
#120000
b1110 "
b100000000000000 !
#130000
b1101 "
b10000000000000 !
#140000
b1100 "
b1000000000000 !
#150000
b1011 "
b100000000000 !
#160000
b1010 "
b10000000000 !
#170000
b1001 "
b1000000000 !
#180000
b1000 "
b100000000 !
#190000
b111 "
b10000000 !
#200000
b110 "
b1000000 !
#210000
b101 "
b100000 !
#220000
b100 "
b10000 !
#230000
b11 "
b1000 !
#240000
b10 "
b100 !
#250000
b1 "
b10 !
#260000
b0 "
b1 !
#270000
b10000 "
b0 !
#280001
