# libs
../slvtypes.vhd
memlib.vhd
# components
[sim]ram_1swar_1ar_gen.vbom
[xst,vsyn]ram_1swar_1ar_gen_unisim.vbom
# design
fifo_1c_dram_raw.vhd
