// Seed: 2804032035
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire id_4;
  inout reg id_3;
  inout reg id_2;
  output reg id_1;
  always @(posedge 1) begin : LABEL_0
    if (1)
      if (1)
        case (-1)
          id_4 < id_3: id_1 = id_2;
          id_4: id_3 = 1;
          id_2: id_2 = id_4 && -1;
          default: id_1 <= 1'd0;
        endcase
  end
endmodule
