/**************************************************************
// Spec Version                  : 1.1
// Parser Version                : DVR_Parser_6.11(120105)
// CModelGen Version             : 5.1 2012.01.05
// Naming Rule                   :  Module_Register_Name
// Naming Rule                   : Module_Register_Name
// Parse Option                  : Only Parse _op1
// Parse Address Region          : All Address Region 
// Decode bit number             : 12 bits
// Firmware Header Generate Date : 2014/1/8 21:41:59
***************************************************************/


#ifndef _HDMI_REG_H_INCLUDED_
#define _HDMI_REG_H_INCLUDED_
#ifdef  _HDMI_USE_STRUCT
typedef struct 
{
unsigned int     reserved_0:28;
unsigned int     rxsenseint:1;
unsigned int     enriupdint:1;
unsigned int     enpjupdint:1;
unsigned int     write_data:1;
}HDMI_INTEN;

typedef struct 
{
unsigned int     reserved_0:29;
unsigned int     vendint:1;
unsigned int     vsyncint:1;
unsigned int     write_data:1;
}HDMI_INTENV;

typedef struct 
{
unsigned int     reserved_0:27;
unsigned int     asfifo_empty:1;
unsigned int     asfifo_full:1;
unsigned int     owctshw:1;
unsigned int     asfifoow:1;
unsigned int     write_data:1;
}HDMI_AUDIO_ST;

typedef struct 
{
unsigned int     reserved_0:29;
unsigned int     rxupdated:1;
unsigned int     riupdated:1;
unsigned int     pjupdated:1;
}HDMI_INTST;

typedef struct 
{
unsigned int     reserved_0:30;
unsigned int     vendupdated:1;
unsigned int     vsyncupdated:1;
}HDMI_INTSTV;

typedef struct 
{
unsigned int     reserved_0:30;
unsigned int     wdout:1;
unsigned int     Rxstatus:1;
}HDMI_PHY_STATUS;

typedef struct 
{
unsigned int     reserved_0:14;
unsigned int     write_en2:1;
unsigned int     rirate:8;
unsigned int     write_en1:1;
unsigned int     pjrate:8;
}HDMI_UPDATE_ST;

typedef struct 
{
unsigned int     reserved_0:17;
unsigned int     vsync_delay_time:3;
unsigned int     sram_shut_down_en:1;
unsigned int     sram_sleep_en:1;
unsigned int     video_sd:1;
unsigned int     Interlaced_vfmt:1;
unsigned int     3D_video_format:4;
unsigned int     En_3D:1;
unsigned int     timing_gen_en:1;
unsigned int     chl_sel:2;
}HDMI_CHNL_SEL;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c1:17;
}HDMI_CS_TRANS0;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c2:17;
}HDMI_CS_TRANS1;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c3:17;
}HDMI_CS_TRANS2;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c4:17;
}HDMI_CS_TRANS3;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c5:17;
}HDMI_CS_TRANS4;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c6:17;
}HDMI_CS_TRANS5;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c7:17;
}HDMI_CS_TRANS6;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c8:17;
}HDMI_CS_TRANS7;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     c9:17;
}HDMI_CS_TRANS8;

typedef struct 
{
unsigned int     reserved_0:16;
unsigned int     k1:16;
}HDMI_CS_TRANS9;

typedef struct 
{
unsigned int     reserved_0:16;
unsigned int     k2:16;
}HDMI_CS_TRANS10;

typedef struct 
{
unsigned int     reserved_0:16;
unsigned int     k3:16;
}HDMI_CS_TRANS11;

typedef struct 
{
unsigned int     reserved_0:3;
unsigned int     write_en2:1;
unsigned int     ygmax:12;
unsigned int     reserved_1:3;
unsigned int     write_en1:1;
unsigned int     ygmin:12;
}HDMI_CS_TRANS12;

typedef struct 
{
unsigned int     reserved_0:3;
unsigned int     write_en2:1;
unsigned int     cbbmax:12;
unsigned int     reserved_1:3;
unsigned int     write_en1:1;
unsigned int     cbbmin:12;
}HDMI_CS_TRANS13;

typedef struct 
{
unsigned int     reserved_0:3;
unsigned int     write_en2:1;
unsigned int     crrmax:12;
unsigned int     reserved_1:3;
unsigned int     write_en1:1;
unsigned int     crrmin:12;
}HDMI_CS_TRANS14;

typedef struct 
{
unsigned int     reserved_0:20;
unsigned int     write_en4:1;
unsigned int     nor_v:2;
unsigned int     write_en3:1;
unsigned int     nor_h:2;
unsigned int     write_en2:1;
unsigned int     disp_v:2;
unsigned int     write_en1:1;
unsigned int     disp_h:2;
}HDMI_SYNC_DLY;

typedef struct 
{
unsigned int     reserved_0:26;
unsigned int     write_en3:1;
unsigned int     tmds_encen:1;
unsigned int     write_en2:1;
unsigned int     enablehdcp:1;
unsigned int     write_en1:1;
unsigned int     enablehdmi:1;
}HDMI_CR;

typedef struct 
{
unsigned int     reserved_0:1;
unsigned int     write_en9:1;
unsigned int     dp_vfch_num:2;
unsigned int     reserved_1:2;
unsigned int     write_en8:1;
unsigned int     fp_swen:1;
unsigned int     write_en7:1;
unsigned int     fp:3;
unsigned int     write_en6:1;
unsigned int     pp_swen:1;
unsigned int     reserved_2:2;
unsigned int     write_en4:1;
unsigned int     dp_swen:1;
unsigned int     write_en3:1;
unsigned int     default_phase:1;
unsigned int     reserved_3:3;
unsigned int     write_en2:1;
unsigned int     color_depth:4;
unsigned int     reserved_4:2;
unsigned int     write_en1:1;
unsigned int     dpc_enable:1;
}HDMI_DPC;

typedef struct 
{
unsigned int     reserved_0:22;
unsigned int     write_en2:1;
unsigned int     dp_vfch:1;
unsigned int     reserved_1:3;
unsigned int     write_en1:1;
unsigned int     pp:4;
}HDMI_DPC1;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     tmds_ch2_out:10;
unsigned int     tmds_ch1_out:10;
unsigned int     tmds_ch0_out:10;
}HDMI_TMDS_EODR0;

typedef struct 
{
unsigned int     reserved_0:19;
unsigned int     default_phase_st:1;
unsigned int     reserved_1:2;
unsigned int     tmds_clk_out:10;
}HDMI_TMDS_EODR1;

typedef struct 
{
unsigned int     reserved_0:20;
unsigned int     REGO_TV_WDOUT:1;
unsigned int     REGO_TX_PLL_WDOUT:1;
unsigned int     REGO_TX_PLL_LOCK:1;
unsigned int     REGO_CABLE_DETECT:8;
unsigned int     REGO_TV_PLL_LOCK:1;
}HDMI_TVPLL_ST;

typedef struct 
{
unsigned int     tmds1ten:1;
unsigned int     td1src:1;
unsigned int     reserved_0:4;
unsigned int     tmds1td:10;
unsigned int     tmds0ten:1;
unsigned int     td0src:1;
unsigned int     reserved_1:4;
unsigned int     tmds0td:10;
}HDMI_TMDS_STR0;

typedef struct 
{
unsigned int     tmdscten:1;
unsigned int     tdcsrc:1;
unsigned int     reserved_0:4;
unsigned int     tmdsctd:10;
unsigned int     tmds2ten:1;
unsigned int     td2src:1;
unsigned int     reserved_1:4;
unsigned int     tmds2td:10;
}HDMI_TMDS_STR1;

typedef struct 
{
unsigned int     reserved_0:3;
unsigned int     write_en8:1;
unsigned int     ycbcr422_8bits:1;
unsigned int     write_en7:1;
unsigned int     cts_pkt_hp:1;
unsigned int     write_en6:1;
unsigned int     Audioheader0:8;
unsigned int     write_en5:1;
unsigned int     samplepresent:4;
unsigned int     write_en4:1;
unsigned int     forcesamplepresent:1;
unsigned int     write_en3:1;
unsigned int     b_frame:4;
unsigned int     write_en2:1;
unsigned int     forceb_frame:1;
unsigned int     write_en1:1;
unsigned int     audiolayout:1;
}HDMI_ASPCR1;

typedef struct 
{
unsigned int     reserved_0:16;
unsigned int     write_en4:1;
unsigned int     hdmi_pk3map:3;
unsigned int     write_en3:1;
unsigned int     hdmi_pk2map:3;
unsigned int     write_en2:1;
unsigned int     hdmi_pk1map:3;
unsigned int     write_en1:1;
unsigned int     hdmi_pk0map:3;
}HDMI_ACACR;

typedef struct 
{
unsigned int     reserved_0:1;
unsigned int     write_en6:1;
unsigned int     Audio_info_hp:1;
unsigned int     write_en5:1;
unsigned int     ac_hw_ctrl_en:1;
unsigned int     write_en4:1;
unsigned int     fs_div4:1;
unsigned int     write_en3:1;
unsigned int     disablecrp:1;
unsigned int     write_en2:1;
unsigned int     cts_source:1;
unsigned int     write_en1:1;
unsigned int     n_value:20;
}HDMI_ACRPCR;

typedef struct 
{
unsigned int     reserved_0:12;
unsigned int     ctssw:20;
}HDMI_ACRPCTSR;

typedef struct 
{
unsigned int     reserved_0:12;
unsigned int     ctshw:20;
}HDMI_ACRPPR;

typedef struct 
{
unsigned int     reserved_0:28;
unsigned int     enablegcp:1;
unsigned int     gcp_clearavmute:1;
unsigned int     gcp_setavmute:1;
unsigned int     write_data:1;
}HDMI_GCPCR;

typedef struct 
{
unsigned int     once_pkt:32;
}HDMI_ORP6PH;

typedef struct 
{
unsigned int     once_pkt:32;
}HDMI_ORP6W;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     write_en6:1;
unsigned int     prp5period:4;
unsigned int     write_en5:1;
unsigned int     prp4period:4;
unsigned int     write_en4:1;
unsigned int     prp3period:4;
unsigned int     write_en3:1;
unsigned int     prp2period:4;
unsigned int     write_en2:1;
unsigned int     prp1period:4;
unsigned int     write_en1:1;
unsigned int     prp0period:4;
}HDMI_RPCR;

typedef struct 
{
unsigned int     reserved_0:25;
unsigned int     enprpkt5:1;
unsigned int     enprpkt4:1;
unsigned int     enprpkt3:1;
unsigned int     enprpkt2:1;
unsigned int     enprpkt1:1;
unsigned int     enprpkt0:1;
unsigned int     write_data:1;
}HDMI_RPEN;

typedef struct 
{
unsigned int     reserved_0:14;
unsigned int     isramrbd:18;
}HDMI_RPRBDR;

typedef struct 
{
unsigned int     reserved_0:17;
unsigned int     write_en4:1;
unsigned int     enrbpktsram:1;
unsigned int     write_en3:1;
unsigned int     wrdes:1;
unsigned int     write_en2:1;
unsigned int     rprwcmd:1;
unsigned int     write_en1:1;
unsigned int     rpadd:8;
}HDMI_OPCR;

typedef struct 
{
unsigned int     reserved_0:20;
unsigned int     write_en2:1;
unsigned int     vbidipcnt:5;
unsigned int     write_en1:1;
unsigned int     hbidipcnt:5;
}HDMI_DIPCCR;

typedef struct 
{
unsigned int     reserved_0:3;
unsigned int     write_en12:1;
unsigned int     color_transform_en:1;
unsigned int     write_en11:1;
unsigned int     ycbcr422_algo:1;
unsigned int     write_en10:1;
unsigned int     422_pixel_repeat:1;
unsigned int     write_en9:1;
unsigned int     vsyncpolin:1;
unsigned int     write_en8:1;
unsigned int     hsyncpolin:1;
unsigned int     write_en7:1;
unsigned int     vsyncpolinv:1;
unsigned int     write_en6:1;
unsigned int     hsyncpolinv:1;
unsigned int     write_en5:1;
unsigned int     pixelencycbcr422:1;
unsigned int     write_en4:1;
unsigned int     hdmi_videoxs:5;
unsigned int     write_en3:1;
unsigned int     pixelencfmt:2;
unsigned int     write_en2:1;
unsigned int     pixelrepeat:1;
unsigned int     write_en1:1;
unsigned int     hdmi_modesel:1;
}HDMI_SCHCR;

typedef struct 
{
unsigned int     reserved_0:3;
unsigned int     write_en3:1;
unsigned int     enaudio:1;
unsigned int     write_en2:1;
unsigned int     envitd:1;
unsigned int     write_en1:1;
unsigned int     vitd:24;
}HDMI_ICR;

typedef struct 
{
unsigned int     reserved_0:19;
unsigned int     write_en1:1;
unsigned int     vitd:12;
}HDMI_ICR1;

typedef struct 
{
unsigned int     reserved_0:27;
unsigned int     write_en2:1;
unsigned int     crcmode:1;
unsigned int     write_en1:1;
unsigned int     crcchsel:2;
}HDMI_CRCCR;

typedef struct 
{
unsigned int     crcvalue:32;
}HDMI_CRCDOR;

typedef struct 
{
unsigned int     reserved_0:24;
unsigned int     hdcprekeykeepoutwin:8;
}HDMI_HDCP_KOWR;

typedef struct 
{
unsigned int     reserved_0:6;
unsigned int     write_en2:1;
unsigned int     hdcpverkeepoutwinend:12;
unsigned int     write_en1:1;
unsigned int     hdcpvertkeepoutwinstart:12;
}HDMI_HDCP_KOWRSE;

typedef struct 
{
unsigned int     reserved_0:6;
unsigned int     write_en2:1;
unsigned int     hdcpoppwinend:12;
unsigned int     write_en1:1;
unsigned int     hdcpoppwinstart:12;
}HDMI_HDCP_OWR;

typedef struct 
{
unsigned int     reserved_0:24;
unsigned int     write_en4:1;
unsigned int     en1_1_feature:1;
unsigned int     write_en3:1;
unsigned int     downstrisrepeater:1;
unsigned int     write_en2:1;
unsigned int     aninfluencemode:1;
unsigned int     write_en1:1;
unsigned int     hdcp_encryptenable:1;
}HDMI_HDCP_CR;

typedef struct 
{
unsigned int     reserved_0:14;
unsigned int     write_en9:1;
unsigned int     ddpken:1;
unsigned int     write_en8:1;
unsigned int     resetkmacc:1;
unsigned int     write_en7:1;
unsigned int     update_an:1;
unsigned int     write_en6:1;
unsigned int     aninfreq:1;
unsigned int     write_en5:1;
unsigned int     seedload:1;
unsigned int     write_en4:1;
unsigned int     deviceauthenticated:1;
unsigned int     write_en3:1;
unsigned int     forcetounauthenticated:1;
unsigned int     write_en2:1;
unsigned int     authcompute:1;
unsigned int     write_en1:1;
unsigned int     authrequest:1;
}HDMI_HDCP_AUTH;

typedef struct 
{
unsigned int     hdcpcipherstate:8;
unsigned int     reserved_0:20;
unsigned int     curdpkaccdone:1;
unsigned int     hdcp_encrypt_status:1;
unsigned int     authenticatedok:1;
unsigned int     anready:1;
}HDMI_HDCP_SR;

typedef struct 
{
unsigned int     anlsw:32;
}HDMI_HDCP_ANLR;

typedef struct 
{
unsigned int     anmsw:32;
}HDMI_HDCP_ANMR;

typedef struct 
{
unsigned int     aninfluencelsw:32;
}HDMI_HDCP_ANILR;

typedef struct 
{
unsigned int     aninfluencemsw:32;
}HDMI_HDCP_ANIMR;

typedef struct 
{
unsigned int     ddpklsb24:24;
unsigned int     dpkencpnt:8;
}HDMI_HDCP_DPKLR;

typedef struct 
{
unsigned int     ddpkmsw:32;
}HDMI_HDCP_DPKMR;

typedef struct 
{
unsigned int     reserved_0:8;
unsigned int     ri:16;
unsigned int     pj:8;
}HDMI_HDCP_LIR;

typedef struct 
{
unsigned int     reserved_0:28;
unsigned int     shastart:1;
unsigned int     shafirst:1;
unsigned int     rstshaptr:1;
unsigned int     write_data:1;
}HDMI_HDCP_SHACR;

typedef struct 
{
unsigned int     reserved_0:30;
unsigned int     vmatch:1;
unsigned int     shaready:1;
}HDMI_HDCP_SHARR;

typedef struct 
{
unsigned int     sha_data:32;
}HDMI_HDCP_SHADR;

typedef struct 
{
unsigned int     milsw:32;
}HDMI_HDCP_MILSW;

typedef struct 
{
unsigned int     mimsw:32;
}HDMI_HDCP_MIMSW;

typedef struct 
{
unsigned int     kmlsw:32;
}HDMI_HDCP_KMLSW;

typedef struct 
{
unsigned int     kmmsw:32;
}HDMI_HDCP_KMMSW;

typedef struct 
{
unsigned int     reserved_0:24;
unsigned int     chsel0:4;
unsigned int     chsel1:4;
}HDMI_DBG;

typedef struct 
{
unsigned int     dummy:32;
}HDMI_DUMMY;

typedef struct 
{
unsigned int     reserved_0:30;
unsigned int     test_mode:1;
unsigned int     data_realign:1;
}HDMI_PHY;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     pvs_start:14;
unsigned int     rand_rst:1;
unsigned int     pvs_rst_en:1;
unsigned int     pvs_end:14;
}HDMI_AS_PHY;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     hblank:14;
unsigned int     reserved_1:2;
unsigned int     hactive:14;
}HDMI_H_PARA1;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     hsync:14;
unsigned int     reserved_1:2;
unsigned int     hfront:14;
}HDMI_H_PARA2;

typedef struct 
{
unsigned int     reserved_0:18;
unsigned int     hback:14;
}HDMI_H_PARA3;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     Vact_video:14;
unsigned int     reserved_1:2;
unsigned int     vactive:14;
}HDMI_V_PARA1;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     Vact_space1:14;
unsigned int     reserved_1:2;
unsigned int     Vact_space:14;
}HDMI_V_PARA2;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     Vblank3:14;
unsigned int     reserved_1:2;
unsigned int     Vact_space2:14;
}HDMI_V_PARA3;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     vsync:14;
unsigned int     reserved_1:2;
unsigned int     vblank:14;
}HDMI_V_PARA4;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     vback:14;
unsigned int     reserved_1:2;
unsigned int     vfront:14;
}HDMI_V_PARA5;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     Vsync1:14;
unsigned int     reserved_1:2;
unsigned int     Vblank1:14;
}HDMI_V_PARA6;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     Vback1:14;
unsigned int     reserved_1:2;
unsigned int     Vfront1:14;
}HDMI_V_PARA7;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     Vsync2:14;
unsigned int     reserved_1:2;
unsigned int     Vblank2:14;
}HDMI_V_PARA8;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     Vback2:14;
unsigned int     reserved_1:2;
unsigned int     Vfront2:14;
}HDMI_V_PARA9;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     vsynci:14;
unsigned int     reserved_1:2;
unsigned int     vblanki:14;
}HDMI_V_PARA12;

typedef struct 
{
unsigned int     reserved_0:2;
unsigned int     vbacki:14;
unsigned int     reserved_1:2;
unsigned int     vfronti:14;
}HDMI_V_PARA13;

typedef struct 
{
unsigned int     reserved_0:20;
unsigned int     G:12;
}HDMI_V_PARA10;

typedef struct 
{
unsigned int     reserved_0:4;
unsigned int     B:12;
unsigned int     reserved_1:4;
unsigned int     R:12;
}HDMI_V_PARA11;

typedef struct 
{
unsigned int     reserved_0:27;
unsigned int     rme:1;
unsigned int     rm:4;
}HDMI_BIST1_CTRL;

typedef struct 
{
unsigned int     reserved_0:22;
unsigned int     rmeb:1;
unsigned int     rmb:4;
unsigned int     rmea:1;
unsigned int     rma:4;
}HDMI_BIST2_CTRL;

typedef struct 
{
unsigned int     reserved_0:30;
unsigned int     bist1_fail0:1;
unsigned int     bist1_done:1;
}HDMI_BIST1_ST;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     drf_bist1_start_pause:1;
unsigned int     reserved_1:14;
unsigned int     drf_bist1_fail0:1;
unsigned int     drf_bist1_done:1;
}HDMI_DRF_BIST1_ST;

typedef struct 
{
unsigned int     reserved_0:30;
unsigned int     bist2_fail0:1;
unsigned int     bist2_done:1;
}HDMI_BIST2_ST;

typedef struct 
{
unsigned int     reserved_0:15;
unsigned int     drf_bist2_start_pause:1;
unsigned int     reserved_1:14;
unsigned int     drf_bist2_fail0:1;
unsigned int     drf_bist2_done:1;
}HDMI_DRF_BIST2_ST;

typedef struct 
{
unsigned int     reserved_0:18;
unsigned int     write_en6:1;
unsigned int     mhl_pp_ch1sel:1;
unsigned int     write_en5:1;
unsigned int     mhl_phy_test_mode:1;
unsigned int     write_en4:1;
unsigned int     xor_pixel_sel:3;
unsigned int     write_en3:1;
unsigned int     mhl_enc_sel:1;
unsigned int     write_en2:1;
unsigned int     mhl_pp_mode:1;
unsigned int     write_en1:1;
unsigned int     mhl_enable:1;
}HDMI_MHLCTRL;

typedef struct 
{
unsigned int     reserved_0:26;
unsigned int     write_en3:1;
unsigned int     mhl_ch_sel:1;
unsigned int     write_en2:1;
unsigned int     hdmi_chcclk_swap:1;
unsigned int     write_en1:1;
unsigned int     hdmi_chab_swap:1;
}HDMI_CHSWAP;

#endif

#define HDMI_INTEN                                                                   0x1800D000
#define HDMI_INTEN_reg_addr                                                          "0xB800D000"
#define HDMI_INTEN_reg                                                               0xB800D000
#define set_HDMI_INTEN_reg(data)   (*((volatile unsigned int*) HDMI_INTEN_reg)=data)
#define get_HDMI_INTEN_reg   (*((volatile unsigned int*) HDMI_INTEN_reg))
#define HDMI_INTEN_inst_adr                                                          "0x0000"
#define HDMI_INTEN_inst                                                              0x0000
#define HDMI_INTEN_rxsenseint_shift                                                  (3)
#define HDMI_INTEN_rxsenseint_mask                                                   (0x00000008)
#define HDMI_INTEN_rxsenseint(data)                                                  (0x00000008&((data)<<3))
#define HDMI_INTEN_rxsenseint_src(data)                                              ((0x00000008&(data))>>3)
#define HDMI_INTEN_get_rxsenseint(data)                                              ((0x00000008&(data))>>3)
#define HDMI_INTEN_enriupdint_shift                                                  (2)
#define HDMI_INTEN_enriupdint_mask                                                   (0x00000004)
#define HDMI_INTEN_enriupdint(data)                                                  (0x00000004&((data)<<2))
#define HDMI_INTEN_enriupdint_src(data)                                              ((0x00000004&(data))>>2)
#define HDMI_INTEN_get_enriupdint(data)                                              ((0x00000004&(data))>>2)
#define HDMI_INTEN_enpjupdint_shift                                                  (1)
#define HDMI_INTEN_enpjupdint_mask                                                   (0x00000002)
#define HDMI_INTEN_enpjupdint(data)                                                  (0x00000002&((data)<<1))
#define HDMI_INTEN_enpjupdint_src(data)                                              ((0x00000002&(data))>>1)
#define HDMI_INTEN_get_enpjupdint(data)                                              ((0x00000002&(data))>>1)
#define HDMI_INTEN_write_data_shift                                                  (0)
#define HDMI_INTEN_write_data_mask                                                   (0x00000001)
#define HDMI_INTEN_write_data(data)                                                  (0x00000001&((data)<<0))
#define HDMI_INTEN_write_data_src(data)                                              ((0x00000001&(data))>>0)
#define HDMI_INTEN_get_write_data(data)                                              ((0x00000001&(data))>>0)


#define HDMI_INTENV                                                                  0x1800D274
#define HDMI_INTENV_reg_addr                                                         "0xB800D274"
#define HDMI_INTENV_reg                                                              0xB800D274
#define set_HDMI_INTENV_reg(data)   (*((volatile unsigned int*) HDMI_INTENV_reg)=data)
#define get_HDMI_INTENV_reg   (*((volatile unsigned int*) HDMI_INTENV_reg))
#define HDMI_INTENV_inst_adr                                                         "0x009D"
#define HDMI_INTENV_inst                                                             0x009D
#define HDMI_INTENV_vendint_shift                                                    (2)
#define HDMI_INTENV_vendint_mask                                                     (0x00000004)
#define HDMI_INTENV_vendint(data)                                                    (0x00000004&((data)<<2))
#define HDMI_INTENV_vendint_src(data)                                                ((0x00000004&(data))>>2)
#define HDMI_INTENV_get_vendint(data)                                                ((0x00000004&(data))>>2)
#define HDMI_INTENV_vsyncint_shift                                                   (1)
#define HDMI_INTENV_vsyncint_mask                                                    (0x00000002)
#define HDMI_INTENV_vsyncint(data)                                                   (0x00000002&((data)<<1))
#define HDMI_INTENV_vsyncint_src(data)                                               ((0x00000002&(data))>>1)
#define HDMI_INTENV_get_vsyncint(data)                                               ((0x00000002&(data))>>1)
#define HDMI_INTENV_write_data_shift                                                 (0)
#define HDMI_INTENV_write_data_mask                                                  (0x00000001)
#define HDMI_INTENV_write_data(data)                                                 (0x00000001&((data)<<0))
#define HDMI_INTENV_write_data_src(data)                                             ((0x00000001&(data))>>0)
#define HDMI_INTENV_get_write_data(data)                                             ((0x00000001&(data))>>0)


#define HDMI_AUDIO_ST                                                                0x1800D004
#define HDMI_AUDIO_ST_reg_addr                                                       "0xB800D004"
#define HDMI_AUDIO_ST_reg                                                            0xB800D004
#define set_HDMI_AUDIO_ST_reg(data)   (*((volatile unsigned int*) HDMI_AUDIO_ST_reg)=data)
#define get_HDMI_AUDIO_ST_reg   (*((volatile unsigned int*) HDMI_AUDIO_ST_reg))
#define HDMI_AUDIO_ST_inst_adr                                                       "0x0001"
#define HDMI_AUDIO_ST_inst                                                           0x0001
#define HDMI_AUDIO_ST_asfifo_empty_shift                                             (4)
#define HDMI_AUDIO_ST_asfifo_empty_mask                                              (0x00000010)
#define HDMI_AUDIO_ST_asfifo_empty(data)                                             (0x00000010&((data)<<4))
#define HDMI_AUDIO_ST_asfifo_empty_src(data)                                         ((0x00000010&(data))>>4)
#define HDMI_AUDIO_ST_get_asfifo_empty(data)                                         ((0x00000010&(data))>>4)
#define HDMI_AUDIO_ST_asfifo_full_shift                                              (3)
#define HDMI_AUDIO_ST_asfifo_full_mask                                               (0x00000008)
#define HDMI_AUDIO_ST_asfifo_full(data)                                              (0x00000008&((data)<<3))
#define HDMI_AUDIO_ST_asfifo_full_src(data)                                          ((0x00000008&(data))>>3)
#define HDMI_AUDIO_ST_get_asfifo_full(data)                                          ((0x00000008&(data))>>3)
#define HDMI_AUDIO_ST_owctshw_shift                                                  (2)
#define HDMI_AUDIO_ST_owctshw_mask                                                   (0x00000004)
#define HDMI_AUDIO_ST_owctshw(data)                                                  (0x00000004&((data)<<2))
#define HDMI_AUDIO_ST_owctshw_src(data)                                              ((0x00000004&(data))>>2)
#define HDMI_AUDIO_ST_get_owctshw(data)                                              ((0x00000004&(data))>>2)
#define HDMI_AUDIO_ST_asfifoow_shift                                                 (1)
#define HDMI_AUDIO_ST_asfifoow_mask                                                  (0x00000002)
#define HDMI_AUDIO_ST_asfifoow(data)                                                 (0x00000002&((data)<<1))
#define HDMI_AUDIO_ST_asfifoow_src(data)                                             ((0x00000002&(data))>>1)
#define HDMI_AUDIO_ST_get_asfifoow(data)                                             ((0x00000002&(data))>>1)
#define HDMI_AUDIO_ST_write_data_shift                                               (0)
#define HDMI_AUDIO_ST_write_data_mask                                                (0x00000001)
#define HDMI_AUDIO_ST_write_data(data)                                               (0x00000001&((data)<<0))
#define HDMI_AUDIO_ST_write_data_src(data)                                           ((0x00000001&(data))>>0)
#define HDMI_AUDIO_ST_get_write_data(data)                                           ((0x00000001&(data))>>0)


#define HDMI_INTST                                                                   0x1800D008
#define HDMI_INTST_reg_addr                                                          "0xB800D008"
#define HDMI_INTST_reg                                                               0xB800D008
#define set_HDMI_INTST_reg(data)   (*((volatile unsigned int*) HDMI_INTST_reg)=data)
#define get_HDMI_INTST_reg   (*((volatile unsigned int*) HDMI_INTST_reg))
#define HDMI_INTST_inst_adr                                                          "0x0002"
#define HDMI_INTST_inst                                                              0x0002
#define HDMI_INTST_rxupdated_shift                                                   (2)
#define HDMI_INTST_rxupdated_mask                                                    (0x00000004)
#define HDMI_INTST_rxupdated(data)                                                   (0x00000004&((data)<<2))
#define HDMI_INTST_rxupdated_src(data)                                               ((0x00000004&(data))>>2)
#define HDMI_INTST_get_rxupdated(data)                                               ((0x00000004&(data))>>2)
#define HDMI_INTST_riupdated_shift                                                   (1)
#define HDMI_INTST_riupdated_mask                                                    (0x00000002)
#define HDMI_INTST_riupdated(data)                                                   (0x00000002&((data)<<1))
#define HDMI_INTST_riupdated_src(data)                                               ((0x00000002&(data))>>1)
#define HDMI_INTST_get_riupdated(data)                                               ((0x00000002&(data))>>1)
#define HDMI_INTST_pjupdated_shift                                                   (0)
#define HDMI_INTST_pjupdated_mask                                                    (0x00000001)
#define HDMI_INTST_pjupdated(data)                                                   (0x00000001&((data)<<0))
#define HDMI_INTST_pjupdated_src(data)                                               ((0x00000001&(data))>>0)
#define HDMI_INTST_get_pjupdated(data)                                               ((0x00000001&(data))>>0)


#define HDMI_INTSTV                                                                  0x1800D278
#define HDMI_INTSTV_reg_addr                                                         "0xB800D278"
#define HDMI_INTSTV_reg                                                              0xB800D278
#define set_HDMI_INTSTV_reg(data)   (*((volatile unsigned int*) HDMI_INTSTV_reg)=data)
#define get_HDMI_INTSTV_reg   (*((volatile unsigned int*) HDMI_INTSTV_reg))
#define HDMI_INTSTV_inst_adr                                                         "0x009E"
#define HDMI_INTSTV_inst                                                             0x009E
#define HDMI_INTSTV_vendupdated_shift                                                (1)
#define HDMI_INTSTV_vendupdated_mask                                                 (0x00000002)
#define HDMI_INTSTV_vendupdated(data)                                                (0x00000002&((data)<<1))
#define HDMI_INTSTV_vendupdated_src(data)                                            ((0x00000002&(data))>>1)
#define HDMI_INTSTV_get_vendupdated(data)                                            ((0x00000002&(data))>>1)
#define HDMI_INTSTV_vsyncupdated_shift                                               (0)
#define HDMI_INTSTV_vsyncupdated_mask                                                (0x00000001)
#define HDMI_INTSTV_vsyncupdated(data)                                               (0x00000001&((data)<<0))
#define HDMI_INTSTV_vsyncupdated_src(data)                                           ((0x00000001&(data))>>0)
#define HDMI_INTSTV_get_vsyncupdated(data)                                           ((0x00000001&(data))>>0)


#define HDMI_PHY_STATUS                                                              0x1800D15c
#define HDMI_PHY_STATUS_reg_addr                                                     "0xB800D15C"
#define HDMI_PHY_STATUS_reg                                                          0xB800D15C
#define set_HDMI_PHY_STATUS_reg(data)   (*((volatile unsigned int*) HDMI_PHY_STATUS_reg)=data)
#define get_HDMI_PHY_STATUS_reg   (*((volatile unsigned int*) HDMI_PHY_STATUS_reg))
#define HDMI_PHY_STATUS_inst_adr                                                     "0x0057"
#define HDMI_PHY_STATUS_inst                                                         0x0057
#define HDMI_PHY_STATUS_wdout_shift                                                  (1)
#define HDMI_PHY_STATUS_wdout_mask                                                   (0x00000002)
#define HDMI_PHY_STATUS_wdout(data)                                                  (0x00000002&((data)<<1))
#define HDMI_PHY_STATUS_wdout_src(data)                                              ((0x00000002&(data))>>1)
#define HDMI_PHY_STATUS_get_wdout(data)                                              ((0x00000002&(data))>>1)
#define HDMI_PHY_STATUS_Rxstatus_shift                                               (0)
#define HDMI_PHY_STATUS_Rxstatus_mask                                                (0x00000001)
#define HDMI_PHY_STATUS_Rxstatus(data)                                               (0x00000001&((data)<<0))
#define HDMI_PHY_STATUS_Rxstatus_src(data)                                           ((0x00000001&(data))>>0)
#define HDMI_PHY_STATUS_get_Rxstatus(data)                                           ((0x00000001&(data))>>0)


#define HDMI_UPDATE_ST                                                               0x1800D00c
#define HDMI_UPDATE_ST_reg_addr                                                      "0xB800D00C"
#define HDMI_UPDATE_ST_reg                                                           0xB800D00C
#define set_HDMI_UPDATE_ST_reg(data)   (*((volatile unsigned int*) HDMI_UPDATE_ST_reg)=data)
#define get_HDMI_UPDATE_ST_reg   (*((volatile unsigned int*) HDMI_UPDATE_ST_reg))
#define HDMI_UPDATE_ST_inst_adr                                                      "0x0003"
#define HDMI_UPDATE_ST_inst                                                          0x0003
#define HDMI_UPDATE_ST_write_en2_shift                                               (17)
#define HDMI_UPDATE_ST_write_en2_mask                                                (0x00020000)
#define HDMI_UPDATE_ST_write_en2(data)                                               (0x00020000&((data)<<17))
#define HDMI_UPDATE_ST_write_en2_src(data)                                           ((0x00020000&(data))>>17)
#define HDMI_UPDATE_ST_get_write_en2(data)                                           ((0x00020000&(data))>>17)
#define HDMI_UPDATE_ST_rirate_shift                                                  (9)
#define HDMI_UPDATE_ST_rirate_mask                                                   (0x0001FE00)
#define HDMI_UPDATE_ST_rirate(data)                                                  (0x0001FE00&((data)<<9))
#define HDMI_UPDATE_ST_rirate_src(data)                                              ((0x0001FE00&(data))>>9)
#define HDMI_UPDATE_ST_get_rirate(data)                                              ((0x0001FE00&(data))>>9)
#define HDMI_UPDATE_ST_write_en1_shift                                               (8)
#define HDMI_UPDATE_ST_write_en1_mask                                                (0x00000100)
#define HDMI_UPDATE_ST_write_en1(data)                                               (0x00000100&((data)<<8))
#define HDMI_UPDATE_ST_write_en1_src(data)                                           ((0x00000100&(data))>>8)
#define HDMI_UPDATE_ST_get_write_en1(data)                                           ((0x00000100&(data))>>8)
#define HDMI_UPDATE_ST_pjrate_shift                                                  (0)
#define HDMI_UPDATE_ST_pjrate_mask                                                   (0x000000FF)
#define HDMI_UPDATE_ST_pjrate(data)                                                  (0x000000FF&((data)<<0))
#define HDMI_UPDATE_ST_pjrate_src(data)                                              ((0x000000FF&(data))>>0)
#define HDMI_UPDATE_ST_get_pjrate(data)                                              ((0x000000FF&(data))>>0)


#define HDMI_CHNL_SEL                                                                0x1800D020
#define HDMI_CHNL_SEL_reg_addr                                                       "0xB800D020"
#define HDMI_CHNL_SEL_reg                                                            0xB800D020
#define set_HDMI_CHNL_SEL_reg(data)   (*((volatile unsigned int*) HDMI_CHNL_SEL_reg)=data)
#define get_HDMI_CHNL_SEL_reg   (*((volatile unsigned int*) HDMI_CHNL_SEL_reg))
#define HDMI_CHNL_SEL_inst_adr                                                       "0x0008"
#define HDMI_CHNL_SEL_inst                                                           0x0008
#define HDMI_CHNL_SEL_vsync_delay_time_shift                                         (12)
#define HDMI_CHNL_SEL_vsync_delay_time_mask                                          (0x00007000)
#define HDMI_CHNL_SEL_vsync_delay_time(data)                                         (0x00007000&((data)<<12))
#define HDMI_CHNL_SEL_vsync_delay_time_src(data)                                     ((0x00007000&(data))>>12)
#define HDMI_CHNL_SEL_get_vsync_delay_time(data)                                     ((0x00007000&(data))>>12)
#define HDMI_CHNL_SEL_sram_shut_down_en_shift                                        (11)
#define HDMI_CHNL_SEL_sram_shut_down_en_mask                                         (0x00000800)
#define HDMI_CHNL_SEL_sram_shut_down_en(data)                                        (0x00000800&((data)<<11))
#define HDMI_CHNL_SEL_sram_shut_down_en_src(data)                                    ((0x00000800&(data))>>11)
#define HDMI_CHNL_SEL_get_sram_shut_down_en(data)                                    ((0x00000800&(data))>>11)
#define HDMI_CHNL_SEL_sram_sleep_en_shift                                            (10)
#define HDMI_CHNL_SEL_sram_sleep_en_mask                                             (0x00000400)
#define HDMI_CHNL_SEL_sram_sleep_en(data)                                            (0x00000400&((data)<<10))
#define HDMI_CHNL_SEL_sram_sleep_en_src(data)                                        ((0x00000400&(data))>>10)
#define HDMI_CHNL_SEL_get_sram_sleep_en(data)                                        ((0x00000400&(data))>>10)
#define HDMI_CHNL_SEL_video_sd_shift                                                 (9)
#define HDMI_CHNL_SEL_video_sd_mask                                                  (0x00000200)
#define HDMI_CHNL_SEL_video_sd(data)                                                 (0x00000200&((data)<<9))
#define HDMI_CHNL_SEL_video_sd_src(data)                                             ((0x00000200&(data))>>9)
#define HDMI_CHNL_SEL_get_video_sd(data)                                             ((0x00000200&(data))>>9)
#define HDMI_CHNL_SEL_Interlaced_vfmt_shift                                          (8)
#define HDMI_CHNL_SEL_Interlaced_vfmt_mask                                           (0x00000100)
#define HDMI_CHNL_SEL_Interlaced_vfmt(data)                                          (0x00000100&((data)<<8))
#define HDMI_CHNL_SEL_Interlaced_vfmt_src(data)                                      ((0x00000100&(data))>>8)
#define HDMI_CHNL_SEL_get_Interlaced_vfmt(data)                                      ((0x00000100&(data))>>8)
#define HDMI_CHNL_SEL_3D_video_format_shift                                          (4)
#define HDMI_CHNL_SEL_3D_video_format_mask                                           (0x000000F0)
#define HDMI_CHNL_SEL_3D_video_format(data)                                          (0x000000F0&((data)<<4))
#define HDMI_CHNL_SEL_3D_video_format_src(data)                                      ((0x000000F0&(data))>>4)
#define HDMI_CHNL_SEL_get_3D_video_format(data)                                      ((0x000000F0&(data))>>4)
#define HDMI_CHNL_SEL_En_3D_shift                                                    (3)
#define HDMI_CHNL_SEL_En_3D_mask                                                     (0x00000008)
#define HDMI_CHNL_SEL_En_3D(data)                                                    (0x00000008&((data)<<3))
#define HDMI_CHNL_SEL_En_3D_src(data)                                                ((0x00000008&(data))>>3)
#define HDMI_CHNL_SEL_get_En_3D(data)                                                ((0x00000008&(data))>>3)
#define HDMI_CHNL_SEL_timing_gen_en_shift                                            (2)
#define HDMI_CHNL_SEL_timing_gen_en_mask                                             (0x00000004)
#define HDMI_CHNL_SEL_timing_gen_en(data)                                            (0x00000004&((data)<<2))
#define HDMI_CHNL_SEL_timing_gen_en_src(data)                                        ((0x00000004&(data))>>2)
#define HDMI_CHNL_SEL_get_timing_gen_en(data)                                        ((0x00000004&(data))>>2)
#define HDMI_CHNL_SEL_chl_sel_shift                                                  (0)
#define HDMI_CHNL_SEL_chl_sel_mask                                                   (0x00000003)
#define HDMI_CHNL_SEL_chl_sel(data)                                                  (0x00000003&((data)<<0))
#define HDMI_CHNL_SEL_chl_sel_src(data)                                              ((0x00000003&(data))>>0)
#define HDMI_CHNL_SEL_get_chl_sel(data)                                              ((0x00000003&(data))>>0)


#define HDMI_CS_TRANS0                                                               0x1800D024
#define HDMI_CS_TRANS0_reg_addr                                                      "0xB800D024"
#define HDMI_CS_TRANS0_reg                                                           0xB800D024
#define set_HDMI_CS_TRANS0_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS0_reg)=data)
#define get_HDMI_CS_TRANS0_reg   (*((volatile unsigned int*) HDMI_CS_TRANS0_reg))
#define HDMI_CS_TRANS0_inst_adr                                                      "0x0009"
#define HDMI_CS_TRANS0_inst                                                          0x0009
#define HDMI_CS_TRANS0_c1_shift                                                      (0)
#define HDMI_CS_TRANS0_c1_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS0_c1(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS0_c1_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS0_get_c1(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS1                                                               0x1800D028
#define HDMI_CS_TRANS1_reg_addr                                                      "0xB800D028"
#define HDMI_CS_TRANS1_reg                                                           0xB800D028
#define set_HDMI_CS_TRANS1_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS1_reg)=data)
#define get_HDMI_CS_TRANS1_reg   (*((volatile unsigned int*) HDMI_CS_TRANS1_reg))
#define HDMI_CS_TRANS1_inst_adr                                                      "0x000A"
#define HDMI_CS_TRANS1_inst                                                          0x000A
#define HDMI_CS_TRANS1_c2_shift                                                      (0)
#define HDMI_CS_TRANS1_c2_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS1_c2(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS1_c2_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS1_get_c2(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS2                                                               0x1800D02c
#define HDMI_CS_TRANS2_reg_addr                                                      "0xB800D02C"
#define HDMI_CS_TRANS2_reg                                                           0xB800D02C
#define set_HDMI_CS_TRANS2_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS2_reg)=data)
#define get_HDMI_CS_TRANS2_reg   (*((volatile unsigned int*) HDMI_CS_TRANS2_reg))
#define HDMI_CS_TRANS2_inst_adr                                                      "0x000B"
#define HDMI_CS_TRANS2_inst                                                          0x000B
#define HDMI_CS_TRANS2_c3_shift                                                      (0)
#define HDMI_CS_TRANS2_c3_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS2_c3(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS2_c3_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS2_get_c3(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS3                                                               0x1800D200
#define HDMI_CS_TRANS3_reg_addr                                                      "0xB800D200"
#define HDMI_CS_TRANS3_reg                                                           0xB800D200
#define set_HDMI_CS_TRANS3_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS3_reg)=data)
#define get_HDMI_CS_TRANS3_reg   (*((volatile unsigned int*) HDMI_CS_TRANS3_reg))
#define HDMI_CS_TRANS3_inst_adr                                                      "0x0080"
#define HDMI_CS_TRANS3_inst                                                          0x0080
#define HDMI_CS_TRANS3_c4_shift                                                      (0)
#define HDMI_CS_TRANS3_c4_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS3_c4(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS3_c4_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS3_get_c4(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS4                                                               0x1800D204
#define HDMI_CS_TRANS4_reg_addr                                                      "0xB800D204"
#define HDMI_CS_TRANS4_reg                                                           0xB800D204
#define set_HDMI_CS_TRANS4_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS4_reg)=data)
#define get_HDMI_CS_TRANS4_reg   (*((volatile unsigned int*) HDMI_CS_TRANS4_reg))
#define HDMI_CS_TRANS4_inst_adr                                                      "0x0081"
#define HDMI_CS_TRANS4_inst                                                          0x0081
#define HDMI_CS_TRANS4_c5_shift                                                      (0)
#define HDMI_CS_TRANS4_c5_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS4_c5(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS4_c5_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS4_get_c5(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS5                                                               0x1800D208
#define HDMI_CS_TRANS5_reg_addr                                                      "0xB800D208"
#define HDMI_CS_TRANS5_reg                                                           0xB800D208
#define set_HDMI_CS_TRANS5_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS5_reg)=data)
#define get_HDMI_CS_TRANS5_reg   (*((volatile unsigned int*) HDMI_CS_TRANS5_reg))
#define HDMI_CS_TRANS5_inst_adr                                                      "0x0082"
#define HDMI_CS_TRANS5_inst                                                          0x0082
#define HDMI_CS_TRANS5_c6_shift                                                      (0)
#define HDMI_CS_TRANS5_c6_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS5_c6(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS5_c6_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS5_get_c6(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS6                                                               0x1800D20c
#define HDMI_CS_TRANS6_reg_addr                                                      "0xB800D20C"
#define HDMI_CS_TRANS6_reg                                                           0xB800D20C
#define set_HDMI_CS_TRANS6_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS6_reg)=data)
#define get_HDMI_CS_TRANS6_reg   (*((volatile unsigned int*) HDMI_CS_TRANS6_reg))
#define HDMI_CS_TRANS6_inst_adr                                                      "0x0083"
#define HDMI_CS_TRANS6_inst                                                          0x0083
#define HDMI_CS_TRANS6_c7_shift                                                      (0)
#define HDMI_CS_TRANS6_c7_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS6_c7(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS6_c7_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS6_get_c7(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS7                                                               0x1800D210
#define HDMI_CS_TRANS7_reg_addr                                                      "0xB800D210"
#define HDMI_CS_TRANS7_reg                                                           0xB800D210
#define set_HDMI_CS_TRANS7_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS7_reg)=data)
#define get_HDMI_CS_TRANS7_reg   (*((volatile unsigned int*) HDMI_CS_TRANS7_reg))
#define HDMI_CS_TRANS7_inst_adr                                                      "0x0084"
#define HDMI_CS_TRANS7_inst                                                          0x0084
#define HDMI_CS_TRANS7_c8_shift                                                      (0)
#define HDMI_CS_TRANS7_c8_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS7_c8(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS7_c8_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS7_get_c8(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS8                                                               0x1800D214
#define HDMI_CS_TRANS8_reg_addr                                                      "0xB800D214"
#define HDMI_CS_TRANS8_reg                                                           0xB800D214
#define set_HDMI_CS_TRANS8_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS8_reg)=data)
#define get_HDMI_CS_TRANS8_reg   (*((volatile unsigned int*) HDMI_CS_TRANS8_reg))
#define HDMI_CS_TRANS8_inst_adr                                                      "0x0085"
#define HDMI_CS_TRANS8_inst                                                          0x0085
#define HDMI_CS_TRANS8_c9_shift                                                      (0)
#define HDMI_CS_TRANS8_c9_mask                                                       (0x0001FFFF)
#define HDMI_CS_TRANS8_c9(data)                                                      (0x0001FFFF&((data)<<0))
#define HDMI_CS_TRANS8_c9_src(data)                                                  ((0x0001FFFF&(data))>>0)
#define HDMI_CS_TRANS8_get_c9(data)                                                  ((0x0001FFFF&(data))>>0)


#define HDMI_CS_TRANS9                                                               0x1800D218
#define HDMI_CS_TRANS9_reg_addr                                                      "0xB800D218"
#define HDMI_CS_TRANS9_reg                                                           0xB800D218
#define set_HDMI_CS_TRANS9_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS9_reg)=data)
#define get_HDMI_CS_TRANS9_reg   (*((volatile unsigned int*) HDMI_CS_TRANS9_reg))
#define HDMI_CS_TRANS9_inst_adr                                                      "0x0086"
#define HDMI_CS_TRANS9_inst                                                          0x0086
#define HDMI_CS_TRANS9_k1_shift                                                      (0)
#define HDMI_CS_TRANS9_k1_mask                                                       (0x0000FFFF)
#define HDMI_CS_TRANS9_k1(data)                                                      (0x0000FFFF&((data)<<0))
#define HDMI_CS_TRANS9_k1_src(data)                                                  ((0x0000FFFF&(data))>>0)
#define HDMI_CS_TRANS9_get_k1(data)                                                  ((0x0000FFFF&(data))>>0)


#define HDMI_CS_TRANS10                                                              0x1800D21c
#define HDMI_CS_TRANS10_reg_addr                                                     "0xB800D21C"
#define HDMI_CS_TRANS10_reg                                                          0xB800D21C
#define set_HDMI_CS_TRANS10_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS10_reg)=data)
#define get_HDMI_CS_TRANS10_reg   (*((volatile unsigned int*) HDMI_CS_TRANS10_reg))
#define HDMI_CS_TRANS10_inst_adr                                                     "0x0087"
#define HDMI_CS_TRANS10_inst                                                         0x0087
#define HDMI_CS_TRANS10_k2_shift                                                     (0)
#define HDMI_CS_TRANS10_k2_mask                                                      (0x0000FFFF)
#define HDMI_CS_TRANS10_k2(data)                                                     (0x0000FFFF&((data)<<0))
#define HDMI_CS_TRANS10_k2_src(data)                                                 ((0x0000FFFF&(data))>>0)
#define HDMI_CS_TRANS10_get_k2(data)                                                 ((0x0000FFFF&(data))>>0)


#define HDMI_CS_TRANS11                                                              0x1800D220
#define HDMI_CS_TRANS11_reg_addr                                                     "0xB800D220"
#define HDMI_CS_TRANS11_reg                                                          0xB800D220
#define set_HDMI_CS_TRANS11_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS11_reg)=data)
#define get_HDMI_CS_TRANS11_reg   (*((volatile unsigned int*) HDMI_CS_TRANS11_reg))
#define HDMI_CS_TRANS11_inst_adr                                                     "0x0088"
#define HDMI_CS_TRANS11_inst                                                         0x0088
#define HDMI_CS_TRANS11_k3_shift                                                     (0)
#define HDMI_CS_TRANS11_k3_mask                                                      (0x0000FFFF)
#define HDMI_CS_TRANS11_k3(data)                                                     (0x0000FFFF&((data)<<0))
#define HDMI_CS_TRANS11_k3_src(data)                                                 ((0x0000FFFF&(data))>>0)
#define HDMI_CS_TRANS11_get_k3(data)                                                 ((0x0000FFFF&(data))>>0)


#define HDMI_CS_TRANS12                                                              0x1800D224
#define HDMI_CS_TRANS12_reg_addr                                                     "0xB800D224"
#define HDMI_CS_TRANS12_reg                                                          0xB800D224
#define set_HDMI_CS_TRANS12_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS12_reg)=data)
#define get_HDMI_CS_TRANS12_reg   (*((volatile unsigned int*) HDMI_CS_TRANS12_reg))
#define HDMI_CS_TRANS12_inst_adr                                                     "0x0089"
#define HDMI_CS_TRANS12_inst                                                         0x0089
#define HDMI_CS_TRANS12_write_en2_shift                                              (28)
#define HDMI_CS_TRANS12_write_en2_mask                                               (0x10000000)
#define HDMI_CS_TRANS12_write_en2(data)                                              (0x10000000&((data)<<28))
#define HDMI_CS_TRANS12_write_en2_src(data)                                          ((0x10000000&(data))>>28)
#define HDMI_CS_TRANS12_get_write_en2(data)                                          ((0x10000000&(data))>>28)
#define HDMI_CS_TRANS12_ygmax_shift                                                  (16)
#define HDMI_CS_TRANS12_ygmax_mask                                                   (0x0FFF0000)
#define HDMI_CS_TRANS12_ygmax(data)                                                  (0x0FFF0000&((data)<<16))
#define HDMI_CS_TRANS12_ygmax_src(data)                                              ((0x0FFF0000&(data))>>16)
#define HDMI_CS_TRANS12_get_ygmax(data)                                              ((0x0FFF0000&(data))>>16)
#define HDMI_CS_TRANS12_write_en1_shift                                              (12)
#define HDMI_CS_TRANS12_write_en1_mask                                               (0x00001000)
#define HDMI_CS_TRANS12_write_en1(data)                                              (0x00001000&((data)<<12))
#define HDMI_CS_TRANS12_write_en1_src(data)                                          ((0x00001000&(data))>>12)
#define HDMI_CS_TRANS12_get_write_en1(data)                                          ((0x00001000&(data))>>12)
#define HDMI_CS_TRANS12_ygmin_shift                                                  (0)
#define HDMI_CS_TRANS12_ygmin_mask                                                   (0x00000FFF)
#define HDMI_CS_TRANS12_ygmin(data)                                                  (0x00000FFF&((data)<<0))
#define HDMI_CS_TRANS12_ygmin_src(data)                                              ((0x00000FFF&(data))>>0)
#define HDMI_CS_TRANS12_get_ygmin(data)                                              ((0x00000FFF&(data))>>0)


#define HDMI_CS_TRANS13                                                              0x1800D228
#define HDMI_CS_TRANS13_reg_addr                                                     "0xB800D228"
#define HDMI_CS_TRANS13_reg                                                          0xB800D228
#define set_HDMI_CS_TRANS13_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS13_reg)=data)
#define get_HDMI_CS_TRANS13_reg   (*((volatile unsigned int*) HDMI_CS_TRANS13_reg))
#define HDMI_CS_TRANS13_inst_adr                                                     "0x008A"
#define HDMI_CS_TRANS13_inst                                                         0x008A
#define HDMI_CS_TRANS13_write_en2_shift                                              (28)
#define HDMI_CS_TRANS13_write_en2_mask                                               (0x10000000)
#define HDMI_CS_TRANS13_write_en2(data)                                              (0x10000000&((data)<<28))
#define HDMI_CS_TRANS13_write_en2_src(data)                                          ((0x10000000&(data))>>28)
#define HDMI_CS_TRANS13_get_write_en2(data)                                          ((0x10000000&(data))>>28)
#define HDMI_CS_TRANS13_cbbmax_shift                                                 (16)
#define HDMI_CS_TRANS13_cbbmax_mask                                                  (0x0FFF0000)
#define HDMI_CS_TRANS13_cbbmax(data)                                                 (0x0FFF0000&((data)<<16))
#define HDMI_CS_TRANS13_cbbmax_src(data)                                             ((0x0FFF0000&(data))>>16)
#define HDMI_CS_TRANS13_get_cbbmax(data)                                             ((0x0FFF0000&(data))>>16)
#define HDMI_CS_TRANS13_write_en1_shift                                              (12)
#define HDMI_CS_TRANS13_write_en1_mask                                               (0x00001000)
#define HDMI_CS_TRANS13_write_en1(data)                                              (0x00001000&((data)<<12))
#define HDMI_CS_TRANS13_write_en1_src(data)                                          ((0x00001000&(data))>>12)
#define HDMI_CS_TRANS13_get_write_en1(data)                                          ((0x00001000&(data))>>12)
#define HDMI_CS_TRANS13_cbbmin_shift                                                 (0)
#define HDMI_CS_TRANS13_cbbmin_mask                                                  (0x00000FFF)
#define HDMI_CS_TRANS13_cbbmin(data)                                                 (0x00000FFF&((data)<<0))
#define HDMI_CS_TRANS13_cbbmin_src(data)                                             ((0x00000FFF&(data))>>0)
#define HDMI_CS_TRANS13_get_cbbmin(data)                                             ((0x00000FFF&(data))>>0)


#define HDMI_CS_TRANS14                                                              0x1800D22c
#define HDMI_CS_TRANS14_reg_addr                                                     "0xB800D22C"
#define HDMI_CS_TRANS14_reg                                                          0xB800D22C
#define set_HDMI_CS_TRANS14_reg(data)   (*((volatile unsigned int*) HDMI_CS_TRANS14_reg)=data)
#define get_HDMI_CS_TRANS14_reg   (*((volatile unsigned int*) HDMI_CS_TRANS14_reg))
#define HDMI_CS_TRANS14_inst_adr                                                     "0x008B"
#define HDMI_CS_TRANS14_inst                                                         0x008B
#define HDMI_CS_TRANS14_write_en2_shift                                              (28)
#define HDMI_CS_TRANS14_write_en2_mask                                               (0x10000000)
#define HDMI_CS_TRANS14_write_en2(data)                                              (0x10000000&((data)<<28))
#define HDMI_CS_TRANS14_write_en2_src(data)                                          ((0x10000000&(data))>>28)
#define HDMI_CS_TRANS14_get_write_en2(data)                                          ((0x10000000&(data))>>28)
#define HDMI_CS_TRANS14_crrmax_shift                                                 (16)
#define HDMI_CS_TRANS14_crrmax_mask                                                  (0x0FFF0000)
#define HDMI_CS_TRANS14_crrmax(data)                                                 (0x0FFF0000&((data)<<16))
#define HDMI_CS_TRANS14_crrmax_src(data)                                             ((0x0FFF0000&(data))>>16)
#define HDMI_CS_TRANS14_get_crrmax(data)                                             ((0x0FFF0000&(data))>>16)
#define HDMI_CS_TRANS14_write_en1_shift                                              (12)
#define HDMI_CS_TRANS14_write_en1_mask                                               (0x00001000)
#define HDMI_CS_TRANS14_write_en1(data)                                              (0x00001000&((data)<<12))
#define HDMI_CS_TRANS14_write_en1_src(data)                                          ((0x00001000&(data))>>12)
#define HDMI_CS_TRANS14_get_write_en1(data)                                          ((0x00001000&(data))>>12)
#define HDMI_CS_TRANS14_crrmin_shift                                                 (0)
#define HDMI_CS_TRANS14_crrmin_mask                                                  (0x00000FFF)
#define HDMI_CS_TRANS14_crrmin(data)                                                 (0x00000FFF&((data)<<0))
#define HDMI_CS_TRANS14_crrmin_src(data)                                             ((0x00000FFF&(data))>>0)
#define HDMI_CS_TRANS14_get_crrmin(data)                                             ((0x00000FFF&(data))>>0)


#define HDMI_SYNC_DLY                                                                0x1800D030
#define HDMI_SYNC_DLY_reg_addr                                                       "0xB800D030"
#define HDMI_SYNC_DLY_reg                                                            0xB800D030
#define set_HDMI_SYNC_DLY_reg(data)   (*((volatile unsigned int*) HDMI_SYNC_DLY_reg)=data)
#define get_HDMI_SYNC_DLY_reg   (*((volatile unsigned int*) HDMI_SYNC_DLY_reg))
#define HDMI_SYNC_DLY_inst_adr                                                       "0x000C"
#define HDMI_SYNC_DLY_inst                                                           0x000C
#define HDMI_SYNC_DLY_write_en4_shift                                                (11)
#define HDMI_SYNC_DLY_write_en4_mask                                                 (0x00000800)
#define HDMI_SYNC_DLY_write_en4(data)                                                (0x00000800&((data)<<11))
#define HDMI_SYNC_DLY_write_en4_src(data)                                            ((0x00000800&(data))>>11)
#define HDMI_SYNC_DLY_get_write_en4(data)                                            ((0x00000800&(data))>>11)
#define HDMI_SYNC_DLY_nor_v_shift                                                    (9)
#define HDMI_SYNC_DLY_nor_v_mask                                                     (0x00000600)
#define HDMI_SYNC_DLY_nor_v(data)                                                    (0x00000600&((data)<<9))
#define HDMI_SYNC_DLY_nor_v_src(data)                                                ((0x00000600&(data))>>9)
#define HDMI_SYNC_DLY_get_nor_v(data)                                                ((0x00000600&(data))>>9)
#define HDMI_SYNC_DLY_write_en3_shift                                                (8)
#define HDMI_SYNC_DLY_write_en3_mask                                                 (0x00000100)
#define HDMI_SYNC_DLY_write_en3(data)                                                (0x00000100&((data)<<8))
#define HDMI_SYNC_DLY_write_en3_src(data)                                            ((0x00000100&(data))>>8)
#define HDMI_SYNC_DLY_get_write_en3(data)                                            ((0x00000100&(data))>>8)
#define HDMI_SYNC_DLY_nor_h_shift                                                    (6)
#define HDMI_SYNC_DLY_nor_h_mask                                                     (0x000000C0)
#define HDMI_SYNC_DLY_nor_h(data)                                                    (0x000000C0&((data)<<6))
#define HDMI_SYNC_DLY_nor_h_src(data)                                                ((0x000000C0&(data))>>6)
#define HDMI_SYNC_DLY_get_nor_h(data)                                                ((0x000000C0&(data))>>6)
#define HDMI_SYNC_DLY_write_en2_shift                                                (5)
#define HDMI_SYNC_DLY_write_en2_mask                                                 (0x00000020)
#define HDMI_SYNC_DLY_write_en2(data)                                                (0x00000020&((data)<<5))
#define HDMI_SYNC_DLY_write_en2_src(data)                                            ((0x00000020&(data))>>5)
#define HDMI_SYNC_DLY_get_write_en2(data)                                            ((0x00000020&(data))>>5)
#define HDMI_SYNC_DLY_disp_v_shift                                                   (3)
#define HDMI_SYNC_DLY_disp_v_mask                                                    (0x00000018)
#define HDMI_SYNC_DLY_disp_v(data)                                                   (0x00000018&((data)<<3))
#define HDMI_SYNC_DLY_disp_v_src(data)                                               ((0x00000018&(data))>>3)
#define HDMI_SYNC_DLY_get_disp_v(data)                                               ((0x00000018&(data))>>3)
#define HDMI_SYNC_DLY_write_en1_shift                                                (2)
#define HDMI_SYNC_DLY_write_en1_mask                                                 (0x00000004)
#define HDMI_SYNC_DLY_write_en1(data)                                                (0x00000004&((data)<<2))
#define HDMI_SYNC_DLY_write_en1_src(data)                                            ((0x00000004&(data))>>2)
#define HDMI_SYNC_DLY_get_write_en1(data)                                            ((0x00000004&(data))>>2)
#define HDMI_SYNC_DLY_disp_h_shift                                                   (0)
#define HDMI_SYNC_DLY_disp_h_mask                                                    (0x00000003)
#define HDMI_SYNC_DLY_disp_h(data)                                                   (0x00000003&((data)<<0))
#define HDMI_SYNC_DLY_disp_h_src(data)                                               ((0x00000003&(data))>>0)
#define HDMI_SYNC_DLY_get_disp_h(data)                                               ((0x00000003&(data))>>0)


#define HDMI_CR                                                                      0x1800D034
#define HDMI_CR_reg_addr                                                             "0xB800D034"
#define HDMI_CR_reg                                                                  0xB800D034
#define set_HDMI_CR_reg(data)   (*((volatile unsigned int*) HDMI_CR_reg)=data)
#define get_HDMI_CR_reg   (*((volatile unsigned int*) HDMI_CR_reg))
#define HDMI_CR_inst_adr                                                             "0x000D"
#define HDMI_CR_inst                                                                 0x000D
#define HDMI_CR_write_en3_shift                                                      (5)
#define HDMI_CR_write_en3_mask                                                       (0x00000020)
#define HDMI_CR_write_en3(data)                                                      (0x00000020&((data)<<5))
#define HDMI_CR_write_en3_src(data)                                                  ((0x00000020&(data))>>5)
#define HDMI_CR_get_write_en3(data)                                                  ((0x00000020&(data))>>5)
#define HDMI_CR_tmds_encen_shift                                                     (4)
#define HDMI_CR_tmds_encen_mask                                                      (0x00000010)
#define HDMI_CR_tmds_encen(data)                                                     (0x00000010&((data)<<4))
#define HDMI_CR_tmds_encen_src(data)                                                 ((0x00000010&(data))>>4)
#define HDMI_CR_get_tmds_encen(data)                                                 ((0x00000010&(data))>>4)
#define HDMI_CR_write_en2_shift                                                      (3)
#define HDMI_CR_write_en2_mask                                                       (0x00000008)
#define HDMI_CR_write_en2(data)                                                      (0x00000008&((data)<<3))
#define HDMI_CR_write_en2_src(data)                                                  ((0x00000008&(data))>>3)
#define HDMI_CR_get_write_en2(data)                                                  ((0x00000008&(data))>>3)
#define HDMI_CR_enablehdcp_shift                                                     (2)
#define HDMI_CR_enablehdcp_mask                                                      (0x00000004)
#define HDMI_CR_enablehdcp(data)                                                     (0x00000004&((data)<<2))
#define HDMI_CR_enablehdcp_src(data)                                                 ((0x00000004&(data))>>2)
#define HDMI_CR_get_enablehdcp(data)                                                 ((0x00000004&(data))>>2)
#define HDMI_CR_write_en1_shift                                                      (1)
#define HDMI_CR_write_en1_mask                                                       (0x00000002)
#define HDMI_CR_write_en1(data)                                                      (0x00000002&((data)<<1))
#define HDMI_CR_write_en1_src(data)                                                  ((0x00000002&(data))>>1)
#define HDMI_CR_get_write_en1(data)                                                  ((0x00000002&(data))>>1)
#define HDMI_CR_enablehdmi_shift                                                     (0)
#define HDMI_CR_enablehdmi_mask                                                      (0x00000001)
#define HDMI_CR_enablehdmi(data)                                                     (0x00000001&((data)<<0))
#define HDMI_CR_enablehdmi_src(data)                                                 ((0x00000001&(data))>>0)
#define HDMI_CR_get_enablehdmi(data)                                                 ((0x00000001&(data))>>0)


#define HDMI_DPC                                                                     0x1800D154
#define HDMI_DPC_reg_addr                                                            "0xB800D154"
#define HDMI_DPC_reg                                                                 0xB800D154
#define set_HDMI_DPC_reg(data)   (*((volatile unsigned int*) HDMI_DPC_reg)=data)
#define get_HDMI_DPC_reg   (*((volatile unsigned int*) HDMI_DPC_reg))
#define HDMI_DPC_inst_adr                                                            "0x0055"
#define HDMI_DPC_inst                                                                0x0055
#define HDMI_DPC_write_en9_shift                                                     (30)
#define HDMI_DPC_write_en9_mask                                                      (0x40000000)
#define HDMI_DPC_write_en9(data)                                                     (0x40000000&((data)<<30))
#define HDMI_DPC_write_en9_src(data)                                                 ((0x40000000&(data))>>30)
#define HDMI_DPC_get_write_en9(data)                                                 ((0x40000000&(data))>>30)
#define HDMI_DPC_dp_vfch_num_shift                                                   (28)
#define HDMI_DPC_dp_vfch_num_mask                                                    (0x30000000)
#define HDMI_DPC_dp_vfch_num(data)                                                   (0x30000000&((data)<<28))
#define HDMI_DPC_dp_vfch_num_src(data)                                               ((0x30000000&(data))>>28)
#define HDMI_DPC_get_dp_vfch_num(data)                                               ((0x30000000&(data))>>28)
#define HDMI_DPC_write_en8_shift                                                     (25)
#define HDMI_DPC_write_en8_mask                                                      (0x02000000)
#define HDMI_DPC_write_en8(data)                                                     (0x02000000&((data)<<25))
#define HDMI_DPC_write_en8_src(data)                                                 ((0x02000000&(data))>>25)
#define HDMI_DPC_get_write_en8(data)                                                 ((0x02000000&(data))>>25)
#define HDMI_DPC_fp_swen_shift                                                       (24)
#define HDMI_DPC_fp_swen_mask                                                        (0x01000000)
#define HDMI_DPC_fp_swen(data)                                                       (0x01000000&((data)<<24))
#define HDMI_DPC_fp_swen_src(data)                                                   ((0x01000000&(data))>>24)
#define HDMI_DPC_get_fp_swen(data)                                                   ((0x01000000&(data))>>24)
#define HDMI_DPC_write_en7_shift                                                     (23)
#define HDMI_DPC_write_en7_mask                                                      (0x00800000)
#define HDMI_DPC_write_en7(data)                                                     (0x00800000&((data)<<23))
#define HDMI_DPC_write_en7_src(data)                                                 ((0x00800000&(data))>>23)
#define HDMI_DPC_get_write_en7(data)                                                 ((0x00800000&(data))>>23)
#define HDMI_DPC_fp_shift                                                            (20)
#define HDMI_DPC_fp_mask                                                             (0x00700000)
#define HDMI_DPC_fp(data)                                                            (0x00700000&((data)<<20))
#define HDMI_DPC_fp_src(data)                                                        ((0x00700000&(data))>>20)
#define HDMI_DPC_get_fp(data)                                                        ((0x00700000&(data))>>20)
#define HDMI_DPC_write_en6_shift                                                     (19)
#define HDMI_DPC_write_en6_mask                                                      (0x00080000)
#define HDMI_DPC_write_en6(data)                                                     (0x00080000&((data)<<19))
#define HDMI_DPC_write_en6_src(data)                                                 ((0x00080000&(data))>>19)
#define HDMI_DPC_get_write_en6(data)                                                 ((0x00080000&(data))>>19)
#define HDMI_DPC_pp_swen_shift                                                       (18)
#define HDMI_DPC_pp_swen_mask                                                        (0x00040000)
#define HDMI_DPC_pp_swen(data)                                                       (0x00040000&((data)<<18))
#define HDMI_DPC_pp_swen_src(data)                                                   ((0x00040000&(data))>>18)
#define HDMI_DPC_get_pp_swen(data)                                                   ((0x00040000&(data))>>18)
#define HDMI_DPC_write_en4_shift                                                     (15)
#define HDMI_DPC_write_en4_mask                                                      (0x00008000)
#define HDMI_DPC_write_en4(data)                                                     (0x00008000&((data)<<15))
#define HDMI_DPC_write_en4_src(data)                                                 ((0x00008000&(data))>>15)
#define HDMI_DPC_get_write_en4(data)                                                 ((0x00008000&(data))>>15)
#define HDMI_DPC_dp_swen_shift                                                       (14)
#define HDMI_DPC_dp_swen_mask                                                        (0x00004000)
#define HDMI_DPC_dp_swen(data)                                                       (0x00004000&((data)<<14))
#define HDMI_DPC_dp_swen_src(data)                                                   ((0x00004000&(data))>>14)
#define HDMI_DPC_get_dp_swen(data)                                                   ((0x00004000&(data))>>14)
#define HDMI_DPC_write_en3_shift                                                     (13)
#define HDMI_DPC_write_en3_mask                                                      (0x00002000)
#define HDMI_DPC_write_en3(data)                                                     (0x00002000&((data)<<13))
#define HDMI_DPC_write_en3_src(data)                                                 ((0x00002000&(data))>>13)
#define HDMI_DPC_get_write_en3(data)                                                 ((0x00002000&(data))>>13)
#define HDMI_DPC_default_phase_shift                                                 (12)
#define HDMI_DPC_default_phase_mask                                                  (0x00001000)
#define HDMI_DPC_default_phase(data)                                                 (0x00001000&((data)<<12))
#define HDMI_DPC_default_phase_src(data)                                             ((0x00001000&(data))>>12)
#define HDMI_DPC_get_default_phase(data)                                             ((0x00001000&(data))>>12)
#define HDMI_DPC_write_en2_shift                                                     (8)
#define HDMI_DPC_write_en2_mask                                                      (0x00000100)
#define HDMI_DPC_write_en2(data)                                                     (0x00000100&((data)<<8))
#define HDMI_DPC_write_en2_src(data)                                                 ((0x00000100&(data))>>8)
#define HDMI_DPC_get_write_en2(data)                                                 ((0x00000100&(data))>>8)
#define HDMI_DPC_color_depth_shift                                                   (4)
#define HDMI_DPC_color_depth_mask                                                    (0x000000F0)
#define HDMI_DPC_color_depth(data)                                                   (0x000000F0&((data)<<4))
#define HDMI_DPC_color_depth_src(data)                                               ((0x000000F0&(data))>>4)
#define HDMI_DPC_get_color_depth(data)                                               ((0x000000F0&(data))>>4)
#define HDMI_DPC_write_en1_shift                                                     (1)
#define HDMI_DPC_write_en1_mask                                                      (0x00000002)
#define HDMI_DPC_write_en1(data)                                                     (0x00000002&((data)<<1))
#define HDMI_DPC_write_en1_src(data)                                                 ((0x00000002&(data))>>1)
#define HDMI_DPC_get_write_en1(data)                                                 ((0x00000002&(data))>>1)
#define HDMI_DPC_dpc_enable_shift                                                    (0)
#define HDMI_DPC_dpc_enable_mask                                                     (0x00000001)
#define HDMI_DPC_dpc_enable(data)                                                    (0x00000001&((data)<<0))
#define HDMI_DPC_dpc_enable_src(data)                                                ((0x00000001&(data))>>0)
#define HDMI_DPC_get_dpc_enable(data)                                                ((0x00000001&(data))>>0)


#define HDMI_DPC1                                                                    0x1800D158
#define HDMI_DPC1_reg_addr                                                           "0xB800D158"
#define HDMI_DPC1_reg                                                                0xB800D158
#define set_HDMI_DPC1_reg(data)   (*((volatile unsigned int*) HDMI_DPC1_reg)=data)
#define get_HDMI_DPC1_reg   (*((volatile unsigned int*) HDMI_DPC1_reg))
#define HDMI_DPC1_inst_adr                                                           "0x0056"
#define HDMI_DPC1_inst                                                               0x0056
#define HDMI_DPC1_write_en2_shift                                                    (9)
#define HDMI_DPC1_write_en2_mask                                                     (0x00000200)
#define HDMI_DPC1_write_en2(data)                                                    (0x00000200&((data)<<9))
#define HDMI_DPC1_write_en2_src(data)                                                ((0x00000200&(data))>>9)
#define HDMI_DPC1_get_write_en2(data)                                                ((0x00000200&(data))>>9)
#define HDMI_DPC1_dp_vfch_shift                                                      (8)
#define HDMI_DPC1_dp_vfch_mask                                                       (0x00000100)
#define HDMI_DPC1_dp_vfch(data)                                                      (0x00000100&((data)<<8))
#define HDMI_DPC1_dp_vfch_src(data)                                                  ((0x00000100&(data))>>8)
#define HDMI_DPC1_get_dp_vfch(data)                                                  ((0x00000100&(data))>>8)
#define HDMI_DPC1_write_en1_shift                                                    (4)
#define HDMI_DPC1_write_en1_mask                                                     (0x00000010)
#define HDMI_DPC1_write_en1(data)                                                    (0x00000010&((data)<<4))
#define HDMI_DPC1_write_en1_src(data)                                                ((0x00000010&(data))>>4)
#define HDMI_DPC1_get_write_en1(data)                                                ((0x00000010&(data))>>4)
#define HDMI_DPC1_pp_shift                                                           (0)
#define HDMI_DPC1_pp_mask                                                            (0x0000000F)
#define HDMI_DPC1_pp(data)                                                           (0x0000000F&((data)<<0))
#define HDMI_DPC1_pp_src(data)                                                       ((0x0000000F&(data))>>0)
#define HDMI_DPC1_get_pp(data)                                                       ((0x0000000F&(data))>>0)


#define HDMI_TMDS_EODR0                                                              0x1800D038
#define HDMI_TMDS_EODR0_reg_addr                                                     "0xB800D038"
#define HDMI_TMDS_EODR0_reg                                                          0xB800D038
#define set_HDMI_TMDS_EODR0_reg(data)   (*((volatile unsigned int*) HDMI_TMDS_EODR0_reg)=data)
#define get_HDMI_TMDS_EODR0_reg   (*((volatile unsigned int*) HDMI_TMDS_EODR0_reg))
#define HDMI_TMDS_EODR0_inst_adr                                                     "0x000E"
#define HDMI_TMDS_EODR0_inst                                                         0x000E
#define HDMI_TMDS_EODR0_tmds_ch2_out_shift                                           (20)
#define HDMI_TMDS_EODR0_tmds_ch2_out_mask                                            (0x3FF00000)
#define HDMI_TMDS_EODR0_tmds_ch2_out(data)                                           (0x3FF00000&((data)<<20))
#define HDMI_TMDS_EODR0_tmds_ch2_out_src(data)                                       ((0x3FF00000&(data))>>20)
#define HDMI_TMDS_EODR0_get_tmds_ch2_out(data)                                       ((0x3FF00000&(data))>>20)
#define HDMI_TMDS_EODR0_tmds_ch1_out_shift                                           (10)
#define HDMI_TMDS_EODR0_tmds_ch1_out_mask                                            (0x000FFC00)
#define HDMI_TMDS_EODR0_tmds_ch1_out(data)                                           (0x000FFC00&((data)<<10))
#define HDMI_TMDS_EODR0_tmds_ch1_out_src(data)                                       ((0x000FFC00&(data))>>10)
#define HDMI_TMDS_EODR0_get_tmds_ch1_out(data)                                       ((0x000FFC00&(data))>>10)
#define HDMI_TMDS_EODR0_tmds_ch0_out_shift                                           (0)
#define HDMI_TMDS_EODR0_tmds_ch0_out_mask                                            (0x000003FF)
#define HDMI_TMDS_EODR0_tmds_ch0_out(data)                                           (0x000003FF&((data)<<0))
#define HDMI_TMDS_EODR0_tmds_ch0_out_src(data)                                       ((0x000003FF&(data))>>0)
#define HDMI_TMDS_EODR0_get_tmds_ch0_out(data)                                       ((0x000003FF&(data))>>0)


#define HDMI_TMDS_EODR1                                                              0x1800D03c
#define HDMI_TMDS_EODR1_reg_addr                                                     "0xB800D03C"
#define HDMI_TMDS_EODR1_reg                                                          0xB800D03C
#define set_HDMI_TMDS_EODR1_reg(data)   (*((volatile unsigned int*) HDMI_TMDS_EODR1_reg)=data)
#define get_HDMI_TMDS_EODR1_reg   (*((volatile unsigned int*) HDMI_TMDS_EODR1_reg))
#define HDMI_TMDS_EODR1_inst_adr                                                     "0x000F"
#define HDMI_TMDS_EODR1_inst                                                         0x000F
#define HDMI_TMDS_EODR1_default_phase_st_shift                                       (12)
#define HDMI_TMDS_EODR1_default_phase_st_mask                                        (0x00001000)
#define HDMI_TMDS_EODR1_default_phase_st(data)                                       (0x00001000&((data)<<12))
#define HDMI_TMDS_EODR1_default_phase_st_src(data)                                   ((0x00001000&(data))>>12)
#define HDMI_TMDS_EODR1_get_default_phase_st(data)                                   ((0x00001000&(data))>>12)
#define HDMI_TMDS_EODR1_tmds_clk_out_shift                                           (0)
#define HDMI_TMDS_EODR1_tmds_clk_out_mask                                            (0x000003FF)
#define HDMI_TMDS_EODR1_tmds_clk_out(data)                                           (0x000003FF&((data)<<0))
#define HDMI_TMDS_EODR1_tmds_clk_out_src(data)                                       ((0x000003FF&(data))>>0)
#define HDMI_TMDS_EODR1_get_tmds_clk_out(data)                                       ((0x000003FF&(data))>>0)


#define HDMI_TVPLL_ST                                                                0x1800D040
#define HDMI_TVPLL_ST_reg_addr                                                       "0xB800D040"
#define HDMI_TVPLL_ST_reg                                                            0xB800D040
#define set_HDMI_TVPLL_ST_reg(data)   (*((volatile unsigned int*) HDMI_TVPLL_ST_reg)=data)
#define get_HDMI_TVPLL_ST_reg   (*((volatile unsigned int*) HDMI_TVPLL_ST_reg))
#define HDMI_TVPLL_ST_inst_adr                                                       "0x0010"
#define HDMI_TVPLL_ST_inst                                                           0x0010
#define HDMI_TVPLL_ST_REGO_TV_WDOUT_shift                                            (11)
#define HDMI_TVPLL_ST_REGO_TV_WDOUT_mask                                             (0x00000800)
#define HDMI_TVPLL_ST_REGO_TV_WDOUT(data)                                            (0x00000800&((data)<<11))
#define HDMI_TVPLL_ST_REGO_TV_WDOUT_src(data)                                        ((0x00000800&(data))>>11)
#define HDMI_TVPLL_ST_get_REGO_TV_WDOUT(data)                                        ((0x00000800&(data))>>11)
#define HDMI_TVPLL_ST_REGO_TX_PLL_WDOUT_shift                                        (10)
#define HDMI_TVPLL_ST_REGO_TX_PLL_WDOUT_mask                                         (0x00000400)
#define HDMI_TVPLL_ST_REGO_TX_PLL_WDOUT(data)                                        (0x00000400&((data)<<10))
#define HDMI_TVPLL_ST_REGO_TX_PLL_WDOUT_src(data)                                    ((0x00000400&(data))>>10)
#define HDMI_TVPLL_ST_get_REGO_TX_PLL_WDOUT(data)                                    ((0x00000400&(data))>>10)
#define HDMI_TVPLL_ST_REGO_TX_PLL_LOCK_shift                                         (9)
#define HDMI_TVPLL_ST_REGO_TX_PLL_LOCK_mask                                          (0x00000200)
#define HDMI_TVPLL_ST_REGO_TX_PLL_LOCK(data)                                         (0x00000200&((data)<<9))
#define HDMI_TVPLL_ST_REGO_TX_PLL_LOCK_src(data)                                     ((0x00000200&(data))>>9)
#define HDMI_TVPLL_ST_get_REGO_TX_PLL_LOCK(data)                                     ((0x00000200&(data))>>9)
#define HDMI_TVPLL_ST_REGO_CABLE_DETECT_shift                                        (1)
#define HDMI_TVPLL_ST_REGO_CABLE_DETECT_mask                                         (0x000001FE)
#define HDMI_TVPLL_ST_REGO_CABLE_DETECT(data)                                        (0x000001FE&((data)<<1))
#define HDMI_TVPLL_ST_REGO_CABLE_DETECT_src(data)                                    ((0x000001FE&(data))>>1)
#define HDMI_TVPLL_ST_get_REGO_CABLE_DETECT(data)                                    ((0x000001FE&(data))>>1)
#define HDMI_TVPLL_ST_REGO_TV_PLL_LOCK_shift                                         (0)
#define HDMI_TVPLL_ST_REGO_TV_PLL_LOCK_mask                                          (0x00000001)
#define HDMI_TVPLL_ST_REGO_TV_PLL_LOCK(data)                                         (0x00000001&((data)<<0))
#define HDMI_TVPLL_ST_REGO_TV_PLL_LOCK_src(data)                                     ((0x00000001&(data))>>0)
#define HDMI_TVPLL_ST_get_REGO_TV_PLL_LOCK(data)                                     ((0x00000001&(data))>>0)


#define HDMI_TMDS_STR0                                                               0x1800D048
#define HDMI_TMDS_STR0_reg_addr                                                      "0xB800D048"
#define HDMI_TMDS_STR0_reg                                                           0xB800D048
#define set_HDMI_TMDS_STR0_reg(data)   (*((volatile unsigned int*) HDMI_TMDS_STR0_reg)=data)
#define get_HDMI_TMDS_STR0_reg   (*((volatile unsigned int*) HDMI_TMDS_STR0_reg))
#define HDMI_TMDS_STR0_inst_adr                                                      "0x0012"
#define HDMI_TMDS_STR0_inst                                                          0x0012
#define HDMI_TMDS_STR0_tmds1ten_shift                                                (31)
#define HDMI_TMDS_STR0_tmds1ten_mask                                                 (0x80000000)
#define HDMI_TMDS_STR0_tmds1ten(data)                                                (0x80000000&((data)<<31))
#define HDMI_TMDS_STR0_tmds1ten_src(data)                                            ((0x80000000&(data))>>31)
#define HDMI_TMDS_STR0_get_tmds1ten(data)                                            ((0x80000000&(data))>>31)
#define HDMI_TMDS_STR0_td1src_shift                                                  (30)
#define HDMI_TMDS_STR0_td1src_mask                                                   (0x40000000)
#define HDMI_TMDS_STR0_td1src(data)                                                  (0x40000000&((data)<<30))
#define HDMI_TMDS_STR0_td1src_src(data)                                              ((0x40000000&(data))>>30)
#define HDMI_TMDS_STR0_get_td1src(data)                                              ((0x40000000&(data))>>30)
#define HDMI_TMDS_STR0_tmds1td_shift                                                 (16)
#define HDMI_TMDS_STR0_tmds1td_mask                                                  (0x03FF0000)
#define HDMI_TMDS_STR0_tmds1td(data)                                                 (0x03FF0000&((data)<<16))
#define HDMI_TMDS_STR0_tmds1td_src(data)                                             ((0x03FF0000&(data))>>16)
#define HDMI_TMDS_STR0_get_tmds1td(data)                                             ((0x03FF0000&(data))>>16)
#define HDMI_TMDS_STR0_tmds0ten_shift                                                (15)
#define HDMI_TMDS_STR0_tmds0ten_mask                                                 (0x00008000)
#define HDMI_TMDS_STR0_tmds0ten(data)                                                (0x00008000&((data)<<15))
#define HDMI_TMDS_STR0_tmds0ten_src(data)                                            ((0x00008000&(data))>>15)
#define HDMI_TMDS_STR0_get_tmds0ten(data)                                            ((0x00008000&(data))>>15)
#define HDMI_TMDS_STR0_td0src_shift                                                  (14)
#define HDMI_TMDS_STR0_td0src_mask                                                   (0x00004000)
#define HDMI_TMDS_STR0_td0src(data)                                                  (0x00004000&((data)<<14))
#define HDMI_TMDS_STR0_td0src_src(data)                                              ((0x00004000&(data))>>14)
#define HDMI_TMDS_STR0_get_td0src(data)                                              ((0x00004000&(data))>>14)
#define HDMI_TMDS_STR0_tmds0td_shift                                                 (0)
#define HDMI_TMDS_STR0_tmds0td_mask                                                  (0x000003FF)
#define HDMI_TMDS_STR0_tmds0td(data)                                                 (0x000003FF&((data)<<0))
#define HDMI_TMDS_STR0_tmds0td_src(data)                                             ((0x000003FF&(data))>>0)
#define HDMI_TMDS_STR0_get_tmds0td(data)                                             ((0x000003FF&(data))>>0)


#define HDMI_TMDS_STR1                                                               0x1800D04c
#define HDMI_TMDS_STR1_reg_addr                                                      "0xB800D04C"
#define HDMI_TMDS_STR1_reg                                                           0xB800D04C
#define set_HDMI_TMDS_STR1_reg(data)   (*((volatile unsigned int*) HDMI_TMDS_STR1_reg)=data)
#define get_HDMI_TMDS_STR1_reg   (*((volatile unsigned int*) HDMI_TMDS_STR1_reg))
#define HDMI_TMDS_STR1_inst_adr                                                      "0x0013"
#define HDMI_TMDS_STR1_inst                                                          0x0013
#define HDMI_TMDS_STR1_tmdscten_shift                                                (31)
#define HDMI_TMDS_STR1_tmdscten_mask                                                 (0x80000000)
#define HDMI_TMDS_STR1_tmdscten(data)                                                (0x80000000&((data)<<31))
#define HDMI_TMDS_STR1_tmdscten_src(data)                                            ((0x80000000&(data))>>31)
#define HDMI_TMDS_STR1_get_tmdscten(data)                                            ((0x80000000&(data))>>31)
#define HDMI_TMDS_STR1_tdcsrc_shift                                                  (30)
#define HDMI_TMDS_STR1_tdcsrc_mask                                                   (0x40000000)
#define HDMI_TMDS_STR1_tdcsrc(data)                                                  (0x40000000&((data)<<30))
#define HDMI_TMDS_STR1_tdcsrc_src(data)                                              ((0x40000000&(data))>>30)
#define HDMI_TMDS_STR1_get_tdcsrc(data)                                              ((0x40000000&(data))>>30)
#define HDMI_TMDS_STR1_tmdsctd_shift                                                 (16)
#define HDMI_TMDS_STR1_tmdsctd_mask                                                  (0x03FF0000)
#define HDMI_TMDS_STR1_tmdsctd(data)                                                 (0x03FF0000&((data)<<16))
#define HDMI_TMDS_STR1_tmdsctd_src(data)                                             ((0x03FF0000&(data))>>16)
#define HDMI_TMDS_STR1_get_tmdsctd(data)                                             ((0x03FF0000&(data))>>16)
#define HDMI_TMDS_STR1_tmds2ten_shift                                                (15)
#define HDMI_TMDS_STR1_tmds2ten_mask                                                 (0x00008000)
#define HDMI_TMDS_STR1_tmds2ten(data)                                                (0x00008000&((data)<<15))
#define HDMI_TMDS_STR1_tmds2ten_src(data)                                            ((0x00008000&(data))>>15)
#define HDMI_TMDS_STR1_get_tmds2ten(data)                                            ((0x00008000&(data))>>15)
#define HDMI_TMDS_STR1_td2src_shift                                                  (14)
#define HDMI_TMDS_STR1_td2src_mask                                                   (0x00004000)
#define HDMI_TMDS_STR1_td2src(data)                                                  (0x00004000&((data)<<14))
#define HDMI_TMDS_STR1_td2src_src(data)                                              ((0x00004000&(data))>>14)
#define HDMI_TMDS_STR1_get_td2src(data)                                              ((0x00004000&(data))>>14)
#define HDMI_TMDS_STR1_tmds2td_shift                                                 (0)
#define HDMI_TMDS_STR1_tmds2td_mask                                                  (0x000003FF)
#define HDMI_TMDS_STR1_tmds2td(data)                                                 (0x000003FF&((data)<<0))
#define HDMI_TMDS_STR1_tmds2td_src(data)                                             ((0x000003FF&(data))>>0)
#define HDMI_TMDS_STR1_get_tmds2td(data)                                             ((0x000003FF&(data))>>0)


#define HDMI_ASPCR1                                                                  0x1800D054
#define HDMI_ASPCR1_reg_addr                                                         "0xB800D054"
#define HDMI_ASPCR1_reg                                                              0xB800D054
#define set_HDMI_ASPCR1_reg(data)   (*((volatile unsigned int*) HDMI_ASPCR1_reg)=data)
#define get_HDMI_ASPCR1_reg   (*((volatile unsigned int*) HDMI_ASPCR1_reg))
#define HDMI_ASPCR1_inst_adr                                                         "0x0015"
#define HDMI_ASPCR1_inst                                                             0x0015
#define HDMI_ASPCR1_write_en8_shift                                                  (28)
#define HDMI_ASPCR1_write_en8_mask                                                   (0x10000000)
#define HDMI_ASPCR1_write_en8(data)                                                  (0x10000000&((data)<<28))
#define HDMI_ASPCR1_write_en8_src(data)                                              ((0x10000000&(data))>>28)
#define HDMI_ASPCR1_get_write_en8(data)                                              ((0x10000000&(data))>>28)
#define HDMI_ASPCR1_ycbcr422_8bits_shift                                             (27)
#define HDMI_ASPCR1_ycbcr422_8bits_mask                                              (0x08000000)
#define HDMI_ASPCR1_ycbcr422_8bits(data)                                             (0x08000000&((data)<<27))
#define HDMI_ASPCR1_ycbcr422_8bits_src(data)                                         ((0x08000000&(data))>>27)
#define HDMI_ASPCR1_get_ycbcr422_8bits(data)                                         ((0x08000000&(data))>>27)
#define HDMI_ASPCR1_write_en7_shift                                                  (26)
#define HDMI_ASPCR1_write_en7_mask                                                   (0x04000000)
#define HDMI_ASPCR1_write_en7(data)                                                  (0x04000000&((data)<<26))
#define HDMI_ASPCR1_write_en7_src(data)                                              ((0x04000000&(data))>>26)
#define HDMI_ASPCR1_get_write_en7(data)                                              ((0x04000000&(data))>>26)
#define HDMI_ASPCR1_cts_pkt_hp_shift                                                 (25)
#define HDMI_ASPCR1_cts_pkt_hp_mask                                                  (0x02000000)
#define HDMI_ASPCR1_cts_pkt_hp(data)                                                 (0x02000000&((data)<<25))
#define HDMI_ASPCR1_cts_pkt_hp_src(data)                                             ((0x02000000&(data))>>25)
#define HDMI_ASPCR1_get_cts_pkt_hp(data)                                             ((0x02000000&(data))>>25)
#define HDMI_ASPCR1_write_en6_shift                                                  (24)
#define HDMI_ASPCR1_write_en6_mask                                                   (0x01000000)
#define HDMI_ASPCR1_write_en6(data)                                                  (0x01000000&((data)<<24))
#define HDMI_ASPCR1_write_en6_src(data)                                              ((0x01000000&(data))>>24)
#define HDMI_ASPCR1_get_write_en6(data)                                              ((0x01000000&(data))>>24)
#define HDMI_ASPCR1_Audioheader0_shift                                               (16)
#define HDMI_ASPCR1_Audioheader0_mask                                                (0x00FF0000)
#define HDMI_ASPCR1_Audioheader0(data)                                               (0x00FF0000&((data)<<16))
#define HDMI_ASPCR1_Audioheader0_src(data)                                           ((0x00FF0000&(data))>>16)
#define HDMI_ASPCR1_get_Audioheader0(data)                                           ((0x00FF0000&(data))>>16)
#define HDMI_ASPCR1_write_en5_shift                                                  (15)
#define HDMI_ASPCR1_write_en5_mask                                                   (0x00008000)
#define HDMI_ASPCR1_write_en5(data)                                                  (0x00008000&((data)<<15))
#define HDMI_ASPCR1_write_en5_src(data)                                              ((0x00008000&(data))>>15)
#define HDMI_ASPCR1_get_write_en5(data)                                              ((0x00008000&(data))>>15)
#define HDMI_ASPCR1_samplepresent_shift                                              (11)
#define HDMI_ASPCR1_samplepresent_mask                                               (0x00007800)
#define HDMI_ASPCR1_samplepresent(data)                                              (0x00007800&((data)<<11))
#define HDMI_ASPCR1_samplepresent_src(data)                                          ((0x00007800&(data))>>11)
#define HDMI_ASPCR1_get_samplepresent(data)                                          ((0x00007800&(data))>>11)
#define HDMI_ASPCR1_write_en4_shift                                                  (10)
#define HDMI_ASPCR1_write_en4_mask                                                   (0x00000400)
#define HDMI_ASPCR1_write_en4(data)                                                  (0x00000400&((data)<<10))
#define HDMI_ASPCR1_write_en4_src(data)                                              ((0x00000400&(data))>>10)
#define HDMI_ASPCR1_get_write_en4(data)                                              ((0x00000400&(data))>>10)
#define HDMI_ASPCR1_forcesamplepresent_shift                                         (9)
#define HDMI_ASPCR1_forcesamplepresent_mask                                          (0x00000200)
#define HDMI_ASPCR1_forcesamplepresent(data)                                         (0x00000200&((data)<<9))
#define HDMI_ASPCR1_forcesamplepresent_src(data)                                     ((0x00000200&(data))>>9)
#define HDMI_ASPCR1_get_forcesamplepresent(data)                                     ((0x00000200&(data))>>9)
#define HDMI_ASPCR1_write_en3_shift                                                  (8)
#define HDMI_ASPCR1_write_en3_mask                                                   (0x00000100)
#define HDMI_ASPCR1_write_en3(data)                                                  (0x00000100&((data)<<8))
#define HDMI_ASPCR1_write_en3_src(data)                                              ((0x00000100&(data))>>8)
#define HDMI_ASPCR1_get_write_en3(data)                                              ((0x00000100&(data))>>8)
#define HDMI_ASPCR1_b_frame_shift                                                    (4)
#define HDMI_ASPCR1_b_frame_mask                                                     (0x000000F0)
#define HDMI_ASPCR1_b_frame(data)                                                    (0x000000F0&((data)<<4))
#define HDMI_ASPCR1_b_frame_src(data)                                                ((0x000000F0&(data))>>4)
#define HDMI_ASPCR1_get_b_frame(data)                                                ((0x000000F0&(data))>>4)
#define HDMI_ASPCR1_write_en2_shift                                                  (3)
#define HDMI_ASPCR1_write_en2_mask                                                   (0x00000008)
#define HDMI_ASPCR1_write_en2(data)                                                  (0x00000008&((data)<<3))
#define HDMI_ASPCR1_write_en2_src(data)                                              ((0x00000008&(data))>>3)
#define HDMI_ASPCR1_get_write_en2(data)                                              ((0x00000008&(data))>>3)
#define HDMI_ASPCR1_forceb_frame_shift                                               (2)
#define HDMI_ASPCR1_forceb_frame_mask                                                (0x00000004)
#define HDMI_ASPCR1_forceb_frame(data)                                               (0x00000004&((data)<<2))
#define HDMI_ASPCR1_forceb_frame_src(data)                                           ((0x00000004&(data))>>2)
#define HDMI_ASPCR1_get_forceb_frame(data)                                           ((0x00000004&(data))>>2)
#define HDMI_ASPCR1_write_en1_shift                                                  (1)
#define HDMI_ASPCR1_write_en1_mask                                                   (0x00000002)
#define HDMI_ASPCR1_write_en1(data)                                                  (0x00000002&((data)<<1))
#define HDMI_ASPCR1_write_en1_src(data)                                              ((0x00000002&(data))>>1)
#define HDMI_ASPCR1_get_write_en1(data)                                              ((0x00000002&(data))>>1)
#define HDMI_ASPCR1_audiolayout_shift                                                (0)
#define HDMI_ASPCR1_audiolayout_mask                                                 (0x00000001)
#define HDMI_ASPCR1_audiolayout(data)                                                (0x00000001&((data)<<0))
#define HDMI_ASPCR1_audiolayout_src(data)                                            ((0x00000001&(data))>>0)
#define HDMI_ASPCR1_get_audiolayout(data)                                            ((0x00000001&(data))>>0)


#define HDMI_ACACR                                                                   0x1800D058
#define HDMI_ACACR_reg_addr                                                          "0xB800D058"
#define HDMI_ACACR_reg                                                               0xB800D058
#define set_HDMI_ACACR_reg(data)   (*((volatile unsigned int*) HDMI_ACACR_reg)=data)
#define get_HDMI_ACACR_reg   (*((volatile unsigned int*) HDMI_ACACR_reg))
#define HDMI_ACACR_inst_adr                                                          "0x0016"
#define HDMI_ACACR_inst                                                              0x0016
#define HDMI_ACACR_write_en4_shift                                                   (15)
#define HDMI_ACACR_write_en4_mask                                                    (0x00008000)
#define HDMI_ACACR_write_en4(data)                                                   (0x00008000&((data)<<15))
#define HDMI_ACACR_write_en4_src(data)                                               ((0x00008000&(data))>>15)
#define HDMI_ACACR_get_write_en4(data)                                               ((0x00008000&(data))>>15)
#define HDMI_ACACR_hdmi_pk3map_shift                                                 (12)
#define HDMI_ACACR_hdmi_pk3map_mask                                                  (0x00007000)
#define HDMI_ACACR_hdmi_pk3map(data)                                                 (0x00007000&((data)<<12))
#define HDMI_ACACR_hdmi_pk3map_src(data)                                             ((0x00007000&(data))>>12)
#define HDMI_ACACR_get_hdmi_pk3map(data)                                             ((0x00007000&(data))>>12)
#define HDMI_ACACR_write_en3_shift                                                   (11)
#define HDMI_ACACR_write_en3_mask                                                    (0x00000800)
#define HDMI_ACACR_write_en3(data)                                                   (0x00000800&((data)<<11))
#define HDMI_ACACR_write_en3_src(data)                                               ((0x00000800&(data))>>11)
#define HDMI_ACACR_get_write_en3(data)                                               ((0x00000800&(data))>>11)
#define HDMI_ACACR_hdmi_pk2map_shift                                                 (8)
#define HDMI_ACACR_hdmi_pk2map_mask                                                  (0x00000700)
#define HDMI_ACACR_hdmi_pk2map(data)                                                 (0x00000700&((data)<<8))
#define HDMI_ACACR_hdmi_pk2map_src(data)                                             ((0x00000700&(data))>>8)
#define HDMI_ACACR_get_hdmi_pk2map(data)                                             ((0x00000700&(data))>>8)
#define HDMI_ACACR_write_en2_shift                                                   (7)
#define HDMI_ACACR_write_en2_mask                                                    (0x00000080)
#define HDMI_ACACR_write_en2(data)                                                   (0x00000080&((data)<<7))
#define HDMI_ACACR_write_en2_src(data)                                               ((0x00000080&(data))>>7)
#define HDMI_ACACR_get_write_en2(data)                                               ((0x00000080&(data))>>7)
#define HDMI_ACACR_hdmi_pk1map_shift                                                 (4)
#define HDMI_ACACR_hdmi_pk1map_mask                                                  (0x00000070)
#define HDMI_ACACR_hdmi_pk1map(data)                                                 (0x00000070&((data)<<4))
#define HDMI_ACACR_hdmi_pk1map_src(data)                                             ((0x00000070&(data))>>4)
#define HDMI_ACACR_get_hdmi_pk1map(data)                                             ((0x00000070&(data))>>4)
#define HDMI_ACACR_write_en1_shift                                                   (3)
#define HDMI_ACACR_write_en1_mask                                                    (0x00000008)
#define HDMI_ACACR_write_en1(data)                                                   (0x00000008&((data)<<3))
#define HDMI_ACACR_write_en1_src(data)                                               ((0x00000008&(data))>>3)
#define HDMI_ACACR_get_write_en1(data)                                               ((0x00000008&(data))>>3)
#define HDMI_ACACR_hdmi_pk0map_shift                                                 (0)
#define HDMI_ACACR_hdmi_pk0map_mask                                                  (0x00000007)
#define HDMI_ACACR_hdmi_pk0map(data)                                                 (0x00000007&((data)<<0))
#define HDMI_ACACR_hdmi_pk0map_src(data)                                             ((0x00000007&(data))>>0)
#define HDMI_ACACR_get_hdmi_pk0map(data)                                             ((0x00000007&(data))>>0)


#define HDMI_ACRPCR                                                                  0x1800D06c
#define HDMI_ACRPCR_reg_addr                                                         "0xB800D06C"
#define HDMI_ACRPCR_reg                                                              0xB800D06C
#define set_HDMI_ACRPCR_reg(data)   (*((volatile unsigned int*) HDMI_ACRPCR_reg)=data)
#define get_HDMI_ACRPCR_reg   (*((volatile unsigned int*) HDMI_ACRPCR_reg))
#define HDMI_ACRPCR_inst_adr                                                         "0x001B"
#define HDMI_ACRPCR_inst                                                             0x001B
#define HDMI_ACRPCR_write_en6_shift                                                  (30)
#define HDMI_ACRPCR_write_en6_mask                                                   (0x40000000)
#define HDMI_ACRPCR_write_en6(data)                                                  (0x40000000&((data)<<30))
#define HDMI_ACRPCR_write_en6_src(data)                                              ((0x40000000&(data))>>30)
#define HDMI_ACRPCR_get_write_en6(data)                                              ((0x40000000&(data))>>30)
#define HDMI_ACRPCR_Audio_info_hp_shift                                              (29)
#define HDMI_ACRPCR_Audio_info_hp_mask                                               (0x20000000)
#define HDMI_ACRPCR_Audio_info_hp(data)                                              (0x20000000&((data)<<29))
#define HDMI_ACRPCR_Audio_info_hp_src(data)                                          ((0x20000000&(data))>>29)
#define HDMI_ACRPCR_get_Audio_info_hp(data)                                          ((0x20000000&(data))>>29)
#define HDMI_ACRPCR_write_en5_shift                                                  (28)
#define HDMI_ACRPCR_write_en5_mask                                                   (0x10000000)
#define HDMI_ACRPCR_write_en5(data)                                                  (0x10000000&((data)<<28))
#define HDMI_ACRPCR_write_en5_src(data)                                              ((0x10000000&(data))>>28)
#define HDMI_ACRPCR_get_write_en5(data)                                              ((0x10000000&(data))>>28)
#define HDMI_ACRPCR_ac_hw_ctrl_en_shift                                              (27)
#define HDMI_ACRPCR_ac_hw_ctrl_en_mask                                               (0x08000000)
#define HDMI_ACRPCR_ac_hw_ctrl_en(data)                                              (0x08000000&((data)<<27))
#define HDMI_ACRPCR_ac_hw_ctrl_en_src(data)                                          ((0x08000000&(data))>>27)
#define HDMI_ACRPCR_get_ac_hw_ctrl_en(data)                                          ((0x08000000&(data))>>27)
#define HDMI_ACRPCR_write_en4_shift                                                  (26)
#define HDMI_ACRPCR_write_en4_mask                                                   (0x04000000)
#define HDMI_ACRPCR_write_en4(data)                                                  (0x04000000&((data)<<26))
#define HDMI_ACRPCR_write_en4_src(data)                                              ((0x04000000&(data))>>26)
#define HDMI_ACRPCR_get_write_en4(data)                                              ((0x04000000&(data))>>26)
#define HDMI_ACRPCR_fs_div4_shift                                                    (25)
#define HDMI_ACRPCR_fs_div4_mask                                                     (0x02000000)
#define HDMI_ACRPCR_fs_div4(data)                                                    (0x02000000&((data)<<25))
#define HDMI_ACRPCR_fs_div4_src(data)                                                ((0x02000000&(data))>>25)
#define HDMI_ACRPCR_get_fs_div4(data)                                                ((0x02000000&(data))>>25)
#define HDMI_ACRPCR_write_en3_shift                                                  (24)
#define HDMI_ACRPCR_write_en3_mask                                                   (0x01000000)
#define HDMI_ACRPCR_write_en3(data)                                                  (0x01000000&((data)<<24))
#define HDMI_ACRPCR_write_en3_src(data)                                              ((0x01000000&(data))>>24)
#define HDMI_ACRPCR_get_write_en3(data)                                              ((0x01000000&(data))>>24)
#define HDMI_ACRPCR_disablecrp_shift                                                 (23)
#define HDMI_ACRPCR_disablecrp_mask                                                  (0x00800000)
#define HDMI_ACRPCR_disablecrp(data)                                                 (0x00800000&((data)<<23))
#define HDMI_ACRPCR_disablecrp_src(data)                                             ((0x00800000&(data))>>23)
#define HDMI_ACRPCR_get_disablecrp(data)                                             ((0x00800000&(data))>>23)
#define HDMI_ACRPCR_write_en2_shift                                                  (22)
#define HDMI_ACRPCR_write_en2_mask                                                   (0x00400000)
#define HDMI_ACRPCR_write_en2(data)                                                  (0x00400000&((data)<<22))
#define HDMI_ACRPCR_write_en2_src(data)                                              ((0x00400000&(data))>>22)
#define HDMI_ACRPCR_get_write_en2(data)                                              ((0x00400000&(data))>>22)
#define HDMI_ACRPCR_cts_source_shift                                                 (21)
#define HDMI_ACRPCR_cts_source_mask                                                  (0x00200000)
#define HDMI_ACRPCR_cts_source(data)                                                 (0x00200000&((data)<<21))
#define HDMI_ACRPCR_cts_source_src(data)                                             ((0x00200000&(data))>>21)
#define HDMI_ACRPCR_get_cts_source(data)                                             ((0x00200000&(data))>>21)
#define HDMI_ACRPCR_write_en1_shift                                                  (20)
#define HDMI_ACRPCR_write_en1_mask                                                   (0x00100000)
#define HDMI_ACRPCR_write_en1(data)                                                  (0x00100000&((data)<<20))
#define HDMI_ACRPCR_write_en1_src(data)                                              ((0x00100000&(data))>>20)
#define HDMI_ACRPCR_get_write_en1(data)                                              ((0x00100000&(data))>>20)
#define HDMI_ACRPCR_n_value_shift                                                    (0)
#define HDMI_ACRPCR_n_value_mask                                                     (0x000FFFFF)
#define HDMI_ACRPCR_n_value(data)                                                    (0x000FFFFF&((data)<<0))
#define HDMI_ACRPCR_n_value_src(data)                                                ((0x000FFFFF&(data))>>0)
#define HDMI_ACRPCR_get_n_value(data)                                                ((0x000FFFFF&(data))>>0)


#define HDMI_ACRPCTSR                                                                0x1800D070
#define HDMI_ACRPCTSR_reg_addr                                                       "0xB800D070"
#define HDMI_ACRPCTSR_reg                                                            0xB800D070
#define set_HDMI_ACRPCTSR_reg(data)   (*((volatile unsigned int*) HDMI_ACRPCTSR_reg)=data)
#define get_HDMI_ACRPCTSR_reg   (*((volatile unsigned int*) HDMI_ACRPCTSR_reg))
#define HDMI_ACRPCTSR_inst_adr                                                       "0x001C"
#define HDMI_ACRPCTSR_inst                                                           0x001C
#define HDMI_ACRPCTSR_ctssw_shift                                                    (0)
#define HDMI_ACRPCTSR_ctssw_mask                                                     (0x000FFFFF)
#define HDMI_ACRPCTSR_ctssw(data)                                                    (0x000FFFFF&((data)<<0))
#define HDMI_ACRPCTSR_ctssw_src(data)                                                ((0x000FFFFF&(data))>>0)
#define HDMI_ACRPCTSR_get_ctssw(data)                                                ((0x000FFFFF&(data))>>0)


#define HDMI_ACRPPR                                                                  0x1800D074
#define HDMI_ACRPPR_reg_addr                                                         "0xB800D074"
#define HDMI_ACRPPR_reg                                                              0xB800D074
#define set_HDMI_ACRPPR_reg(data)   (*((volatile unsigned int*) HDMI_ACRPPR_reg)=data)
#define get_HDMI_ACRPPR_reg   (*((volatile unsigned int*) HDMI_ACRPPR_reg))
#define HDMI_ACRPPR_inst_adr                                                         "0x001D"
#define HDMI_ACRPPR_inst                                                             0x001D
#define HDMI_ACRPPR_ctshw_shift                                                      (0)
#define HDMI_ACRPPR_ctshw_mask                                                       (0x000FFFFF)
#define HDMI_ACRPPR_ctshw(data)                                                      (0x000FFFFF&((data)<<0))
#define HDMI_ACRPPR_ctshw_src(data)                                                  ((0x000FFFFF&(data))>>0)
#define HDMI_ACRPPR_get_ctshw(data)                                                  ((0x000FFFFF&(data))>>0)


#define HDMI_GCPCR                                                                   0x1800D078
#define HDMI_GCPCR_reg_addr                                                          "0xB800D078"
#define HDMI_GCPCR_reg                                                               0xB800D078
#define set_HDMI_GCPCR_reg(data)   (*((volatile unsigned int*) HDMI_GCPCR_reg)=data)
#define get_HDMI_GCPCR_reg   (*((volatile unsigned int*) HDMI_GCPCR_reg))
#define HDMI_GCPCR_inst_adr                                                          "0x001E"
#define HDMI_GCPCR_inst                                                              0x001E
#define HDMI_GCPCR_enablegcp_shift                                                   (3)
#define HDMI_GCPCR_enablegcp_mask                                                    (0x00000008)
#define HDMI_GCPCR_enablegcp(data)                                                   (0x00000008&((data)<<3))
#define HDMI_GCPCR_enablegcp_src(data)                                               ((0x00000008&(data))>>3)
#define HDMI_GCPCR_get_enablegcp(data)                                               ((0x00000008&(data))>>3)
#define HDMI_GCPCR_gcp_clearavmute_shift                                             (2)
#define HDMI_GCPCR_gcp_clearavmute_mask                                              (0x00000004)
#define HDMI_GCPCR_gcp_clearavmute(data)                                             (0x00000004&((data)<<2))
#define HDMI_GCPCR_gcp_clearavmute_src(data)                                         ((0x00000004&(data))>>2)
#define HDMI_GCPCR_get_gcp_clearavmute(data)                                         ((0x00000004&(data))>>2)
#define HDMI_GCPCR_gcp_setavmute_shift                                               (1)
#define HDMI_GCPCR_gcp_setavmute_mask                                                (0x00000002)
#define HDMI_GCPCR_gcp_setavmute(data)                                               (0x00000002&((data)<<1))
#define HDMI_GCPCR_gcp_setavmute_src(data)                                           ((0x00000002&(data))>>1)
#define HDMI_GCPCR_get_gcp_setavmute(data)                                           ((0x00000002&(data))>>1)
#define HDMI_GCPCR_write_data_shift                                                  (0)
#define HDMI_GCPCR_write_data_mask                                                   (0x00000001)
#define HDMI_GCPCR_write_data(data)                                                  (0x00000001&((data)<<0))
#define HDMI_GCPCR_write_data_src(data)                                              ((0x00000001&(data))>>0)
#define HDMI_GCPCR_get_write_data(data)                                              ((0x00000001&(data))>>0)


#define HDMI_ORP6PH                                                                  0x1800D07c
#define HDMI_ORP6PH_reg_addr                                                         "0xB800D07C"
#define HDMI_ORP6PH_reg                                                              0xB800D07C
#define set_HDMI_ORP6PH_reg(data)   (*((volatile unsigned int*) HDMI_ORP6PH_reg)=data)
#define get_HDMI_ORP6PH_reg   (*((volatile unsigned int*) HDMI_ORP6PH_reg))
#define HDMI_ORP6PH_inst_adr                                                         "0x001F"
#define HDMI_ORP6PH_inst                                                             0x001F
#define HDMI_ORP6PH_once_pkt_shift                                                   (0)
#define HDMI_ORP6PH_once_pkt_mask                                                    (0xFFFFFFFF)
#define HDMI_ORP6PH_once_pkt(data)                                                   (0xFFFFFFFF&((data)<<0))
#define HDMI_ORP6PH_once_pkt_src(data)                                               ((0xFFFFFFFF&(data))>>0)
#define HDMI_ORP6PH_get_once_pkt(data)                                               ((0xFFFFFFFF&(data))>>0)


#define HDMI_ORP6W_0                                                                 0x1800D080
#define HDMI_ORP6W_1                                                                 0x1800D084
#define HDMI_ORP6W_2                                                                 0x1800D088
#define HDMI_ORP6W_3                                                                 0x1800D08C
#define HDMI_ORP6W_4                                                                 0x1800D090
#define HDMI_ORP6W_5                                                                 0x1800D094
#define HDMI_ORP6W_6                                                                 0x1800D098
#define HDMI_ORP6W_7                                                                 0x1800D09C
#define HDMI_ORP6W_0_reg_addr                                                        "0xB800D080"
#define HDMI_ORP6W_1_reg_addr                                                        "0xB800D084"
#define HDMI_ORP6W_2_reg_addr                                                        "0xB800D088"
#define HDMI_ORP6W_3_reg_addr                                                        "0xB800D08C"
#define HDMI_ORP6W_4_reg_addr                                                        "0xB800D090"
#define HDMI_ORP6W_5_reg_addr                                                        "0xB800D094"
#define HDMI_ORP6W_6_reg_addr                                                        "0xB800D098"
#define HDMI_ORP6W_7_reg_addr                                                        "0xB800D09C"
#define HDMI_ORP6W_0_reg                                                             0xB800D080
#define HDMI_ORP6W_1_reg                                                             0xB800D084
#define HDMI_ORP6W_2_reg                                                             0xB800D088
#define HDMI_ORP6W_3_reg                                                             0xB800D08C
#define HDMI_ORP6W_4_reg                                                             0xB800D090
#define HDMI_ORP6W_5_reg                                                             0xB800D094
#define HDMI_ORP6W_6_reg                                                             0xB800D098
#define HDMI_ORP6W_7_reg                                                             0xB800D09C
#define set_HDMI_ORP6W_0_reg(data)   (*((volatile unsigned int*) HDMI_ORP6W_0_reg)=data)
#define set_HDMI_ORP6W_1_reg(data)   (*((volatile unsigned int*) HDMI_ORP6W_1_reg)=data)
#define set_HDMI_ORP6W_2_reg(data)   (*((volatile unsigned int*) HDMI_ORP6W_2_reg)=data)
#define set_HDMI_ORP6W_3_reg(data)   (*((volatile unsigned int*) HDMI_ORP6W_3_reg)=data)
#define set_HDMI_ORP6W_4_reg(data)   (*((volatile unsigned int*) HDMI_ORP6W_4_reg)=data)
#define set_HDMI_ORP6W_5_reg(data)   (*((volatile unsigned int*) HDMI_ORP6W_5_reg)=data)
#define set_HDMI_ORP6W_6_reg(data)   (*((volatile unsigned int*) HDMI_ORP6W_6_reg)=data)
#define set_HDMI_ORP6W_7_reg(data)   (*((volatile unsigned int*) HDMI_ORP6W_7_reg)=data)
#define get_HDMI_ORP6W_0_reg   (*((volatile unsigned int*) HDMI_ORP6W_0_reg))
#define get_HDMI_ORP6W_1_reg   (*((volatile unsigned int*) HDMI_ORP6W_1_reg))
#define get_HDMI_ORP6W_2_reg   (*((volatile unsigned int*) HDMI_ORP6W_2_reg))
#define get_HDMI_ORP6W_3_reg   (*((volatile unsigned int*) HDMI_ORP6W_3_reg))
#define get_HDMI_ORP6W_4_reg   (*((volatile unsigned int*) HDMI_ORP6W_4_reg))
#define get_HDMI_ORP6W_5_reg   (*((volatile unsigned int*) HDMI_ORP6W_5_reg))
#define get_HDMI_ORP6W_6_reg   (*((volatile unsigned int*) HDMI_ORP6W_6_reg))
#define get_HDMI_ORP6W_7_reg   (*((volatile unsigned int*) HDMI_ORP6W_7_reg))
#define HDMI_ORP6W_0_inst_adr                                                        "0x0020"
#define HDMI_ORP6W_1_inst_adr                                                        "0x0021"
#define HDMI_ORP6W_2_inst_adr                                                        "0x0022"
#define HDMI_ORP6W_3_inst_adr                                                        "0x0023"
#define HDMI_ORP6W_4_inst_adr                                                        "0x0024"
#define HDMI_ORP6W_5_inst_adr                                                        "0x0025"
#define HDMI_ORP6W_6_inst_adr                                                        "0x0026"
#define HDMI_ORP6W_7_inst_adr                                                        "0x0027"
#define HDMI_ORP6W_0_inst                                                            0x0020
#define HDMI_ORP6W_1_inst                                                            0x0021
#define HDMI_ORP6W_2_inst                                                            0x0022
#define HDMI_ORP6W_3_inst                                                            0x0023
#define HDMI_ORP6W_4_inst                                                            0x0024
#define HDMI_ORP6W_5_inst                                                            0x0025
#define HDMI_ORP6W_6_inst                                                            0x0026
#define HDMI_ORP6W_7_inst                                                            0x0027
#define HDMI_ORP6W_once_pkt_shift                                                    (0)
#define HDMI_ORP6W_once_pkt_mask                                                     (0xFFFFFFFF)
#define HDMI_ORP6W_once_pkt(data)                                                    (0xFFFFFFFF&((data)<<0))
#define HDMI_ORP6W_once_pkt_src(data)                                                ((0xFFFFFFFF&(data))>>0)
#define HDMI_ORP6W_get_once_pkt(data)                                                ((0xFFFFFFFF&(data))>>0)


#define HDMI_RPCR                                                                    0x1800D0a0
#define HDMI_RPCR_reg_addr                                                           "0xB800D0A0"
#define HDMI_RPCR_reg                                                                0xB800D0A0
#define set_HDMI_RPCR_reg(data)   (*((volatile unsigned int*) HDMI_RPCR_reg)=data)
#define get_HDMI_RPCR_reg   (*((volatile unsigned int*) HDMI_RPCR_reg))
#define HDMI_RPCR_inst_adr                                                           "0x0028"
#define HDMI_RPCR_inst                                                               0x0028
#define HDMI_RPCR_write_en6_shift                                                    (29)
#define HDMI_RPCR_write_en6_mask                                                     (0x20000000)
#define HDMI_RPCR_write_en6(data)                                                    (0x20000000&((data)<<29))
#define HDMI_RPCR_write_en6_src(data)                                                ((0x20000000&(data))>>29)
#define HDMI_RPCR_get_write_en6(data)                                                ((0x20000000&(data))>>29)
#define HDMI_RPCR_prp5period_shift                                                   (25)
#define HDMI_RPCR_prp5period_mask                                                    (0x1E000000)
#define HDMI_RPCR_prp5period(data)                                                   (0x1E000000&((data)<<25))
#define HDMI_RPCR_prp5period_src(data)                                               ((0x1E000000&(data))>>25)
#define HDMI_RPCR_get_prp5period(data)                                               ((0x1E000000&(data))>>25)
#define HDMI_RPCR_write_en5_shift                                                    (24)
#define HDMI_RPCR_write_en5_mask                                                     (0x01000000)
#define HDMI_RPCR_write_en5(data)                                                    (0x01000000&((data)<<24))
#define HDMI_RPCR_write_en5_src(data)                                                ((0x01000000&(data))>>24)
#define HDMI_RPCR_get_write_en5(data)                                                ((0x01000000&(data))>>24)
#define HDMI_RPCR_prp4period_shift                                                   (20)
#define HDMI_RPCR_prp4period_mask                                                    (0x00F00000)
#define HDMI_RPCR_prp4period(data)                                                   (0x00F00000&((data)<<20))
#define HDMI_RPCR_prp4period_src(data)                                               ((0x00F00000&(data))>>20)
#define HDMI_RPCR_get_prp4period(data)                                               ((0x00F00000&(data))>>20)
#define HDMI_RPCR_write_en4_shift                                                    (19)
#define HDMI_RPCR_write_en4_mask                                                     (0x00080000)
#define HDMI_RPCR_write_en4(data)                                                    (0x00080000&((data)<<19))
#define HDMI_RPCR_write_en4_src(data)                                                ((0x00080000&(data))>>19)
#define HDMI_RPCR_get_write_en4(data)                                                ((0x00080000&(data))>>19)
#define HDMI_RPCR_prp3period_shift                                                   (15)
#define HDMI_RPCR_prp3period_mask                                                    (0x00078000)
#define HDMI_RPCR_prp3period(data)                                                   (0x00078000&((data)<<15))
#define HDMI_RPCR_prp3period_src(data)                                               ((0x00078000&(data))>>15)
#define HDMI_RPCR_get_prp3period(data)                                               ((0x00078000&(data))>>15)
#define HDMI_RPCR_write_en3_shift                                                    (14)
#define HDMI_RPCR_write_en3_mask                                                     (0x00004000)
#define HDMI_RPCR_write_en3(data)                                                    (0x00004000&((data)<<14))
#define HDMI_RPCR_write_en3_src(data)                                                ((0x00004000&(data))>>14)
#define HDMI_RPCR_get_write_en3(data)                                                ((0x00004000&(data))>>14)
#define HDMI_RPCR_prp2period_shift                                                   (10)
#define HDMI_RPCR_prp2period_mask                                                    (0x00003C00)
#define HDMI_RPCR_prp2period(data)                                                   (0x00003C00&((data)<<10))
#define HDMI_RPCR_prp2period_src(data)                                               ((0x00003C00&(data))>>10)
#define HDMI_RPCR_get_prp2period(data)                                               ((0x00003C00&(data))>>10)
#define HDMI_RPCR_write_en2_shift                                                    (9)
#define HDMI_RPCR_write_en2_mask                                                     (0x00000200)
#define HDMI_RPCR_write_en2(data)                                                    (0x00000200&((data)<<9))
#define HDMI_RPCR_write_en2_src(data)                                                ((0x00000200&(data))>>9)
#define HDMI_RPCR_get_write_en2(data)                                                ((0x00000200&(data))>>9)
#define HDMI_RPCR_prp1period_shift                                                   (5)
#define HDMI_RPCR_prp1period_mask                                                    (0x000001E0)
#define HDMI_RPCR_prp1period(data)                                                   (0x000001E0&((data)<<5))
#define HDMI_RPCR_prp1period_src(data)                                               ((0x000001E0&(data))>>5)
#define HDMI_RPCR_get_prp1period(data)                                               ((0x000001E0&(data))>>5)
#define HDMI_RPCR_write_en1_shift                                                    (4)
#define HDMI_RPCR_write_en1_mask                                                     (0x00000010)
#define HDMI_RPCR_write_en1(data)                                                    (0x00000010&((data)<<4))
#define HDMI_RPCR_write_en1_src(data)                                                ((0x00000010&(data))>>4)
#define HDMI_RPCR_get_write_en1(data)                                                ((0x00000010&(data))>>4)
#define HDMI_RPCR_prp0period_shift                                                   (0)
#define HDMI_RPCR_prp0period_mask                                                    (0x0000000F)
#define HDMI_RPCR_prp0period(data)                                                   (0x0000000F&((data)<<0))
#define HDMI_RPCR_prp0period_src(data)                                               ((0x0000000F&(data))>>0)
#define HDMI_RPCR_get_prp0period(data)                                               ((0x0000000F&(data))>>0)


#define HDMI_RPEN                                                                    0x1800D0a4
#define HDMI_RPEN_reg_addr                                                           "0xB800D0A4"
#define HDMI_RPEN_reg                                                                0xB800D0A4
#define set_HDMI_RPEN_reg(data)   (*((volatile unsigned int*) HDMI_RPEN_reg)=data)
#define get_HDMI_RPEN_reg   (*((volatile unsigned int*) HDMI_RPEN_reg))
#define HDMI_RPEN_inst_adr                                                           "0x0029"
#define HDMI_RPEN_inst                                                               0x0029
#define HDMI_RPEN_enprpkt5_shift                                                     (6)
#define HDMI_RPEN_enprpkt5_mask                                                      (0x00000040)
#define HDMI_RPEN_enprpkt5(data)                                                     (0x00000040&((data)<<6))
#define HDMI_RPEN_enprpkt5_src(data)                                                 ((0x00000040&(data))>>6)
#define HDMI_RPEN_get_enprpkt5(data)                                                 ((0x00000040&(data))>>6)
#define HDMI_RPEN_enprpkt4_shift                                                     (5)
#define HDMI_RPEN_enprpkt4_mask                                                      (0x00000020)
#define HDMI_RPEN_enprpkt4(data)                                                     (0x00000020&((data)<<5))
#define HDMI_RPEN_enprpkt4_src(data)                                                 ((0x00000020&(data))>>5)
#define HDMI_RPEN_get_enprpkt4(data)                                                 ((0x00000020&(data))>>5)
#define HDMI_RPEN_enprpkt3_shift                                                     (4)
#define HDMI_RPEN_enprpkt3_mask                                                      (0x00000010)
#define HDMI_RPEN_enprpkt3(data)                                                     (0x00000010&((data)<<4))
#define HDMI_RPEN_enprpkt3_src(data)                                                 ((0x00000010&(data))>>4)
#define HDMI_RPEN_get_enprpkt3(data)                                                 ((0x00000010&(data))>>4)
#define HDMI_RPEN_enprpkt2_shift                                                     (3)
#define HDMI_RPEN_enprpkt2_mask                                                      (0x00000008)
#define HDMI_RPEN_enprpkt2(data)                                                     (0x00000008&((data)<<3))
#define HDMI_RPEN_enprpkt2_src(data)                                                 ((0x00000008&(data))>>3)
#define HDMI_RPEN_get_enprpkt2(data)                                                 ((0x00000008&(data))>>3)
#define HDMI_RPEN_enprpkt1_shift                                                     (2)
#define HDMI_RPEN_enprpkt1_mask                                                      (0x00000004)
#define HDMI_RPEN_enprpkt1(data)                                                     (0x00000004&((data)<<2))
#define HDMI_RPEN_enprpkt1_src(data)                                                 ((0x00000004&(data))>>2)
#define HDMI_RPEN_get_enprpkt1(data)                                                 ((0x00000004&(data))>>2)
#define HDMI_RPEN_enprpkt0_shift                                                     (1)
#define HDMI_RPEN_enprpkt0_mask                                                      (0x00000002)
#define HDMI_RPEN_enprpkt0(data)                                                     (0x00000002&((data)<<1))
#define HDMI_RPEN_enprpkt0_src(data)                                                 ((0x00000002&(data))>>1)
#define HDMI_RPEN_get_enprpkt0(data)                                                 ((0x00000002&(data))>>1)
#define HDMI_RPEN_write_data_shift                                                   (0)
#define HDMI_RPEN_write_data_mask                                                    (0x00000001)
#define HDMI_RPEN_write_data(data)                                                   (0x00000001&((data)<<0))
#define HDMI_RPEN_write_data_src(data)                                               ((0x00000001&(data))>>0)
#define HDMI_RPEN_get_write_data(data)                                               ((0x00000001&(data))>>0)


#define HDMI_RPRBDR                                                                  0x1800D0a8
#define HDMI_RPRBDR_reg_addr                                                         "0xB800D0A8"
#define HDMI_RPRBDR_reg                                                              0xB800D0A8
#define set_HDMI_RPRBDR_reg(data)   (*((volatile unsigned int*) HDMI_RPRBDR_reg)=data)
#define get_HDMI_RPRBDR_reg   (*((volatile unsigned int*) HDMI_RPRBDR_reg))
#define HDMI_RPRBDR_inst_adr                                                         "0x002A"
#define HDMI_RPRBDR_inst                                                             0x002A
#define HDMI_RPRBDR_isramrbd_shift                                                   (0)
#define HDMI_RPRBDR_isramrbd_mask                                                    (0x0003FFFF)
#define HDMI_RPRBDR_isramrbd(data)                                                   (0x0003FFFF&((data)<<0))
#define HDMI_RPRBDR_isramrbd_src(data)                                               ((0x0003FFFF&(data))>>0)
#define HDMI_RPRBDR_get_isramrbd(data)                                               ((0x0003FFFF&(data))>>0)


#define HDMI_OPCR                                                                    0x1800D0b0
#define HDMI_OPCR_reg_addr                                                           "0xB800D0B0"
#define HDMI_OPCR_reg                                                                0xB800D0B0
#define set_HDMI_OPCR_reg(data)   (*((volatile unsigned int*) HDMI_OPCR_reg)=data)
#define get_HDMI_OPCR_reg   (*((volatile unsigned int*) HDMI_OPCR_reg))
#define HDMI_OPCR_inst_adr                                                           "0x002C"
#define HDMI_OPCR_inst                                                               0x002C
#define HDMI_OPCR_write_en4_shift                                                    (14)
#define HDMI_OPCR_write_en4_mask                                                     (0x00004000)
#define HDMI_OPCR_write_en4(data)                                                    (0x00004000&((data)<<14))
#define HDMI_OPCR_write_en4_src(data)                                                ((0x00004000&(data))>>14)
#define HDMI_OPCR_get_write_en4(data)                                                ((0x00004000&(data))>>14)
#define HDMI_OPCR_enrbpktsram_shift                                                  (13)
#define HDMI_OPCR_enrbpktsram_mask                                                   (0x00002000)
#define HDMI_OPCR_enrbpktsram(data)                                                  (0x00002000&((data)<<13))
#define HDMI_OPCR_enrbpktsram_src(data)                                              ((0x00002000&(data))>>13)
#define HDMI_OPCR_get_enrbpktsram(data)                                              ((0x00002000&(data))>>13)
#define HDMI_OPCR_write_en3_shift                                                    (12)
#define HDMI_OPCR_write_en3_mask                                                     (0x00001000)
#define HDMI_OPCR_write_en3(data)                                                    (0x00001000&((data)<<12))
#define HDMI_OPCR_write_en3_src(data)                                                ((0x00001000&(data))>>12)
#define HDMI_OPCR_get_write_en3(data)                                                ((0x00001000&(data))>>12)
#define HDMI_OPCR_wrdes_shift                                                        (11)
#define HDMI_OPCR_wrdes_mask                                                         (0x00000800)
#define HDMI_OPCR_wrdes(data)                                                        (0x00000800&((data)<<11))
#define HDMI_OPCR_wrdes_src(data)                                                    ((0x00000800&(data))>>11)
#define HDMI_OPCR_get_wrdes(data)                                                    ((0x00000800&(data))>>11)
#define HDMI_OPCR_write_en2_shift                                                    (10)
#define HDMI_OPCR_write_en2_mask                                                     (0x00000400)
#define HDMI_OPCR_write_en2(data)                                                    (0x00000400&((data)<<10))
#define HDMI_OPCR_write_en2_src(data)                                                ((0x00000400&(data))>>10)
#define HDMI_OPCR_get_write_en2(data)                                                ((0x00000400&(data))>>10)
#define HDMI_OPCR_rprwcmd_shift                                                      (9)
#define HDMI_OPCR_rprwcmd_mask                                                       (0x00000200)
#define HDMI_OPCR_rprwcmd(data)                                                      (0x00000200&((data)<<9))
#define HDMI_OPCR_rprwcmd_src(data)                                                  ((0x00000200&(data))>>9)
#define HDMI_OPCR_get_rprwcmd(data)                                                  ((0x00000200&(data))>>9)
#define HDMI_OPCR_write_en1_shift                                                    (8)
#define HDMI_OPCR_write_en1_mask                                                     (0x00000100)
#define HDMI_OPCR_write_en1(data)                                                    (0x00000100&((data)<<8))
#define HDMI_OPCR_write_en1_src(data)                                                ((0x00000100&(data))>>8)
#define HDMI_OPCR_get_write_en1(data)                                                ((0x00000100&(data))>>8)
#define HDMI_OPCR_rpadd_shift                                                        (0)
#define HDMI_OPCR_rpadd_mask                                                         (0x000000FF)
#define HDMI_OPCR_rpadd(data)                                                        (0x000000FF&((data)<<0))
#define HDMI_OPCR_rpadd_src(data)                                                    ((0x000000FF&(data))>>0)
#define HDMI_OPCR_get_rpadd(data)                                                    ((0x000000FF&(data))>>0)


#define HDMI_DIPCCR                                                                  0x1800D0b4
#define HDMI_DIPCCR_reg_addr                                                         "0xB800D0B4"
#define HDMI_DIPCCR_reg                                                              0xB800D0B4
#define set_HDMI_DIPCCR_reg(data)   (*((volatile unsigned int*) HDMI_DIPCCR_reg)=data)
#define get_HDMI_DIPCCR_reg   (*((volatile unsigned int*) HDMI_DIPCCR_reg))
#define HDMI_DIPCCR_inst_adr                                                         "0x002D"
#define HDMI_DIPCCR_inst                                                             0x002D
#define HDMI_DIPCCR_write_en2_shift                                                  (11)
#define HDMI_DIPCCR_write_en2_mask                                                   (0x00000800)
#define HDMI_DIPCCR_write_en2(data)                                                  (0x00000800&((data)<<11))
#define HDMI_DIPCCR_write_en2_src(data)                                              ((0x00000800&(data))>>11)
#define HDMI_DIPCCR_get_write_en2(data)                                              ((0x00000800&(data))>>11)
#define HDMI_DIPCCR_vbidipcnt_shift                                                  (6)
#define HDMI_DIPCCR_vbidipcnt_mask                                                   (0x000007C0)
#define HDMI_DIPCCR_vbidipcnt(data)                                                  (0x000007C0&((data)<<6))
#define HDMI_DIPCCR_vbidipcnt_src(data)                                              ((0x000007C0&(data))>>6)
#define HDMI_DIPCCR_get_vbidipcnt(data)                                              ((0x000007C0&(data))>>6)
#define HDMI_DIPCCR_write_en1_shift                                                  (5)
#define HDMI_DIPCCR_write_en1_mask                                                   (0x00000020)
#define HDMI_DIPCCR_write_en1(data)                                                  (0x00000020&((data)<<5))
#define HDMI_DIPCCR_write_en1_src(data)                                              ((0x00000020&(data))>>5)
#define HDMI_DIPCCR_get_write_en1(data)                                              ((0x00000020&(data))>>5)
#define HDMI_DIPCCR_hbidipcnt_shift                                                  (0)
#define HDMI_DIPCCR_hbidipcnt_mask                                                   (0x0000001F)
#define HDMI_DIPCCR_hbidipcnt(data)                                                  (0x0000001F&((data)<<0))
#define HDMI_DIPCCR_hbidipcnt_src(data)                                              ((0x0000001F&(data))>>0)
#define HDMI_DIPCCR_get_hbidipcnt(data)                                              ((0x0000001F&(data))>>0)


#define HDMI_SCHCR                                                                   0x1800D0b8
#define HDMI_SCHCR_reg_addr                                                          "0xB800D0B8"
#define HDMI_SCHCR_reg                                                               0xB800D0B8
#define set_HDMI_SCHCR_reg(data)   (*((volatile unsigned int*) HDMI_SCHCR_reg)=data)
#define get_HDMI_SCHCR_reg   (*((volatile unsigned int*) HDMI_SCHCR_reg))
#define HDMI_SCHCR_inst_adr                                                          "0x002E"
#define HDMI_SCHCR_inst                                                              0x002E
#define HDMI_SCHCR_write_en12_shift                                                  (28)
#define HDMI_SCHCR_write_en12_mask                                                   (0x10000000)
#define HDMI_SCHCR_write_en12(data)                                                  (0x10000000&((data)<<28))
#define HDMI_SCHCR_write_en12_src(data)                                              ((0x10000000&(data))>>28)
#define HDMI_SCHCR_get_write_en12(data)                                              ((0x10000000&(data))>>28)
#define HDMI_SCHCR_color_transform_en_shift                                          (27)
#define HDMI_SCHCR_color_transform_en_mask                                           (0x08000000)
#define HDMI_SCHCR_color_transform_en(data)                                          (0x08000000&((data)<<27))
#define HDMI_SCHCR_color_transform_en_src(data)                                      ((0x08000000&(data))>>27)
#define HDMI_SCHCR_get_color_transform_en(data)                                      ((0x08000000&(data))>>27)
#define HDMI_SCHCR_write_en11_shift                                                  (26)
#define HDMI_SCHCR_write_en11_mask                                                   (0x04000000)
#define HDMI_SCHCR_write_en11(data)                                                  (0x04000000&((data)<<26))
#define HDMI_SCHCR_write_en11_src(data)                                              ((0x04000000&(data))>>26)
#define HDMI_SCHCR_get_write_en11(data)                                              ((0x04000000&(data))>>26)
#define HDMI_SCHCR_ycbcr422_algo_shift                                               (25)
#define HDMI_SCHCR_ycbcr422_algo_mask                                                (0x02000000)
#define HDMI_SCHCR_ycbcr422_algo(data)                                               (0x02000000&((data)<<25))
#define HDMI_SCHCR_ycbcr422_algo_src(data)                                           ((0x02000000&(data))>>25)
#define HDMI_SCHCR_get_ycbcr422_algo(data)                                           ((0x02000000&(data))>>25)
#define HDMI_SCHCR_write_en10_shift                                                  (24)
#define HDMI_SCHCR_write_en10_mask                                                   (0x01000000)
#define HDMI_SCHCR_write_en10(data)                                                  (0x01000000&((data)<<24))
#define HDMI_SCHCR_write_en10_src(data)                                              ((0x01000000&(data))>>24)
#define HDMI_SCHCR_get_write_en10(data)                                              ((0x01000000&(data))>>24)
#define HDMI_SCHCR_422_pixel_repeat_shift                                            (23)
#define HDMI_SCHCR_422_pixel_repeat_mask                                             (0x00800000)
#define HDMI_SCHCR_422_pixel_repeat(data)                                            (0x00800000&((data)<<23))
#define HDMI_SCHCR_422_pixel_repeat_src(data)                                        ((0x00800000&(data))>>23)
#define HDMI_SCHCR_get_422_pixel_repeat(data)                                        ((0x00800000&(data))>>23)
#define HDMI_SCHCR_write_en9_shift                                                   (22)
#define HDMI_SCHCR_write_en9_mask                                                    (0x00400000)
#define HDMI_SCHCR_write_en9(data)                                                   (0x00400000&((data)<<22))
#define HDMI_SCHCR_write_en9_src(data)                                               ((0x00400000&(data))>>22)
#define HDMI_SCHCR_get_write_en9(data)                                               ((0x00400000&(data))>>22)
#define HDMI_SCHCR_vsyncpolin_shift                                                  (21)
#define HDMI_SCHCR_vsyncpolin_mask                                                   (0x00200000)
#define HDMI_SCHCR_vsyncpolin(data)                                                  (0x00200000&((data)<<21))
#define HDMI_SCHCR_vsyncpolin_src(data)                                              ((0x00200000&(data))>>21)
#define HDMI_SCHCR_get_vsyncpolin(data)                                              ((0x00200000&(data))>>21)
#define HDMI_SCHCR_write_en8_shift                                                   (20)
#define HDMI_SCHCR_write_en8_mask                                                    (0x00100000)
#define HDMI_SCHCR_write_en8(data)                                                   (0x00100000&((data)<<20))
#define HDMI_SCHCR_write_en8_src(data)                                               ((0x00100000&(data))>>20)
#define HDMI_SCHCR_get_write_en8(data)                                               ((0x00100000&(data))>>20)
#define HDMI_SCHCR_hsyncpolin_shift                                                  (19)
#define HDMI_SCHCR_hsyncpolin_mask                                                   (0x00080000)
#define HDMI_SCHCR_hsyncpolin(data)                                                  (0x00080000&((data)<<19))
#define HDMI_SCHCR_hsyncpolin_src(data)                                              ((0x00080000&(data))>>19)
#define HDMI_SCHCR_get_hsyncpolin(data)                                              ((0x00080000&(data))>>19)
#define HDMI_SCHCR_write_en7_shift                                                   (18)
#define HDMI_SCHCR_write_en7_mask                                                    (0x00040000)
#define HDMI_SCHCR_write_en7(data)                                                   (0x00040000&((data)<<18))
#define HDMI_SCHCR_write_en7_src(data)                                               ((0x00040000&(data))>>18)
#define HDMI_SCHCR_get_write_en7(data)                                               ((0x00040000&(data))>>18)
#define HDMI_SCHCR_vsyncpolinv_shift                                                 (17)
#define HDMI_SCHCR_vsyncpolinv_mask                                                  (0x00020000)
#define HDMI_SCHCR_vsyncpolinv(data)                                                 (0x00020000&((data)<<17))
#define HDMI_SCHCR_vsyncpolinv_src(data)                                             ((0x00020000&(data))>>17)
#define HDMI_SCHCR_get_vsyncpolinv(data)                                             ((0x00020000&(data))>>17)
#define HDMI_SCHCR_write_en6_shift                                                   (16)
#define HDMI_SCHCR_write_en6_mask                                                    (0x00010000)
#define HDMI_SCHCR_write_en6(data)                                                   (0x00010000&((data)<<16))
#define HDMI_SCHCR_write_en6_src(data)                                               ((0x00010000&(data))>>16)
#define HDMI_SCHCR_get_write_en6(data)                                               ((0x00010000&(data))>>16)
#define HDMI_SCHCR_hsyncpolinv_shift                                                 (15)
#define HDMI_SCHCR_hsyncpolinv_mask                                                  (0x00008000)
#define HDMI_SCHCR_hsyncpolinv(data)                                                 (0x00008000&((data)<<15))
#define HDMI_SCHCR_hsyncpolinv_src(data)                                             ((0x00008000&(data))>>15)
#define HDMI_SCHCR_get_hsyncpolinv(data)                                             ((0x00008000&(data))>>15)
#define HDMI_SCHCR_write_en5_shift                                                   (14)
#define HDMI_SCHCR_write_en5_mask                                                    (0x00004000)
#define HDMI_SCHCR_write_en5(data)                                                   (0x00004000&((data)<<14))
#define HDMI_SCHCR_write_en5_src(data)                                               ((0x00004000&(data))>>14)
#define HDMI_SCHCR_get_write_en5(data)                                               ((0x00004000&(data))>>14)
#define HDMI_SCHCR_pixelencycbcr422_shift                                            (13)
#define HDMI_SCHCR_pixelencycbcr422_mask                                             (0x00002000)
#define HDMI_SCHCR_pixelencycbcr422(data)                                            (0x00002000&((data)<<13))
#define HDMI_SCHCR_pixelencycbcr422_src(data)                                        ((0x00002000&(data))>>13)
#define HDMI_SCHCR_get_pixelencycbcr422(data)                                        ((0x00002000&(data))>>13)
#define HDMI_SCHCR_write_en4_shift                                                   (12)
#define HDMI_SCHCR_write_en4_mask                                                    (0x00001000)
#define HDMI_SCHCR_write_en4(data)                                                   (0x00001000&((data)<<12))
#define HDMI_SCHCR_write_en4_src(data)                                               ((0x00001000&(data))>>12)
#define HDMI_SCHCR_get_write_en4(data)                                               ((0x00001000&(data))>>12)
#define HDMI_SCHCR_hdmi_videoxs_shift                                                (7)
#define HDMI_SCHCR_hdmi_videoxs_mask                                                 (0x00000F80)
#define HDMI_SCHCR_hdmi_videoxs(data)                                                (0x00000F80&((data)<<7))
#define HDMI_SCHCR_hdmi_videoxs_src(data)                                            ((0x00000F80&(data))>>7)
#define HDMI_SCHCR_get_hdmi_videoxs(data)                                            ((0x00000F80&(data))>>7)
#define HDMI_SCHCR_write_en3_shift                                                   (6)
#define HDMI_SCHCR_write_en3_mask                                                    (0x00000040)
#define HDMI_SCHCR_write_en3(data)                                                   (0x00000040&((data)<<6))
#define HDMI_SCHCR_write_en3_src(data)                                               ((0x00000040&(data))>>6)
#define HDMI_SCHCR_get_write_en3(data)                                               ((0x00000040&(data))>>6)
#define HDMI_SCHCR_pixelencfmt_shift                                                 (4)
#define HDMI_SCHCR_pixelencfmt_mask                                                  (0x00000030)
#define HDMI_SCHCR_pixelencfmt(data)                                                 (0x00000030&((data)<<4))
#define HDMI_SCHCR_pixelencfmt_src(data)                                             ((0x00000030&(data))>>4)
#define HDMI_SCHCR_get_pixelencfmt(data)                                             ((0x00000030&(data))>>4)
#define HDMI_SCHCR_write_en2_shift                                                   (3)
#define HDMI_SCHCR_write_en2_mask                                                    (0x00000008)
#define HDMI_SCHCR_write_en2(data)                                                   (0x00000008&((data)<<3))
#define HDMI_SCHCR_write_en2_src(data)                                               ((0x00000008&(data))>>3)
#define HDMI_SCHCR_get_write_en2(data)                                               ((0x00000008&(data))>>3)
#define HDMI_SCHCR_pixelrepeat_shift                                                 (2)
#define HDMI_SCHCR_pixelrepeat_mask                                                  (0x00000004)
#define HDMI_SCHCR_pixelrepeat(data)                                                 (0x00000004&((data)<<2))
#define HDMI_SCHCR_pixelrepeat_src(data)                                             ((0x00000004&(data))>>2)
#define HDMI_SCHCR_get_pixelrepeat(data)                                             ((0x00000004&(data))>>2)
#define HDMI_SCHCR_write_en1_shift                                                   (1)
#define HDMI_SCHCR_write_en1_mask                                                    (0x00000002)
#define HDMI_SCHCR_write_en1(data)                                                   (0x00000002&((data)<<1))
#define HDMI_SCHCR_write_en1_src(data)                                               ((0x00000002&(data))>>1)
#define HDMI_SCHCR_get_write_en1(data)                                               ((0x00000002&(data))>>1)
#define HDMI_SCHCR_hdmi_modesel_shift                                                (0)
#define HDMI_SCHCR_hdmi_modesel_mask                                                 (0x00000001)
#define HDMI_SCHCR_hdmi_modesel(data)                                                (0x00000001&((data)<<0))
#define HDMI_SCHCR_hdmi_modesel_src(data)                                            ((0x00000001&(data))>>0)
#define HDMI_SCHCR_get_hdmi_modesel(data)                                            ((0x00000001&(data))>>0)


#define HDMI_ICR                                                                     0x1800D0bc
#define HDMI_ICR_reg_addr                                                            "0xB800D0BC"
#define HDMI_ICR_reg                                                                 0xB800D0BC
#define set_HDMI_ICR_reg(data)   (*((volatile unsigned int*) HDMI_ICR_reg)=data)
#define get_HDMI_ICR_reg   (*((volatile unsigned int*) HDMI_ICR_reg))
#define HDMI_ICR_inst_adr                                                            "0x002F"
#define HDMI_ICR_inst                                                                0x002F
#define HDMI_ICR_write_en3_shift                                                     (28)
#define HDMI_ICR_write_en3_mask                                                      (0x10000000)
#define HDMI_ICR_write_en3(data)                                                     (0x10000000&((data)<<28))
#define HDMI_ICR_write_en3_src(data)                                                 ((0x10000000&(data))>>28)
#define HDMI_ICR_get_write_en3(data)                                                 ((0x10000000&(data))>>28)
#define HDMI_ICR_enaudio_shift                                                       (27)
#define HDMI_ICR_enaudio_mask                                                        (0x08000000)
#define HDMI_ICR_enaudio(data)                                                       (0x08000000&((data)<<27))
#define HDMI_ICR_enaudio_src(data)                                                   ((0x08000000&(data))>>27)
#define HDMI_ICR_get_enaudio(data)                                                   ((0x08000000&(data))>>27)
#define HDMI_ICR_write_en2_shift                                                     (26)
#define HDMI_ICR_write_en2_mask                                                      (0x04000000)
#define HDMI_ICR_write_en2(data)                                                     (0x04000000&((data)<<26))
#define HDMI_ICR_write_en2_src(data)                                                 ((0x04000000&(data))>>26)
#define HDMI_ICR_get_write_en2(data)                                                 ((0x04000000&(data))>>26)
#define HDMI_ICR_envitd_shift                                                        (25)
#define HDMI_ICR_envitd_mask                                                         (0x02000000)
#define HDMI_ICR_envitd(data)                                                        (0x02000000&((data)<<25))
#define HDMI_ICR_envitd_src(data)                                                    ((0x02000000&(data))>>25)
#define HDMI_ICR_get_envitd(data)                                                    ((0x02000000&(data))>>25)
#define HDMI_ICR_write_en1_shift                                                     (24)
#define HDMI_ICR_write_en1_mask                                                      (0x01000000)
#define HDMI_ICR_write_en1(data)                                                     (0x01000000&((data)<<24))
#define HDMI_ICR_write_en1_src(data)                                                 ((0x01000000&(data))>>24)
#define HDMI_ICR_get_write_en1(data)                                                 ((0x01000000&(data))>>24)
#define HDMI_ICR_vitd_shift                                                          (0)
#define HDMI_ICR_vitd_mask                                                           (0x00FFFFFF)
#define HDMI_ICR_vitd(data)                                                          (0x00FFFFFF&((data)<<0))
#define HDMI_ICR_vitd_src(data)                                                      ((0x00FFFFFF&(data))>>0)
#define HDMI_ICR_get_vitd(data)                                                      ((0x00FFFFFF&(data))>>0)


#define HDMI_ICR1                                                                    0x1800D150
#define HDMI_ICR1_reg_addr                                                           "0xB800D150"
#define HDMI_ICR1_reg                                                                0xB800D150
#define set_HDMI_ICR1_reg(data)   (*((volatile unsigned int*) HDMI_ICR1_reg)=data)
#define get_HDMI_ICR1_reg   (*((volatile unsigned int*) HDMI_ICR1_reg))
#define HDMI_ICR1_inst_adr                                                           "0x0054"
#define HDMI_ICR1_inst                                                               0x0054
#define HDMI_ICR1_write_en1_shift                                                    (12)
#define HDMI_ICR1_write_en1_mask                                                     (0x00001000)
#define HDMI_ICR1_write_en1(data)                                                    (0x00001000&((data)<<12))
#define HDMI_ICR1_write_en1_src(data)                                                ((0x00001000&(data))>>12)
#define HDMI_ICR1_get_write_en1(data)                                                ((0x00001000&(data))>>12)
#define HDMI_ICR1_vitd_shift                                                         (0)
#define HDMI_ICR1_vitd_mask                                                          (0x00000FFF)
#define HDMI_ICR1_vitd(data)                                                         (0x00000FFF&((data)<<0))
#define HDMI_ICR1_vitd_src(data)                                                     ((0x00000FFF&(data))>>0)
#define HDMI_ICR1_get_vitd(data)                                                     ((0x00000FFF&(data))>>0)


#define HDMI_CRCCR                                                                   0x1800D0c0
#define HDMI_CRCCR_reg_addr                                                          "0xB800D0C0"
#define HDMI_CRCCR_reg                                                               0xB800D0C0
#define set_HDMI_CRCCR_reg(data)   (*((volatile unsigned int*) HDMI_CRCCR_reg)=data)
#define get_HDMI_CRCCR_reg   (*((volatile unsigned int*) HDMI_CRCCR_reg))
#define HDMI_CRCCR_inst_adr                                                          "0x0030"
#define HDMI_CRCCR_inst                                                              0x0030
#define HDMI_CRCCR_write_en2_shift                                                   (4)
#define HDMI_CRCCR_write_en2_mask                                                    (0x00000010)
#define HDMI_CRCCR_write_en2(data)                                                   (0x00000010&((data)<<4))
#define HDMI_CRCCR_write_en2_src(data)                                               ((0x00000010&(data))>>4)
#define HDMI_CRCCR_get_write_en2(data)                                               ((0x00000010&(data))>>4)
#define HDMI_CRCCR_crcmode_shift                                                     (3)
#define HDMI_CRCCR_crcmode_mask                                                      (0x00000008)
#define HDMI_CRCCR_crcmode(data)                                                     (0x00000008&((data)<<3))
#define HDMI_CRCCR_crcmode_src(data)                                                 ((0x00000008&(data))>>3)
#define HDMI_CRCCR_get_crcmode(data)                                                 ((0x00000008&(data))>>3)
#define HDMI_CRCCR_write_en1_shift                                                   (2)
#define HDMI_CRCCR_write_en1_mask                                                    (0x00000004)
#define HDMI_CRCCR_write_en1(data)                                                   (0x00000004&((data)<<2))
#define HDMI_CRCCR_write_en1_src(data)                                               ((0x00000004&(data))>>2)
#define HDMI_CRCCR_get_write_en1(data)                                               ((0x00000004&(data))>>2)
#define HDMI_CRCCR_crcchsel_shift                                                    (0)
#define HDMI_CRCCR_crcchsel_mask                                                     (0x00000003)
#define HDMI_CRCCR_crcchsel(data)                                                    (0x00000003&((data)<<0))
#define HDMI_CRCCR_crcchsel_src(data)                                                ((0x00000003&(data))>>0)
#define HDMI_CRCCR_get_crcchsel(data)                                                ((0x00000003&(data))>>0)


#define HDMI_CRCDOR                                                                  0x1800D0c4
#define HDMI_CRCDOR_reg_addr                                                         "0xB800D0C4"
#define HDMI_CRCDOR_reg                                                              0xB800D0C4
#define set_HDMI_CRCDOR_reg(data)   (*((volatile unsigned int*) HDMI_CRCDOR_reg)=data)
#define get_HDMI_CRCDOR_reg   (*((volatile unsigned int*) HDMI_CRCDOR_reg))
#define HDMI_CRCDOR_inst_adr                                                         "0x0031"
#define HDMI_CRCDOR_inst                                                             0x0031
#define HDMI_CRCDOR_crcvalue_shift                                                   (0)
#define HDMI_CRCDOR_crcvalue_mask                                                    (0xFFFFFFFF)
#define HDMI_CRCDOR_crcvalue(data)                                                   (0xFFFFFFFF&((data)<<0))
#define HDMI_CRCDOR_crcvalue_src(data)                                               ((0xFFFFFFFF&(data))>>0)
#define HDMI_CRCDOR_get_crcvalue(data)                                               ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_KOWR                                                               0x1800D0f0
#define HDMI_HDCP_KOWR_reg_addr                                                      "0xB800D0F0"
#define HDMI_HDCP_KOWR_reg                                                           0xB800D0F0
#define set_HDMI_HDCP_KOWR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_KOWR_reg)=data)
#define get_HDMI_HDCP_KOWR_reg   (*((volatile unsigned int*) HDMI_HDCP_KOWR_reg))
#define HDMI_HDCP_KOWR_inst_adr                                                      "0x003C"
#define HDMI_HDCP_KOWR_inst                                                          0x003C
#define HDMI_HDCP_KOWR_hdcprekeykeepoutwin_shift                                     (0)
#define HDMI_HDCP_KOWR_hdcprekeykeepoutwin_mask                                      (0x000000FF)
#define HDMI_HDCP_KOWR_hdcprekeykeepoutwin(data)                                     (0x000000FF&((data)<<0))
#define HDMI_HDCP_KOWR_hdcprekeykeepoutwin_src(data)                                 ((0x000000FF&(data))>>0)
#define HDMI_HDCP_KOWR_get_hdcprekeykeepoutwin(data)                                 ((0x000000FF&(data))>>0)


#define HDMI_HDCP_KOWRSE                                                             0x1800D0f4
#define HDMI_HDCP_KOWRSE_reg_addr                                                    "0xB800D0F4"
#define HDMI_HDCP_KOWRSE_reg                                                         0xB800D0F4
#define set_HDMI_HDCP_KOWRSE_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_KOWRSE_reg)=data)
#define get_HDMI_HDCP_KOWRSE_reg   (*((volatile unsigned int*) HDMI_HDCP_KOWRSE_reg))
#define HDMI_HDCP_KOWRSE_inst_adr                                                    "0x003D"
#define HDMI_HDCP_KOWRSE_inst                                                        0x003D
#define HDMI_HDCP_KOWRSE_write_en2_shift                                             (25)
#define HDMI_HDCP_KOWRSE_write_en2_mask                                              (0x02000000)
#define HDMI_HDCP_KOWRSE_write_en2(data)                                             (0x02000000&((data)<<25))
#define HDMI_HDCP_KOWRSE_write_en2_src(data)                                         ((0x02000000&(data))>>25)
#define HDMI_HDCP_KOWRSE_get_write_en2(data)                                         ((0x02000000&(data))>>25)
#define HDMI_HDCP_KOWRSE_hdcpverkeepoutwinend_shift                                  (13)
#define HDMI_HDCP_KOWRSE_hdcpverkeepoutwinend_mask                                   (0x01FFE000)
#define HDMI_HDCP_KOWRSE_hdcpverkeepoutwinend(data)                                  (0x01FFE000&((data)<<13))
#define HDMI_HDCP_KOWRSE_hdcpverkeepoutwinend_src(data)                              ((0x01FFE000&(data))>>13)
#define HDMI_HDCP_KOWRSE_get_hdcpverkeepoutwinend(data)                              ((0x01FFE000&(data))>>13)
#define HDMI_HDCP_KOWRSE_write_en1_shift                                             (12)
#define HDMI_HDCP_KOWRSE_write_en1_mask                                              (0x00001000)
#define HDMI_HDCP_KOWRSE_write_en1(data)                                             (0x00001000&((data)<<12))
#define HDMI_HDCP_KOWRSE_write_en1_src(data)                                         ((0x00001000&(data))>>12)
#define HDMI_HDCP_KOWRSE_get_write_en1(data)                                         ((0x00001000&(data))>>12)
#define HDMI_HDCP_KOWRSE_hdcpvertkeepoutwinstart_shift                               (0)
#define HDMI_HDCP_KOWRSE_hdcpvertkeepoutwinstart_mask                                (0x00000FFF)
#define HDMI_HDCP_KOWRSE_hdcpvertkeepoutwinstart(data)                               (0x00000FFF&((data)<<0))
#define HDMI_HDCP_KOWRSE_hdcpvertkeepoutwinstart_src(data)                           ((0x00000FFF&(data))>>0)
#define HDMI_HDCP_KOWRSE_get_hdcpvertkeepoutwinstart(data)                           ((0x00000FFF&(data))>>0)


#define HDMI_HDCP_OWR                                                                0x1800D0f8
#define HDMI_HDCP_OWR_reg_addr                                                       "0xB800D0F8"
#define HDMI_HDCP_OWR_reg                                                            0xB800D0F8
#define set_HDMI_HDCP_OWR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_OWR_reg)=data)
#define get_HDMI_HDCP_OWR_reg   (*((volatile unsigned int*) HDMI_HDCP_OWR_reg))
#define HDMI_HDCP_OWR_inst_adr                                                       "0x003E"
#define HDMI_HDCP_OWR_inst                                                           0x003E
#define HDMI_HDCP_OWR_write_en2_shift                                                (25)
#define HDMI_HDCP_OWR_write_en2_mask                                                 (0x02000000)
#define HDMI_HDCP_OWR_write_en2(data)                                                (0x02000000&((data)<<25))
#define HDMI_HDCP_OWR_write_en2_src(data)                                            ((0x02000000&(data))>>25)
#define HDMI_HDCP_OWR_get_write_en2(data)                                            ((0x02000000&(data))>>25)
#define HDMI_HDCP_OWR_hdcpoppwinend_shift                                            (13)
#define HDMI_HDCP_OWR_hdcpoppwinend_mask                                             (0x01FFE000)
#define HDMI_HDCP_OWR_hdcpoppwinend(data)                                            (0x01FFE000&((data)<<13))
#define HDMI_HDCP_OWR_hdcpoppwinend_src(data)                                        ((0x01FFE000&(data))>>13)
#define HDMI_HDCP_OWR_get_hdcpoppwinend(data)                                        ((0x01FFE000&(data))>>13)
#define HDMI_HDCP_OWR_write_en1_shift                                                (12)
#define HDMI_HDCP_OWR_write_en1_mask                                                 (0x00001000)
#define HDMI_HDCP_OWR_write_en1(data)                                                (0x00001000&((data)<<12))
#define HDMI_HDCP_OWR_write_en1_src(data)                                            ((0x00001000&(data))>>12)
#define HDMI_HDCP_OWR_get_write_en1(data)                                            ((0x00001000&(data))>>12)
#define HDMI_HDCP_OWR_hdcpoppwinstart_shift                                          (0)
#define HDMI_HDCP_OWR_hdcpoppwinstart_mask                                           (0x00000FFF)
#define HDMI_HDCP_OWR_hdcpoppwinstart(data)                                          (0x00000FFF&((data)<<0))
#define HDMI_HDCP_OWR_hdcpoppwinstart_src(data)                                      ((0x00000FFF&(data))>>0)
#define HDMI_HDCP_OWR_get_hdcpoppwinstart(data)                                      ((0x00000FFF&(data))>>0)


#define HDMI_HDCP_CR                                                                 0x1800D0fc
#define HDMI_HDCP_CR_reg_addr                                                        "0xB800D0FC"
#define HDMI_HDCP_CR_reg                                                             0xB800D0FC
#define set_HDMI_HDCP_CR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_CR_reg)=data)
#define get_HDMI_HDCP_CR_reg   (*((volatile unsigned int*) HDMI_HDCP_CR_reg))
#define HDMI_HDCP_CR_inst_adr                                                        "0x003F"
#define HDMI_HDCP_CR_inst                                                            0x003F
#define HDMI_HDCP_CR_write_en4_shift                                                 (7)
#define HDMI_HDCP_CR_write_en4_mask                                                  (0x00000080)
#define HDMI_HDCP_CR_write_en4(data)                                                 (0x00000080&((data)<<7))
#define HDMI_HDCP_CR_write_en4_src(data)                                             ((0x00000080&(data))>>7)
#define HDMI_HDCP_CR_get_write_en4(data)                                             ((0x00000080&(data))>>7)
#define HDMI_HDCP_CR_en1_1_feature_shift                                             (6)
#define HDMI_HDCP_CR_en1_1_feature_mask                                              (0x00000040)
#define HDMI_HDCP_CR_en1_1_feature(data)                                             (0x00000040&((data)<<6))
#define HDMI_HDCP_CR_en1_1_feature_src(data)                                         ((0x00000040&(data))>>6)
#define HDMI_HDCP_CR_get_en1_1_feature(data)                                         ((0x00000040&(data))>>6)
#define HDMI_HDCP_CR_write_en3_shift                                                 (5)
#define HDMI_HDCP_CR_write_en3_mask                                                  (0x00000020)
#define HDMI_HDCP_CR_write_en3(data)                                                 (0x00000020&((data)<<5))
#define HDMI_HDCP_CR_write_en3_src(data)                                             ((0x00000020&(data))>>5)
#define HDMI_HDCP_CR_get_write_en3(data)                                             ((0x00000020&(data))>>5)
#define HDMI_HDCP_CR_downstrisrepeater_shift                                         (4)
#define HDMI_HDCP_CR_downstrisrepeater_mask                                          (0x00000010)
#define HDMI_HDCP_CR_downstrisrepeater(data)                                         (0x00000010&((data)<<4))
#define HDMI_HDCP_CR_downstrisrepeater_src(data)                                     ((0x00000010&(data))>>4)
#define HDMI_HDCP_CR_get_downstrisrepeater(data)                                     ((0x00000010&(data))>>4)
#define HDMI_HDCP_CR_write_en2_shift                                                 (3)
#define HDMI_HDCP_CR_write_en2_mask                                                  (0x00000008)
#define HDMI_HDCP_CR_write_en2(data)                                                 (0x00000008&((data)<<3))
#define HDMI_HDCP_CR_write_en2_src(data)                                             ((0x00000008&(data))>>3)
#define HDMI_HDCP_CR_get_write_en2(data)                                             ((0x00000008&(data))>>3)
#define HDMI_HDCP_CR_aninfluencemode_shift                                           (2)
#define HDMI_HDCP_CR_aninfluencemode_mask                                            (0x00000004)
#define HDMI_HDCP_CR_aninfluencemode(data)                                           (0x00000004&((data)<<2))
#define HDMI_HDCP_CR_aninfluencemode_src(data)                                       ((0x00000004&(data))>>2)
#define HDMI_HDCP_CR_get_aninfluencemode(data)                                       ((0x00000004&(data))>>2)
#define HDMI_HDCP_CR_write_en1_shift                                                 (1)
#define HDMI_HDCP_CR_write_en1_mask                                                  (0x00000002)
#define HDMI_HDCP_CR_write_en1(data)                                                 (0x00000002&((data)<<1))
#define HDMI_HDCP_CR_write_en1_src(data)                                             ((0x00000002&(data))>>1)
#define HDMI_HDCP_CR_get_write_en1(data)                                             ((0x00000002&(data))>>1)
#define HDMI_HDCP_CR_hdcp_encryptenable_shift                                        (0)
#define HDMI_HDCP_CR_hdcp_encryptenable_mask                                         (0x00000001)
#define HDMI_HDCP_CR_hdcp_encryptenable(data)                                        (0x00000001&((data)<<0))
#define HDMI_HDCP_CR_hdcp_encryptenable_src(data)                                    ((0x00000001&(data))>>0)
#define HDMI_HDCP_CR_get_hdcp_encryptenable(data)                                    ((0x00000001&(data))>>0)


#define HDMI_HDCP_AUTH                                                               0x1800D100
#define HDMI_HDCP_AUTH_reg_addr                                                      "0xB800D100"
#define HDMI_HDCP_AUTH_reg                                                           0xB800D100
#define set_HDMI_HDCP_AUTH_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_AUTH_reg)=data)
#define get_HDMI_HDCP_AUTH_reg   (*((volatile unsigned int*) HDMI_HDCP_AUTH_reg))
#define HDMI_HDCP_AUTH_inst_adr                                                      "0x0040"
#define HDMI_HDCP_AUTH_inst                                                          0x0040
#define HDMI_HDCP_AUTH_write_en9_shift                                               (17)
#define HDMI_HDCP_AUTH_write_en9_mask                                                (0x00020000)
#define HDMI_HDCP_AUTH_write_en9(data)                                               (0x00020000&((data)<<17))
#define HDMI_HDCP_AUTH_write_en9_src(data)                                           ((0x00020000&(data))>>17)
#define HDMI_HDCP_AUTH_get_write_en9(data)                                           ((0x00020000&(data))>>17)
#define HDMI_HDCP_AUTH_ddpken_shift                                                  (16)
#define HDMI_HDCP_AUTH_ddpken_mask                                                   (0x00010000)
#define HDMI_HDCP_AUTH_ddpken(data)                                                  (0x00010000&((data)<<16))
#define HDMI_HDCP_AUTH_ddpken_src(data)                                              ((0x00010000&(data))>>16)
#define HDMI_HDCP_AUTH_get_ddpken(data)                                              ((0x00010000&(data))>>16)
#define HDMI_HDCP_AUTH_write_en8_shift                                               (15)
#define HDMI_HDCP_AUTH_write_en8_mask                                                (0x00008000)
#define HDMI_HDCP_AUTH_write_en8(data)                                               (0x00008000&((data)<<15))
#define HDMI_HDCP_AUTH_write_en8_src(data)                                           ((0x00008000&(data))>>15)
#define HDMI_HDCP_AUTH_get_write_en8(data)                                           ((0x00008000&(data))>>15)
#define HDMI_HDCP_AUTH_resetkmacc_shift                                              (14)
#define HDMI_HDCP_AUTH_resetkmacc_mask                                               (0x00004000)
#define HDMI_HDCP_AUTH_resetkmacc(data)                                              (0x00004000&((data)<<14))
#define HDMI_HDCP_AUTH_resetkmacc_src(data)                                          ((0x00004000&(data))>>14)
#define HDMI_HDCP_AUTH_get_resetkmacc(data)                                          ((0x00004000&(data))>>14)
#define HDMI_HDCP_AUTH_write_en7_shift                                               (13)
#define HDMI_HDCP_AUTH_write_en7_mask                                                (0x00002000)
#define HDMI_HDCP_AUTH_write_en7(data)                                               (0x00002000&((data)<<13))
#define HDMI_HDCP_AUTH_write_en7_src(data)                                           ((0x00002000&(data))>>13)
#define HDMI_HDCP_AUTH_get_write_en7(data)                                           ((0x00002000&(data))>>13)
#define HDMI_HDCP_AUTH_update_an_shift                                               (12)
#define HDMI_HDCP_AUTH_update_an_mask                                                (0x00001000)
#define HDMI_HDCP_AUTH_update_an(data)                                               (0x00001000&((data)<<12))
#define HDMI_HDCP_AUTH_update_an_src(data)                                           ((0x00001000&(data))>>12)
#define HDMI_HDCP_AUTH_get_update_an(data)                                           ((0x00001000&(data))>>12)
#define HDMI_HDCP_AUTH_write_en6_shift                                               (11)
#define HDMI_HDCP_AUTH_write_en6_mask                                                (0x00000800)
#define HDMI_HDCP_AUTH_write_en6(data)                                               (0x00000800&((data)<<11))
#define HDMI_HDCP_AUTH_write_en6_src(data)                                           ((0x00000800&(data))>>11)
#define HDMI_HDCP_AUTH_get_write_en6(data)                                           ((0x00000800&(data))>>11)
#define HDMI_HDCP_AUTH_aninfreq_shift                                                (10)
#define HDMI_HDCP_AUTH_aninfreq_mask                                                 (0x00000400)
#define HDMI_HDCP_AUTH_aninfreq(data)                                                (0x00000400&((data)<<10))
#define HDMI_HDCP_AUTH_aninfreq_src(data)                                            ((0x00000400&(data))>>10)
#define HDMI_HDCP_AUTH_get_aninfreq(data)                                            ((0x00000400&(data))>>10)
#define HDMI_HDCP_AUTH_write_en5_shift                                               (9)
#define HDMI_HDCP_AUTH_write_en5_mask                                                (0x00000200)
#define HDMI_HDCP_AUTH_write_en5(data)                                               (0x00000200&((data)<<9))
#define HDMI_HDCP_AUTH_write_en5_src(data)                                           ((0x00000200&(data))>>9)
#define HDMI_HDCP_AUTH_get_write_en5(data)                                           ((0x00000200&(data))>>9)
#define HDMI_HDCP_AUTH_seedload_shift                                                (8)
#define HDMI_HDCP_AUTH_seedload_mask                                                 (0x00000100)
#define HDMI_HDCP_AUTH_seedload(data)                                                (0x00000100&((data)<<8))
#define HDMI_HDCP_AUTH_seedload_src(data)                                            ((0x00000100&(data))>>8)
#define HDMI_HDCP_AUTH_get_seedload(data)                                            ((0x00000100&(data))>>8)
#define HDMI_HDCP_AUTH_write_en4_shift                                               (7)
#define HDMI_HDCP_AUTH_write_en4_mask                                                (0x00000080)
#define HDMI_HDCP_AUTH_write_en4(data)                                               (0x00000080&((data)<<7))
#define HDMI_HDCP_AUTH_write_en4_src(data)                                           ((0x00000080&(data))>>7)
#define HDMI_HDCP_AUTH_get_write_en4(data)                                           ((0x00000080&(data))>>7)
#define HDMI_HDCP_AUTH_deviceauthenticated_shift                                     (6)
#define HDMI_HDCP_AUTH_deviceauthenticated_mask                                      (0x00000040)
#define HDMI_HDCP_AUTH_deviceauthenticated(data)                                     (0x00000040&((data)<<6))
#define HDMI_HDCP_AUTH_deviceauthenticated_src(data)                                 ((0x00000040&(data))>>6)
#define HDMI_HDCP_AUTH_get_deviceauthenticated(data)                                 ((0x00000040&(data))>>6)
#define HDMI_HDCP_AUTH_write_en3_shift                                               (5)
#define HDMI_HDCP_AUTH_write_en3_mask                                                (0x00000020)
#define HDMI_HDCP_AUTH_write_en3(data)                                               (0x00000020&((data)<<5))
#define HDMI_HDCP_AUTH_write_en3_src(data)                                           ((0x00000020&(data))>>5)
#define HDMI_HDCP_AUTH_get_write_en3(data)                                           ((0x00000020&(data))>>5)
#define HDMI_HDCP_AUTH_forcetounauthenticated_shift                                  (4)
#define HDMI_HDCP_AUTH_forcetounauthenticated_mask                                   (0x00000010)
#define HDMI_HDCP_AUTH_forcetounauthenticated(data)                                  (0x00000010&((data)<<4))
#define HDMI_HDCP_AUTH_forcetounauthenticated_src(data)                              ((0x00000010&(data))>>4)
#define HDMI_HDCP_AUTH_get_forcetounauthenticated(data)                              ((0x00000010&(data))>>4)
#define HDMI_HDCP_AUTH_write_en2_shift                                               (3)
#define HDMI_HDCP_AUTH_write_en2_mask                                                (0x00000008)
#define HDMI_HDCP_AUTH_write_en2(data)                                               (0x00000008&((data)<<3))
#define HDMI_HDCP_AUTH_write_en2_src(data)                                           ((0x00000008&(data))>>3)
#define HDMI_HDCP_AUTH_get_write_en2(data)                                           ((0x00000008&(data))>>3)
#define HDMI_HDCP_AUTH_authcompute_shift                                             (2)
#define HDMI_HDCP_AUTH_authcompute_mask                                              (0x00000004)
#define HDMI_HDCP_AUTH_authcompute(data)                                             (0x00000004&((data)<<2))
#define HDMI_HDCP_AUTH_authcompute_src(data)                                         ((0x00000004&(data))>>2)
#define HDMI_HDCP_AUTH_get_authcompute(data)                                         ((0x00000004&(data))>>2)
#define HDMI_HDCP_AUTH_write_en1_shift                                               (1)
#define HDMI_HDCP_AUTH_write_en1_mask                                                (0x00000002)
#define HDMI_HDCP_AUTH_write_en1(data)                                               (0x00000002&((data)<<1))
#define HDMI_HDCP_AUTH_write_en1_src(data)                                           ((0x00000002&(data))>>1)
#define HDMI_HDCP_AUTH_get_write_en1(data)                                           ((0x00000002&(data))>>1)
#define HDMI_HDCP_AUTH_authrequest_shift                                             (0)
#define HDMI_HDCP_AUTH_authrequest_mask                                              (0x00000001)
#define HDMI_HDCP_AUTH_authrequest(data)                                             (0x00000001&((data)<<0))
#define HDMI_HDCP_AUTH_authrequest_src(data)                                         ((0x00000001&(data))>>0)
#define HDMI_HDCP_AUTH_get_authrequest(data)                                         ((0x00000001&(data))>>0)


#define HDMI_HDCP_SR                                                                 0x1800D104
#define HDMI_HDCP_SR_reg_addr                                                        "0xB800D104"
#define HDMI_HDCP_SR_reg                                                             0xB800D104
#define set_HDMI_HDCP_SR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_SR_reg)=data)
#define get_HDMI_HDCP_SR_reg   (*((volatile unsigned int*) HDMI_HDCP_SR_reg))
#define HDMI_HDCP_SR_inst_adr                                                        "0x0041"
#define HDMI_HDCP_SR_inst                                                            0x0041
#define HDMI_HDCP_SR_hdcpcipherstate_shift                                           (24)
#define HDMI_HDCP_SR_hdcpcipherstate_mask                                            (0xFF000000)
#define HDMI_HDCP_SR_hdcpcipherstate(data)                                           (0xFF000000&((data)<<24))
#define HDMI_HDCP_SR_hdcpcipherstate_src(data)                                       ((0xFF000000&(data))>>24)
#define HDMI_HDCP_SR_get_hdcpcipherstate(data)                                       ((0xFF000000&(data))>>24)
#define HDMI_HDCP_SR_curdpkaccdone_shift                                             (3)
#define HDMI_HDCP_SR_curdpkaccdone_mask                                              (0x00000008)
#define HDMI_HDCP_SR_curdpkaccdone(data)                                             (0x00000008&((data)<<3))
#define HDMI_HDCP_SR_curdpkaccdone_src(data)                                         ((0x00000008&(data))>>3)
#define HDMI_HDCP_SR_get_curdpkaccdone(data)                                         ((0x00000008&(data))>>3)
#define HDMI_HDCP_SR_hdcp_encrypt_status_shift                                       (2)
#define HDMI_HDCP_SR_hdcp_encrypt_status_mask                                        (0x00000004)
#define HDMI_HDCP_SR_hdcp_encrypt_status(data)                                       (0x00000004&((data)<<2))
#define HDMI_HDCP_SR_hdcp_encrypt_status_src(data)                                   ((0x00000004&(data))>>2)
#define HDMI_HDCP_SR_get_hdcp_encrypt_status(data)                                   ((0x00000004&(data))>>2)
#define HDMI_HDCP_SR_authenticatedok_shift                                           (1)
#define HDMI_HDCP_SR_authenticatedok_mask                                            (0x00000002)
#define HDMI_HDCP_SR_authenticatedok(data)                                           (0x00000002&((data)<<1))
#define HDMI_HDCP_SR_authenticatedok_src(data)                                       ((0x00000002&(data))>>1)
#define HDMI_HDCP_SR_get_authenticatedok(data)                                       ((0x00000002&(data))>>1)
#define HDMI_HDCP_SR_anready_shift                                                   (0)
#define HDMI_HDCP_SR_anready_mask                                                    (0x00000001)
#define HDMI_HDCP_SR_anready(data)                                                   (0x00000001&((data)<<0))
#define HDMI_HDCP_SR_anready_src(data)                                               ((0x00000001&(data))>>0)
#define HDMI_HDCP_SR_get_anready(data)                                               ((0x00000001&(data))>>0)


#define HDMI_HDCP_ANLR                                                               0x1800D108
#define HDMI_HDCP_ANLR_reg_addr                                                      "0xB800D108"
#define HDMI_HDCP_ANLR_reg                                                           0xB800D108
#define set_HDMI_HDCP_ANLR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_ANLR_reg)=data)
#define get_HDMI_HDCP_ANLR_reg   (*((volatile unsigned int*) HDMI_HDCP_ANLR_reg))
#define HDMI_HDCP_ANLR_inst_adr                                                      "0x0042"
#define HDMI_HDCP_ANLR_inst                                                          0x0042
#define HDMI_HDCP_ANLR_anlsw_shift                                                   (0)
#define HDMI_HDCP_ANLR_anlsw_mask                                                    (0xFFFFFFFF)
#define HDMI_HDCP_ANLR_anlsw(data)                                                   (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_ANLR_anlsw_src(data)                                               ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_ANLR_get_anlsw(data)                                               ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_ANMR                                                               0x1800D10c
#define HDMI_HDCP_ANMR_reg_addr                                                      "0xB800D10C"
#define HDMI_HDCP_ANMR_reg                                                           0xB800D10C
#define set_HDMI_HDCP_ANMR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_ANMR_reg)=data)
#define get_HDMI_HDCP_ANMR_reg   (*((volatile unsigned int*) HDMI_HDCP_ANMR_reg))
#define HDMI_HDCP_ANMR_inst_adr                                                      "0x0043"
#define HDMI_HDCP_ANMR_inst                                                          0x0043
#define HDMI_HDCP_ANMR_anmsw_shift                                                   (0)
#define HDMI_HDCP_ANMR_anmsw_mask                                                    (0xFFFFFFFF)
#define HDMI_HDCP_ANMR_anmsw(data)                                                   (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_ANMR_anmsw_src(data)                                               ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_ANMR_get_anmsw(data)                                               ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_ANILR                                                              0x1800D110
#define HDMI_HDCP_ANILR_reg_addr                                                     "0xB800D110"
#define HDMI_HDCP_ANILR_reg                                                          0xB800D110
#define set_HDMI_HDCP_ANILR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_ANILR_reg)=data)
#define get_HDMI_HDCP_ANILR_reg   (*((volatile unsigned int*) HDMI_HDCP_ANILR_reg))
#define HDMI_HDCP_ANILR_inst_adr                                                     "0x0044"
#define HDMI_HDCP_ANILR_inst                                                         0x0044
#define HDMI_HDCP_ANILR_aninfluencelsw_shift                                         (0)
#define HDMI_HDCP_ANILR_aninfluencelsw_mask                                          (0xFFFFFFFF)
#define HDMI_HDCP_ANILR_aninfluencelsw(data)                                         (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_ANILR_aninfluencelsw_src(data)                                     ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_ANILR_get_aninfluencelsw(data)                                     ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_ANIMR                                                              0x1800D114
#define HDMI_HDCP_ANIMR_reg_addr                                                     "0xB800D114"
#define HDMI_HDCP_ANIMR_reg                                                          0xB800D114
#define set_HDMI_HDCP_ANIMR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_ANIMR_reg)=data)
#define get_HDMI_HDCP_ANIMR_reg   (*((volatile unsigned int*) HDMI_HDCP_ANIMR_reg))
#define HDMI_HDCP_ANIMR_inst_adr                                                     "0x0045"
#define HDMI_HDCP_ANIMR_inst                                                         0x0045
#define HDMI_HDCP_ANIMR_aninfluencemsw_shift                                         (0)
#define HDMI_HDCP_ANIMR_aninfluencemsw_mask                                          (0xFFFFFFFF)
#define HDMI_HDCP_ANIMR_aninfluencemsw(data)                                         (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_ANIMR_aninfluencemsw_src(data)                                     ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_ANIMR_get_aninfluencemsw(data)                                     ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_DPKLR                                                              0x1800D118
#define HDMI_HDCP_DPKLR_reg_addr                                                     "0xB800D118"
#define HDMI_HDCP_DPKLR_reg                                                          0xB800D118
#define set_HDMI_HDCP_DPKLR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_DPKLR_reg)=data)
#define get_HDMI_HDCP_DPKLR_reg   (*((volatile unsigned int*) HDMI_HDCP_DPKLR_reg))
#define HDMI_HDCP_DPKLR_inst_adr                                                     "0x0046"
#define HDMI_HDCP_DPKLR_inst                                                         0x0046
#define HDMI_HDCP_DPKLR_ddpklsb24_shift                                              (8)
#define HDMI_HDCP_DPKLR_ddpklsb24_mask                                               (0xFFFFFF00)
#define HDMI_HDCP_DPKLR_ddpklsb24(data)                                              (0xFFFFFF00&((data)<<8))
#define HDMI_HDCP_DPKLR_ddpklsb24_src(data)                                          ((0xFFFFFF00&(data))>>8)
#define HDMI_HDCP_DPKLR_get_ddpklsb24(data)                                          ((0xFFFFFF00&(data))>>8)
#define HDMI_HDCP_DPKLR_dpkencpnt_shift                                              (0)
#define HDMI_HDCP_DPKLR_dpkencpnt_mask                                               (0x000000FF)
#define HDMI_HDCP_DPKLR_dpkencpnt(data)                                              (0x000000FF&((data)<<0))
#define HDMI_HDCP_DPKLR_dpkencpnt_src(data)                                          ((0x000000FF&(data))>>0)
#define HDMI_HDCP_DPKLR_get_dpkencpnt(data)                                          ((0x000000FF&(data))>>0)


#define HDMI_HDCP_DPKMR                                                              0x1800D11c
#define HDMI_HDCP_DPKMR_reg_addr                                                     "0xB800D11C"
#define HDMI_HDCP_DPKMR_reg                                                          0xB800D11C
#define set_HDMI_HDCP_DPKMR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_DPKMR_reg)=data)
#define get_HDMI_HDCP_DPKMR_reg   (*((volatile unsigned int*) HDMI_HDCP_DPKMR_reg))
#define HDMI_HDCP_DPKMR_inst_adr                                                     "0x0047"
#define HDMI_HDCP_DPKMR_inst                                                         0x0047
#define HDMI_HDCP_DPKMR_ddpkmsw_shift                                                (0)
#define HDMI_HDCP_DPKMR_ddpkmsw_mask                                                 (0xFFFFFFFF)
#define HDMI_HDCP_DPKMR_ddpkmsw(data)                                                (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_DPKMR_ddpkmsw_src(data)                                            ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_DPKMR_get_ddpkmsw(data)                                            ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_LIR                                                                0x1800D120
#define HDMI_HDCP_LIR_reg_addr                                                       "0xB800D120"
#define HDMI_HDCP_LIR_reg                                                            0xB800D120
#define set_HDMI_HDCP_LIR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_LIR_reg)=data)
#define get_HDMI_HDCP_LIR_reg   (*((volatile unsigned int*) HDMI_HDCP_LIR_reg))
#define HDMI_HDCP_LIR_inst_adr                                                       "0x0048"
#define HDMI_HDCP_LIR_inst                                                           0x0048
#define HDMI_HDCP_LIR_ri_shift                                                       (8)
#define HDMI_HDCP_LIR_ri_mask                                                        (0x00FFFF00)
#define HDMI_HDCP_LIR_ri(data)                                                       (0x00FFFF00&((data)<<8))
#define HDMI_HDCP_LIR_ri_src(data)                                                   ((0x00FFFF00&(data))>>8)
#define HDMI_HDCP_LIR_get_ri(data)                                                   ((0x00FFFF00&(data))>>8)
#define HDMI_HDCP_LIR_pj_shift                                                       (0)
#define HDMI_HDCP_LIR_pj_mask                                                        (0x000000FF)
#define HDMI_HDCP_LIR_pj(data)                                                       (0x000000FF&((data)<<0))
#define HDMI_HDCP_LIR_pj_src(data)                                                   ((0x000000FF&(data))>>0)
#define HDMI_HDCP_LIR_get_pj(data)                                                   ((0x000000FF&(data))>>0)


#define HDMI_HDCP_SHACR                                                              0x1800D124
#define HDMI_HDCP_SHACR_reg_addr                                                     "0xB800D124"
#define HDMI_HDCP_SHACR_reg                                                          0xB800D124
#define set_HDMI_HDCP_SHACR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_SHACR_reg)=data)
#define get_HDMI_HDCP_SHACR_reg   (*((volatile unsigned int*) HDMI_HDCP_SHACR_reg))
#define HDMI_HDCP_SHACR_inst_adr                                                     "0x0049"
#define HDMI_HDCP_SHACR_inst                                                         0x0049
#define HDMI_HDCP_SHACR_shastart_shift                                               (3)
#define HDMI_HDCP_SHACR_shastart_mask                                                (0x00000008)
#define HDMI_HDCP_SHACR_shastart(data)                                               (0x00000008&((data)<<3))
#define HDMI_HDCP_SHACR_shastart_src(data)                                           ((0x00000008&(data))>>3)
#define HDMI_HDCP_SHACR_get_shastart(data)                                           ((0x00000008&(data))>>3)
#define HDMI_HDCP_SHACR_shafirst_shift                                               (2)
#define HDMI_HDCP_SHACR_shafirst_mask                                                (0x00000004)
#define HDMI_HDCP_SHACR_shafirst(data)                                               (0x00000004&((data)<<2))
#define HDMI_HDCP_SHACR_shafirst_src(data)                                           ((0x00000004&(data))>>2)
#define HDMI_HDCP_SHACR_get_shafirst(data)                                           ((0x00000004&(data))>>2)
#define HDMI_HDCP_SHACR_rstshaptr_shift                                              (1)
#define HDMI_HDCP_SHACR_rstshaptr_mask                                               (0x00000002)
#define HDMI_HDCP_SHACR_rstshaptr(data)                                              (0x00000002&((data)<<1))
#define HDMI_HDCP_SHACR_rstshaptr_src(data)                                          ((0x00000002&(data))>>1)
#define HDMI_HDCP_SHACR_get_rstshaptr(data)                                          ((0x00000002&(data))>>1)
#define HDMI_HDCP_SHACR_write_data_shift                                             (0)
#define HDMI_HDCP_SHACR_write_data_mask                                              (0x00000001)
#define HDMI_HDCP_SHACR_write_data(data)                                             (0x00000001&((data)<<0))
#define HDMI_HDCP_SHACR_write_data_src(data)                                         ((0x00000001&(data))>>0)
#define HDMI_HDCP_SHACR_get_write_data(data)                                         ((0x00000001&(data))>>0)


#define HDMI_HDCP_SHARR                                                              0x1800D128
#define HDMI_HDCP_SHARR_reg_addr                                                     "0xB800D128"
#define HDMI_HDCP_SHARR_reg                                                          0xB800D128
#define set_HDMI_HDCP_SHARR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_SHARR_reg)=data)
#define get_HDMI_HDCP_SHARR_reg   (*((volatile unsigned int*) HDMI_HDCP_SHARR_reg))
#define HDMI_HDCP_SHARR_inst_adr                                                     "0x004A"
#define HDMI_HDCP_SHARR_inst                                                         0x004A
#define HDMI_HDCP_SHARR_vmatch_shift                                                 (1)
#define HDMI_HDCP_SHARR_vmatch_mask                                                  (0x00000002)
#define HDMI_HDCP_SHARR_vmatch(data)                                                 (0x00000002&((data)<<1))
#define HDMI_HDCP_SHARR_vmatch_src(data)                                             ((0x00000002&(data))>>1)
#define HDMI_HDCP_SHARR_get_vmatch(data)                                             ((0x00000002&(data))>>1)
#define HDMI_HDCP_SHARR_shaready_shift                                               (0)
#define HDMI_HDCP_SHARR_shaready_mask                                                (0x00000001)
#define HDMI_HDCP_SHARR_shaready(data)                                               (0x00000001&((data)<<0))
#define HDMI_HDCP_SHARR_shaready_src(data)                                           ((0x00000001&(data))>>0)
#define HDMI_HDCP_SHARR_get_shaready(data)                                           ((0x00000001&(data))>>0)


#define HDMI_HDCP_SHADR                                                              0x1800D12c
#define HDMI_HDCP_SHADR_reg_addr                                                     "0xB800D12C"
#define HDMI_HDCP_SHADR_reg                                                          0xB800D12C
#define set_HDMI_HDCP_SHADR_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_SHADR_reg)=data)
#define get_HDMI_HDCP_SHADR_reg   (*((volatile unsigned int*) HDMI_HDCP_SHADR_reg))
#define HDMI_HDCP_SHADR_inst_adr                                                     "0x004B"
#define HDMI_HDCP_SHADR_inst                                                         0x004B
#define HDMI_HDCP_SHADR_sha_data_shift                                               (0)
#define HDMI_HDCP_SHADR_sha_data_mask                                                (0xFFFFFFFF)
#define HDMI_HDCP_SHADR_sha_data(data)                                               (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_SHADR_sha_data_src(data)                                           ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_SHADR_get_sha_data(data)                                           ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_MILSW                                                              0x1800D130
#define HDMI_HDCP_MILSW_reg_addr                                                     "0xB800D130"
#define HDMI_HDCP_MILSW_reg                                                          0xB800D130
#define set_HDMI_HDCP_MILSW_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_MILSW_reg)=data)
#define get_HDMI_HDCP_MILSW_reg   (*((volatile unsigned int*) HDMI_HDCP_MILSW_reg))
#define HDMI_HDCP_MILSW_inst_adr                                                     "0x004C"
#define HDMI_HDCP_MILSW_inst                                                         0x004C
#define HDMI_HDCP_MILSW_milsw_shift                                                  (0)
#define HDMI_HDCP_MILSW_milsw_mask                                                   (0xFFFFFFFF)
#define HDMI_HDCP_MILSW_milsw(data)                                                  (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_MILSW_milsw_src(data)                                              ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_MILSW_get_milsw(data)                                              ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_MIMSW                                                              0x1800D134
#define HDMI_HDCP_MIMSW_reg_addr                                                     "0xB800D134"
#define HDMI_HDCP_MIMSW_reg                                                          0xB800D134
#define set_HDMI_HDCP_MIMSW_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_MIMSW_reg)=data)
#define get_HDMI_HDCP_MIMSW_reg   (*((volatile unsigned int*) HDMI_HDCP_MIMSW_reg))
#define HDMI_HDCP_MIMSW_inst_adr                                                     "0x004D"
#define HDMI_HDCP_MIMSW_inst                                                         0x004D
#define HDMI_HDCP_MIMSW_mimsw_shift                                                  (0)
#define HDMI_HDCP_MIMSW_mimsw_mask                                                   (0xFFFFFFFF)
#define HDMI_HDCP_MIMSW_mimsw(data)                                                  (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_MIMSW_mimsw_src(data)                                              ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_MIMSW_get_mimsw(data)                                              ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_KMLSW                                                              0x1800D138
#define HDMI_HDCP_KMLSW_reg_addr                                                     "0xB800D138"
#define HDMI_HDCP_KMLSW_reg                                                          0xB800D138
#define set_HDMI_HDCP_KMLSW_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_KMLSW_reg)=data)
#define get_HDMI_HDCP_KMLSW_reg   (*((volatile unsigned int*) HDMI_HDCP_KMLSW_reg))
#define HDMI_HDCP_KMLSW_inst_adr                                                     "0x004E"
#define HDMI_HDCP_KMLSW_inst                                                         0x004E
#define HDMI_HDCP_KMLSW_kmlsw_shift                                                  (0)
#define HDMI_HDCP_KMLSW_kmlsw_mask                                                   (0xFFFFFFFF)
#define HDMI_HDCP_KMLSW_kmlsw(data)                                                  (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_KMLSW_kmlsw_src(data)                                              ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_KMLSW_get_kmlsw(data)                                              ((0xFFFFFFFF&(data))>>0)


#define HDMI_HDCP_KMMSW                                                              0x1800D13c
#define HDMI_HDCP_KMMSW_reg_addr                                                     "0xB800D13C"
#define HDMI_HDCP_KMMSW_reg                                                          0xB800D13C
#define set_HDMI_HDCP_KMMSW_reg(data)   (*((volatile unsigned int*) HDMI_HDCP_KMMSW_reg)=data)
#define get_HDMI_HDCP_KMMSW_reg   (*((volatile unsigned int*) HDMI_HDCP_KMMSW_reg))
#define HDMI_HDCP_KMMSW_inst_adr                                                     "0x004F"
#define HDMI_HDCP_KMMSW_inst                                                         0x004F
#define HDMI_HDCP_KMMSW_kmmsw_shift                                                  (0)
#define HDMI_HDCP_KMMSW_kmmsw_mask                                                   (0xFFFFFFFF)
#define HDMI_HDCP_KMMSW_kmmsw(data)                                                  (0xFFFFFFFF&((data)<<0))
#define HDMI_HDCP_KMMSW_kmmsw_src(data)                                              ((0xFFFFFFFF&(data))>>0)
#define HDMI_HDCP_KMMSW_get_kmmsw(data)                                              ((0xFFFFFFFF&(data))>>0)


#define HDMI_DBG                                                                     0x1800D140
#define HDMI_DBG_reg_addr                                                            "0xB800D140"
#define HDMI_DBG_reg                                                                 0xB800D140
#define set_HDMI_DBG_reg(data)   (*((volatile unsigned int*) HDMI_DBG_reg)=data)
#define get_HDMI_DBG_reg   (*((volatile unsigned int*) HDMI_DBG_reg))
#define HDMI_DBG_inst_adr                                                            "0x0050"
#define HDMI_DBG_inst                                                                0x0050
#define HDMI_DBG_chsel0_shift                                                        (4)
#define HDMI_DBG_chsel0_mask                                                         (0x000000F0)
#define HDMI_DBG_chsel0(data)                                                        (0x000000F0&((data)<<4))
#define HDMI_DBG_chsel0_src(data)                                                    ((0x000000F0&(data))>>4)
#define HDMI_DBG_get_chsel0(data)                                                    ((0x000000F0&(data))>>4)
#define HDMI_DBG_chsel1_shift                                                        (0)
#define HDMI_DBG_chsel1_mask                                                         (0x0000000F)
#define HDMI_DBG_chsel1(data)                                                        (0x0000000F&((data)<<0))
#define HDMI_DBG_chsel1_src(data)                                                    ((0x0000000F&(data))>>0)
#define HDMI_DBG_get_chsel1(data)                                                    ((0x0000000F&(data))>>0)


#define HDMI_DUMMY_0                                                                 0x1800D144
#define HDMI_DUMMY_1                                                                 0x1800D148
#define HDMI_DUMMY_0_reg_addr                                                        "0xB800D144"
#define HDMI_DUMMY_1_reg_addr                                                        "0xB800D148"
#define HDMI_DUMMY_0_reg                                                             0xB800D144
#define HDMI_DUMMY_1_reg                                                             0xB800D148
#define set_HDMI_DUMMY_0_reg(data)   (*((volatile unsigned int*) HDMI_DUMMY_0_reg)=data)
#define set_HDMI_DUMMY_1_reg(data)   (*((volatile unsigned int*) HDMI_DUMMY_1_reg)=data)
#define get_HDMI_DUMMY_0_reg   (*((volatile unsigned int*) HDMI_DUMMY_0_reg))
#define get_HDMI_DUMMY_1_reg   (*((volatile unsigned int*) HDMI_DUMMY_1_reg))
#define HDMI_DUMMY_0_inst_adr                                                        "0x0051"
#define HDMI_DUMMY_1_inst_adr                                                        "0x0052"
#define HDMI_DUMMY_0_inst                                                            0x0051
#define HDMI_DUMMY_1_inst                                                            0x0052
#define HDMI_DUMMY_dummy_shift                                                       (0)
#define HDMI_DUMMY_dummy_mask                                                        (0xFFFFFFFF)
#define HDMI_DUMMY_dummy(data)                                                       (0xFFFFFFFF&((data)<<0))
#define HDMI_DUMMY_dummy_src(data)                                                   ((0xFFFFFFFF&(data))>>0)
#define HDMI_DUMMY_get_dummy(data)                                                   ((0xFFFFFFFF&(data))>>0)


#define HDMI_PHY                                                                     0x1800D14C
#define HDMI_PHY_reg_addr                                                            "0xB800D14C"
#define HDMI_PHY_reg                                                                 0xB800D14C
#define set_HDMI_PHY_reg(data)   (*((volatile unsigned int*) HDMI_PHY_reg)=data)
#define get_HDMI_PHY_reg   (*((volatile unsigned int*) HDMI_PHY_reg))
#define HDMI_PHY_inst_adr                                                            "0x0053"
#define HDMI_PHY_inst                                                                0x0053
#define HDMI_PHY_test_mode_shift                                                     (1)
#define HDMI_PHY_test_mode_mask                                                      (0x00000002)
#define HDMI_PHY_test_mode(data)                                                     (0x00000002&((data)<<1))
#define HDMI_PHY_test_mode_src(data)                                                 ((0x00000002&(data))>>1)
#define HDMI_PHY_get_test_mode(data)                                                 ((0x00000002&(data))>>1)
#define HDMI_PHY_data_realign_shift                                                  (0)
#define HDMI_PHY_data_realign_mask                                                   (0x00000001)
#define HDMI_PHY_data_realign(data)                                                  (0x00000001&((data)<<0))
#define HDMI_PHY_data_realign_src(data)                                              ((0x00000001&(data))>>0)
#define HDMI_PHY_get_data_realign(data)                                              ((0x00000001&(data))>>0)


#define HDMI_AS_PHY                                                                  0x1800D2A4
#define HDMI_AS_PHY_reg_addr                                                         "0xB800D2A4"
#define HDMI_AS_PHY_reg                                                              0xB800D2A4
#define set_HDMI_AS_PHY_reg(data)   (*((volatile unsigned int*) HDMI_AS_PHY_reg)=data)
#define get_HDMI_AS_PHY_reg   (*((volatile unsigned int*) HDMI_AS_PHY_reg))
#define HDMI_AS_PHY_inst_adr                                                         "0x00A9"
#define HDMI_AS_PHY_inst                                                             0x00A9
#define HDMI_AS_PHY_pvs_start_shift                                                  (16)
#define HDMI_AS_PHY_pvs_start_mask                                                   (0x3FFF0000)
#define HDMI_AS_PHY_pvs_start(data)                                                  (0x3FFF0000&((data)<<16))
#define HDMI_AS_PHY_pvs_start_src(data)                                              ((0x3FFF0000&(data))>>16)
#define HDMI_AS_PHY_get_pvs_start(data)                                              ((0x3FFF0000&(data))>>16)
#define HDMI_AS_PHY_rand_rst_shift                                                   (15)
#define HDMI_AS_PHY_rand_rst_mask                                                    (0x00008000)
#define HDMI_AS_PHY_rand_rst(data)                                                   (0x00008000&((data)<<15))
#define HDMI_AS_PHY_rand_rst_src(data)                                               ((0x00008000&(data))>>15)
#define HDMI_AS_PHY_get_rand_rst(data)                                               ((0x00008000&(data))>>15)
#define HDMI_AS_PHY_pvs_rst_en_shift                                                 (14)
#define HDMI_AS_PHY_pvs_rst_en_mask                                                  (0x00004000)
#define HDMI_AS_PHY_pvs_rst_en(data)                                                 (0x00004000&((data)<<14))
#define HDMI_AS_PHY_pvs_rst_en_src(data)                                             ((0x00004000&(data))>>14)
#define HDMI_AS_PHY_get_pvs_rst_en(data)                                             ((0x00004000&(data))>>14)
#define HDMI_AS_PHY_pvs_end_shift                                                    (0)
#define HDMI_AS_PHY_pvs_end_mask                                                     (0x00003FFF)
#define HDMI_AS_PHY_pvs_end(data)                                                    (0x00003FFF&((data)<<0))
#define HDMI_AS_PHY_pvs_end_src(data)                                                ((0x00003FFF&(data))>>0)
#define HDMI_AS_PHY_get_pvs_end(data)                                                ((0x00003FFF&(data))>>0)


#define HDMI_H_PARA1                                                                 0x1800D234
#define HDMI_H_PARA1_reg_addr                                                        "0xB800D234"
#define HDMI_H_PARA1_reg                                                             0xB800D234
#define set_HDMI_H_PARA1_reg(data)   (*((volatile unsigned int*) HDMI_H_PARA1_reg)=data)
#define get_HDMI_H_PARA1_reg   (*((volatile unsigned int*) HDMI_H_PARA1_reg))
#define HDMI_H_PARA1_inst_adr                                                        "0x008D"
#define HDMI_H_PARA1_inst                                                            0x008D
#define HDMI_H_PARA1_hblank_shift                                                    (16)
#define HDMI_H_PARA1_hblank_mask                                                     (0x3FFF0000)
#define HDMI_H_PARA1_hblank(data)                                                    (0x3FFF0000&((data)<<16))
#define HDMI_H_PARA1_hblank_src(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_H_PARA1_get_hblank(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_H_PARA1_hactive_shift                                                   (0)
#define HDMI_H_PARA1_hactive_mask                                                    (0x00003FFF)
#define HDMI_H_PARA1_hactive(data)                                                   (0x00003FFF&((data)<<0))
#define HDMI_H_PARA1_hactive_src(data)                                               ((0x00003FFF&(data))>>0)
#define HDMI_H_PARA1_get_hactive(data)                                               ((0x00003FFF&(data))>>0)


#define HDMI_H_PARA2                                                                 0x1800D238
#define HDMI_H_PARA2_reg_addr                                                        "0xB800D238"
#define HDMI_H_PARA2_reg                                                             0xB800D238
#define set_HDMI_H_PARA2_reg(data)   (*((volatile unsigned int*) HDMI_H_PARA2_reg)=data)
#define get_HDMI_H_PARA2_reg   (*((volatile unsigned int*) HDMI_H_PARA2_reg))
#define HDMI_H_PARA2_inst_adr                                                        "0x008E"
#define HDMI_H_PARA2_inst                                                            0x008E
#define HDMI_H_PARA2_hsync_shift                                                     (16)
#define HDMI_H_PARA2_hsync_mask                                                      (0x3FFF0000)
#define HDMI_H_PARA2_hsync(data)                                                     (0x3FFF0000&((data)<<16))
#define HDMI_H_PARA2_hsync_src(data)                                                 ((0x3FFF0000&(data))>>16)
#define HDMI_H_PARA2_get_hsync(data)                                                 ((0x3FFF0000&(data))>>16)
#define HDMI_H_PARA2_hfront_shift                                                    (0)
#define HDMI_H_PARA2_hfront_mask                                                     (0x00003FFF)
#define HDMI_H_PARA2_hfront(data)                                                    (0x00003FFF&((data)<<0))
#define HDMI_H_PARA2_hfront_src(data)                                                ((0x00003FFF&(data))>>0)
#define HDMI_H_PARA2_get_hfront(data)                                                ((0x00003FFF&(data))>>0)


#define HDMI_H_PARA3                                                                 0x1800D23c
#define HDMI_H_PARA3_reg_addr                                                        "0xB800D23C"
#define HDMI_H_PARA3_reg                                                             0xB800D23C
#define set_HDMI_H_PARA3_reg(data)   (*((volatile unsigned int*) HDMI_H_PARA3_reg)=data)
#define get_HDMI_H_PARA3_reg   (*((volatile unsigned int*) HDMI_H_PARA3_reg))
#define HDMI_H_PARA3_inst_adr                                                        "0x008F"
#define HDMI_H_PARA3_inst                                                            0x008F
#define HDMI_H_PARA3_hback_shift                                                     (0)
#define HDMI_H_PARA3_hback_mask                                                      (0x00003FFF)
#define HDMI_H_PARA3_hback(data)                                                     (0x00003FFF&((data)<<0))
#define HDMI_H_PARA3_hback_src(data)                                                 ((0x00003FFF&(data))>>0)
#define HDMI_H_PARA3_get_hback(data)                                                 ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA1                                                                 0x1800D240
#define HDMI_V_PARA1_reg_addr                                                        "0xB800D240"
#define HDMI_V_PARA1_reg                                                             0xB800D240
#define set_HDMI_V_PARA1_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA1_reg)=data)
#define get_HDMI_V_PARA1_reg   (*((volatile unsigned int*) HDMI_V_PARA1_reg))
#define HDMI_V_PARA1_inst_adr                                                        "0x0090"
#define HDMI_V_PARA1_inst                                                            0x0090
#define HDMI_V_PARA1_Vact_video_shift                                                (16)
#define HDMI_V_PARA1_Vact_video_mask                                                 (0x3FFF0000)
#define HDMI_V_PARA1_Vact_video(data)                                                (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA1_Vact_video_src(data)                                            ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA1_get_Vact_video(data)                                            ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA1_vactive_shift                                                   (0)
#define HDMI_V_PARA1_vactive_mask                                                    (0x00003FFF)
#define HDMI_V_PARA1_vactive(data)                                                   (0x00003FFF&((data)<<0))
#define HDMI_V_PARA1_vactive_src(data)                                               ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA1_get_vactive(data)                                               ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA2                                                                 0x1800D244
#define HDMI_V_PARA2_reg_addr                                                        "0xB800D244"
#define HDMI_V_PARA2_reg                                                             0xB800D244
#define set_HDMI_V_PARA2_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA2_reg)=data)
#define get_HDMI_V_PARA2_reg   (*((volatile unsigned int*) HDMI_V_PARA2_reg))
#define HDMI_V_PARA2_inst_adr                                                        "0x0091"
#define HDMI_V_PARA2_inst                                                            0x0091
#define HDMI_V_PARA2_Vact_space1_shift                                               (16)
#define HDMI_V_PARA2_Vact_space1_mask                                                (0x3FFF0000)
#define HDMI_V_PARA2_Vact_space1(data)                                               (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA2_Vact_space1_src(data)                                           ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA2_get_Vact_space1(data)                                           ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA2_Vact_space_shift                                                (0)
#define HDMI_V_PARA2_Vact_space_mask                                                 (0x00003FFF)
#define HDMI_V_PARA2_Vact_space(data)                                                (0x00003FFF&((data)<<0))
#define HDMI_V_PARA2_Vact_space_src(data)                                            ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA2_get_Vact_space(data)                                            ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA3                                                                 0x1800D248
#define HDMI_V_PARA3_reg_addr                                                        "0xB800D248"
#define HDMI_V_PARA3_reg                                                             0xB800D248
#define set_HDMI_V_PARA3_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA3_reg)=data)
#define get_HDMI_V_PARA3_reg   (*((volatile unsigned int*) HDMI_V_PARA3_reg))
#define HDMI_V_PARA3_inst_adr                                                        "0x0092"
#define HDMI_V_PARA3_inst                                                            0x0092
#define HDMI_V_PARA3_Vblank3_shift                                                   (16)
#define HDMI_V_PARA3_Vblank3_mask                                                    (0x3FFF0000)
#define HDMI_V_PARA3_Vblank3(data)                                                   (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA3_Vblank3_src(data)                                               ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA3_get_Vblank3(data)                                               ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA3_Vact_space2_shift                                               (0)
#define HDMI_V_PARA3_Vact_space2_mask                                                (0x00003FFF)
#define HDMI_V_PARA3_Vact_space2(data)                                               (0x00003FFF&((data)<<0))
#define HDMI_V_PARA3_Vact_space2_src(data)                                           ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA3_get_Vact_space2(data)                                           ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA4                                                                 0x1800D24C
#define HDMI_V_PARA4_reg_addr                                                        "0xB800D24C"
#define HDMI_V_PARA4_reg                                                             0xB800D24C
#define set_HDMI_V_PARA4_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA4_reg)=data)
#define get_HDMI_V_PARA4_reg   (*((volatile unsigned int*) HDMI_V_PARA4_reg))
#define HDMI_V_PARA4_inst_adr                                                        "0x0093"
#define HDMI_V_PARA4_inst                                                            0x0093
#define HDMI_V_PARA4_vsync_shift                                                     (16)
#define HDMI_V_PARA4_vsync_mask                                                      (0x3FFF0000)
#define HDMI_V_PARA4_vsync(data)                                                     (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA4_vsync_src(data)                                                 ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA4_get_vsync(data)                                                 ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA4_vblank_shift                                                    (0)
#define HDMI_V_PARA4_vblank_mask                                                     (0x00003FFF)
#define HDMI_V_PARA4_vblank(data)                                                    (0x00003FFF&((data)<<0))
#define HDMI_V_PARA4_vblank_src(data)                                                ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA4_get_vblank(data)                                                ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA5                                                                 0x1800D250
#define HDMI_V_PARA5_reg_addr                                                        "0xB800D250"
#define HDMI_V_PARA5_reg                                                             0xB800D250
#define set_HDMI_V_PARA5_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA5_reg)=data)
#define get_HDMI_V_PARA5_reg   (*((volatile unsigned int*) HDMI_V_PARA5_reg))
#define HDMI_V_PARA5_inst_adr                                                        "0x0094"
#define HDMI_V_PARA5_inst                                                            0x0094
#define HDMI_V_PARA5_vback_shift                                                     (16)
#define HDMI_V_PARA5_vback_mask                                                      (0x3FFF0000)
#define HDMI_V_PARA5_vback(data)                                                     (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA5_vback_src(data)                                                 ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA5_get_vback(data)                                                 ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA5_vfront_shift                                                    (0)
#define HDMI_V_PARA5_vfront_mask                                                     (0x00003FFF)
#define HDMI_V_PARA5_vfront(data)                                                    (0x00003FFF&((data)<<0))
#define HDMI_V_PARA5_vfront_src(data)                                                ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA5_get_vfront(data)                                                ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA6                                                                 0x1800D254
#define HDMI_V_PARA6_reg_addr                                                        "0xB800D254"
#define HDMI_V_PARA6_reg                                                             0xB800D254
#define set_HDMI_V_PARA6_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA6_reg)=data)
#define get_HDMI_V_PARA6_reg   (*((volatile unsigned int*) HDMI_V_PARA6_reg))
#define HDMI_V_PARA6_inst_adr                                                        "0x0095"
#define HDMI_V_PARA6_inst                                                            0x0095
#define HDMI_V_PARA6_Vsync1_shift                                                    (16)
#define HDMI_V_PARA6_Vsync1_mask                                                     (0x3FFF0000)
#define HDMI_V_PARA6_Vsync1(data)                                                    (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA6_Vsync1_src(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA6_get_Vsync1(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA6_Vblank1_shift                                                   (0)
#define HDMI_V_PARA6_Vblank1_mask                                                    (0x00003FFF)
#define HDMI_V_PARA6_Vblank1(data)                                                   (0x00003FFF&((data)<<0))
#define HDMI_V_PARA6_Vblank1_src(data)                                               ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA6_get_Vblank1(data)                                               ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA7                                                                 0x1800D258
#define HDMI_V_PARA7_reg_addr                                                        "0xB800D258"
#define HDMI_V_PARA7_reg                                                             0xB800D258
#define set_HDMI_V_PARA7_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA7_reg)=data)
#define get_HDMI_V_PARA7_reg   (*((volatile unsigned int*) HDMI_V_PARA7_reg))
#define HDMI_V_PARA7_inst_adr                                                        "0x0096"
#define HDMI_V_PARA7_inst                                                            0x0096
#define HDMI_V_PARA7_Vback1_shift                                                    (16)
#define HDMI_V_PARA7_Vback1_mask                                                     (0x3FFF0000)
#define HDMI_V_PARA7_Vback1(data)                                                    (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA7_Vback1_src(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA7_get_Vback1(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA7_Vfront1_shift                                                   (0)
#define HDMI_V_PARA7_Vfront1_mask                                                    (0x00003FFF)
#define HDMI_V_PARA7_Vfront1(data)                                                   (0x00003FFF&((data)<<0))
#define HDMI_V_PARA7_Vfront1_src(data)                                               ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA7_get_Vfront1(data)                                               ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA8                                                                 0x1800D25C
#define HDMI_V_PARA8_reg_addr                                                        "0xB800D25C"
#define HDMI_V_PARA8_reg                                                             0xB800D25C
#define set_HDMI_V_PARA8_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA8_reg)=data)
#define get_HDMI_V_PARA8_reg   (*((volatile unsigned int*) HDMI_V_PARA8_reg))
#define HDMI_V_PARA8_inst_adr                                                        "0x0097"
#define HDMI_V_PARA8_inst                                                            0x0097
#define HDMI_V_PARA8_Vsync2_shift                                                    (16)
#define HDMI_V_PARA8_Vsync2_mask                                                     (0x3FFF0000)
#define HDMI_V_PARA8_Vsync2(data)                                                    (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA8_Vsync2_src(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA8_get_Vsync2(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA8_Vblank2_shift                                                   (0)
#define HDMI_V_PARA8_Vblank2_mask                                                    (0x00003FFF)
#define HDMI_V_PARA8_Vblank2(data)                                                   (0x00003FFF&((data)<<0))
#define HDMI_V_PARA8_Vblank2_src(data)                                               ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA8_get_Vblank2(data)                                               ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA9                                                                 0x1800D260
#define HDMI_V_PARA9_reg_addr                                                        "0xB800D260"
#define HDMI_V_PARA9_reg                                                             0xB800D260
#define set_HDMI_V_PARA9_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA9_reg)=data)
#define get_HDMI_V_PARA9_reg   (*((volatile unsigned int*) HDMI_V_PARA9_reg))
#define HDMI_V_PARA9_inst_adr                                                        "0x0098"
#define HDMI_V_PARA9_inst                                                            0x0098
#define HDMI_V_PARA9_Vback2_shift                                                    (16)
#define HDMI_V_PARA9_Vback2_mask                                                     (0x3FFF0000)
#define HDMI_V_PARA9_Vback2(data)                                                    (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA9_Vback2_src(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA9_get_Vback2(data)                                                ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA9_Vfront2_shift                                                   (0)
#define HDMI_V_PARA9_Vfront2_mask                                                    (0x00003FFF)
#define HDMI_V_PARA9_Vfront2(data)                                                   (0x00003FFF&((data)<<0))
#define HDMI_V_PARA9_Vfront2_src(data)                                               ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA9_get_Vfront2(data)                                               ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA12                                                                0x1800D264
#define HDMI_V_PARA12_reg_addr                                                       "0xB800D264"
#define HDMI_V_PARA12_reg                                                            0xB800D264
#define set_HDMI_V_PARA12_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA12_reg)=data)
#define get_HDMI_V_PARA12_reg   (*((volatile unsigned int*) HDMI_V_PARA12_reg))
#define HDMI_V_PARA12_inst_adr                                                       "0x0099"
#define HDMI_V_PARA12_inst                                                           0x0099
#define HDMI_V_PARA12_vsynci_shift                                                   (16)
#define HDMI_V_PARA12_vsynci_mask                                                    (0x3FFF0000)
#define HDMI_V_PARA12_vsynci(data)                                                   (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA12_vsynci_src(data)                                               ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA12_get_vsynci(data)                                               ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA12_vblanki_shift                                                  (0)
#define HDMI_V_PARA12_vblanki_mask                                                   (0x00003FFF)
#define HDMI_V_PARA12_vblanki(data)                                                  (0x00003FFF&((data)<<0))
#define HDMI_V_PARA12_vblanki_src(data)                                              ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA12_get_vblanki(data)                                              ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA13                                                                0x1800D268
#define HDMI_V_PARA13_reg_addr                                                       "0xB800D268"
#define HDMI_V_PARA13_reg                                                            0xB800D268
#define set_HDMI_V_PARA13_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA13_reg)=data)
#define get_HDMI_V_PARA13_reg   (*((volatile unsigned int*) HDMI_V_PARA13_reg))
#define HDMI_V_PARA13_inst_adr                                                       "0x009A"
#define HDMI_V_PARA13_inst                                                           0x009A
#define HDMI_V_PARA13_vbacki_shift                                                   (16)
#define HDMI_V_PARA13_vbacki_mask                                                    (0x3FFF0000)
#define HDMI_V_PARA13_vbacki(data)                                                   (0x3FFF0000&((data)<<16))
#define HDMI_V_PARA13_vbacki_src(data)                                               ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA13_get_vbacki(data)                                               ((0x3FFF0000&(data))>>16)
#define HDMI_V_PARA13_vfronti_shift                                                  (0)
#define HDMI_V_PARA13_vfronti_mask                                                   (0x00003FFF)
#define HDMI_V_PARA13_vfronti(data)                                                  (0x00003FFF&((data)<<0))
#define HDMI_V_PARA13_vfronti_src(data)                                              ((0x00003FFF&(data))>>0)
#define HDMI_V_PARA13_get_vfronti(data)                                              ((0x00003FFF&(data))>>0)


#define HDMI_V_PARA10                                                                0x1800D26C
#define HDMI_V_PARA10_reg_addr                                                       "0xB800D26C"
#define HDMI_V_PARA10_reg                                                            0xB800D26C
#define set_HDMI_V_PARA10_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA10_reg)=data)
#define get_HDMI_V_PARA10_reg   (*((volatile unsigned int*) HDMI_V_PARA10_reg))
#define HDMI_V_PARA10_inst_adr                                                       "0x009B"
#define HDMI_V_PARA10_inst                                                           0x009B
#define HDMI_V_PARA10_G_shift                                                        (0)
#define HDMI_V_PARA10_G_mask                                                         (0x00000FFF)
#define HDMI_V_PARA10_G(data)                                                        (0x00000FFF&((data)<<0))
#define HDMI_V_PARA10_G_src(data)                                                    ((0x00000FFF&(data))>>0)
#define HDMI_V_PARA10_get_G(data)                                                    ((0x00000FFF&(data))>>0)


#define HDMI_V_PARA11                                                                0x1800D270
#define HDMI_V_PARA11_reg_addr                                                       "0xB800D270"
#define HDMI_V_PARA11_reg                                                            0xB800D270
#define set_HDMI_V_PARA11_reg(data)   (*((volatile unsigned int*) HDMI_V_PARA11_reg)=data)
#define get_HDMI_V_PARA11_reg   (*((volatile unsigned int*) HDMI_V_PARA11_reg))
#define HDMI_V_PARA11_inst_adr                                                       "0x009C"
#define HDMI_V_PARA11_inst                                                           0x009C
#define HDMI_V_PARA11_B_shift                                                        (16)
#define HDMI_V_PARA11_B_mask                                                         (0x0FFF0000)
#define HDMI_V_PARA11_B(data)                                                        (0x0FFF0000&((data)<<16))
#define HDMI_V_PARA11_B_src(data)                                                    ((0x0FFF0000&(data))>>16)
#define HDMI_V_PARA11_get_B(data)                                                    ((0x0FFF0000&(data))>>16)
#define HDMI_V_PARA11_R_shift                                                        (0)
#define HDMI_V_PARA11_R_mask                                                         (0x00000FFF)
#define HDMI_V_PARA11_R(data)                                                        (0x00000FFF&((data)<<0))
#define HDMI_V_PARA11_R_src(data)                                                    ((0x00000FFF&(data))>>0)
#define HDMI_V_PARA11_get_R(data)                                                    ((0x00000FFF&(data))>>0)


#define HDMI_BIST1_CTRL                                                              0x1800D280
#define HDMI_BIST1_CTRL_reg_addr                                                     "0xB800D280"
#define HDMI_BIST1_CTRL_reg                                                          0xB800D280
#define set_HDMI_BIST1_CTRL_reg(data)   (*((volatile unsigned int*) HDMI_BIST1_CTRL_reg)=data)
#define get_HDMI_BIST1_CTRL_reg   (*((volatile unsigned int*) HDMI_BIST1_CTRL_reg))
#define HDMI_BIST1_CTRL_inst_adr                                                     "0x00A0"
#define HDMI_BIST1_CTRL_inst                                                         0x00A0
#define HDMI_BIST1_CTRL_rme_shift                                                    (4)
#define HDMI_BIST1_CTRL_rme_mask                                                     (0x00000010)
#define HDMI_BIST1_CTRL_rme(data)                                                    (0x00000010&((data)<<4))
#define HDMI_BIST1_CTRL_rme_src(data)                                                ((0x00000010&(data))>>4)
#define HDMI_BIST1_CTRL_get_rme(data)                                                ((0x00000010&(data))>>4)
#define HDMI_BIST1_CTRL_rm_shift                                                     (0)
#define HDMI_BIST1_CTRL_rm_mask                                                      (0x0000000F)
#define HDMI_BIST1_CTRL_rm(data)                                                     (0x0000000F&((data)<<0))
#define HDMI_BIST1_CTRL_rm_src(data)                                                 ((0x0000000F&(data))>>0)
#define HDMI_BIST1_CTRL_get_rm(data)                                                 ((0x0000000F&(data))>>0)


#define HDMI_BIST2_CTRL                                                              0x1800D29C
#define HDMI_BIST2_CTRL_reg_addr                                                     "0xB800D29C"
#define HDMI_BIST2_CTRL_reg                                                          0xB800D29C
#define set_HDMI_BIST2_CTRL_reg(data)   (*((volatile unsigned int*) HDMI_BIST2_CTRL_reg)=data)
#define get_HDMI_BIST2_CTRL_reg   (*((volatile unsigned int*) HDMI_BIST2_CTRL_reg))
#define HDMI_BIST2_CTRL_inst_adr                                                     "0x00A7"
#define HDMI_BIST2_CTRL_inst                                                         0x00A7
#define HDMI_BIST2_CTRL_rmeb_shift                                                   (9)
#define HDMI_BIST2_CTRL_rmeb_mask                                                    (0x00000200)
#define HDMI_BIST2_CTRL_rmeb(data)                                                   (0x00000200&((data)<<9))
#define HDMI_BIST2_CTRL_rmeb_src(data)                                               ((0x00000200&(data))>>9)
#define HDMI_BIST2_CTRL_get_rmeb(data)                                               ((0x00000200&(data))>>9)
#define HDMI_BIST2_CTRL_rmb_shift                                                    (5)
#define HDMI_BIST2_CTRL_rmb_mask                                                     (0x000001E0)
#define HDMI_BIST2_CTRL_rmb(data)                                                    (0x000001E0&((data)<<5))
#define HDMI_BIST2_CTRL_rmb_src(data)                                                ((0x000001E0&(data))>>5)
#define HDMI_BIST2_CTRL_get_rmb(data)                                                ((0x000001E0&(data))>>5)
#define HDMI_BIST2_CTRL_rmea_shift                                                   (4)
#define HDMI_BIST2_CTRL_rmea_mask                                                    (0x00000010)
#define HDMI_BIST2_CTRL_rmea(data)                                                   (0x00000010&((data)<<4))
#define HDMI_BIST2_CTRL_rmea_src(data)                                               ((0x00000010&(data))>>4)
#define HDMI_BIST2_CTRL_get_rmea(data)                                               ((0x00000010&(data))>>4)
#define HDMI_BIST2_CTRL_rma_shift                                                    (0)
#define HDMI_BIST2_CTRL_rma_mask                                                     (0x0000000F)
#define HDMI_BIST2_CTRL_rma(data)                                                    (0x0000000F&((data)<<0))
#define HDMI_BIST2_CTRL_rma_src(data)                                                ((0x0000000F&(data))>>0)
#define HDMI_BIST2_CTRL_get_rma(data)                                                ((0x0000000F&(data))>>0)


#define HDMI_BIST1_ST                                                                0x1800D284
#define HDMI_BIST1_ST_reg_addr                                                       "0xB800D284"
#define HDMI_BIST1_ST_reg                                                            0xB800D284
#define set_HDMI_BIST1_ST_reg(data)   (*((volatile unsigned int*) HDMI_BIST1_ST_reg)=data)
#define get_HDMI_BIST1_ST_reg   (*((volatile unsigned int*) HDMI_BIST1_ST_reg))
#define HDMI_BIST1_ST_inst_adr                                                       "0x00A1"
#define HDMI_BIST1_ST_inst                                                           0x00A1
#define HDMI_BIST1_ST_bist1_fail0_shift                                              (1)
#define HDMI_BIST1_ST_bist1_fail0_mask                                               (0x00000002)
#define HDMI_BIST1_ST_bist1_fail0(data)                                              (0x00000002&((data)<<1))
#define HDMI_BIST1_ST_bist1_fail0_src(data)                                          ((0x00000002&(data))>>1)
#define HDMI_BIST1_ST_get_bist1_fail0(data)                                          ((0x00000002&(data))>>1)
#define HDMI_BIST1_ST_bist1_done_shift                                               (0)
#define HDMI_BIST1_ST_bist1_done_mask                                                (0x00000001)
#define HDMI_BIST1_ST_bist1_done(data)                                               (0x00000001&((data)<<0))
#define HDMI_BIST1_ST_bist1_done_src(data)                                           ((0x00000001&(data))>>0)
#define HDMI_BIST1_ST_get_bist1_done(data)                                           ((0x00000001&(data))>>0)


#define HDMI_DRF_BIST1_ST                                                            0x1800D288
#define HDMI_DRF_BIST1_ST_reg_addr                                                   "0xB800D288"
#define HDMI_DRF_BIST1_ST_reg                                                        0xB800D288
#define set_HDMI_DRF_BIST1_ST_reg(data)   (*((volatile unsigned int*) HDMI_DRF_BIST1_ST_reg)=data)
#define get_HDMI_DRF_BIST1_ST_reg   (*((volatile unsigned int*) HDMI_DRF_BIST1_ST_reg))
#define HDMI_DRF_BIST1_ST_inst_adr                                                   "0x00A2"
#define HDMI_DRF_BIST1_ST_inst                                                       0x00A2
#define HDMI_DRF_BIST1_ST_drf_bist1_start_pause_shift                                (16)
#define HDMI_DRF_BIST1_ST_drf_bist1_start_pause_mask                                 (0x00010000)
#define HDMI_DRF_BIST1_ST_drf_bist1_start_pause(data)                                (0x00010000&((data)<<16))
#define HDMI_DRF_BIST1_ST_drf_bist1_start_pause_src(data)                            ((0x00010000&(data))>>16)
#define HDMI_DRF_BIST1_ST_get_drf_bist1_start_pause(data)                            ((0x00010000&(data))>>16)
#define HDMI_DRF_BIST1_ST_drf_bist1_fail0_shift                                      (1)
#define HDMI_DRF_BIST1_ST_drf_bist1_fail0_mask                                       (0x00000002)
#define HDMI_DRF_BIST1_ST_drf_bist1_fail0(data)                                      (0x00000002&((data)<<1))
#define HDMI_DRF_BIST1_ST_drf_bist1_fail0_src(data)                                  ((0x00000002&(data))>>1)
#define HDMI_DRF_BIST1_ST_get_drf_bist1_fail0(data)                                  ((0x00000002&(data))>>1)
#define HDMI_DRF_BIST1_ST_drf_bist1_done_shift                                       (0)
#define HDMI_DRF_BIST1_ST_drf_bist1_done_mask                                        (0x00000001)
#define HDMI_DRF_BIST1_ST_drf_bist1_done(data)                                       (0x00000001&((data)<<0))
#define HDMI_DRF_BIST1_ST_drf_bist1_done_src(data)                                   ((0x00000001&(data))>>0)
#define HDMI_DRF_BIST1_ST_get_drf_bist1_done(data)                                   ((0x00000001&(data))>>0)


#define HDMI_BIST2_ST                                                                0x1800D28C
#define HDMI_BIST2_ST_reg_addr                                                       "0xB800D28C"
#define HDMI_BIST2_ST_reg                                                            0xB800D28C
#define set_HDMI_BIST2_ST_reg(data)   (*((volatile unsigned int*) HDMI_BIST2_ST_reg)=data)
#define get_HDMI_BIST2_ST_reg   (*((volatile unsigned int*) HDMI_BIST2_ST_reg))
#define HDMI_BIST2_ST_inst_adr                                                       "0x00A3"
#define HDMI_BIST2_ST_inst                                                           0x00A3
#define HDMI_BIST2_ST_bist2_fail0_shift                                              (1)
#define HDMI_BIST2_ST_bist2_fail0_mask                                               (0x00000002)
#define HDMI_BIST2_ST_bist2_fail0(data)                                              (0x00000002&((data)<<1))
#define HDMI_BIST2_ST_bist2_fail0_src(data)                                          ((0x00000002&(data))>>1)
#define HDMI_BIST2_ST_get_bist2_fail0(data)                                          ((0x00000002&(data))>>1)
#define HDMI_BIST2_ST_bist2_done_shift                                               (0)
#define HDMI_BIST2_ST_bist2_done_mask                                                (0x00000001)
#define HDMI_BIST2_ST_bist2_done(data)                                               (0x00000001&((data)<<0))
#define HDMI_BIST2_ST_bist2_done_src(data)                                           ((0x00000001&(data))>>0)
#define HDMI_BIST2_ST_get_bist2_done(data)                                           ((0x00000001&(data))>>0)


#define HDMI_DRF_BIST2_ST                                                            0x1800D290
#define HDMI_DRF_BIST2_ST_reg_addr                                                   "0xB800D290"
#define HDMI_DRF_BIST2_ST_reg                                                        0xB800D290
#define set_HDMI_DRF_BIST2_ST_reg(data)   (*((volatile unsigned int*) HDMI_DRF_BIST2_ST_reg)=data)
#define get_HDMI_DRF_BIST2_ST_reg   (*((volatile unsigned int*) HDMI_DRF_BIST2_ST_reg))
#define HDMI_DRF_BIST2_ST_inst_adr                                                   "0x00A4"
#define HDMI_DRF_BIST2_ST_inst                                                       0x00A4
#define HDMI_DRF_BIST2_ST_drf_bist2_start_pause_shift                                (16)
#define HDMI_DRF_BIST2_ST_drf_bist2_start_pause_mask                                 (0x00010000)
#define HDMI_DRF_BIST2_ST_drf_bist2_start_pause(data)                                (0x00010000&((data)<<16))
#define HDMI_DRF_BIST2_ST_drf_bist2_start_pause_src(data)                            ((0x00010000&(data))>>16)
#define HDMI_DRF_BIST2_ST_get_drf_bist2_start_pause(data)                            ((0x00010000&(data))>>16)
#define HDMI_DRF_BIST2_ST_drf_bist2_fail0_shift                                      (1)
#define HDMI_DRF_BIST2_ST_drf_bist2_fail0_mask                                       (0x00000002)
#define HDMI_DRF_BIST2_ST_drf_bist2_fail0(data)                                      (0x00000002&((data)<<1))
#define HDMI_DRF_BIST2_ST_drf_bist2_fail0_src(data)                                  ((0x00000002&(data))>>1)
#define HDMI_DRF_BIST2_ST_get_drf_bist2_fail0(data)                                  ((0x00000002&(data))>>1)
#define HDMI_DRF_BIST2_ST_drf_bist2_done_shift                                       (0)
#define HDMI_DRF_BIST2_ST_drf_bist2_done_mask                                        (0x00000001)
#define HDMI_DRF_BIST2_ST_drf_bist2_done(data)                                       (0x00000001&((data)<<0))
#define HDMI_DRF_BIST2_ST_drf_bist2_done_src(data)                                   ((0x00000001&(data))>>0)
#define HDMI_DRF_BIST2_ST_get_drf_bist2_done(data)                                   ((0x00000001&(data))>>0)


#define HDMI_MHLCTRL                                                                 0x1800D298
#define HDMI_MHLCTRL_reg_addr                                                        "0xB800D298"
#define HDMI_MHLCTRL_reg                                                             0xB800D298
#define set_HDMI_MHLCTRL_reg(data)   (*((volatile unsigned int*) HDMI_MHLCTRL_reg)=data)
#define get_HDMI_MHLCTRL_reg   (*((volatile unsigned int*) HDMI_MHLCTRL_reg))
#define HDMI_MHLCTRL_inst_adr                                                        "0x00A6"
#define HDMI_MHLCTRL_inst                                                            0x00A6
#define HDMI_MHLCTRL_write_en6_shift                                                 (13)
#define HDMI_MHLCTRL_write_en6_mask                                                  (0x00002000)
#define HDMI_MHLCTRL_write_en6(data)                                                 (0x00002000&((data)<<13))
#define HDMI_MHLCTRL_write_en6_src(data)                                             ((0x00002000&(data))>>13)
#define HDMI_MHLCTRL_get_write_en6(data)                                             ((0x00002000&(data))>>13)
#define HDMI_MHLCTRL_mhl_pp_ch1sel_shift                                             (12)
#define HDMI_MHLCTRL_mhl_pp_ch1sel_mask                                              (0x00001000)
#define HDMI_MHLCTRL_mhl_pp_ch1sel(data)                                             (0x00001000&((data)<<12))
#define HDMI_MHLCTRL_mhl_pp_ch1sel_src(data)                                         ((0x00001000&(data))>>12)
#define HDMI_MHLCTRL_get_mhl_pp_ch1sel(data)                                         ((0x00001000&(data))>>12)
#define HDMI_MHLCTRL_write_en5_shift                                                 (11)
#define HDMI_MHLCTRL_write_en5_mask                                                  (0x00000800)
#define HDMI_MHLCTRL_write_en5(data)                                                 (0x00000800&((data)<<11))
#define HDMI_MHLCTRL_write_en5_src(data)                                             ((0x00000800&(data))>>11)
#define HDMI_MHLCTRL_get_write_en5(data)                                             ((0x00000800&(data))>>11)
#define HDMI_MHLCTRL_mhl_phy_test_mode_shift                                         (10)
#define HDMI_MHLCTRL_mhl_phy_test_mode_mask                                          (0x00000400)
#define HDMI_MHLCTRL_mhl_phy_test_mode(data)                                         (0x00000400&((data)<<10))
#define HDMI_MHLCTRL_mhl_phy_test_mode_src(data)                                     ((0x00000400&(data))>>10)
#define HDMI_MHLCTRL_get_mhl_phy_test_mode(data)                                     ((0x00000400&(data))>>10)
#define HDMI_MHLCTRL_write_en4_shift                                                 (9)
#define HDMI_MHLCTRL_write_en4_mask                                                  (0x00000200)
#define HDMI_MHLCTRL_write_en4(data)                                                 (0x00000200&((data)<<9))
#define HDMI_MHLCTRL_write_en4_src(data)                                             ((0x00000200&(data))>>9)
#define HDMI_MHLCTRL_get_write_en4(data)                                             ((0x00000200&(data))>>9)
#define HDMI_MHLCTRL_xor_pixel_sel_shift                                             (6)
#define HDMI_MHLCTRL_xor_pixel_sel_mask                                              (0x000001C0)
#define HDMI_MHLCTRL_xor_pixel_sel(data)                                             (0x000001C0&((data)<<6))
#define HDMI_MHLCTRL_xor_pixel_sel_src(data)                                         ((0x000001C0&(data))>>6)
#define HDMI_MHLCTRL_get_xor_pixel_sel(data)                                         ((0x000001C0&(data))>>6)
#define HDMI_MHLCTRL_write_en3_shift                                                 (5)
#define HDMI_MHLCTRL_write_en3_mask                                                  (0x00000020)
#define HDMI_MHLCTRL_write_en3(data)                                                 (0x00000020&((data)<<5))
#define HDMI_MHLCTRL_write_en3_src(data)                                             ((0x00000020&(data))>>5)
#define HDMI_MHLCTRL_get_write_en3(data)                                             ((0x00000020&(data))>>5)
#define HDMI_MHLCTRL_mhl_enc_sel_shift                                               (4)
#define HDMI_MHLCTRL_mhl_enc_sel_mask                                                (0x00000010)
#define HDMI_MHLCTRL_mhl_enc_sel(data)                                               (0x00000010&((data)<<4))
#define HDMI_MHLCTRL_mhl_enc_sel_src(data)                                           ((0x00000010&(data))>>4)
#define HDMI_MHLCTRL_get_mhl_enc_sel(data)                                           ((0x00000010&(data))>>4)
#define HDMI_MHLCTRL_write_en2_shift                                                 (3)
#define HDMI_MHLCTRL_write_en2_mask                                                  (0x00000008)
#define HDMI_MHLCTRL_write_en2(data)                                                 (0x00000008&((data)<<3))
#define HDMI_MHLCTRL_write_en2_src(data)                                             ((0x00000008&(data))>>3)
#define HDMI_MHLCTRL_get_write_en2(data)                                             ((0x00000008&(data))>>3)
#define HDMI_MHLCTRL_mhl_pp_mode_shift                                               (2)
#define HDMI_MHLCTRL_mhl_pp_mode_mask                                                (0x00000004)
#define HDMI_MHLCTRL_mhl_pp_mode(data)                                               (0x00000004&((data)<<2))
#define HDMI_MHLCTRL_mhl_pp_mode_src(data)                                           ((0x00000004&(data))>>2)
#define HDMI_MHLCTRL_get_mhl_pp_mode(data)                                           ((0x00000004&(data))>>2)
#define HDMI_MHLCTRL_write_en1_shift                                                 (1)
#define HDMI_MHLCTRL_write_en1_mask                                                  (0x00000002)
#define HDMI_MHLCTRL_write_en1(data)                                                 (0x00000002&((data)<<1))
#define HDMI_MHLCTRL_write_en1_src(data)                                             ((0x00000002&(data))>>1)
#define HDMI_MHLCTRL_get_write_en1(data)                                             ((0x00000002&(data))>>1)
#define HDMI_MHLCTRL_mhl_enable_shift                                                (0)
#define HDMI_MHLCTRL_mhl_enable_mask                                                 (0x00000001)
#define HDMI_MHLCTRL_mhl_enable(data)                                                (0x00000001&((data)<<0))
#define HDMI_MHLCTRL_mhl_enable_src(data)                                            ((0x00000001&(data))>>0)
#define HDMI_MHLCTRL_get_mhl_enable(data)                                            ((0x00000001&(data))>>0)


#define HDMI_CHSWAP                                                                  0x1800D2A0
#define HDMI_CHSWAP_reg_addr                                                         "0xB800D2A0"
#define HDMI_CHSWAP_reg                                                              0xB800D2A0
#define set_HDMI_CHSWAP_reg(data)   (*((volatile unsigned int*) HDMI_CHSWAP_reg)=data)
#define get_HDMI_CHSWAP_reg   (*((volatile unsigned int*) HDMI_CHSWAP_reg))
#define HDMI_CHSWAP_inst_adr                                                         "0x00A8"
#define HDMI_CHSWAP_inst                                                             0x00A8
#define HDMI_CHSWAP_write_en3_shift                                                  (5)
#define HDMI_CHSWAP_write_en3_mask                                                   (0x00000020)
#define HDMI_CHSWAP_write_en3(data)                                                  (0x00000020&((data)<<5))
#define HDMI_CHSWAP_write_en3_src(data)                                              ((0x00000020&(data))>>5)
#define HDMI_CHSWAP_get_write_en3(data)                                              ((0x00000020&(data))>>5)
#define HDMI_CHSWAP_mhl_ch_sel_shift                                                 (4)
#define HDMI_CHSWAP_mhl_ch_sel_mask                                                  (0x00000010)
#define HDMI_CHSWAP_mhl_ch_sel(data)                                                 (0x00000010&((data)<<4))
#define HDMI_CHSWAP_mhl_ch_sel_src(data)                                             ((0x00000010&(data))>>4)
#define HDMI_CHSWAP_get_mhl_ch_sel(data)                                             ((0x00000010&(data))>>4)
#define HDMI_CHSWAP_write_en2_shift                                                  (3)
#define HDMI_CHSWAP_write_en2_mask                                                   (0x00000008)
#define HDMI_CHSWAP_write_en2(data)                                                  (0x00000008&((data)<<3))
#define HDMI_CHSWAP_write_en2_src(data)                                              ((0x00000008&(data))>>3)
#define HDMI_CHSWAP_get_write_en2(data)                                              ((0x00000008&(data))>>3)
#define HDMI_CHSWAP_hdmi_chcclk_swap_shift                                           (2)
#define HDMI_CHSWAP_hdmi_chcclk_swap_mask                                            (0x00000004)
#define HDMI_CHSWAP_hdmi_chcclk_swap(data)                                           (0x00000004&((data)<<2))
#define HDMI_CHSWAP_hdmi_chcclk_swap_src(data)                                       ((0x00000004&(data))>>2)
#define HDMI_CHSWAP_get_hdmi_chcclk_swap(data)                                       ((0x00000004&(data))>>2)
#define HDMI_CHSWAP_write_en1_shift                                                  (1)
#define HDMI_CHSWAP_write_en1_mask                                                   (0x00000002)
#define HDMI_CHSWAP_write_en1(data)                                                  (0x00000002&((data)<<1))
#define HDMI_CHSWAP_write_en1_src(data)                                              ((0x00000002&(data))>>1)
#define HDMI_CHSWAP_get_write_en1(data)                                              ((0x00000002&(data))>>1)
#define HDMI_CHSWAP_hdmi_chab_swap_shift                                             (0)
#define HDMI_CHSWAP_hdmi_chab_swap_mask                                              (0x00000001)
#define HDMI_CHSWAP_hdmi_chab_swap(data)                                             (0x00000001&((data)<<0))
#define HDMI_CHSWAP_hdmi_chab_swap_src(data)                                         ((0x00000001&(data))>>0)
#define HDMI_CHSWAP_get_hdmi_chab_swap(data)                                         ((0x00000001&(data))>>0)



//TVPLL register
#if 0
#define SYS_SOFT_RESET1                                                              0x18000000
#define SYS_SOFT_RESET1_reg_addr                                                     "0xB8000000"
#define SYS_SOFT_RESET1_reg                                                          0xB8000000
#define set_SYS_SOFT_RESET1_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET1_reg)=data)
#define get_SYS_SOFT_RESET1_reg   (*((volatile unsigned int*) SYS_SOFT_RESET1_reg))
#define SYS_SOFT_RESET1_inst_adr                                                     "0x0000"
#define SYS_SOFT_RESET1_inst                                                         0x0000
#define SYS_SOFT_RESET1_rstn_nf_shift                                                (29)
#define SYS_SOFT_RESET1_rstn_nf_mask                                                 (0x20000000)
#define SYS_SOFT_RESET1_rstn_nf(data)                                                (0x20000000&((data)<<29))
#define SYS_SOFT_RESET1_rstn_nf_src(data)                                            ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET1_get_rstn_nf(data)                                            ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET1_rstn_ae_shift                                                (28)
#define SYS_SOFT_RESET1_rstn_ae_mask                                                 (0x10000000)
#define SYS_SOFT_RESET1_rstn_ae(data)                                                (0x10000000&((data)<<28))
#define SYS_SOFT_RESET1_rstn_ae_src(data)                                            ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET1_get_rstn_ae(data)                                            ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET1_rstn_tp_shift                                                (27)
#define SYS_SOFT_RESET1_rstn_tp_mask                                                 (0x08000000)
#define SYS_SOFT_RESET1_rstn_tp(data)                                                (0x08000000&((data)<<27))
#define SYS_SOFT_RESET1_rstn_tp_src(data)                                            ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET1_get_rstn_tp(data)                                            ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET1_rstn_md_shift                                                (26)
#define SYS_SOFT_RESET1_rstn_md_mask                                                 (0x04000000)
#define SYS_SOFT_RESET1_rstn_md(data)                                                (0x04000000&((data)<<26))
#define SYS_SOFT_RESET1_rstn_md_src(data)                                            ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET1_get_rstn_md(data)                                            ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET1_rstn_cp_shift                                                (25)
#define SYS_SOFT_RESET1_rstn_cp_mask                                                 (0x02000000)
#define SYS_SOFT_RESET1_rstn_cp(data)                                                (0x02000000&((data)<<25))
#define SYS_SOFT_RESET1_rstn_cp_src(data)                                            ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET1_get_rstn_cp(data)                                            ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET1_rstn_dc_phy_shift                                            (24)
#define SYS_SOFT_RESET1_rstn_dc_phy_mask                                             (0x01000000)
#define SYS_SOFT_RESET1_rstn_dc_phy(data)                                            (0x01000000&((data)<<24))
#define SYS_SOFT_RESET1_rstn_dc_phy_src(data)                                        ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET1_get_rstn_dc_phy(data)                                        ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET1_rstn_dcu_shift                                               (23)
#define SYS_SOFT_RESET1_rstn_dcu_mask                                                (0x00800000)
#define SYS_SOFT_RESET1_rstn_dcu(data)                                               (0x00800000&((data)<<23))
#define SYS_SOFT_RESET1_rstn_dcu_src(data)                                           ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET1_get_rstn_dcu(data)                                           ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET1_rstn_se_shift                                                (22)
#define SYS_SOFT_RESET1_rstn_se_mask                                                 (0x00400000)
#define SYS_SOFT_RESET1_rstn_se(data)                                                (0x00400000&((data)<<22))
#define SYS_SOFT_RESET1_rstn_se_src(data)                                            ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET1_get_rstn_se(data)                                            ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET1_rstn_vo_shift                                                (20)
#define SYS_SOFT_RESET1_rstn_vo_mask                                                 (0x00100000)
#define SYS_SOFT_RESET1_rstn_vo(data)                                                (0x00100000&((data)<<20))
#define SYS_SOFT_RESET1_rstn_vo_src(data)                                            ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET1_get_rstn_vo(data)                                            ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET1_rstn_tve_shift                                               (19)
#define SYS_SOFT_RESET1_rstn_tve_mask                                                (0x00080000)
#define SYS_SOFT_RESET1_rstn_tve(data)                                               (0x00080000&((data)<<19))
#define SYS_SOFT_RESET1_rstn_tve_src(data)                                           ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET1_get_rstn_tve(data)                                           ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET1_rstn_ve_shift                                                (18)
#define SYS_SOFT_RESET1_rstn_ve_mask                                                 (0x00040000)
#define SYS_SOFT_RESET1_rstn_ve(data)                                                (0x00040000&((data)<<18))
#define SYS_SOFT_RESET1_rstn_ve_src(data)                                            ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET1_get_rstn_ve(data)                                            ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET1_rstn_ve_p2_shift                                             (17)
#define SYS_SOFT_RESET1_rstn_ve_p2_mask                                              (0x00020000)
#define SYS_SOFT_RESET1_rstn_ve_p2(data)                                             (0x00020000&((data)<<17))
#define SYS_SOFT_RESET1_rstn_ve_p2_src(data)                                         ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET1_get_rstn_ve_p2(data)                                         ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET1_rstn_aio_shift                                               (15)
#define SYS_SOFT_RESET1_rstn_aio_mask                                                (0x00008000)
#define SYS_SOFT_RESET1_rstn_aio(data)                                               (0x00008000&((data)<<15))
#define SYS_SOFT_RESET1_rstn_aio_src(data)                                           ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET1_get_rstn_aio(data)                                           ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET1_rstn_etn_phy_shift                                           (14)
#define SYS_SOFT_RESET1_rstn_etn_phy_mask                                            (0x00004000)
#define SYS_SOFT_RESET1_rstn_etn_phy(data)                                           (0x00004000&((data)<<14))
#define SYS_SOFT_RESET1_rstn_etn_phy_src(data)                                       ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET1_get_rstn_etn_phy(data)                                       ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET1_rstn_etn_shift                                               (13)
#define SYS_SOFT_RESET1_rstn_etn_mask                                                (0x00002000)
#define SYS_SOFT_RESET1_rstn_etn(data)                                               (0x00002000&((data)<<13))
#define SYS_SOFT_RESET1_rstn_etn_src(data)                                           ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET1_get_rstn_etn(data)                                           ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET1_rstn_hdmi_shift                                              (12)
#define SYS_SOFT_RESET1_rstn_hdmi_mask                                               (0x00001000)
#define SYS_SOFT_RESET1_rstn_hdmi(data)                                              (0x00001000&((data)<<12))
#define SYS_SOFT_RESET1_rstn_hdmi_src(data)                                          ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET1_get_rstn_hdmi(data)                                          ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET1_rstn_usb_phy1_shift                                          (9)
#define SYS_SOFT_RESET1_rstn_usb_phy1_mask                                           (0x00000200)
#define SYS_SOFT_RESET1_rstn_usb_phy1(data)                                          (0x00000200&((data)<<9))
#define SYS_SOFT_RESET1_rstn_usb_phy1_src(data)                                      ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET1_get_rstn_usb_phy1(data)                                      ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET1_rstn_usb_phy0_shift                                          (8)
#define SYS_SOFT_RESET1_rstn_usb_phy0_mask                                           (0x00000100)
#define SYS_SOFT_RESET1_rstn_usb_phy0(data)                                          (0x00000100&((data)<<8))
#define SYS_SOFT_RESET1_rstn_usb_phy0_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET1_get_rstn_usb_phy0(data)                                      ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET1_rstn_pow_sata_shift                                          (7)
#define SYS_SOFT_RESET1_rstn_pow_sata_mask                                           (0x00000080)
#define SYS_SOFT_RESET1_rstn_pow_sata(data)                                          (0x00000080&((data)<<7))
#define SYS_SOFT_RESET1_rstn_pow_sata_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET1_get_rstn_pow_sata(data)                                      ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET1_rstn_usb_shift                                               (6)
#define SYS_SOFT_RESET1_rstn_usb_mask                                                (0x00000040)
#define SYS_SOFT_RESET1_rstn_usb(data)                                               (0x00000040&((data)<<6))
#define SYS_SOFT_RESET1_rstn_usb_src(data)                                           ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET1_get_rstn_usb(data)                                           ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET1_rstn_sata0_phy_shift                                         (4)
#define SYS_SOFT_RESET1_rstn_sata0_phy_mask                                          (0x00000010)
#define SYS_SOFT_RESET1_rstn_sata0_phy(data)                                         (0x00000010&((data)<<4))
#define SYS_SOFT_RESET1_rstn_sata0_phy_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET1_get_rstn_sata0_phy(data)                                     ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET1_rstn_gspi_shift                                              (3)
#define SYS_SOFT_RESET1_rstn_gspi_mask                                               (0x00000008)
#define SYS_SOFT_RESET1_rstn_gspi(data)                                              (0x00000008&((data)<<3))
#define SYS_SOFT_RESET1_rstn_gspi_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET1_get_rstn_gspi(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET1_rstn_sata0_shift                                             (2)
#define SYS_SOFT_RESET1_rstn_sata0_mask                                              (0x00000004)
#define SYS_SOFT_RESET1_rstn_sata0(data)                                             (0x00000004&((data)<<2))
#define SYS_SOFT_RESET1_rstn_sata0_src(data)                                         ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET1_get_rstn_sata0(data)                                         ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET1_rstn_pow_sata_pll_shift                                      (1)
#define SYS_SOFT_RESET1_rstn_pow_sata_pll_mask                                       (0x00000002)
#define SYS_SOFT_RESET1_rstn_pow_sata_pll(data)                                      (0x00000002&((data)<<1))
#define SYS_SOFT_RESET1_rstn_pow_sata_pll_src(data)                                  ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET1_get_rstn_pow_sata_pll(data)                                  ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET1_rstn_misc_shift                                              (0)
#define SYS_SOFT_RESET1_rstn_misc_mask                                               (0x00000001)
#define SYS_SOFT_RESET1_rstn_misc(data)                                              (0x00000001&((data)<<0))
#define SYS_SOFT_RESET1_rstn_misc_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET1_get_rstn_misc(data)                                          ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET2                                                              0x18000004
#define SYS_SOFT_RESET2_reg_addr                                                     "0xB8000004"
#define SYS_SOFT_RESET2_reg                                                          0xB8000004
#define set_SYS_SOFT_RESET2_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET2_reg)=data)
#define get_SYS_SOFT_RESET2_reg   (*((volatile unsigned int*) SYS_SOFT_RESET2_reg))
#define SYS_SOFT_RESET2_inst_adr                                                     "0x0001"
#define SYS_SOFT_RESET2_inst                                                         0x0001
#define SYS_SOFT_RESET2_rstn_ur0_shift                                               (29)
#define SYS_SOFT_RESET2_rstn_ur0_mask                                                (0x20000000)
#define SYS_SOFT_RESET2_rstn_ur0(data)                                               (0x20000000&((data)<<29))
#define SYS_SOFT_RESET2_rstn_ur0_src(data)                                           ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET2_get_rstn_ur0(data)                                           ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET2_rstn_ur1_shift                                               (28)
#define SYS_SOFT_RESET2_rstn_ur1_mask                                                (0x10000000)
#define SYS_SOFT_RESET2_rstn_ur1(data)                                               (0x10000000&((data)<<28))
#define SYS_SOFT_RESET2_rstn_ur1_src(data)                                           ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET2_get_rstn_ur1(data)                                           ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET2_rstn_i2c_0_shift                                             (27)
#define SYS_SOFT_RESET2_rstn_i2c_0_mask                                              (0x08000000)
#define SYS_SOFT_RESET2_rstn_i2c_0(data)                                             (0x08000000&((data)<<27))
#define SYS_SOFT_RESET2_rstn_i2c_0_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET2_get_rstn_i2c_0(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET2_rstn_i2c_1_shift                                             (26)
#define SYS_SOFT_RESET2_rstn_i2c_1_mask                                              (0x04000000)
#define SYS_SOFT_RESET2_rstn_i2c_1(data)                                             (0x04000000&((data)<<26))
#define SYS_SOFT_RESET2_rstn_i2c_1_src(data)                                         ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET2_get_rstn_i2c_1(data)                                         ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET2_rstn_pcmcia_shift                                            (25)
#define SYS_SOFT_RESET2_rstn_pcmcia_mask                                             (0x02000000)
#define SYS_SOFT_RESET2_rstn_pcmcia(data)                                            (0x02000000&((data)<<25))
#define SYS_SOFT_RESET2_rstn_pcmcia_src(data)                                        ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET2_get_rstn_pcmcia(data)                                        ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET2_rstn_sc_shift                                                (24)
#define SYS_SOFT_RESET2_rstn_sc_mask                                                 (0x01000000)
#define SYS_SOFT_RESET2_rstn_sc(data)                                                (0x01000000&((data)<<24))
#define SYS_SOFT_RESET2_rstn_sc_src(data)                                            ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET2_get_rstn_sc(data)                                            ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET2_rstn_ir_shift                                                (23)
#define SYS_SOFT_RESET2_rstn_ir_mask                                                 (0x00800000)
#define SYS_SOFT_RESET2_rstn_ir(data)                                                (0x00800000&((data)<<23))
#define SYS_SOFT_RESET2_rstn_ir_src(data)                                            ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET2_get_rstn_ir(data)                                            ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET2_rstn_cec_shift                                               (22)
#define SYS_SOFT_RESET2_rstn_cec_mask                                                (0x00400000)
#define SYS_SOFT_RESET2_rstn_cec(data)                                               (0x00400000&((data)<<22))
#define SYS_SOFT_RESET2_rstn_cec_src(data)                                           ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET2_get_rstn_cec(data)                                           ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET2_rstn_rtc_shift                                               (21)
#define SYS_SOFT_RESET2_rstn_rtc_mask                                                (0x00200000)
#define SYS_SOFT_RESET2_rstn_rtc(data)                                               (0x00200000&((data)<<21))
#define SYS_SOFT_RESET2_rstn_rtc_src(data)                                           ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET2_get_rstn_rtc(data)                                           ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET2_rstn_vfd_shift                                               (20)
#define SYS_SOFT_RESET2_rstn_vfd_mask                                                (0x00100000)
#define SYS_SOFT_RESET2_rstn_vfd(data)                                               (0x00100000&((data)<<20))
#define SYS_SOFT_RESET2_rstn_vfd_src(data)                                           ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET2_get_rstn_vfd(data)                                           ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET2_rstn_efuse_shift                                             (19)
#define SYS_SOFT_RESET2_rstn_efuse_mask                                              (0x00080000)
#define SYS_SOFT_RESET2_rstn_efuse(data)                                             (0x00080000&((data)<<19))
#define SYS_SOFT_RESET2_rstn_efuse_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET2_get_rstn_efuse(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET2_rstn_pcie_phy_shift                                          (17)
#define SYS_SOFT_RESET2_rstn_pcie_phy_mask                                           (0x00020000)
#define SYS_SOFT_RESET2_rstn_pcie_phy(data)                                          (0x00020000&((data)<<17))
#define SYS_SOFT_RESET2_rstn_pcie_phy_src(data)                                      ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET2_get_rstn_pcie_phy(data)                                      ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET2_rstn_pcie_mdio_shift                                         (16)
#define SYS_SOFT_RESET2_rstn_pcie_mdio_mask                                          (0x00010000)
#define SYS_SOFT_RESET2_rstn_pcie_mdio(data)                                         (0x00010000&((data)<<16))
#define SYS_SOFT_RESET2_rstn_pcie_mdio_src(data)                                     ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET2_get_rstn_pcie_mdio(data)                                     ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET2_rstn_pcie_stitch_shift                                       (15)
#define SYS_SOFT_RESET2_rstn_pcie_stitch_mask                                        (0x00008000)
#define SYS_SOFT_RESET2_rstn_pcie_stitch(data)                                       (0x00008000&((data)<<15))
#define SYS_SOFT_RESET2_rstn_pcie_stitch_src(data)                                   ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET2_get_rstn_pcie_stitch(data)                                   ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET2_rstn_pcie_nonstich_shift                                     (14)
#define SYS_SOFT_RESET2_rstn_pcie_nonstich_mask                                      (0x00004000)
#define SYS_SOFT_RESET2_rstn_pcie_nonstich(data)                                     (0x00004000&((data)<<14))
#define SYS_SOFT_RESET2_rstn_pcie_nonstich_src(data)                                 ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET2_get_rstn_pcie_nonstich(data)                                 ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET2_rstn_pcie_power_shift                                        (13)
#define SYS_SOFT_RESET2_rstn_pcie_power_mask                                         (0x00002000)
#define SYS_SOFT_RESET2_rstn_pcie_power(data)                                        (0x00002000&((data)<<13))
#define SYS_SOFT_RESET2_rstn_pcie_power_src(data)                                    ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET2_get_rstn_pcie_power(data)                                    ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET2_rstn_pcie_core_shift                                         (12)
#define SYS_SOFT_RESET2_rstn_pcie_core_mask                                          (0x00001000)
#define SYS_SOFT_RESET2_rstn_pcie_core(data)                                         (0x00001000&((data)<<12))
#define SYS_SOFT_RESET2_rstn_pcie_core_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET2_get_rstn_pcie_core(data)                                     ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET2_rstn_pcie_shift                                              (11)
#define SYS_SOFT_RESET2_rstn_pcie_mask                                               (0x00000800)
#define SYS_SOFT_RESET2_rstn_pcie(data)                                              (0x00000800&((data)<<11))
#define SYS_SOFT_RESET2_rstn_pcie_src(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET2_get_rstn_pcie(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET2_rstn_cr_shift                                                (10)
#define SYS_SOFT_RESET2_rstn_cr_mask                                                 (0x00000400)
#define SYS_SOFT_RESET2_rstn_cr(data)                                                (0x00000400&((data)<<10))
#define SYS_SOFT_RESET2_rstn_cr_src(data)                                            ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET2_get_rstn_cr(data)                                            ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET2_rstn_pcr_cnt_shift                                           (9)
#define SYS_SOFT_RESET2_rstn_pcr_cnt_mask                                            (0x00000200)
#define SYS_SOFT_RESET2_rstn_pcr_cnt(data)                                           (0x00000200&((data)<<9))
#define SYS_SOFT_RESET2_rstn_pcr_cnt_src(data)                                       ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET2_get_rstn_pcr_cnt(data)                                       ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET2_rstn_gpu_shift                                               (4)
#define SYS_SOFT_RESET2_rstn_gpu_mask                                                (0x00000010)
#define SYS_SOFT_RESET2_rstn_gpu(data)                                               (0x00000010&((data)<<4))
#define SYS_SOFT_RESET2_rstn_gpu_src(data)                                           ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET2_get_rstn_gpu(data)                                           ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET2_rstn_vde_shift                                               (3)
#define SYS_SOFT_RESET2_rstn_vde_mask                                                (0x00000008)
#define SYS_SOFT_RESET2_rstn_vde(data)                                               (0x00000008&((data)<<3))
#define SYS_SOFT_RESET2_rstn_vde_src(data)                                           ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET2_get_rstn_vde(data)                                           ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET2_rstn_ade_shift                                               (2)
#define SYS_SOFT_RESET2_rstn_ade_mask                                                (0x00000004)
#define SYS_SOFT_RESET2_rstn_ade(data)                                               (0x00000004&((data)<<2))
#define SYS_SOFT_RESET2_rstn_ade_src(data)                                           ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET2_get_rstn_ade(data)                                           ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET2_rstn_vcpu_shift                                              (1)
#define SYS_SOFT_RESET2_rstn_vcpu_mask                                               (0x00000002)
#define SYS_SOFT_RESET2_rstn_vcpu(data)                                              (0x00000002&((data)<<1))
#define SYS_SOFT_RESET2_rstn_vcpu_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET2_get_rstn_vcpu(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET2_rstn_acpu_shift                                              (0)
#define SYS_SOFT_RESET2_rstn_acpu_mask                                               (0x00000001)
#define SYS_SOFT_RESET2_rstn_acpu(data)                                              (0x00000001&((data)<<0))
#define SYS_SOFT_RESET2_rstn_acpu_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET2_get_rstn_acpu(data)                                          ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET3                                                              0x18000008
#define SYS_SOFT_RESET3_reg_addr                                                     "0xB8000008"
#define SYS_SOFT_RESET3_reg                                                          0xB8000008
#define set_SYS_SOFT_RESET3_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET3_reg)=data)
#define get_SYS_SOFT_RESET3_reg   (*((volatile unsigned int*) SYS_SOFT_RESET3_reg))
#define SYS_SOFT_RESET3_inst_adr                                                     "0x0002"
#define SYS_SOFT_RESET3_inst                                                         0x0002
#define SYS_SOFT_RESET3_rstn_sb2_shift                                               (0)
#define SYS_SOFT_RESET3_rstn_sb2_mask                                                (0x00000001)
#define SYS_SOFT_RESET3_rstn_sb2(data)                                               (0x00000001&((data)<<0))
#define SYS_SOFT_RESET3_rstn_sb2_src(data)                                           ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET3_get_rstn_sb2(data)                                           ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE1                                                            0x1800000C
#define SYS_CLOCK_ENABLE1_reg_addr                                                   "0xB800000C"
#define SYS_CLOCK_ENABLE1_reg                                                        0xB800000C
#define set_SYS_CLOCK_ENABLE1_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE1_reg)=data)
#define get_SYS_CLOCK_ENABLE1_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE1_reg))
#define SYS_CLOCK_ENABLE1_inst_adr                                                   "0x0003"
#define SYS_CLOCK_ENABLE1_inst                                                       0x0003
#define SYS_CLOCK_ENABLE1_clk_en_cr_shift                                            (25)
#define SYS_CLOCK_ENABLE1_clk_en_cr_mask                                             (0x02000000)
#define SYS_CLOCK_ENABLE1_clk_en_cr(data)                                            (0x02000000&((data)<<25))
#define SYS_CLOCK_ENABLE1_clk_en_cr_src(data)                                        ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE1_get_clk_en_cr(data)                                        ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE1_clk_en_nf_shift                                            (23)
#define SYS_CLOCK_ENABLE1_clk_en_nf_mask                                             (0x00800000)
#define SYS_CLOCK_ENABLE1_clk_en_nf(data)                                            (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE1_clk_en_nf_src(data)                                        ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE1_get_clk_en_nf(data)                                        ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE1_clk_en_ae_shift                                            (22)
#define SYS_CLOCK_ENABLE1_clk_en_ae_mask                                             (0x00400000)
#define SYS_CLOCK_ENABLE1_clk_en_ae(data)                                            (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE1_clk_en_ae_src(data)                                        ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE1_get_clk_en_ae(data)                                        ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE1_clk_en_tp_shift                                            (21)
#define SYS_CLOCK_ENABLE1_clk_en_tp_mask                                             (0x00200000)
#define SYS_CLOCK_ENABLE1_clk_en_tp(data)                                            (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE1_clk_en_tp_src(data)                                        ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE1_get_clk_en_tp(data)                                        ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE1_clk_en_md_shift                                            (20)
#define SYS_CLOCK_ENABLE1_clk_en_md_mask                                             (0x00100000)
#define SYS_CLOCK_ENABLE1_clk_en_md(data)                                            (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE1_clk_en_md_src(data)                                        ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE1_get_clk_en_md(data)                                        ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE1_clk_en_cp_shift                                            (19)
#define SYS_CLOCK_ENABLE1_clk_en_cp_mask                                             (0x00080000)
#define SYS_CLOCK_ENABLE1_clk_en_cp(data)                                            (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE1_clk_en_cp_src(data)                                        ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE1_get_clk_en_cp(data)                                        ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE1_clk_en_dcu_shift                                           (18)
#define SYS_CLOCK_ENABLE1_clk_en_dcu_mask                                            (0x00040000)
#define SYS_CLOCK_ENABLE1_clk_en_dcu(data)                                           (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE1_clk_en_dcu_src(data)                                       ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE1_get_clk_en_dcu(data)                                       ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE1_clk_en_se_shift                                            (17)
#define SYS_CLOCK_ENABLE1_clk_en_se_mask                                             (0x00020000)
#define SYS_CLOCK_ENABLE1_clk_en_se(data)                                            (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE1_clk_en_se_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE1_get_clk_en_se(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE1_clk_en_vo_shift                                            (15)
#define SYS_CLOCK_ENABLE1_clk_en_vo_mask                                             (0x00008000)
#define SYS_CLOCK_ENABLE1_clk_en_vo(data)                                            (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE1_clk_en_vo_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE1_get_clk_en_vo(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE1_clk_en_tve_shift                                           (14)
#define SYS_CLOCK_ENABLE1_clk_en_tve_mask                                            (0x00004000)
#define SYS_CLOCK_ENABLE1_clk_en_tve(data)                                           (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE1_clk_en_tve_src(data)                                       ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE1_get_clk_en_tve(data)                                       ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE1_clk_en_ve_shift                                            (13)
#define SYS_CLOCK_ENABLE1_clk_en_ve_mask                                             (0x00002000)
#define SYS_CLOCK_ENABLE1_clk_en_ve(data)                                            (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE1_clk_en_ve_src(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE1_get_clk_en_ve(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE1_clk_en_ve_p2_shift                                         (12)
#define SYS_CLOCK_ENABLE1_clk_en_ve_p2_mask                                          (0x00001000)
#define SYS_CLOCK_ENABLE1_clk_en_ve_p2(data)                                         (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE1_clk_en_ve_p2_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE1_get_clk_en_ve_p2(data)                                     ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE1_clk_en_aio_shift                                           (10)
#define SYS_CLOCK_ENABLE1_clk_en_aio_mask                                            (0x00000400)
#define SYS_CLOCK_ENABLE1_clk_en_aio(data)                                           (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE1_clk_en_aio_src(data)                                       ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE1_get_clk_en_aio(data)                                       ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE1_clk_en_etn_shift                                           (9)
#define SYS_CLOCK_ENABLE1_clk_en_etn_mask                                            (0x00000200)
#define SYS_CLOCK_ENABLE1_clk_en_etn(data)                                           (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE1_clk_en_etn_src(data)                                       ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE1_get_clk_en_etn(data)                                       ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE1_clk_en_hdmi_shift                                          (8)
#define SYS_CLOCK_ENABLE1_clk_en_hdmi_mask                                           (0x00000100)
#define SYS_CLOCK_ENABLE1_clk_en_hdmi(data)                                          (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE1_clk_en_hdmi_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE1_get_clk_en_hdmi(data)                                      ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE1_clk_en_pci_shift                                           (7)
#define SYS_CLOCK_ENABLE1_clk_en_pci_mask                                            (0x00000080)
#define SYS_CLOCK_ENABLE1_clk_en_pci(data)                                           (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE1_clk_en_pci_src(data)                                       ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE1_get_clk_en_pci(data)                                       ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE1_clk_en_pcr_shift                                           (5)
#define SYS_CLOCK_ENABLE1_clk_en_pcr_mask                                            (0x00000020)
#define SYS_CLOCK_ENABLE1_clk_en_pcr(data)                                           (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE1_clk_en_pcr_src(data)                                       ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE1_get_clk_en_pcr(data)                                       ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE1_clk_en_usb_shift                                           (4)
#define SYS_CLOCK_ENABLE1_clk_en_usb_mask                                            (0x00000010)
#define SYS_CLOCK_ENABLE1_clk_en_usb(data)                                           (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE1_clk_en_usb_src(data)                                       ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE1_get_clk_en_usb(data)                                       ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE1_clk_en_gspi_shift                                          (3)
#define SYS_CLOCK_ENABLE1_clk_en_gspi_mask                                           (0x00000008)
#define SYS_CLOCK_ENABLE1_clk_en_gspi(data)                                          (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE1_clk_en_gspi_src(data)                                      ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE1_get_clk_en_gspi(data)                                      ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE1_clk_en_sata0_shift                                         (2)
#define SYS_CLOCK_ENABLE1_clk_en_sata0_mask                                          (0x00000004)
#define SYS_CLOCK_ENABLE1_clk_en_sata0(data)                                         (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE1_clk_en_sata0_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE1_get_clk_en_sata0(data)                                     ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE1_clk_en_misc_shift                                          (0)
#define SYS_CLOCK_ENABLE1_clk_en_misc_mask                                           (0x00000001)
#define SYS_CLOCK_ENABLE1_clk_en_misc(data)                                          (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE1_clk_en_misc_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE1_get_clk_en_misc(data)                                      ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE2                                                            0x18000010
#define SYS_CLOCK_ENABLE2_reg_addr                                                   "0xB8000010"
#define SYS_CLOCK_ENABLE2_reg                                                        0xB8000010
#define set_SYS_CLOCK_ENABLE2_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE2_reg)=data)
#define get_SYS_CLOCK_ENABLE2_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE2_reg))
#define SYS_CLOCK_ENABLE2_inst_adr                                                   "0x0004"
#define SYS_CLOCK_ENABLE2_inst                                                       0x0004
#define SYS_CLOCK_ENABLE2_clk_en_ur0_shift                                           (29)
#define SYS_CLOCK_ENABLE2_clk_en_ur0_mask                                            (0x20000000)
#define SYS_CLOCK_ENABLE2_clk_en_ur0(data)                                           (0x20000000&((data)<<29))
#define SYS_CLOCK_ENABLE2_clk_en_ur0_src(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE2_get_clk_en_ur0(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE2_clk_en_ur1_shift                                           (28)
#define SYS_CLOCK_ENABLE2_clk_en_ur1_mask                                            (0x10000000)
#define SYS_CLOCK_ENABLE2_clk_en_ur1(data)                                           (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE2_clk_en_ur1_src(data)                                       ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE2_get_clk_en_ur1(data)                                       ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE2_clk_en_aio_mclk_shift                                      (23)
#define SYS_CLOCK_ENABLE2_clk_en_aio_mclk_mask                                       (0x00800000)
#define SYS_CLOCK_ENABLE2_clk_en_aio_mclk(data)                                      (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE2_clk_en_aio_mclk_src(data)                                  ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE2_get_clk_en_aio_mclk(data)                                  ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE2_clk_en_aio_i2s_shift                                       (22)
#define SYS_CLOCK_ENABLE2_clk_en_aio_i2s_mask                                        (0x00400000)
#define SYS_CLOCK_ENABLE2_clk_en_aio_i2s(data)                                       (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE2_clk_en_aio_i2s_src(data)                                   ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE2_get_clk_en_aio_i2s(data)                                   ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE2_clk_en_aio_spdif_shift                                     (21)
#define SYS_CLOCK_ENABLE2_clk_en_aio_spdif_mask                                      (0x00200000)
#define SYS_CLOCK_ENABLE2_clk_en_aio_spdif(data)                                     (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE2_clk_en_aio_spdif_src(data)                                 ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE2_get_clk_en_aio_spdif(data)                                 ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE2_clk_en_aio_hdmi_shift                                      (20)
#define SYS_CLOCK_ENABLE2_clk_en_aio_hdmi_mask                                       (0x00100000)
#define SYS_CLOCK_ENABLE2_clk_en_aio_hdmi(data)                                      (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE2_clk_en_aio_hdmi_src(data)                                  ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE2_get_clk_en_aio_hdmi(data)                                  ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE2_clk_en_aio_da_shift                                        (19)
#define SYS_CLOCK_ENABLE2_clk_en_aio_da_mask                                         (0x00080000)
#define SYS_CLOCK_ENABLE2_clk_en_aio_da(data)                                        (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE2_clk_en_aio_da_src(data)                                    ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE2_get_clk_en_aio_da(data)                                    ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE2_clk_en_aio_mod_shift                                       (18)
#define SYS_CLOCK_ENABLE2_clk_en_aio_mod_mask                                        (0x00040000)
#define SYS_CLOCK_ENABLE2_clk_en_aio_mod(data)                                       (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE2_clk_en_aio_mod_src(data)                                   ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE2_get_clk_en_aio_mod(data)                                   ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE2_clk_en_aio_au_codec_shift                                  (17)
#define SYS_CLOCK_ENABLE2_clk_en_aio_au_codec_mask                                   (0x00020000)
#define SYS_CLOCK_ENABLE2_clk_en_aio_au_codec(data)                                  (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE2_clk_en_aio_au_codec_src(data)                              ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE2_get_clk_en_aio_au_codec(data)                              ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE2_clk_en_misc_i2c_0_shift                                    (16)
#define SYS_CLOCK_ENABLE2_clk_en_misc_i2c_0_mask                                     (0x00010000)
#define SYS_CLOCK_ENABLE2_clk_en_misc_i2c_0(data)                                    (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE2_clk_en_misc_i2c_0_src(data)                                ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_i2c_0(data)                                ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE2_clk_en_misc_i2c_1_shift                                    (15)
#define SYS_CLOCK_ENABLE2_clk_en_misc_i2c_1_mask                                     (0x00008000)
#define SYS_CLOCK_ENABLE2_clk_en_misc_i2c_1(data)                                    (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE2_clk_en_misc_i2c_1_src(data)                                ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_i2c_1(data)                                ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE2_clk_en_misc_pcmcia_shift                                   (14)
#define SYS_CLOCK_ENABLE2_clk_en_misc_pcmcia_mask                                    (0x00004000)
#define SYS_CLOCK_ENABLE2_clk_en_misc_pcmcia(data)                                   (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE2_clk_en_misc_pcmcia_src(data)                               ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_pcmcia(data)                               ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE2_clk_en_misc_sc_shift                                       (13)
#define SYS_CLOCK_ENABLE2_clk_en_misc_sc_mask                                        (0x00002000)
#define SYS_CLOCK_ENABLE2_clk_en_misc_sc(data)                                       (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE2_clk_en_misc_sc_src(data)                                   ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_sc(data)                                   ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE2_clk_en_misc_ir_shift                                       (12)
#define SYS_CLOCK_ENABLE2_clk_en_misc_ir_mask                                        (0x00001000)
#define SYS_CLOCK_ENABLE2_clk_en_misc_ir(data)                                       (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE2_clk_en_misc_ir_src(data)                                   ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_ir(data)                                   ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE2_clk_en_misc_cec_shift                                      (11)
#define SYS_CLOCK_ENABLE2_clk_en_misc_cec_mask                                       (0x00000800)
#define SYS_CLOCK_ENABLE2_clk_en_misc_cec(data)                                      (0x00000800&((data)<<11))
#define SYS_CLOCK_ENABLE2_clk_en_misc_cec_src(data)                                  ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_cec(data)                                  ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE2_clk_en_misc_rtc_shift                                      (10)
#define SYS_CLOCK_ENABLE2_clk_en_misc_rtc_mask                                       (0x00000400)
#define SYS_CLOCK_ENABLE2_clk_en_misc_rtc(data)                                      (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE2_clk_en_misc_rtc_src(data)                                  ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_rtc(data)                                  ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE2_clk_en_misc_vfd_shift                                      (9)
#define SYS_CLOCK_ENABLE2_clk_en_misc_vfd_mask                                       (0x00000200)
#define SYS_CLOCK_ENABLE2_clk_en_misc_vfd(data)                                      (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE2_clk_en_misc_vfd_src(data)                                  ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_vfd(data)                                  ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE2_clk_en_misc_efuse_shift                                    (8)
#define SYS_CLOCK_ENABLE2_clk_en_misc_efuse_mask                                     (0x00000100)
#define SYS_CLOCK_ENABLE2_clk_en_misc_efuse(data)                                    (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE2_clk_en_misc_efuse_src(data)                                ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_efuse(data)                                ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE2_clk_en_vde_shift                                           (7)
#define SYS_CLOCK_ENABLE2_clk_en_vde_mask                                            (0x00000080)
#define SYS_CLOCK_ENABLE2_clk_en_vde(data)                                           (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE2_clk_en_vde_src(data)                                       ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE2_get_clk_en_vde(data)                                       ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE2_clk_en_ade_shift                                           (6)
#define SYS_CLOCK_ENABLE2_clk_en_ade_mask                                            (0x00000040)
#define SYS_CLOCK_ENABLE2_clk_en_ade(data)                                           (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE2_clk_en_ade_src(data)                                       ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE2_get_clk_en_ade(data)                                       ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE2_clk_en_vcpu_shift                                          (5)
#define SYS_CLOCK_ENABLE2_clk_en_vcpu_mask                                           (0x00000020)
#define SYS_CLOCK_ENABLE2_clk_en_vcpu(data)                                          (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE2_clk_en_vcpu_src(data)                                      ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE2_get_clk_en_vcpu(data)                                      ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE2_clk_en_acpu_shift                                          (4)
#define SYS_CLOCK_ENABLE2_clk_en_acpu_mask                                           (0x00000010)
#define SYS_CLOCK_ENABLE2_clk_en_acpu(data)                                          (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE2_clk_en_acpu_src(data)                                      ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE2_get_clk_en_acpu(data)                                      ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE2_clk_en_gpu_shift                                           (3)
#define SYS_CLOCK_ENABLE2_clk_en_gpu_mask                                            (0x00000008)
#define SYS_CLOCK_ENABLE2_clk_en_gpu(data)                                           (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE2_clk_en_gpu_src(data)                                       ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE2_get_clk_en_gpu(data)                                       ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE2_clk_en_kcpu_shift                                          (2)
#define SYS_CLOCK_ENABLE2_clk_en_kcpu_mask                                           (0x00000004)
#define SYS_CLOCK_ENABLE2_clk_en_kcpu(data)                                          (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE2_clk_en_kcpu_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE2_get_clk_en_kcpu(data)                                      ((0x00000004&(data))>>2)


#define SYS_GROUP1_CK_EN                                                             0x18000014
#define SYS_GROUP1_CK_EN_reg_addr                                                    "0xB8000014"
#define SYS_GROUP1_CK_EN_reg                                                         0xB8000014
#define set_SYS_GROUP1_CK_EN_reg(data)   (*((volatile unsigned int*) SYS_GROUP1_CK_EN_reg)=data)
#define get_SYS_GROUP1_CK_EN_reg   (*((volatile unsigned int*) SYS_GROUP1_CK_EN_reg))
#define SYS_GROUP1_CK_EN_inst_adr                                                    "0x0005"
#define SYS_GROUP1_CK_EN_inst                                                        0x0005
#define SYS_GROUP1_CK_EN_clk_en_scpu_shift                                           (1)
#define SYS_GROUP1_CK_EN_clk_en_scpu_mask                                            (0x00000002)
#define SYS_GROUP1_CK_EN_clk_en_scpu(data)                                           (0x00000002&((data)<<1))
#define SYS_GROUP1_CK_EN_clk_en_scpu_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_GROUP1_CK_EN_get_clk_en_scpu(data)                                       ((0x00000002&(data))>>1)
#define SYS_GROUP1_CK_EN_clk_en_sb2_shift                                            (0)
#define SYS_GROUP1_CK_EN_clk_en_sb2_mask                                             (0x00000001)
#define SYS_GROUP1_CK_EN_clk_en_sb2(data)                                            (0x00000001&((data)<<0))
#define SYS_GROUP1_CK_EN_clk_en_sb2_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_GROUP1_CK_EN_get_clk_en_sb2(data)                                        ((0x00000001&(data))>>0)


#define SYS_GROUP1_CK_SEL                                                            0x18000018
#define SYS_GROUP1_CK_SEL_reg_addr                                                   "0xB8000018"
#define SYS_GROUP1_CK_SEL_reg                                                        0xB8000018
#define set_SYS_GROUP1_CK_SEL_reg(data)   (*((volatile unsigned int*) SYS_GROUP1_CK_SEL_reg)=data)
#define get_SYS_GROUP1_CK_SEL_reg   (*((volatile unsigned int*) SYS_GROUP1_CK_SEL_reg))
#define SYS_GROUP1_CK_SEL_inst_adr                                                   "0x0006"
#define SYS_GROUP1_CK_SEL_inst                                                       0x0006
#define SYS_GROUP1_CK_SEL_sclk_sel_shift                                             (0)
#define SYS_GROUP1_CK_SEL_sclk_sel_mask                                              (0x00000001)
#define SYS_GROUP1_CK_SEL_sclk_sel(data)                                             (0x00000001&((data)<<0))
#define SYS_GROUP1_CK_SEL_sclk_sel_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_GROUP1_CK_SEL_get_sclk_sel(data)                                         ((0x00000001&(data))>>0)


#define SYS_TVE_CK_SEL                                                               0x1800001C
#define SYS_TVE_CK_SEL_reg_addr                                                      "0xB800001C"
#define SYS_TVE_CK_SEL_reg                                                           0xB800001C
#define set_SYS_TVE_CK_SEL_reg(data)   (*((volatile unsigned int*) SYS_TVE_CK_SEL_reg)=data)
#define get_SYS_TVE_CK_SEL_reg   (*((volatile unsigned int*) SYS_TVE_CK_SEL_reg))
#define SYS_TVE_CK_SEL_inst_adr                                                      "0x0007"
#define SYS_TVE_CK_SEL_inst                                                          0x0007
#define SYS_TVE_CK_SEL_write_en4_shift                                               (10)
#define SYS_TVE_CK_SEL_write_en4_mask                                                (0x00000400)
#define SYS_TVE_CK_SEL_write_en4(data)                                               (0x00000400&((data)<<10))
#define SYS_TVE_CK_SEL_write_en4_src(data)                                           ((0x00000400&(data))>>10)
#define SYS_TVE_CK_SEL_get_write_en4(data)                                           ((0x00000400&(data))>>10)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel_shift                                    (9)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel_mask                                     (0x00000200)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel(data)                                    (0x00000200&((data)<<9))
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel_src(data)                                ((0x00000200&(data))>>9)
#define SYS_TVE_CK_SEL_get_clk_tve_p_vo_clk_sel(data)                                ((0x00000200&(data))>>9)
#define SYS_TVE_CK_SEL_write_en3_shift                                               (8)
#define SYS_TVE_CK_SEL_write_en3_mask                                                (0x00000100)
#define SYS_TVE_CK_SEL_write_en3(data)                                               (0x00000100&((data)<<8))
#define SYS_TVE_CK_SEL_write_en3_src(data)                                           ((0x00000100&(data))>>8)
#define SYS_TVE_CK_SEL_get_write_en3(data)                                           ((0x00000100&(data))>>8)
#define SYS_TVE_CK_SEL_hdmi_phy_ckinv_shift                                          (7)
#define SYS_TVE_CK_SEL_hdmi_phy_ckinv_mask                                           (0x00000080)
#define SYS_TVE_CK_SEL_hdmi_phy_ckinv(data)                                          (0x00000080&((data)<<7))
#define SYS_TVE_CK_SEL_hdmi_phy_ckinv_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_TVE_CK_SEL_get_hdmi_phy_ckinv(data)                                      ((0x00000080&(data))>>7)
#define SYS_TVE_CK_SEL_write_en2_shift                                               (6)
#define SYS_TVE_CK_SEL_write_en2_mask                                                (0x00000040)
#define SYS_TVE_CK_SEL_write_en2(data)                                               (0x00000040&((data)<<6))
#define SYS_TVE_CK_SEL_write_en2_src(data)                                           ((0x00000040&(data))>>6)
#define SYS_TVE_CK_SEL_get_write_en2(data)                                           ((0x00000040&(data))>>6)
#define SYS_TVE_CK_SEL_dac2_ckinv_shift                                              (3)
#define SYS_TVE_CK_SEL_dac2_ckinv_mask                                               (0x00000008)
#define SYS_TVE_CK_SEL_dac2_ckinv(data)                                              (0x00000008&((data)<<3))
#define SYS_TVE_CK_SEL_dac2_ckinv_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_TVE_CK_SEL_get_dac2_ckinv(data)                                          ((0x00000008&(data))>>3)
#define SYS_TVE_CK_SEL_dac1_ckinv_shift                                              (2)
#define SYS_TVE_CK_SEL_dac1_ckinv_mask                                               (0x00000004)
#define SYS_TVE_CK_SEL_dac1_ckinv(data)                                              (0x00000004&((data)<<2))
#define SYS_TVE_CK_SEL_dac1_ckinv_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_TVE_CK_SEL_get_dac1_ckinv(data)                                          ((0x00000004&(data))>>2)
#define SYS_TVE_CK_SEL_write_en1_shift                                               (1)
#define SYS_TVE_CK_SEL_write_en1_mask                                                (0x00000002)
#define SYS_TVE_CK_SEL_write_en1(data)                                               (0x00000002&((data)<<1))
#define SYS_TVE_CK_SEL_write_en1_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_TVE_CK_SEL_get_write_en1(data)                                           ((0x00000002&(data))>>1)
#define SYS_TVE_CK_SEL_tveck_mix_sel_shift                                           (0)
#define SYS_TVE_CK_SEL_tveck_mix_sel_mask                                            (0x00000001)
#define SYS_TVE_CK_SEL_tveck_mix_sel(data)                                           (0x00000001&((data)<<0))
#define SYS_TVE_CK_SEL_tveck_mix_sel_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_TVE_CK_SEL_get_tveck_mix_sel(data)                                       ((0x00000001&(data))>>0)


#define SYS_DISP_PLL_DIV                                                             0x18000020
#define SYS_DISP_PLL_DIV_reg_addr                                                    "0xB8000020"
#define SYS_DISP_PLL_DIV_reg                                                         0xB8000020
#define set_SYS_DISP_PLL_DIV_reg(data)   (*((volatile unsigned int*) SYS_DISP_PLL_DIV_reg)=data)
#define get_SYS_DISP_PLL_DIV_reg   (*((volatile unsigned int*) SYS_DISP_PLL_DIV_reg))
#define SYS_DISP_PLL_DIV_inst_adr                                                    "0x0008"
#define SYS_DISP_PLL_DIV_inst                                                        0x0008
#define SYS_DISP_PLL_DIV_write_en2_shift                                             (11)
#define SYS_DISP_PLL_DIV_write_en2_mask                                              (0x00000800)
#define SYS_DISP_PLL_DIV_write_en2(data)                                             (0x00000800&((data)<<11))
#define SYS_DISP_PLL_DIV_write_en2_src(data)                                         ((0x00000800&(data))>>11)
#define SYS_DISP_PLL_DIV_get_write_en2(data)                                         ((0x00000800&(data))>>11)
#define SYS_DISP_PLL_DIV_dac2_div_shift                                              (6)
#define SYS_DISP_PLL_DIV_dac2_div_mask                                               (0x000007C0)
#define SYS_DISP_PLL_DIV_dac2_div(data)                                              (0x000007C0&((data)<<6))
#define SYS_DISP_PLL_DIV_dac2_div_src(data)                                          ((0x000007C0&(data))>>6)
#define SYS_DISP_PLL_DIV_get_dac2_div(data)                                          ((0x000007C0&(data))>>6)
#define SYS_DISP_PLL_DIV_write_en1_shift                                             (5)
#define SYS_DISP_PLL_DIV_write_en1_mask                                              (0x00000020)
#define SYS_DISP_PLL_DIV_write_en1(data)                                             (0x00000020&((data)<<5))
#define SYS_DISP_PLL_DIV_write_en1_src(data)                                         ((0x00000020&(data))>>5)
#define SYS_DISP_PLL_DIV_get_write_en1(data)                                         ((0x00000020&(data))>>5)
#define SYS_DISP_PLL_DIV_dac1_div_shift                                              (0)
#define SYS_DISP_PLL_DIV_dac1_div_mask                                               (0x0000001F)
#define SYS_DISP_PLL_DIV_dac1_div(data)                                              (0x0000001F&((data)<<0))
#define SYS_DISP_PLL_DIV_dac1_div_src(data)                                          ((0x0000001F&(data))>>0)
#define SYS_DISP_PLL_DIV_get_dac1_div(data)                                          ((0x0000001F&(data))>>0)


#define SYS_DISP_PLL_DIV2                                                            0x18000024
#define SYS_DISP_PLL_DIV2_reg_addr                                                   "0xB8000024"
#define SYS_DISP_PLL_DIV2_reg                                                        0xB8000024
#define set_SYS_DISP_PLL_DIV2_reg(data)   (*((volatile unsigned int*) SYS_DISP_PLL_DIV2_reg)=data)
#define get_SYS_DISP_PLL_DIV2_reg   (*((volatile unsigned int*) SYS_DISP_PLL_DIV2_reg))
#define SYS_DISP_PLL_DIV2_inst_adr                                                   "0x0009"
#define SYS_DISP_PLL_DIV2_inst                                                       0x0009
#define SYS_DISP_PLL_DIV2_write_en8_shift                                            (16)
#define SYS_DISP_PLL_DIV2_write_en8_mask                                             (0x00010000)
#define SYS_DISP_PLL_DIV2_write_en8(data)                                            (0x00010000&((data)<<16))
#define SYS_DISP_PLL_DIV2_write_en8_src(data)                                        ((0x00010000&(data))>>16)
#define SYS_DISP_PLL_DIV2_get_write_en8(data)                                        ((0x00010000&(data))>>16)
#define SYS_DISP_PLL_DIV2_sel_plldisp_clk2_shift                                     (15)
#define SYS_DISP_PLL_DIV2_sel_plldisp_clk2_mask                                      (0x00008000)
#define SYS_DISP_PLL_DIV2_sel_plldisp_clk2(data)                                     (0x00008000&((data)<<15))
#define SYS_DISP_PLL_DIV2_sel_plldisp_clk2_src(data)                                 ((0x00008000&(data))>>15)
#define SYS_DISP_PLL_DIV2_get_sel_plldisp_clk2(data)                                 ((0x00008000&(data))>>15)
#define SYS_DISP_PLL_DIV2_write_en7_shift                                            (14)
#define SYS_DISP_PLL_DIV2_write_en7_mask                                             (0x00004000)
#define SYS_DISP_PLL_DIV2_write_en7(data)                                            (0x00004000&((data)<<14))
#define SYS_DISP_PLL_DIV2_write_en7_src(data)                                        ((0x00004000&(data))>>14)
#define SYS_DISP_PLL_DIV2_get_write_en7(data)                                        ((0x00004000&(data))>>14)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_clk_shift                                      (13)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_clk_mask                                       (0x00002000)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_clk(data)                                      (0x00002000&((data)<<13))
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_clk_src(data)                                  ((0x00002000&(data))>>13)
#define SYS_DISP_PLL_DIV2_get_sel_pllhdmi_clk(data)                                  ((0x00002000&(data))>>13)
#define SYS_DISP_PLL_DIV2_write_en6_shift                                            (12)
#define SYS_DISP_PLL_DIV2_write_en6_mask                                             (0x00001000)
#define SYS_DISP_PLL_DIV2_write_en6(data)                                            (0x00001000&((data)<<12))
#define SYS_DISP_PLL_DIV2_write_en6_src(data)                                        ((0x00001000&(data))>>12)
#define SYS_DISP_PLL_DIV2_get_write_en6(data)                                        ((0x00001000&(data))>>12)
#define SYS_DISP_PLL_DIV2_hdmi_pxl_repeat_shift                                      (11)
#define SYS_DISP_PLL_DIV2_hdmi_pxl_repeat_mask                                       (0x00000800)
#define SYS_DISP_PLL_DIV2_hdmi_pxl_repeat(data)                                      (0x00000800&((data)<<11))
#define SYS_DISP_PLL_DIV2_hdmi_pxl_repeat_src(data)                                  ((0x00000800&(data))>>11)
#define SYS_DISP_PLL_DIV2_get_hdmi_pxl_repeat(data)                                  ((0x00000800&(data))>>11)
#define SYS_DISP_PLL_DIV2_write_en5_shift                                            (10)
#define SYS_DISP_PLL_DIV2_write_en5_mask                                             (0x00000400)
#define SYS_DISP_PLL_DIV2_write_en5(data)                                            (0x00000400&((data)<<10))
#define SYS_DISP_PLL_DIV2_write_en5_src(data)                                        ((0x00000400&(data))>>10)
#define SYS_DISP_PLL_DIV2_get_write_en5(data)                                        ((0x00000400&(data))>>10)
#define SYS_DISP_PLL_DIV2_hdmi_phy_clk_sel_shift                                     (9)
#define SYS_DISP_PLL_DIV2_hdmi_phy_clk_sel_mask                                      (0x00000200)
#define SYS_DISP_PLL_DIV2_hdmi_phy_clk_sel(data)                                     (0x00000200&((data)<<9))
#define SYS_DISP_PLL_DIV2_hdmi_phy_clk_sel_src(data)                                 ((0x00000200&(data))>>9)
#define SYS_DISP_PLL_DIV2_get_hdmi_phy_clk_sel(data)                                 ((0x00000200&(data))>>9)
#define SYS_DISP_PLL_DIV2_write_en4_shift                                            (8)
#define SYS_DISP_PLL_DIV2_write_en4_mask                                             (0x00000100)
#define SYS_DISP_PLL_DIV2_write_en4(data)                                            (0x00000100&((data)<<8))
#define SYS_DISP_PLL_DIV2_write_en4_src(data)                                        ((0x00000100&(data))>>8)
#define SYS_DISP_PLL_DIV2_get_write_en4(data)                                        ((0x00000100&(data))>>8)
#define SYS_DISP_PLL_DIV2_hdmi_div_shift                                             (5)
#define SYS_DISP_PLL_DIV2_hdmi_div_mask                                              (0x000000E0)
#define SYS_DISP_PLL_DIV2_hdmi_div(data)                                             (0x000000E0&((data)<<5))
#define SYS_DISP_PLL_DIV2_hdmi_div_src(data)                                         ((0x000000E0&(data))>>5)
#define SYS_DISP_PLL_DIV2_get_hdmi_div(data)                                         ((0x000000E0&(data))>>5)
#define SYS_DISP_PLL_DIV2_write_en3_shift                                            (4)
#define SYS_DISP_PLL_DIV2_write_en3_mask                                             (0x00000010)
#define SYS_DISP_PLL_DIV2_write_en3(data)                                            (0x00000010&((data)<<4))
#define SYS_DISP_PLL_DIV2_write_en3_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_DISP_PLL_DIV2_get_write_en3(data)                                        ((0x00000010&(data))>>4)
#define SYS_DISP_PLL_DIV2_tve_div_shift                                              (0)
#define SYS_DISP_PLL_DIV2_tve_div_mask                                               (0x0000000F)
#define SYS_DISP_PLL_DIV2_tve_div(data)                                              (0x0000000F&((data)<<0))
#define SYS_DISP_PLL_DIV2_tve_div_src(data)                                          ((0x0000000F&(data))>>0)
#define SYS_DISP_PLL_DIV2_get_tve_div(data)                                          ((0x0000000F&(data))>>0)


#define SYS_DDS_VIDEO_CK_SEL                                                         0x18000028
#define SYS_DDS_VIDEO_CK_SEL_reg_addr                                                "0xB8000028"
#define SYS_DDS_VIDEO_CK_SEL_reg                                                     0xB8000028
#define set_SYS_DDS_VIDEO_CK_SEL_reg(data)   (*((volatile unsigned int*) SYS_DDS_VIDEO_CK_SEL_reg)=data)
#define get_SYS_DDS_VIDEO_CK_SEL_reg   (*((volatile unsigned int*) SYS_DDS_VIDEO_CK_SEL_reg))
#define SYS_DDS_VIDEO_CK_SEL_inst_adr                                                "0x000A"
#define SYS_DDS_VIDEO_CK_SEL_inst                                                    0x000A
#define SYS_DDS_VIDEO_CK_SEL_dds_clk_sel_shift                                       (0)
#define SYS_DDS_VIDEO_CK_SEL_dds_clk_sel_mask                                        (0x00000001)
#define SYS_DDS_VIDEO_CK_SEL_dds_clk_sel(data)                                       (0x00000001&((data)<<0))
#define SYS_DDS_VIDEO_CK_SEL_dds_clk_sel_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_DDS_VIDEO_CK_SEL_get_dds_clk_sel(data)                                   ((0x00000001&(data))>>0)


#define SYS_AUDIO_CLK_CTL                                                            0x1800002C
#define SYS_AUDIO_CLK_CTL_reg_addr                                                   "0xB800002C"
#define SYS_AUDIO_CLK_CTL_reg                                                        0xB800002C
#define set_SYS_AUDIO_CLK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AUDIO_CLK_CTL_reg)=data)
#define get_SYS_AUDIO_CLK_CTL_reg   (*((volatile unsigned int*) SYS_AUDIO_CLK_CTL_reg))
#define SYS_AUDIO_CLK_CTL_inst_adr                                                   "0x000B"
#define SYS_AUDIO_CLK_CTL_inst                                                       0x000B
#define SYS_AUDIO_CLK_CTL_audio_use_sysclk_shift                                     (0)
#define SYS_AUDIO_CLK_CTL_audio_use_sysclk_mask                                      (0x00000001)
#define SYS_AUDIO_CLK_CTL_audio_use_sysclk(data)                                     (0x00000001&((data)<<0))
#define SYS_AUDIO_CLK_CTL_audio_use_sysclk_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_AUDIO_CLK_CTL_get_audio_use_sysclk(data)                                 ((0x00000001&(data))>>0)


#define SYS_PLL_DIV                                                                  0x18000030
#define SYS_PLL_DIV_reg_addr                                                         "0xB8000030"
#define SYS_PLL_DIV_reg                                                              0xB8000030
#define set_SYS_PLL_DIV_reg(data)   (*((volatile unsigned int*) SYS_PLL_DIV_reg)=data)
#define get_SYS_PLL_DIV_reg   (*((volatile unsigned int*) SYS_PLL_DIV_reg))
#define SYS_PLL_DIV_inst_adr                                                         "0x000C"
#define SYS_PLL_DIV_inst                                                             0x000C
#define SYS_PLL_DIV_scpu_freq_sel_shift                                              (7)
#define SYS_PLL_DIV_scpu_freq_sel_mask                                               (0x00000180)
#define SYS_PLL_DIV_scpu_freq_sel(data)                                              (0x00000180&((data)<<7))
#define SYS_PLL_DIV_scpu_freq_sel_src(data)                                          ((0x00000180&(data))>>7)
#define SYS_PLL_DIV_get_scpu_freq_sel(data)                                          ((0x00000180&(data))>>7)
#define SYS_PLL_DIV_vcpu_freq_sel_shift                                              (5)
#define SYS_PLL_DIV_vcpu_freq_sel_mask                                               (0x00000060)
#define SYS_PLL_DIV_vcpu_freq_sel(data)                                              (0x00000060&((data)<<5))
#define SYS_PLL_DIV_vcpu_freq_sel_src(data)                                          ((0x00000060&(data))>>5)
#define SYS_PLL_DIV_get_vcpu_freq_sel(data)                                          ((0x00000060&(data))>>5)
#define SYS_PLL_DIV_acpu_freq_sel_shift                                              (3)
#define SYS_PLL_DIV_acpu_freq_sel_mask                                               (0x00000018)
#define SYS_PLL_DIV_acpu_freq_sel(data)                                              (0x00000018&((data)<<3))
#define SYS_PLL_DIV_acpu_freq_sel_src(data)                                          ((0x00000018&(data))>>3)
#define SYS_PLL_DIV_get_acpu_freq_sel(data)                                          ((0x00000018&(data))>>3)
#define SYS_PLL_DIV_ddr_freq_sel_shift                                               (1)
#define SYS_PLL_DIV_ddr_freq_sel_mask                                                (0x00000006)
#define SYS_PLL_DIV_ddr_freq_sel(data)                                               (0x00000006&((data)<<1))
#define SYS_PLL_DIV_ddr_freq_sel_src(data)                                           ((0x00000006&(data))>>1)
#define SYS_PLL_DIV_get_ddr_freq_sel(data)                                           ((0x00000006&(data))>>1)
#define SYS_PLL_DIV_bus_freq_sel_shift                                               (0)
#define SYS_PLL_DIV_bus_freq_sel_mask                                                (0x00000001)
#define SYS_PLL_DIV_bus_freq_sel(data)                                               (0x00000001&((data)<<0))
#define SYS_PLL_DIV_bus_freq_sel_src(data)                                           ((0x00000001&(data))>>0)
#define SYS_PLL_DIV_get_bus_freq_sel(data)                                           ((0x00000001&(data))>>0)


#define SYS_DCPHY_CKSEL                                                              0x18000034
#define SYS_DCPHY_CKSEL_reg_addr                                                     "0xB8000034"
#define SYS_DCPHY_CKSEL_reg                                                          0xB8000034
#define set_SYS_DCPHY_CKSEL_reg(data)   (*((volatile unsigned int*) SYS_DCPHY_CKSEL_reg)=data)
#define get_SYS_DCPHY_CKSEL_reg   (*((volatile unsigned int*) SYS_DCPHY_CKSEL_reg))
#define SYS_DCPHY_CKSEL_inst_adr                                                     "0x000D"
#define SYS_DCPHY_CKSEL_inst                                                         0x000D
#define SYS_DCPHY_CKSEL_clk_sel_shift                                                (0)
#define SYS_DCPHY_CKSEL_clk_sel_mask                                                 (0x00000001)
#define SYS_DCPHY_CKSEL_clk_sel(data)                                                (0x00000001&((data)<<0))
#define SYS_DCPHY_CKSEL_clk_sel_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_DCPHY_CKSEL_get_clk_sel(data)                                            ((0x00000001&(data))>>0)


#define SYS_NF_CKSEL                                                                 0x18000038
#define SYS_NF_CKSEL_reg_addr                                                        "0xB8000038"
#define SYS_NF_CKSEL_reg                                                             0xB8000038
#define set_SYS_NF_CKSEL_reg(data)   (*((volatile unsigned int*) SYS_NF_CKSEL_reg)=data)
#define get_SYS_NF_CKSEL_reg   (*((volatile unsigned int*) SYS_NF_CKSEL_reg))
#define SYS_NF_CKSEL_inst_adr                                                        "0x000E"
#define SYS_NF_CKSEL_inst                                                            0x000E
#define SYS_NF_CKSEL_nf_div_shift                                                    (0)
#define SYS_NF_CKSEL_nf_div_mask                                                     (0x00000007)
#define SYS_NF_CKSEL_nf_div(data)                                                    (0x00000007&((data)<<0))
#define SYS_NF_CKSEL_nf_div_src(data)                                                ((0x00000007&(data))>>0)
#define SYS_NF_CKSEL_get_nf_div(data)                                                ((0x00000007&(data))>>0)


#define SYS_PCI_CKSEL                                                                0x1800003C
#define SYS_PCI_CKSEL_reg_addr                                                       "0xB800003C"
#define SYS_PCI_CKSEL_reg                                                            0xB800003C
#define set_SYS_PCI_CKSEL_reg(data)   (*((volatile unsigned int*) SYS_PCI_CKSEL_reg)=data)
#define get_SYS_PCI_CKSEL_reg   (*((volatile unsigned int*) SYS_PCI_CKSEL_reg))
#define SYS_PCI_CKSEL_inst_adr                                                       "0x000F"
#define SYS_PCI_CKSEL_inst                                                           0x000F
#define SYS_PCI_CKSEL_pci_div_shift                                                  (0)
#define SYS_PCI_CKSEL_pci_div_mask                                                   (0x0000007F)
#define SYS_PCI_CKSEL_pci_div(data)                                                  (0x0000007F&((data)<<0))
#define SYS_PCI_CKSEL_pci_div_src(data)                                              ((0x0000007F&(data))>>0)
#define SYS_PCI_CKSEL_get_pci_div(data)                                              ((0x0000007F&(data))>>0)


#define SYS_BUS_PLL_SSC                                                              0x18000060
#define SYS_BUS_PLL_SSC_reg_addr                                                     "0xB8000060"
#define SYS_BUS_PLL_SSC_reg                                                          0xB8000060
#define set_SYS_BUS_PLL_SSC_reg(data)   (*((volatile unsigned int*) SYS_BUS_PLL_SSC_reg)=data)
#define get_SYS_BUS_PLL_SSC_reg   (*((volatile unsigned int*) SYS_BUS_PLL_SSC_reg))
#define SYS_BUS_PLL_SSC_inst_adr                                                     "0x0018"
#define SYS_BUS_PLL_SSC_inst                                                         0x0018
#define SYS_BUS_PLL_SSC_bus_ssc_sse_shift                                            (31)
#define SYS_BUS_PLL_SSC_bus_ssc_sse_mask                                             (0x80000000)
#define SYS_BUS_PLL_SSC_bus_ssc_sse(data)                                            (0x80000000&((data)<<31))
#define SYS_BUS_PLL_SSC_bus_ssc_sse_src(data)                                        ((0x80000000&(data))>>31)
#define SYS_BUS_PLL_SSC_get_bus_ssc_sse(data)                                        ((0x80000000&(data))>>31)
#define SYS_BUS_PLL_SSC_bus_ssc_ckinv_shift                                          (30)
#define SYS_BUS_PLL_SSC_bus_ssc_ckinv_mask                                           (0x40000000)
#define SYS_BUS_PLL_SSC_bus_ssc_ckinv(data)                                          (0x40000000&((data)<<30))
#define SYS_BUS_PLL_SSC_bus_ssc_ckinv_src(data)                                      ((0x40000000&(data))>>30)
#define SYS_BUS_PLL_SSC_get_bus_ssc_ckinv(data)                                      ((0x40000000&(data))>>30)
#define SYS_BUS_PLL_SSC_bus_ssc_sss_shift                                            (24)
#define SYS_BUS_PLL_SSC_bus_ssc_sss_mask                                             (0x3F000000)
#define SYS_BUS_PLL_SSC_bus_ssc_sss(data)                                            (0x3F000000&((data)<<24))
#define SYS_BUS_PLL_SSC_bus_ssc_sss_src(data)                                        ((0x3F000000&(data))>>24)
#define SYS_BUS_PLL_SSC_get_bus_ssc_sss(data)                                        ((0x3F000000&(data))>>24)
#define SYS_BUS_PLL_SSC_bus_ssc_ssn_shift                                            (16)
#define SYS_BUS_PLL_SSC_bus_ssc_ssn_mask                                             (0x007F0000)
#define SYS_BUS_PLL_SSC_bus_ssc_ssn(data)                                            (0x007F0000&((data)<<16))
#define SYS_BUS_PLL_SSC_bus_ssc_ssn_src(data)                                        ((0x007F0000&(data))>>16)
#define SYS_BUS_PLL_SSC_get_bus_ssc_ssn(data)                                        ((0x007F0000&(data))>>16)
#define SYS_BUS_PLL_SSC_bus_ssc_ssfpv_shift                                          (8)
#define SYS_BUS_PLL_SSC_bus_ssc_ssfpv_mask                                           (0x0000FF00)
#define SYS_BUS_PLL_SSC_bus_ssc_ssfpv(data)                                          (0x0000FF00&((data)<<8))
#define SYS_BUS_PLL_SSC_bus_ssc_ssfpv_src(data)                                      ((0x0000FF00&(data))>>8)
#define SYS_BUS_PLL_SSC_get_bus_ssc_ssfpv(data)                                      ((0x0000FF00&(data))>>8)
#define SYS_BUS_PLL_SSC_bus_ssc_stms_shift                                           (0)
#define SYS_BUS_PLL_SSC_bus_ssc_stms_mask                                            (0x00000003)
#define SYS_BUS_PLL_SSC_bus_ssc_stms(data)                                           (0x00000003&((data)<<0))
#define SYS_BUS_PLL_SSC_bus_ssc_stms_src(data)                                       ((0x00000003&(data))>>0)
#define SYS_BUS_PLL_SSC_get_bus_ssc_stms(data)                                       ((0x00000003&(data))>>0)


#define SYS_DDR_PLL_SSC                                                              0x18000064
#define SYS_DDR_PLL_SSC_reg_addr                                                     "0xB8000064"
#define SYS_DDR_PLL_SSC_reg                                                          0xB8000064
#define set_SYS_DDR_PLL_SSC_reg(data)   (*((volatile unsigned int*) SYS_DDR_PLL_SSC_reg)=data)
#define get_SYS_DDR_PLL_SSC_reg   (*((volatile unsigned int*) SYS_DDR_PLL_SSC_reg))
#define SYS_DDR_PLL_SSC_inst_adr                                                     "0x0019"
#define SYS_DDR_PLL_SSC_inst                                                         0x0019
#define SYS_DDR_PLL_SSC_ddr_ssc_sse_shift                                            (31)
#define SYS_DDR_PLL_SSC_ddr_ssc_sse_mask                                             (0x80000000)
#define SYS_DDR_PLL_SSC_ddr_ssc_sse(data)                                            (0x80000000&((data)<<31))
#define SYS_DDR_PLL_SSC_ddr_ssc_sse_src(data)                                        ((0x80000000&(data))>>31)
#define SYS_DDR_PLL_SSC_get_ddr_ssc_sse(data)                                        ((0x80000000&(data))>>31)
#define SYS_DDR_PLL_SSC_ddr_ssc_ckinv_shift                                          (30)
#define SYS_DDR_PLL_SSC_ddr_ssc_ckinv_mask                                           (0x40000000)
#define SYS_DDR_PLL_SSC_ddr_ssc_ckinv(data)                                          (0x40000000&((data)<<30))
#define SYS_DDR_PLL_SSC_ddr_ssc_ckinv_src(data)                                      ((0x40000000&(data))>>30)
#define SYS_DDR_PLL_SSC_get_ddr_ssc_ckinv(data)                                      ((0x40000000&(data))>>30)
#define SYS_DDR_PLL_SSC_ddr_ssc_sss_shift                                            (24)
#define SYS_DDR_PLL_SSC_ddr_ssc_sss_mask                                             (0x3F000000)
#define SYS_DDR_PLL_SSC_ddr_ssc_sss(data)                                            (0x3F000000&((data)<<24))
#define SYS_DDR_PLL_SSC_ddr_ssc_sss_src(data)                                        ((0x3F000000&(data))>>24)
#define SYS_DDR_PLL_SSC_get_ddr_ssc_sss(data)                                        ((0x3F000000&(data))>>24)
#define SYS_DDR_PLL_SSC_ddr_ssc_ssn_shift                                            (16)
#define SYS_DDR_PLL_SSC_ddr_ssc_ssn_mask                                             (0x007F0000)
#define SYS_DDR_PLL_SSC_ddr_ssc_ssn(data)                                            (0x007F0000&((data)<<16))
#define SYS_DDR_PLL_SSC_ddr_ssc_ssn_src(data)                                        ((0x007F0000&(data))>>16)
#define SYS_DDR_PLL_SSC_get_ddr_ssc_ssn(data)                                        ((0x007F0000&(data))>>16)
#define SYS_DDR_PLL_SSC_ddr_ssc_ssfpv_shift                                          (8)
#define SYS_DDR_PLL_SSC_ddr_ssc_ssfpv_mask                                           (0x0000FF00)
#define SYS_DDR_PLL_SSC_ddr_ssc_ssfpv(data)                                          (0x0000FF00&((data)<<8))
#define SYS_DDR_PLL_SSC_ddr_ssc_ssfpv_src(data)                                      ((0x0000FF00&(data))>>8)
#define SYS_DDR_PLL_SSC_get_ddr_ssc_ssfpv(data)                                      ((0x0000FF00&(data))>>8)
#define SYS_DDR_PLL_SSC_ddr_ssc_stms_shift                                           (0)
#define SYS_DDR_PLL_SSC_ddr_ssc_stms_mask                                            (0x00000003)
#define SYS_DDR_PLL_SSC_ddr_ssc_stms(data)                                           (0x00000003&((data)<<0))
#define SYS_DDR_PLL_SSC_ddr_ssc_stms_src(data)                                       ((0x00000003&(data))>>0)
#define SYS_DDR_PLL_SSC_get_ddr_ssc_stms(data)                                       ((0x00000003&(data))>>0)


#define SYS_DCSB_PLL_SSC                                                             0x18000068
#define SYS_DCSB_PLL_SSC_reg_addr                                                    "0xB8000068"
#define SYS_DCSB_PLL_SSC_reg                                                         0xB8000068
#define set_SYS_DCSB_PLL_SSC_reg(data)   (*((volatile unsigned int*) SYS_DCSB_PLL_SSC_reg)=data)
#define get_SYS_DCSB_PLL_SSC_reg   (*((volatile unsigned int*) SYS_DCSB_PLL_SSC_reg))
#define SYS_DCSB_PLL_SSC_inst_adr                                                    "0x001A"
#define SYS_DCSB_PLL_SSC_inst                                                        0x001A
#define SYS_DCSB_PLL_SSC_dcsb_ssc_sse_shift                                          (31)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_sse_mask                                           (0x80000000)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_sse(data)                                          (0x80000000&((data)<<31))
#define SYS_DCSB_PLL_SSC_dcsb_ssc_sse_src(data)                                      ((0x80000000&(data))>>31)
#define SYS_DCSB_PLL_SSC_get_dcsb_ssc_sse(data)                                      ((0x80000000&(data))>>31)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ckinv_shift                                        (30)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ckinv_mask                                         (0x40000000)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ckinv(data)                                        (0x40000000&((data)<<30))
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ckinv_src(data)                                    ((0x40000000&(data))>>30)
#define SYS_DCSB_PLL_SSC_get_dcsb_ssc_ckinv(data)                                    ((0x40000000&(data))>>30)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_sss_shift                                          (24)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_sss_mask                                           (0x3F000000)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_sss(data)                                          (0x3F000000&((data)<<24))
#define SYS_DCSB_PLL_SSC_dcsb_ssc_sss_src(data)                                      ((0x3F000000&(data))>>24)
#define SYS_DCSB_PLL_SSC_get_dcsb_ssc_sss(data)                                      ((0x3F000000&(data))>>24)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ssn_shift                                          (16)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ssn_mask                                           (0x007F0000)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ssn(data)                                          (0x007F0000&((data)<<16))
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ssn_src(data)                                      ((0x007F0000&(data))>>16)
#define SYS_DCSB_PLL_SSC_get_dcsb_ssc_ssn(data)                                      ((0x007F0000&(data))>>16)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ssfpv_shift                                        (8)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ssfpv_mask                                         (0x0000FF00)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ssfpv(data)                                        (0x0000FF00&((data)<<8))
#define SYS_DCSB_PLL_SSC_dcsb_ssc_ssfpv_src(data)                                    ((0x0000FF00&(data))>>8)
#define SYS_DCSB_PLL_SSC_get_dcsb_ssc_ssfpv(data)                                    ((0x0000FF00&(data))>>8)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_stms_shift                                         (0)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_stms_mask                                          (0x00000003)
#define SYS_DCSB_PLL_SSC_dcsb_ssc_stms(data)                                         (0x00000003&((data)<<0))
#define SYS_DCSB_PLL_SSC_dcsb_ssc_stms_src(data)                                     ((0x00000003&(data))>>0)
#define SYS_DCSB_PLL_SSC_get_dcsb_ssc_stms(data)                                     ((0x00000003&(data))>>0)


#define SYS_GPU_PLL_SSC                                                              0x1800006C
#define SYS_GPU_PLL_SSC_reg_addr                                                     "0xB800006C"
#define SYS_GPU_PLL_SSC_reg                                                          0xB800006C
#define set_SYS_GPU_PLL_SSC_reg(data)   (*((volatile unsigned int*) SYS_GPU_PLL_SSC_reg)=data)
#define get_SYS_GPU_PLL_SSC_reg   (*((volatile unsigned int*) SYS_GPU_PLL_SSC_reg))
#define SYS_GPU_PLL_SSC_inst_adr                                                     "0x001B"
#define SYS_GPU_PLL_SSC_inst                                                         0x001B
#define SYS_GPU_PLL_SSC_gpu_ssc_sse_shift                                            (31)
#define SYS_GPU_PLL_SSC_gpu_ssc_sse_mask                                             (0x80000000)
#define SYS_GPU_PLL_SSC_gpu_ssc_sse(data)                                            (0x80000000&((data)<<31))
#define SYS_GPU_PLL_SSC_gpu_ssc_sse_src(data)                                        ((0x80000000&(data))>>31)
#define SYS_GPU_PLL_SSC_get_gpu_ssc_sse(data)                                        ((0x80000000&(data))>>31)
#define SYS_GPU_PLL_SSC_gpu_ssc_ckinv_shift                                          (30)
#define SYS_GPU_PLL_SSC_gpu_ssc_ckinv_mask                                           (0x40000000)
#define SYS_GPU_PLL_SSC_gpu_ssc_ckinv(data)                                          (0x40000000&((data)<<30))
#define SYS_GPU_PLL_SSC_gpu_ssc_ckinv_src(data)                                      ((0x40000000&(data))>>30)
#define SYS_GPU_PLL_SSC_get_gpu_ssc_ckinv(data)                                      ((0x40000000&(data))>>30)
#define SYS_GPU_PLL_SSC_gpu_ssc_sss_shift                                            (24)
#define SYS_GPU_PLL_SSC_gpu_ssc_sss_mask                                             (0x3F000000)
#define SYS_GPU_PLL_SSC_gpu_ssc_sss(data)                                            (0x3F000000&((data)<<24))
#define SYS_GPU_PLL_SSC_gpu_ssc_sss_src(data)                                        ((0x3F000000&(data))>>24)
#define SYS_GPU_PLL_SSC_get_gpu_ssc_sss(data)                                        ((0x3F000000&(data))>>24)
#define SYS_GPU_PLL_SSC_gpu_ssc_ssn_shift                                            (16)
#define SYS_GPU_PLL_SSC_gpu_ssc_ssn_mask                                             (0x007F0000)
#define SYS_GPU_PLL_SSC_gpu_ssc_ssn(data)                                            (0x007F0000&((data)<<16))
#define SYS_GPU_PLL_SSC_gpu_ssc_ssn_src(data)                                        ((0x007F0000&(data))>>16)
#define SYS_GPU_PLL_SSC_get_gpu_ssc_ssn(data)                                        ((0x007F0000&(data))>>16)
#define SYS_GPU_PLL_SSC_gpu_ssc_ssfpv_shift                                          (8)
#define SYS_GPU_PLL_SSC_gpu_ssc_ssfpv_mask                                           (0x0000FF00)
#define SYS_GPU_PLL_SSC_gpu_ssc_ssfpv(data)                                          (0x0000FF00&((data)<<8))
#define SYS_GPU_PLL_SSC_gpu_ssc_ssfpv_src(data)                                      ((0x0000FF00&(data))>>8)
#define SYS_GPU_PLL_SSC_get_gpu_ssc_ssfpv(data)                                      ((0x0000FF00&(data))>>8)
#define SYS_GPU_PLL_SSC_gpu_ssc_stms_shift                                           (0)
#define SYS_GPU_PLL_SSC_gpu_ssc_stms_mask                                            (0x00000003)
#define SYS_GPU_PLL_SSC_gpu_ssc_stms(data)                                           (0x00000003&((data)<<0))
#define SYS_GPU_PLL_SSC_gpu_ssc_stms_src(data)                                       ((0x00000003&(data))>>0)
#define SYS_GPU_PLL_SSC_get_gpu_ssc_stms(data)                                       ((0x00000003&(data))>>0)


#define SYS_AIO_O_PCM_CK_CTL                                                         0x18000070
#define SYS_AIO_O_PCM_CK_CTL_reg_addr                                                "0xB8000070"
#define SYS_AIO_O_PCM_CK_CTL_reg                                                     0xB8000070
#define set_SYS_AIO_O_PCM_CK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AIO_O_PCM_CK_CTL_reg)=data)
#define get_SYS_AIO_O_PCM_CK_CTL_reg   (*((volatile unsigned int*) SYS_AIO_O_PCM_CK_CTL_reg))
#define SYS_AIO_O_PCM_CK_CTL_inst_adr                                                "0x001C"
#define SYS_AIO_O_PCM_CK_CTL_inst                                                    0x001C
#define SYS_AIO_O_PCM_CK_CTL_mclk_sel_shift                                          (5)
#define SYS_AIO_O_PCM_CK_CTL_mclk_sel_mask                                           (0x000000E0)
#define SYS_AIO_O_PCM_CK_CTL_mclk_sel(data)                                          (0x000000E0&((data)<<5))
#define SYS_AIO_O_PCM_CK_CTL_mclk_sel_src(data)                                      ((0x000000E0&(data))>>5)
#define SYS_AIO_O_PCM_CK_CTL_get_mclk_sel(data)                                      ((0x000000E0&(data))>>5)
#define SYS_AIO_O_PCM_CK_CTL_fs_shift                                                (1)
#define SYS_AIO_O_PCM_CK_CTL_fs_mask                                                 (0x0000001E)
#define SYS_AIO_O_PCM_CK_CTL_fs(data)                                                (0x0000001E&((data)<<1))
#define SYS_AIO_O_PCM_CK_CTL_fs_src(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_O_PCM_CK_CTL_get_fs(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_O_PCM_CK_CTL_clken_shift                                             (0)
#define SYS_AIO_O_PCM_CK_CTL_clken_mask                                              (0x00000001)
#define SYS_AIO_O_PCM_CK_CTL_clken(data)                                             (0x00000001&((data)<<0))
#define SYS_AIO_O_PCM_CK_CTL_clken_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_AIO_O_PCM_CK_CTL_get_clken(data)                                         ((0x00000001&(data))>>0)


#define SYS_AIO_O_RAW_CK_CTL                                                         0x18000074
#define SYS_AIO_O_RAW_CK_CTL_reg_addr                                                "0xB8000074"
#define SYS_AIO_O_RAW_CK_CTL_reg                                                     0xB8000074
#define set_SYS_AIO_O_RAW_CK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AIO_O_RAW_CK_CTL_reg)=data)
#define get_SYS_AIO_O_RAW_CK_CTL_reg   (*((volatile unsigned int*) SYS_AIO_O_RAW_CK_CTL_reg))
#define SYS_AIO_O_RAW_CK_CTL_inst_adr                                                "0x001D"
#define SYS_AIO_O_RAW_CK_CTL_inst                                                    0x001D
#define SYS_AIO_O_RAW_CK_CTL_fs_shift                                                (1)
#define SYS_AIO_O_RAW_CK_CTL_fs_mask                                                 (0x0000001E)
#define SYS_AIO_O_RAW_CK_CTL_fs(data)                                                (0x0000001E&((data)<<1))
#define SYS_AIO_O_RAW_CK_CTL_fs_src(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_O_RAW_CK_CTL_get_fs(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_O_RAW_CK_CTL_clken_shift                                             (0)
#define SYS_AIO_O_RAW_CK_CTL_clken_mask                                              (0x00000001)
#define SYS_AIO_O_RAW_CK_CTL_clken(data)                                             (0x00000001&((data)<<0))
#define SYS_AIO_O_RAW_CK_CTL_clken_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_AIO_O_RAW_CK_CTL_get_clken(data)                                         ((0x00000001&(data))>>0)


#define SYS_AIO_O_RAW2_CK_CTL                                                        0x18000078
#define SYS_AIO_O_RAW2_CK_CTL_reg_addr                                               "0xB8000078"
#define SYS_AIO_O_RAW2_CK_CTL_reg                                                    0xB8000078
#define set_SYS_AIO_O_RAW2_CK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AIO_O_RAW2_CK_CTL_reg)=data)
#define get_SYS_AIO_O_RAW2_CK_CTL_reg   (*((volatile unsigned int*) SYS_AIO_O_RAW2_CK_CTL_reg))
#define SYS_AIO_O_RAW2_CK_CTL_inst_adr                                               "0x001E"
#define SYS_AIO_O_RAW2_CK_CTL_inst                                                   0x001E
#define SYS_AIO_O_RAW2_CK_CTL_fs_shift                                               (1)
#define SYS_AIO_O_RAW2_CK_CTL_fs_mask                                                (0x0000001E)
#define SYS_AIO_O_RAW2_CK_CTL_fs(data)                                               (0x0000001E&((data)<<1))
#define SYS_AIO_O_RAW2_CK_CTL_fs_src(data)                                           ((0x0000001E&(data))>>1)
#define SYS_AIO_O_RAW2_CK_CTL_get_fs(data)                                           ((0x0000001E&(data))>>1)
#define SYS_AIO_O_RAW2_CK_CTL_clken_shift                                            (0)
#define SYS_AIO_O_RAW2_CK_CTL_clken_mask                                             (0x00000001)
#define SYS_AIO_O_RAW2_CK_CTL_clken(data)                                            (0x00000001&((data)<<0))
#define SYS_AIO_O_RAW2_CK_CTL_clken_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_AIO_O_RAW2_CK_CTL_get_clken(data)                                        ((0x00000001&(data))>>0)


#define SYS_APS_CTL                                                                  0x1800007C
#define SYS_APS_CTL_reg_addr                                                         "0xB800007C"
#define SYS_APS_CTL_reg                                                              0xB800007C
#define set_SYS_APS_CTL_reg(data)   (*((volatile unsigned int*) SYS_APS_CTL_reg)=data)
#define get_SYS_APS_CTL_reg   (*((volatile unsigned int*) SYS_APS_CTL_reg))
#define SYS_APS_CTL_inst_adr                                                         "0x001F"
#define SYS_APS_CTL_inst                                                             0x001F
#define SYS_APS_CTL_write_en2_shift                                                  (1)
#define SYS_APS_CTL_write_en2_mask                                                   (0x00000002)
#define SYS_APS_CTL_write_en2(data)                                                  (0x00000002&((data)<<1))
#define SYS_APS_CTL_write_en2_src(data)                                              ((0x00000002&(data))>>1)
#define SYS_APS_CTL_get_write_en2(data)                                              ((0x00000002&(data))>>1)
#define SYS_APS_CTL_dds_rstn_shift                                                   (0)
#define SYS_APS_CTL_dds_rstn_mask                                                    (0x00000001)
#define SYS_APS_CTL_dds_rstn(data)                                                   (0x00000001&((data)<<0))
#define SYS_APS_CTL_dds_rstn_src(data)                                               ((0x00000001&(data))>>0)
#define SYS_APS_CTL_get_dds_rstn(data)                                               ((0x00000001&(data))>>0)


#define SYS_AIO_I_PCM_CK_CTL                                                         0x18000080
#define SYS_AIO_I_PCM_CK_CTL_reg_addr                                                "0xB8000080"
#define SYS_AIO_I_PCM_CK_CTL_reg                                                     0xB8000080
#define set_SYS_AIO_I_PCM_CK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AIO_I_PCM_CK_CTL_reg)=data)
#define get_SYS_AIO_I_PCM_CK_CTL_reg   (*((volatile unsigned int*) SYS_AIO_I_PCM_CK_CTL_reg))
#define SYS_AIO_I_PCM_CK_CTL_inst_adr                                                "0x0020"
#define SYS_AIO_I_PCM_CK_CTL_inst                                                    0x0020
#define SYS_AIO_I_PCM_CK_CTL_mclk_sel_shift                                          (5)
#define SYS_AIO_I_PCM_CK_CTL_mclk_sel_mask                                           (0x000000E0)
#define SYS_AIO_I_PCM_CK_CTL_mclk_sel(data)                                          (0x000000E0&((data)<<5))
#define SYS_AIO_I_PCM_CK_CTL_mclk_sel_src(data)                                      ((0x000000E0&(data))>>5)
#define SYS_AIO_I_PCM_CK_CTL_get_mclk_sel(data)                                      ((0x000000E0&(data))>>5)
#define SYS_AIO_I_PCM_CK_CTL_fs_shift                                                (1)
#define SYS_AIO_I_PCM_CK_CTL_fs_mask                                                 (0x0000001E)
#define SYS_AIO_I_PCM_CK_CTL_fs(data)                                                (0x0000001E&((data)<<1))
#define SYS_AIO_I_PCM_CK_CTL_fs_src(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_I_PCM_CK_CTL_get_fs(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_I_PCM_CK_CTL_clken_shift                                             (0)
#define SYS_AIO_I_PCM_CK_CTL_clken_mask                                              (0x00000001)
#define SYS_AIO_I_PCM_CK_CTL_clken(data)                                             (0x00000001&((data)<<0))
#define SYS_AIO_I_PCM_CK_CTL_clken_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_AIO_I_PCM_CK_CTL_get_clken(data)                                         ((0x00000001&(data))>>0)


#define SYS_PLL_SCPU1                                                                0x18000100
#define SYS_PLL_SCPU1_reg_addr                                                       "0xB8000100"
#define SYS_PLL_SCPU1_reg                                                            0xB8000100
#define set_SYS_PLL_SCPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SCPU1_reg)=data)
#define get_SYS_PLL_SCPU1_reg   (*((volatile unsigned int*) SYS_PLL_SCPU1_reg))
#define SYS_PLL_SCPU1_inst_adr                                                       "0x0040"
#define SYS_PLL_SCPU1_inst                                                           0x0040
#define SYS_PLL_SCPU1_PLLSCPU_N_shift                                                (19)
#define SYS_PLL_SCPU1_PLLSCPU_N_mask                                                 (0x00180000)
#define SYS_PLL_SCPU1_PLLSCPU_N(data)                                                (0x00180000&((data)<<19))
#define SYS_PLL_SCPU1_PLLSCPU_N_src(data)                                            ((0x00180000&(data))>>19)
#define SYS_PLL_SCPU1_get_PLLSCPU_N(data)                                            ((0x00180000&(data))>>19)
#define SYS_PLL_SCPU1_PLLSCPU_M_shift                                                (12)
#define SYS_PLL_SCPU1_PLLSCPU_M_mask                                                 (0x0007F000)
#define SYS_PLL_SCPU1_PLLSCPU_M(data)                                                (0x0007F000&((data)<<12))
#define SYS_PLL_SCPU1_PLLSCPU_M_src(data)                                            ((0x0007F000&(data))>>12)
#define SYS_PLL_SCPU1_get_PLLSCPU_M(data)                                            ((0x0007F000&(data))>>12)
#define SYS_PLL_SCPU1_PLLSCPU_IP_shift                                               (9)
#define SYS_PLL_SCPU1_PLLSCPU_IP_mask                                                (0x00000E00)
#define SYS_PLL_SCPU1_PLLSCPU_IP(data)                                               (0x00000E00&((data)<<9))
#define SYS_PLL_SCPU1_PLLSCPU_IP_src(data)                                           ((0x00000E00&(data))>>9)
#define SYS_PLL_SCPU1_get_PLLSCPU_IP(data)                                           ((0x00000E00&(data))>>9)
#define SYS_PLL_SCPU1_PLLSCPU_K_shift                                                (7)
#define SYS_PLL_SCPU1_PLLSCPU_K_mask                                                 (0x00000180)
#define SYS_PLL_SCPU1_PLLSCPU_K(data)                                                (0x00000180&((data)<<7))
#define SYS_PLL_SCPU1_PLLSCPU_K_src(data)                                            ((0x00000180&(data))>>7)
#define SYS_PLL_SCPU1_get_PLLSCPU_K(data)                                            ((0x00000180&(data))>>7)
#define SYS_PLL_SCPU1_PLLSCPU_WDMODE_shift                                           (5)
#define SYS_PLL_SCPU1_PLLSCPU_WDMODE_mask                                            (0x00000060)
#define SYS_PLL_SCPU1_PLLSCPU_WDMODE(data)                                           (0x00000060&((data)<<5))
#define SYS_PLL_SCPU1_PLLSCPU_WDMODE_src(data)                                       ((0x00000060&(data))>>5)
#define SYS_PLL_SCPU1_get_PLLSCPU_WDMODE(data)                                       ((0x00000060&(data))>>5)
#define SYS_PLL_SCPU1_PLLSCPU_TST_shift                                              (0)
#define SYS_PLL_SCPU1_PLLSCPU_TST_mask                                               (0x00000001)
#define SYS_PLL_SCPU1_PLLSCPU_TST(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_SCPU1_PLLSCPU_TST_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_SCPU1_get_PLLSCPU_TST(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_SCPU2                                                                0x18000104
#define SYS_PLL_SCPU2_reg_addr                                                       "0xB8000104"
#define SYS_PLL_SCPU2_reg                                                            0xB8000104
#define set_SYS_PLL_SCPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SCPU2_reg)=data)
#define get_SYS_PLL_SCPU2_reg   (*((volatile unsigned int*) SYS_PLL_SCPU2_reg))
#define SYS_PLL_SCPU2_inst_adr                                                       "0x0041"
#define SYS_PLL_SCPU2_inst                                                           0x0041
#define SYS_PLL_SCPU2_PLLSCPU_OEB_shift                                              (2)
#define SYS_PLL_SCPU2_PLLSCPU_OEB_mask                                               (0x00000004)
#define SYS_PLL_SCPU2_PLLSCPU_OEB(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_SCPU2_PLLSCPU_OEB_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_SCPU2_get_PLLSCPU_OEB(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_SCPU2_PLLSCPU_RSTB_shift                                             (1)
#define SYS_PLL_SCPU2_PLLSCPU_RSTB_mask                                              (0x00000002)
#define SYS_PLL_SCPU2_PLLSCPU_RSTB(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_SCPU2_PLLSCPU_RSTB_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_SCPU2_get_PLLSCPU_RSTB(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_SCPU2_PLLSCPU_POW_shift                                              (0)
#define SYS_PLL_SCPU2_PLLSCPU_POW_mask                                               (0x00000001)
#define SYS_PLL_SCPU2_PLLSCPU_POW(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_SCPU2_PLLSCPU_POW_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_SCPU2_get_PLLSCPU_POW(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_ACPU1                                                                0x18000108
#define SYS_PLL_ACPU1_reg_addr                                                       "0xB8000108"
#define SYS_PLL_ACPU1_reg                                                            0xB8000108
#define set_SYS_PLL_ACPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_ACPU1_reg)=data)
#define get_SYS_PLL_ACPU1_reg   (*((volatile unsigned int*) SYS_PLL_ACPU1_reg))
#define SYS_PLL_ACPU1_inst_adr                                                       "0x0042"
#define SYS_PLL_ACPU1_inst                                                           0x0042
#define SYS_PLL_ACPU1_PLLACPU_N_shift                                                (19)
#define SYS_PLL_ACPU1_PLLACPU_N_mask                                                 (0x00180000)
#define SYS_PLL_ACPU1_PLLACPU_N(data)                                                (0x00180000&((data)<<19))
#define SYS_PLL_ACPU1_PLLACPU_N_src(data)                                            ((0x00180000&(data))>>19)
#define SYS_PLL_ACPU1_get_PLLACPU_N(data)                                            ((0x00180000&(data))>>19)
#define SYS_PLL_ACPU1_PLLACPU_M_shift                                                (12)
#define SYS_PLL_ACPU1_PLLACPU_M_mask                                                 (0x0007F000)
#define SYS_PLL_ACPU1_PLLACPU_M(data)                                                (0x0007F000&((data)<<12))
#define SYS_PLL_ACPU1_PLLACPU_M_src(data)                                            ((0x0007F000&(data))>>12)
#define SYS_PLL_ACPU1_get_PLLACPU_M(data)                                            ((0x0007F000&(data))>>12)
#define SYS_PLL_ACPU1_PLLACPU_IP_shift                                               (9)
#define SYS_PLL_ACPU1_PLLACPU_IP_mask                                                (0x00000E00)
#define SYS_PLL_ACPU1_PLLACPU_IP(data)                                               (0x00000E00&((data)<<9))
#define SYS_PLL_ACPU1_PLLACPU_IP_src(data)                                           ((0x00000E00&(data))>>9)
#define SYS_PLL_ACPU1_get_PLLACPU_IP(data)                                           ((0x00000E00&(data))>>9)
#define SYS_PLL_ACPU1_PLLACPU_K_shift                                                (7)
#define SYS_PLL_ACPU1_PLLACPU_K_mask                                                 (0x00000180)
#define SYS_PLL_ACPU1_PLLACPU_K(data)                                                (0x00000180&((data)<<7))
#define SYS_PLL_ACPU1_PLLACPU_K_src(data)                                            ((0x00000180&(data))>>7)
#define SYS_PLL_ACPU1_get_PLLACPU_K(data)                                            ((0x00000180&(data))>>7)
#define SYS_PLL_ACPU1_PLLACPU_WDMODE_shift                                           (5)
#define SYS_PLL_ACPU1_PLLACPU_WDMODE_mask                                            (0x00000060)
#define SYS_PLL_ACPU1_PLLACPU_WDMODE(data)                                           (0x00000060&((data)<<5))
#define SYS_PLL_ACPU1_PLLACPU_WDMODE_src(data)                                       ((0x00000060&(data))>>5)
#define SYS_PLL_ACPU1_get_PLLACPU_WDMODE(data)                                       ((0x00000060&(data))>>5)
#define SYS_PLL_ACPU1_PLLACPU_TST_shift                                              (0)
#define SYS_PLL_ACPU1_PLLACPU_TST_mask                                               (0x00000001)
#define SYS_PLL_ACPU1_PLLACPU_TST(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_ACPU1_PLLACPU_TST_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_ACPU1_get_PLLACPU_TST(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_ACPU2                                                                0x1800010C
#define SYS_PLL_ACPU2_reg_addr                                                       "0xB800010C"
#define SYS_PLL_ACPU2_reg                                                            0xB800010C
#define set_SYS_PLL_ACPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_ACPU2_reg)=data)
#define get_SYS_PLL_ACPU2_reg   (*((volatile unsigned int*) SYS_PLL_ACPU2_reg))
#define SYS_PLL_ACPU2_inst_adr                                                       "0x0043"
#define SYS_PLL_ACPU2_inst                                                           0x0043
#define SYS_PLL_ACPU2_PLLACPU_OEB_shift                                              (2)
#define SYS_PLL_ACPU2_PLLACPU_OEB_mask                                               (0x00000004)
#define SYS_PLL_ACPU2_PLLACPU_OEB(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_ACPU2_PLLACPU_OEB_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_ACPU2_get_PLLACPU_OEB(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_ACPU2_PLLACPU_RSTB_shift                                             (1)
#define SYS_PLL_ACPU2_PLLACPU_RSTB_mask                                              (0x00000002)
#define SYS_PLL_ACPU2_PLLACPU_RSTB(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_ACPU2_PLLACPU_RSTB_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_ACPU2_get_PLLACPU_RSTB(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_ACPU2_PLLACPU_POW_shift                                              (0)
#define SYS_PLL_ACPU2_PLLACPU_POW_mask                                               (0x00000001)
#define SYS_PLL_ACPU2_PLLACPU_POW(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_ACPU2_PLLACPU_POW_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_ACPU2_get_PLLACPU_POW(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_VCPU1                                                                0x18000110
#define SYS_PLL_VCPU1_reg_addr                                                       "0xB8000110"
#define SYS_PLL_VCPU1_reg                                                            0xB8000110
#define set_SYS_PLL_VCPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_VCPU1_reg)=data)
#define get_SYS_PLL_VCPU1_reg   (*((volatile unsigned int*) SYS_PLL_VCPU1_reg))
#define SYS_PLL_VCPU1_inst_adr                                                       "0x0044"
#define SYS_PLL_VCPU1_inst                                                           0x0044
#define SYS_PLL_VCPU1_PLLVCPU_N_shift                                                (18)
#define SYS_PLL_VCPU1_PLLVCPU_N_mask                                                 (0x000C0000)
#define SYS_PLL_VCPU1_PLLVCPU_N(data)                                                (0x000C0000&((data)<<18))
#define SYS_PLL_VCPU1_PLLVCPU_N_src(data)                                            ((0x000C0000&(data))>>18)
#define SYS_PLL_VCPU1_get_PLLVCPU_N(data)                                            ((0x000C0000&(data))>>18)
#define SYS_PLL_VCPU1_PLLVCPU_M_shift                                                (11)
#define SYS_PLL_VCPU1_PLLVCPU_M_mask                                                 (0x0003F800)
#define SYS_PLL_VCPU1_PLLVCPU_M(data)                                                (0x0003F800&((data)<<11))
#define SYS_PLL_VCPU1_PLLVCPU_M_src(data)                                            ((0x0003F800&(data))>>11)
#define SYS_PLL_VCPU1_get_PLLVCPU_M(data)                                            ((0x0003F800&(data))>>11)
#define SYS_PLL_VCPU1_PLLVCPU_IP_shift                                               (9)
#define SYS_PLL_VCPU1_PLLVCPU_IP_mask                                                (0x00000600)
#define SYS_PLL_VCPU1_PLLVCPU_IP(data)                                               (0x00000600&((data)<<9))
#define SYS_PLL_VCPU1_PLLVCPU_IP_src(data)                                           ((0x00000600&(data))>>9)
#define SYS_PLL_VCPU1_get_PLLVCPU_IP(data)                                           ((0x00000600&(data))>>9)
#define SYS_PLL_VCPU1_PLLVCPU_K_shift                                                (7)
#define SYS_PLL_VCPU1_PLLVCPU_K_mask                                                 (0x00000180)
#define SYS_PLL_VCPU1_PLLVCPU_K(data)                                                (0x00000180&((data)<<7))
#define SYS_PLL_VCPU1_PLLVCPU_K_src(data)                                            ((0x00000180&(data))>>7)
#define SYS_PLL_VCPU1_get_PLLVCPU_K(data)                                            ((0x00000180&(data))>>7)
#define SYS_PLL_VCPU1_PLLVCPU_WDMODE_shift                                           (5)
#define SYS_PLL_VCPU1_PLLVCPU_WDMODE_mask                                            (0x00000060)
#define SYS_PLL_VCPU1_PLLVCPU_WDMODE(data)                                           (0x00000060&((data)<<5))
#define SYS_PLL_VCPU1_PLLVCPU_WDMODE_src(data)                                       ((0x00000060&(data))>>5)
#define SYS_PLL_VCPU1_get_PLLVCPU_WDMODE(data)                                       ((0x00000060&(data))>>5)
#define SYS_PLL_VCPU1_PLLVCPU_TST_shift                                              (0)
#define SYS_PLL_VCPU1_PLLVCPU_TST_mask                                               (0x00000001)
#define SYS_PLL_VCPU1_PLLVCPU_TST(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_VCPU1_PLLVCPU_TST_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_VCPU1_get_PLLVCPU_TST(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_VCPU2                                                                0x18000114
#define SYS_PLL_VCPU2_reg_addr                                                       "0xB8000114"
#define SYS_PLL_VCPU2_reg                                                            0xB8000114
#define set_SYS_PLL_VCPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_VCPU2_reg)=data)
#define get_SYS_PLL_VCPU2_reg   (*((volatile unsigned int*) SYS_PLL_VCPU2_reg))
#define SYS_PLL_VCPU2_inst_adr                                                       "0x0045"
#define SYS_PLL_VCPU2_inst                                                           0x0045
#define SYS_PLL_VCPU2_PLLVCPU_OEB_shift                                              (2)
#define SYS_PLL_VCPU2_PLLVCPU_OEB_mask                                               (0x00000004)
#define SYS_PLL_VCPU2_PLLVCPU_OEB(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_VCPU2_PLLVCPU_OEB_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_VCPU2_get_PLLVCPU_OEB(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_VCPU2_PLLVCPU_RSTB_shift                                             (1)
#define SYS_PLL_VCPU2_PLLVCPU_RSTB_mask                                              (0x00000002)
#define SYS_PLL_VCPU2_PLLVCPU_RSTB(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_VCPU2_PLLVCPU_RSTB_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_VCPU2_get_PLLVCPU_RSTB(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_VCPU2_PLLVCPU_POW_shift                                              (0)
#define SYS_PLL_VCPU2_PLLVCPU_POW_mask                                               (0x00000001)
#define SYS_PLL_VCPU2_PLLVCPU_POW(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_VCPU2_PLLVCPU_POW_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_VCPU2_get_PLLVCPU_POW(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_SD1                                                             0x18000118
#define SYS_PLL_DISP_SD1_reg_addr                                                    "0xB8000118"
#define SYS_PLL_DISP_SD1_reg                                                         0xB8000118
#define set_SYS_PLL_DISP_SD1_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_SD1_reg)=data)
#define get_SYS_PLL_DISP_SD1_reg   (*((volatile unsigned int*) SYS_PLL_DISP_SD1_reg))
#define SYS_PLL_DISP_SD1_inst_adr                                                    "0x0046"
#define SYS_PLL_DISP_SD1_inst                                                        0x0046
#define SYS_PLL_DISP_SD1_PLLDDSA_N_shift                                             (30)
#define SYS_PLL_DISP_SD1_PLLDDSA_N_mask                                              (0xC0000000)
#define SYS_PLL_DISP_SD1_PLLDDSA_N(data)                                             (0xC0000000&((data)<<30))
#define SYS_PLL_DISP_SD1_PLLDDSA_N_src(data)                                         ((0xC0000000&(data))>>30)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_N(data)                                         ((0xC0000000&(data))>>30)
#define SYS_PLL_DISP_SD1_PLLDDSA_M_shift                                             (23)
#define SYS_PLL_DISP_SD1_PLLDDSA_M_mask                                              (0x3F800000)
#define SYS_PLL_DISP_SD1_PLLDDSA_M(data)                                             (0x3F800000&((data)<<23))
#define SYS_PLL_DISP_SD1_PLLDDSA_M_src(data)                                         ((0x3F800000&(data))>>23)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_M(data)                                         ((0x3F800000&(data))>>23)
#define SYS_PLL_DISP_SD1_PLLDDSA_IP_shift                                            (20)
#define SYS_PLL_DISP_SD1_PLLDDSA_IP_mask                                             (0x00700000)
#define SYS_PLL_DISP_SD1_PLLDDSA_IP(data)                                            (0x00700000&((data)<<20))
#define SYS_PLL_DISP_SD1_PLLDDSA_IP_src(data)                                        ((0x00700000&(data))>>20)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_IP(data)                                        ((0x00700000&(data))>>20)
#define SYS_PLL_DISP_SD1_PLLDDSA_RS_shift                                            (17)
#define SYS_PLL_DISP_SD1_PLLDDSA_RS_mask                                             (0x000E0000)
#define SYS_PLL_DISP_SD1_PLLDDSA_RS(data)                                            (0x000E0000&((data)<<17))
#define SYS_PLL_DISP_SD1_PLLDDSA_RS_src(data)                                        ((0x000E0000&(data))>>17)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_RS(data)                                        ((0x000E0000&(data))>>17)
#define SYS_PLL_DISP_SD1_PLLDDSA_CS_shift                                            (15)
#define SYS_PLL_DISP_SD1_PLLDDSA_CS_mask                                             (0x00018000)
#define SYS_PLL_DISP_SD1_PLLDDSA_CS(data)                                            (0x00018000&((data)<<15))
#define SYS_PLL_DISP_SD1_PLLDDSA_CS_src(data)                                        ((0x00018000&(data))>>15)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_CS(data)                                        ((0x00018000&(data))>>15)
#define SYS_PLL_DISP_SD1_PLLDDSA_CP_shift                                            (13)
#define SYS_PLL_DISP_SD1_PLLDDSA_CP_mask                                             (0x00006000)
#define SYS_PLL_DISP_SD1_PLLDDSA_CP(data)                                            (0x00006000&((data)<<13))
#define SYS_PLL_DISP_SD1_PLLDDSA_CP_src(data)                                        ((0x00006000&(data))>>13)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_CP(data)                                        ((0x00006000&(data))>>13)
#define SYS_PLL_DISP_SD1_PLLDDSA_R3_shift                                            (10)
#define SYS_PLL_DISP_SD1_PLLDDSA_R3_mask                                             (0x00001C00)
#define SYS_PLL_DISP_SD1_PLLDDSA_R3(data)                                            (0x00001C00&((data)<<10))
#define SYS_PLL_DISP_SD1_PLLDDSA_R3_src(data)                                        ((0x00001C00&(data))>>10)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_R3(data)                                        ((0x00001C00&(data))>>10)
#define SYS_PLL_DISP_SD1_PLLDDSA_C3_shift                                            (8)
#define SYS_PLL_DISP_SD1_PLLDDSA_C3_mask                                             (0x00000300)
#define SYS_PLL_DISP_SD1_PLLDDSA_C3(data)                                            (0x00000300&((data)<<8))
#define SYS_PLL_DISP_SD1_PLLDDSA_C3_src(data)                                        ((0x00000300&(data))>>8)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_C3(data)                                        ((0x00000300&(data))>>8)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_RL_shift                                         (6)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_RL_mask                                          (0x000000C0)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_RL(data)                                         (0x000000C0&((data)<<6))
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_RL_src(data)                                     ((0x000000C0&(data))>>6)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_PI_RL(data)                                     ((0x000000C0&(data))>>6)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_RS_shift                                         (4)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_RS_mask                                          (0x00000030)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_RS(data)                                         (0x00000030&((data)<<4))
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_RS_src(data)                                     ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_PI_RS(data)                                     ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_BIAS_shift                                       (2)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_BIAS_mask                                        (0x0000000C)
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_BIAS(data)                                       (0x0000000C&((data)<<2))
#define SYS_PLL_DISP_SD1_PLLDDSA_PI_BIAS_src(data)                                   ((0x0000000C&(data))>>2)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_PI_BIAS(data)                                   ((0x0000000C&(data))>>2)
#define SYS_PLL_DISP_SD1_PLLDDSA_WDMODE_shift                                        (0)
#define SYS_PLL_DISP_SD1_PLLDDSA_WDMODE_mask                                         (0x00000003)
#define SYS_PLL_DISP_SD1_PLLDDSA_WDMODE(data)                                        (0x00000003&((data)<<0))
#define SYS_PLL_DISP_SD1_PLLDDSA_WDMODE_src(data)                                    ((0x00000003&(data))>>0)
#define SYS_PLL_DISP_SD1_get_PLLDDSA_WDMODE(data)                                    ((0x00000003&(data))>>0)


#define SYS_PLL_DISP_SD2                                                             0x1800011C
#define SYS_PLL_DISP_SD2_reg_addr                                                    "0xB800011C"
#define SYS_PLL_DISP_SD2_reg                                                         0xB800011C
#define set_SYS_PLL_DISP_SD2_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_SD2_reg)=data)
#define get_SYS_PLL_DISP_SD2_reg   (*((volatile unsigned int*) SYS_PLL_DISP_SD2_reg))
#define SYS_PLL_DISP_SD2_inst_adr                                                    "0x0047"
#define SYS_PLL_DISP_SD2_inst                                                        0x0047
#define SYS_PLL_DISP_SD2_write_en11_shift                                            (28)
#define SYS_PLL_DISP_SD2_write_en11_mask                                             (0x10000000)
#define SYS_PLL_DISP_SD2_write_en11(data)                                            (0x10000000&((data)<<28))
#define SYS_PLL_DISP_SD2_write_en11_src(data)                                        ((0x10000000&(data))>>28)
#define SYS_PLL_DISP_SD2_get_write_en11(data)                                        ((0x10000000&(data))>>28)
#define SYS_PLL_DISP_SD2_psaud_1a_phase_sel_shift                                    (27)
#define SYS_PLL_DISP_SD2_psaud_1a_phase_sel_mask                                     (0x08000000)
#define SYS_PLL_DISP_SD2_psaud_1a_phase_sel(data)                                    (0x08000000&((data)<<27))
#define SYS_PLL_DISP_SD2_psaud_1a_phase_sel_src(data)                                ((0x08000000&(data))>>27)
#define SYS_PLL_DISP_SD2_get_psaud_1a_phase_sel(data)                                ((0x08000000&(data))>>27)
#define SYS_PLL_DISP_SD2_psaud_2a_phase_sel_shift                                    (26)
#define SYS_PLL_DISP_SD2_psaud_2a_phase_sel_mask                                     (0x04000000)
#define SYS_PLL_DISP_SD2_psaud_2a_phase_sel(data)                                    (0x04000000&((data)<<26))
#define SYS_PLL_DISP_SD2_psaud_2a_phase_sel_src(data)                                ((0x04000000&(data))>>26)
#define SYS_PLL_DISP_SD2_get_psaud_2a_phase_sel(data)                                ((0x04000000&(data))>>26)
#define SYS_PLL_DISP_SD2_write_en10_shift                                            (25)
#define SYS_PLL_DISP_SD2_write_en10_mask                                             (0x02000000)
#define SYS_PLL_DISP_SD2_write_en10(data)                                            (0x02000000&((data)<<25))
#define SYS_PLL_DISP_SD2_write_en10_src(data)                                        ((0x02000000&(data))>>25)
#define SYS_PLL_DISP_SD2_get_write_en10(data)                                        ((0x02000000&(data))>>25)
#define SYS_PLL_DISP_SD2_pcr_a_smooth_en_shift                                       (24)
#define SYS_PLL_DISP_SD2_pcr_a_smooth_en_mask                                        (0x01000000)
#define SYS_PLL_DISP_SD2_pcr_a_smooth_en(data)                                       (0x01000000&((data)<<24))
#define SYS_PLL_DISP_SD2_pcr_a_smooth_en_src(data)                                   ((0x01000000&(data))>>24)
#define SYS_PLL_DISP_SD2_get_pcr_a_smooth_en(data)                                   ((0x01000000&(data))>>24)
#define SYS_PLL_DISP_SD2_write_en9_shift                                             (23)
#define SYS_PLL_DISP_SD2_write_en9_mask                                              (0x00800000)
#define SYS_PLL_DISP_SD2_write_en9(data)                                             (0x00800000&((data)<<23))
#define SYS_PLL_DISP_SD2_write_en9_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_PLL_DISP_SD2_get_write_en9(data)                                         ((0x00800000&(data))>>23)
#define SYS_PLL_DISP_SD2_pcr_a_phase_sel_shift                                       (22)
#define SYS_PLL_DISP_SD2_pcr_a_phase_sel_mask                                        (0x00400000)
#define SYS_PLL_DISP_SD2_pcr_a_phase_sel(data)                                       (0x00400000&((data)<<22))
#define SYS_PLL_DISP_SD2_pcr_a_phase_sel_src(data)                                   ((0x00400000&(data))>>22)
#define SYS_PLL_DISP_SD2_get_pcr_a_phase_sel(data)                                   ((0x00400000&(data))>>22)
#define SYS_PLL_DISP_SD2_write_en8_shift                                             (21)
#define SYS_PLL_DISP_SD2_write_en8_mask                                              (0x00200000)
#define SYS_PLL_DISP_SD2_write_en8(data)                                             (0x00200000&((data)<<21))
#define SYS_PLL_DISP_SD2_write_en8_src(data)                                         ((0x00200000&(data))>>21)
#define SYS_PLL_DISP_SD2_get_write_en8(data)                                         ((0x00200000&(data))>>21)
#define SYS_PLL_DISP_SD2_pcr_a_ctl_en_shift                                          (20)
#define SYS_PLL_DISP_SD2_pcr_a_ctl_en_mask                                           (0x00100000)
#define SYS_PLL_DISP_SD2_pcr_a_ctl_en(data)                                          (0x00100000&((data)<<20))
#define SYS_PLL_DISP_SD2_pcr_a_ctl_en_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_PLL_DISP_SD2_get_pcr_a_ctl_en(data)                                      ((0x00100000&(data))>>20)
#define SYS_PLL_DISP_SD2_write_en7_shift                                             (19)
#define SYS_PLL_DISP_SD2_write_en7_mask                                              (0x00080000)
#define SYS_PLL_DISP_SD2_write_en7(data)                                             (0x00080000&((data)<<19))
#define SYS_PLL_DISP_SD2_write_en7_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_PLL_DISP_SD2_get_write_en7(data)                                         ((0x00080000&(data))>>19)
#define SYS_PLL_DISP_SD2_PLLDDSA_FUPDN_shift                                         (18)
#define SYS_PLL_DISP_SD2_PLLDDSA_FUPDN_mask                                          (0x00040000)
#define SYS_PLL_DISP_SD2_PLLDDSA_FUPDN(data)                                         (0x00040000&((data)<<18))
#define SYS_PLL_DISP_SD2_PLLDDSA_FUPDN_src(data)                                     ((0x00040000&(data))>>18)
#define SYS_PLL_DISP_SD2_get_PLLDDSA_FUPDN(data)                                     ((0x00040000&(data))>>18)
#define SYS_PLL_DISP_SD2_write_en6_shift                                             (17)
#define SYS_PLL_DISP_SD2_write_en6_mask                                              (0x00020000)
#define SYS_PLL_DISP_SD2_write_en6(data)                                             (0x00020000&((data)<<17))
#define SYS_PLL_DISP_SD2_write_en6_src(data)                                         ((0x00020000&(data))>>17)
#define SYS_PLL_DISP_SD2_get_write_en6(data)                                         ((0x00020000&(data))>>17)
#define SYS_PLL_DISP_SD2_PLLDDSA_DDSEN_shift                                         (16)
#define SYS_PLL_DISP_SD2_PLLDDSA_DDSEN_mask                                          (0x00010000)
#define SYS_PLL_DISP_SD2_PLLDDSA_DDSEN(data)                                         (0x00010000&((data)<<16))
#define SYS_PLL_DISP_SD2_PLLDDSA_DDSEN_src(data)                                     ((0x00010000&(data))>>16)
#define SYS_PLL_DISP_SD2_get_PLLDDSA_DDSEN(data)                                     ((0x00010000&(data))>>16)
#define SYS_PLL_DISP_SD2_write_en5_shift                                             (15)
#define SYS_PLL_DISP_SD2_write_en5_mask                                              (0x00008000)
#define SYS_PLL_DISP_SD2_write_en5(data)                                             (0x00008000&((data)<<15))
#define SYS_PLL_DISP_SD2_write_en5_src(data)                                         ((0x00008000&(data))>>15)
#define SYS_PLL_DISP_SD2_get_write_en5(data)                                         ((0x00008000&(data))>>15)
#define SYS_PLL_DISP_SD2_PLLDDSA_VCORB_shift                                         (14)
#define SYS_PLL_DISP_SD2_PLLDDSA_VCORB_mask                                          (0x00004000)
#define SYS_PLL_DISP_SD2_PLLDDSA_VCORB(data)                                         (0x00004000&((data)<<14))
#define SYS_PLL_DISP_SD2_PLLDDSA_VCORB_src(data)                                     ((0x00004000&(data))>>14)
#define SYS_PLL_DISP_SD2_get_PLLDDSA_VCORB(data)                                     ((0x00004000&(data))>>14)
#define SYS_PLL_DISP_SD2_write_en4_shift                                             (13)
#define SYS_PLL_DISP_SD2_write_en4_mask                                              (0x00002000)
#define SYS_PLL_DISP_SD2_write_en4(data)                                             (0x00002000&((data)<<13))
#define SYS_PLL_DISP_SD2_write_en4_src(data)                                         ((0x00002000&(data))>>13)
#define SYS_PLL_DISP_SD2_get_write_en4(data)                                         ((0x00002000&(data))>>13)
#define SYS_PLL_DISP_SD2_PLLDDSA_TST_shift                                           (12)
#define SYS_PLL_DISP_SD2_PLLDDSA_TST_mask                                            (0x00001000)
#define SYS_PLL_DISP_SD2_PLLDDSA_TST(data)                                           (0x00001000&((data)<<12))
#define SYS_PLL_DISP_SD2_PLLDDSA_TST_src(data)                                       ((0x00001000&(data))>>12)
#define SYS_PLL_DISP_SD2_get_PLLDDSA_TST(data)                                       ((0x00001000&(data))>>12)
#define SYS_PLL_DISP_SD2_PLLDDSA_PSTST_shift                                         (11)
#define SYS_PLL_DISP_SD2_PLLDDSA_PSTST_mask                                          (0x00000800)
#define SYS_PLL_DISP_SD2_PLLDDSA_PSTST(data)                                         (0x00000800&((data)<<11))
#define SYS_PLL_DISP_SD2_PLLDDSA_PSTST_src(data)                                     ((0x00000800&(data))>>11)
#define SYS_PLL_DISP_SD2_get_PLLDDSA_PSTST(data)                                     ((0x00000800&(data))>>11)
#define SYS_PLL_DISP_SD2_write_en3_shift                                             (10)
#define SYS_PLL_DISP_SD2_write_en3_mask                                              (0x00000400)
#define SYS_PLL_DISP_SD2_write_en3(data)                                             (0x00000400&((data)<<10))
#define SYS_PLL_DISP_SD2_write_en3_src(data)                                         ((0x00000400&(data))>>10)
#define SYS_PLL_DISP_SD2_get_write_en3(data)                                         ((0x00000400&(data))>>10)
#define SYS_PLL_DISP_SD2_PSAUD1A_FUPDN_shift                                         (9)
#define SYS_PLL_DISP_SD2_PSAUD1A_FUPDN_mask                                          (0x00000200)
#define SYS_PLL_DISP_SD2_PSAUD1A_FUPDN(data)                                         (0x00000200&((data)<<9))
#define SYS_PLL_DISP_SD2_PSAUD1A_FUPDN_src(data)                                     ((0x00000200&(data))>>9)
#define SYS_PLL_DISP_SD2_get_PSAUD1A_FUPDN(data)                                     ((0x00000200&(data))>>9)
#define SYS_PLL_DISP_SD2_PSAUD1A_DIV_shift                                           (8)
#define SYS_PLL_DISP_SD2_PSAUD1A_DIV_mask                                            (0x00000100)
#define SYS_PLL_DISP_SD2_PSAUD1A_DIV(data)                                           (0x00000100&((data)<<8))
#define SYS_PLL_DISP_SD2_PSAUD1A_DIV_src(data)                                       ((0x00000100&(data))>>8)
#define SYS_PLL_DISP_SD2_get_PSAUD1A_DIV(data)                                       ((0x00000100&(data))>>8)
#define SYS_PLL_DISP_SD2_write_en2_shift                                             (7)
#define SYS_PLL_DISP_SD2_write_en2_mask                                              (0x00000080)
#define SYS_PLL_DISP_SD2_write_en2(data)                                             (0x00000080&((data)<<7))
#define SYS_PLL_DISP_SD2_write_en2_src(data)                                         ((0x00000080&(data))>>7)
#define SYS_PLL_DISP_SD2_get_write_en2(data)                                         ((0x00000080&(data))>>7)
#define SYS_PLL_DISP_SD2_PSAUD1A_TST_shift                                           (6)
#define SYS_PLL_DISP_SD2_PSAUD1A_TST_mask                                            (0x00000040)
#define SYS_PLL_DISP_SD2_PSAUD1A_TST(data)                                           (0x00000040&((data)<<6))
#define SYS_PLL_DISP_SD2_PSAUD1A_TST_src(data)                                       ((0x00000040&(data))>>6)
#define SYS_PLL_DISP_SD2_get_PSAUD1A_TST(data)                                       ((0x00000040&(data))>>6)
#define SYS_PLL_DISP_SD2_PSAUD1A_PSEN_shift                                          (5)
#define SYS_PLL_DISP_SD2_PSAUD1A_PSEN_mask                                           (0x00000020)
#define SYS_PLL_DISP_SD2_PSAUD1A_PSEN(data)                                          (0x00000020&((data)<<5))
#define SYS_PLL_DISP_SD2_PSAUD1A_PSEN_src(data)                                      ((0x00000020&(data))>>5)
#define SYS_PLL_DISP_SD2_get_PSAUD1A_PSEN(data)                                      ((0x00000020&(data))>>5)
#define SYS_PLL_DISP_SD2_write_en1_shift                                             (4)
#define SYS_PLL_DISP_SD2_write_en1_mask                                              (0x00000010)
#define SYS_PLL_DISP_SD2_write_en1(data)                                             (0x00000010&((data)<<4))
#define SYS_PLL_DISP_SD2_write_en1_src(data)                                         ((0x00000010&(data))>>4)
#define SYS_PLL_DISP_SD2_get_write_en1(data)                                         ((0x00000010&(data))>>4)
#define SYS_PLL_DISP_SD2_PSAUD2A_FUPDN_shift                                         (3)
#define SYS_PLL_DISP_SD2_PSAUD2A_FUPDN_mask                                          (0x00000008)
#define SYS_PLL_DISP_SD2_PSAUD2A_FUPDN(data)                                         (0x00000008&((data)<<3))
#define SYS_PLL_DISP_SD2_PSAUD2A_FUPDN_src(data)                                     ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_SD2_get_PSAUD2A_FUPDN(data)                                     ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_SD2_PSAUD2A_DIV_shift                                           (2)
#define SYS_PLL_DISP_SD2_PSAUD2A_DIV_mask                                            (0x00000004)
#define SYS_PLL_DISP_SD2_PSAUD2A_DIV(data)                                           (0x00000004&((data)<<2))
#define SYS_PLL_DISP_SD2_PSAUD2A_DIV_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_SD2_get_PSAUD2A_DIV(data)                                       ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_SD2_PSAUD2A_TST_shift                                           (1)
#define SYS_PLL_DISP_SD2_PSAUD2A_TST_mask                                            (0x00000002)
#define SYS_PLL_DISP_SD2_PSAUD2A_TST(data)                                           (0x00000002&((data)<<1))
#define SYS_PLL_DISP_SD2_PSAUD2A_TST_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_SD2_get_PSAUD2A_TST(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_SD2_PSAUD2A_PSEN_shift                                          (0)
#define SYS_PLL_DISP_SD2_PSAUD2A_PSEN_mask                                           (0x00000001)
#define SYS_PLL_DISP_SD2_PSAUD2A_PSEN(data)                                          (0x00000001&((data)<<0))
#define SYS_PLL_DISP_SD2_PSAUD2A_PSEN_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_SD2_get_PSAUD2A_PSEN(data)                                      ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_SD3                                                             0x18000120
#define SYS_PLL_DISP_SD3_reg_addr                                                    "0xB8000120"
#define SYS_PLL_DISP_SD3_reg                                                         0xB8000120
#define set_SYS_PLL_DISP_SD3_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_SD3_reg)=data)
#define get_SYS_PLL_DISP_SD3_reg   (*((volatile unsigned int*) SYS_PLL_DISP_SD3_reg))
#define SYS_PLL_DISP_SD3_inst_adr                                                    "0x0048"
#define SYS_PLL_DISP_SD3_inst                                                        0x0048
#define SYS_PLL_DISP_SD3_PSAUD1A_OEB_shift                                           (3)
#define SYS_PLL_DISP_SD3_PSAUD1A_OEB_mask                                            (0x00000008)
#define SYS_PLL_DISP_SD3_PSAUD1A_OEB(data)                                           (0x00000008&((data)<<3))
#define SYS_PLL_DISP_SD3_PSAUD1A_OEB_src(data)                                       ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_SD3_get_PSAUD1A_OEB(data)                                       ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_SD3_PSAUD1A_RSTB_shift                                          (2)
#define SYS_PLL_DISP_SD3_PSAUD1A_RSTB_mask                                           (0x00000004)
#define SYS_PLL_DISP_SD3_PSAUD1A_RSTB(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_DISP_SD3_PSAUD1A_RSTB_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_SD3_get_PSAUD1A_RSTB(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_SD3_PSAUD2A_OEB_shift                                           (1)
#define SYS_PLL_DISP_SD3_PSAUD2A_OEB_mask                                            (0x00000002)
#define SYS_PLL_DISP_SD3_PSAUD2A_OEB(data)                                           (0x00000002&((data)<<1))
#define SYS_PLL_DISP_SD3_PSAUD2A_OEB_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_SD3_get_PSAUD2A_OEB(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_SD3_PSAUD2A_RSTB_shift                                          (0)
#define SYS_PLL_DISP_SD3_PSAUD2A_RSTB_mask                                           (0x00000001)
#define SYS_PLL_DISP_SD3_PSAUD2A_RSTB(data)                                          (0x00000001&((data)<<0))
#define SYS_PLL_DISP_SD3_PSAUD2A_RSTB_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_SD3_get_PSAUD2A_RSTB(data)                                      ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_SD4                                                             0x18000124
#define SYS_PLL_DISP_SD4_reg_addr                                                    "0xB8000124"
#define SYS_PLL_DISP_SD4_reg                                                         0xB8000124
#define set_SYS_PLL_DISP_SD4_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_SD4_reg)=data)
#define get_SYS_PLL_DISP_SD4_reg   (*((volatile unsigned int*) SYS_PLL_DISP_SD4_reg))
#define SYS_PLL_DISP_SD4_inst_adr                                                    "0x0049"
#define SYS_PLL_DISP_SD4_inst                                                        0x0049
#define SYS_PLL_DISP_SD4_PLLDDSA_K_shift                                             (4)
#define SYS_PLL_DISP_SD4_PLLDDSA_K_mask                                              (0x00000030)
#define SYS_PLL_DISP_SD4_PLLDDSA_K(data)                                             (0x00000030&((data)<<4))
#define SYS_PLL_DISP_SD4_PLLDDSA_K_src(data)                                         ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_SD4_get_PLLDDSA_K(data)                                         ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_SD4_PLLDDSA_OEB_shift                                           (2)
#define SYS_PLL_DISP_SD4_PLLDDSA_OEB_mask                                            (0x00000004)
#define SYS_PLL_DISP_SD4_PLLDDSA_OEB(data)                                           (0x00000004&((data)<<2))
#define SYS_PLL_DISP_SD4_PLLDDSA_OEB_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_SD4_get_PLLDDSA_OEB(data)                                       ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_SD4_PLLDDSA_RSTB_shift                                          (1)
#define SYS_PLL_DISP_SD4_PLLDDSA_RSTB_mask                                           (0x00000002)
#define SYS_PLL_DISP_SD4_PLLDDSA_RSTB(data)                                          (0x00000002&((data)<<1))
#define SYS_PLL_DISP_SD4_PLLDDSA_RSTB_src(data)                                      ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_SD4_get_PLLDDSA_RSTB(data)                                      ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_SD4_PLLDDSA_POW_shift                                           (0)
#define SYS_PLL_DISP_SD4_PLLDDSA_POW_mask                                            (0x00000001)
#define SYS_PLL_DISP_SD4_PLLDDSA_POW(data)                                           (0x00000001&((data)<<0))
#define SYS_PLL_DISP_SD4_PLLDDSA_POW_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_SD4_get_PLLDDSA_POW(data)                                       ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_SD5                                                             0x18000128
#define SYS_PLL_DISP_SD5_reg_addr                                                    "0xB8000128"
#define SYS_PLL_DISP_SD5_reg                                                         0xB8000128
#define set_SYS_PLL_DISP_SD5_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_SD5_reg)=data)
#define get_SYS_PLL_DISP_SD5_reg   (*((volatile unsigned int*) SYS_PLL_DISP_SD5_reg))
#define SYS_PLL_DISP_SD5_inst_adr                                                    "0x004A"
#define SYS_PLL_DISP_SD5_inst                                                        0x004A
#define SYS_PLL_DISP_SD5_N_shift                                                     (16)
#define SYS_PLL_DISP_SD5_N_mask                                                      (0xFFFF0000)
#define SYS_PLL_DISP_SD5_N(data)                                                     (0xFFFF0000&((data)<<16))
#define SYS_PLL_DISP_SD5_N_src(data)                                                 ((0xFFFF0000&(data))>>16)
#define SYS_PLL_DISP_SD5_get_N(data)                                                 ((0xFFFF0000&(data))>>16)
#define SYS_PLL_DISP_SD5_M_shift                                                     (0)
#define SYS_PLL_DISP_SD5_M_mask                                                      (0x0000FFFF)
#define SYS_PLL_DISP_SD5_M(data)                                                     (0x0000FFFF&((data)<<0))
#define SYS_PLL_DISP_SD5_M_src(data)                                                 ((0x0000FFFF&(data))>>0)
#define SYS_PLL_DISP_SD5_get_M(data)                                                 ((0x0000FFFF&(data))>>0)


#define SYS_PLL_DISP_SD6                                                             0x1800012C
#define SYS_PLL_DISP_SD6_reg_addr                                                    "0xB800012C"
#define SYS_PLL_DISP_SD6_reg                                                         0xB800012C
#define set_SYS_PLL_DISP_SD6_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_SD6_reg)=data)
#define get_SYS_PLL_DISP_SD6_reg   (*((volatile unsigned int*) SYS_PLL_DISP_SD6_reg))
#define SYS_PLL_DISP_SD6_inst_adr                                                    "0x004B"
#define SYS_PLL_DISP_SD6_inst                                                        0x004B
#define SYS_PLL_DISP_SD6_N_nxt_shift                                                 (0)
#define SYS_PLL_DISP_SD6_N_nxt_mask                                                  (0x0000FFFF)
#define SYS_PLL_DISP_SD6_N_nxt(data)                                                 (0x0000FFFF&((data)<<0))
#define SYS_PLL_DISP_SD6_N_nxt_src(data)                                             ((0x0000FFFF&(data))>>0)
#define SYS_PLL_DISP_SD6_get_N_nxt(data)                                             ((0x0000FFFF&(data))>>0)


#define SYS_PLL_DISP_SD7                                                             0x18000130
#define SYS_PLL_DISP_SD7_reg_addr                                                    "0xB8000130"
#define SYS_PLL_DISP_SD7_reg                                                         0xB8000130
#define set_SYS_PLL_DISP_SD7_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_SD7_reg)=data)
#define get_SYS_PLL_DISP_SD7_reg   (*((volatile unsigned int*) SYS_PLL_DISP_SD7_reg))
#define SYS_PLL_DISP_SD7_inst_adr                                                    "0x004C"
#define SYS_PLL_DISP_SD7_inst                                                        0x004C
#define SYS_PLL_DISP_SD7_N_nxt_add_shift                                             (16)
#define SYS_PLL_DISP_SD7_N_nxt_add_mask                                              (0x00FF0000)
#define SYS_PLL_DISP_SD7_N_nxt_add(data)                                             (0x00FF0000&((data)<<16))
#define SYS_PLL_DISP_SD7_N_nxt_add_src(data)                                         ((0x00FF0000&(data))>>16)
#define SYS_PLL_DISP_SD7_get_N_nxt_add(data)                                         ((0x00FF0000&(data))>>16)
#define SYS_PLL_DISP_SD7_N_nxt_add_period_shift                                      (0)
#define SYS_PLL_DISP_SD7_N_nxt_add_period_mask                                       (0x0000FFFF)
#define SYS_PLL_DISP_SD7_N_nxt_add_period(data)                                      (0x0000FFFF&((data)<<0))
#define SYS_PLL_DISP_SD7_N_nxt_add_period_src(data)                                  ((0x0000FFFF&(data))>>0)
#define SYS_PLL_DISP_SD7_get_N_nxt_add_period(data)                                  ((0x0000FFFF&(data))>>0)
#endif

#define SYS_PLL_DISP_HD1                                                             0x18000134
#define SYS_PLL_DISP_HD1_reg_addr                                                    "0xB8000134"
#define SYS_PLL_DISP_HD1_reg                                                         0xB8000134
#define set_SYS_PLL_DISP_HD1_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_HD1_reg)=data)
#define get_SYS_PLL_DISP_HD1_reg   (*((volatile unsigned int*) SYS_PLL_DISP_HD1_reg))
#define SYS_PLL_DISP_HD1_inst_adr                                                    "0x004D"
#define SYS_PLL_DISP_HD1_inst                                                        0x004D
#define SYS_PLL_DISP_HD1_PLLDISP_Q2_shift                                            (24)
#define SYS_PLL_DISP_HD1_PLLDISP_Q2_mask                                             (0x03000000)
#define SYS_PLL_DISP_HD1_PLLDISP_Q2(data)                                            (0x03000000&((data)<<24))
#define SYS_PLL_DISP_HD1_PLLDISP_Q2_src(data)                                        ((0x03000000&(data))>>24)
#define SYS_PLL_DISP_HD1_get_PLLDISP_Q2(data)                                        ((0x03000000&(data))>>24)
#define SYS_PLL_DISP_HD1_PLLDISP_BP_shift                                            (23)
#define SYS_PLL_DISP_HD1_PLLDISP_BP_mask                                             (0x00800000)
#define SYS_PLL_DISP_HD1_PLLDISP_BP(data)                                            (0x00800000&((data)<<23))
#define SYS_PLL_DISP_HD1_PLLDISP_BP_src(data)                                        ((0x00800000&(data))>>23)
#define SYS_PLL_DISP_HD1_get_PLLDISP_BP(data)                                        ((0x00800000&(data))>>23)
#define SYS_PLL_DISP_HD1_PLLDISP_N_shift                                             (20)
#define SYS_PLL_DISP_HD1_PLLDISP_N_mask                                              (0x00700000)
#define SYS_PLL_DISP_HD1_PLLDISP_N(data)                                             (0x00700000&((data)<<20))
#define SYS_PLL_DISP_HD1_PLLDISP_N_src(data)                                         ((0x00700000&(data))>>20)
#define SYS_PLL_DISP_HD1_get_PLLDISP_N(data)                                         ((0x00700000&(data))>>20)
#define SYS_PLL_DISP_HD1_PLLDISP_Q1_shift                                            (18)
#define SYS_PLL_DISP_HD1_PLLDISP_Q1_mask                                             (0x000C0000)
#define SYS_PLL_DISP_HD1_PLLDISP_Q1(data)                                            (0x000C0000&((data)<<18))
#define SYS_PLL_DISP_HD1_PLLDISP_Q1_src(data)                                        ((0x000C0000&(data))>>18)
#define SYS_PLL_DISP_HD1_get_PLLDISP_Q1(data)                                        ((0x000C0000&(data))>>18)
#define SYS_PLL_DISP_HD1_PLLDISP_M_shift                                             (11)
#define SYS_PLL_DISP_HD1_PLLDISP_M_mask                                              (0x0003F800)
#define SYS_PLL_DISP_HD1_PLLDISP_M(data)                                             (0x0003F800&((data)<<11))
#define SYS_PLL_DISP_HD1_PLLDISP_M_src(data)                                         ((0x0003F800&(data))>>11)
#define SYS_PLL_DISP_HD1_get_PLLDISP_M(data)                                         ((0x0003F800&(data))>>11)
#define SYS_PLL_DISP_HD1_PLLDISP_IP_shift                                            (9)
#define SYS_PLL_DISP_HD1_PLLDISP_IP_mask                                             (0x00000600)
#define SYS_PLL_DISP_HD1_PLLDISP_IP(data)                                            (0x00000600&((data)<<9))
#define SYS_PLL_DISP_HD1_PLLDISP_IP_src(data)                                        ((0x00000600&(data))>>9)
#define SYS_PLL_DISP_HD1_get_PLLDISP_IP(data)                                        ((0x00000600&(data))>>9)
#define SYS_PLL_DISP_HD1_PLLDISP_RS_shift                                            (6)
#define SYS_PLL_DISP_HD1_PLLDISP_RS_mask                                             (0x000001C0)
#define SYS_PLL_DISP_HD1_PLLDISP_RS(data)                                            (0x000001C0&((data)<<6))
#define SYS_PLL_DISP_HD1_PLLDISP_RS_src(data)                                        ((0x000001C0&(data))>>6)
#define SYS_PLL_DISP_HD1_get_PLLDISP_RS(data)                                        ((0x000001C0&(data))>>6)
#define SYS_PLL_DISP_HD1_PLLDISP_CS_shift                                            (4)
#define SYS_PLL_DISP_HD1_PLLDISP_CS_mask                                             (0x00000030)
#define SYS_PLL_DISP_HD1_PLLDISP_CS(data)                                            (0x00000030&((data)<<4))
#define SYS_PLL_DISP_HD1_PLLDISP_CS_src(data)                                        ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_HD1_get_PLLDISP_CS(data)                                        ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_HD1_PLLDISP_WDRST_shift                                         (2)
#define SYS_PLL_DISP_HD1_PLLDISP_WDRST_mask                                          (0x00000004)
#define SYS_PLL_DISP_HD1_PLLDISP_WDRST(data)                                         (0x00000004&((data)<<2))
#define SYS_PLL_DISP_HD1_PLLDISP_WDRST_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_HD1_get_PLLDISP_WDRST(data)                                     ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_HD1_PLLDISP_WDSET_shift                                         (1)
#define SYS_PLL_DISP_HD1_PLLDISP_WDSET_mask                                          (0x00000002)
#define SYS_PLL_DISP_HD1_PLLDISP_WDSET(data)                                         (0x00000002&((data)<<1))
#define SYS_PLL_DISP_HD1_PLLDISP_WDSET_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_HD1_get_PLLDISP_WDSET(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_HD1_PLLDISP_TST_shift                                           (0)
#define SYS_PLL_DISP_HD1_PLLDISP_TST_mask                                            (0x00000001)
#define SYS_PLL_DISP_HD1_PLLDISP_TST(data)                                           (0x00000001&((data)<<0))
#define SYS_PLL_DISP_HD1_PLLDISP_TST_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_HD1_get_PLLDISP_TST(data)                                       ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_HD2                                                             0x18000138
#define SYS_PLL_DISP_HD2_reg_addr                                                    "0xB8000138"
#define SYS_PLL_DISP_HD2_reg                                                         0xB8000138
#define set_SYS_PLL_DISP_HD2_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_HD2_reg)=data)
#define get_SYS_PLL_DISP_HD2_reg   (*((volatile unsigned int*) SYS_PLL_DISP_HD2_reg))
#define SYS_PLL_DISP_HD2_inst_adr                                                    "0x004E"
#define SYS_PLL_DISP_HD2_inst                                                        0x004E
#define SYS_PLL_DISP_HD2_PLLDISP_OEB2_shift                                          (3)
#define SYS_PLL_DISP_HD2_PLLDISP_OEB2_mask                                           (0x00000008)
#define SYS_PLL_DISP_HD2_PLLDISP_OEB2(data)                                          (0x00000008&((data)<<3))
#define SYS_PLL_DISP_HD2_PLLDISP_OEB2_src(data)                                      ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_HD2_get_PLLDISP_OEB2(data)                                      ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_HD2_PLLDISP_OEB1_shift                                          (2)
#define SYS_PLL_DISP_HD2_PLLDISP_OEB1_mask                                           (0x00000004)
#define SYS_PLL_DISP_HD2_PLLDISP_OEB1(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_DISP_HD2_PLLDISP_OEB1_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_HD2_get_PLLDISP_OEB1(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_HD2_PLLDISP_RSTB_shift                                          (1)
#define SYS_PLL_DISP_HD2_PLLDISP_RSTB_mask                                           (0x00000002)
#define SYS_PLL_DISP_HD2_PLLDISP_RSTB(data)                                          (0x00000002&((data)<<1))
#define SYS_PLL_DISP_HD2_PLLDISP_RSTB_src(data)                                      ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_HD2_get_PLLDISP_RSTB(data)                                      ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_HD2_PLLDISP_POW_shift                                           (0)
#define SYS_PLL_DISP_HD2_PLLDISP_POW_mask                                            (0x00000001)
#define SYS_PLL_DISP_HD2_PLLDISP_POW(data)                                           (0x00000001&((data)<<0))
#define SYS_PLL_DISP_HD2_PLLDISP_POW_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_HD2_get_PLLDISP_POW(data)                                       ((0x00000001&(data))>>0)
#if 0

#define SYS_PLL1_TEST                                                                0x18000140
#define SYS_PLL1_TEST_reg_addr                                                       "0xB8000140"
#define SYS_PLL1_TEST_reg                                                            0xB8000140
#define set_SYS_PLL1_TEST_reg(data)   (*((volatile unsigned int*) SYS_PLL1_TEST_reg)=data)
#define get_SYS_PLL1_TEST_reg   (*((volatile unsigned int*) SYS_PLL1_TEST_reg))
#define SYS_PLL1_TEST_inst_adr                                                       "0x0050"
#define SYS_PLL1_TEST_inst                                                           0x0050
#define SYS_PLL1_TEST_PLLTST_EN_shift                                                (4)
#define SYS_PLL1_TEST_PLLTST_EN_mask                                                 (0x00000010)
#define SYS_PLL1_TEST_PLLTST_EN(data)                                                (0x00000010&((data)<<4))
#define SYS_PLL1_TEST_PLLTST_EN_src(data)                                            ((0x00000010&(data))>>4)
#define SYS_PLL1_TEST_get_PLLTST_EN(data)                                            ((0x00000010&(data))>>4)
#define SYS_PLL1_TEST_PLLTST_RESV_shift                                              (0)
#define SYS_PLL1_TEST_PLLTST_RESV_mask                                               (0x0000000F)
#define SYS_PLL1_TEST_PLLTST_RESV(data)                                              (0x0000000F&((data)<<0))
#define SYS_PLL1_TEST_PLLTST_RESV_src(data)                                          ((0x0000000F&(data))>>0)
#define SYS_PLL1_TEST_get_PLLTST_RESV(data)                                          ((0x0000000F&(data))>>0)


#define SYS_PLL_REG_CTRL                                                             0x18000144
#define SYS_PLL_REG_CTRL_reg_addr                                                    "0xB8000144"
#define SYS_PLL_REG_CTRL_reg                                                         0xB8000144
#define set_SYS_PLL_REG_CTRL_reg(data)   (*((volatile unsigned int*) SYS_PLL_REG_CTRL_reg)=data)
#define get_SYS_PLL_REG_CTRL_reg   (*((volatile unsigned int*) SYS_PLL_REG_CTRL_reg))
#define SYS_PLL_REG_CTRL_inst_adr                                                    "0x0051"
#define SYS_PLL_REG_CTRL_inst                                                        0x0051
#define SYS_PLL_REG_CTRL_write_en4_shift                                             (15)
#define SYS_PLL_REG_CTRL_write_en4_mask                                              (0x00008000)
#define SYS_PLL_REG_CTRL_write_en4(data)                                             (0x00008000&((data)<<15))
#define SYS_PLL_REG_CTRL_write_en4_src(data)                                         ((0x00008000&(data))>>15)
#define SYS_PLL_REG_CTRL_get_write_en4(data)                                         ((0x00008000&(data))>>15)
#define SYS_PLL_REG_CTRL_PLLDDR_REG_shift                                            (13)
#define SYS_PLL_REG_CTRL_PLLDDR_REG_mask                                             (0x00006000)
#define SYS_PLL_REG_CTRL_PLLDDR_REG(data)                                            (0x00006000&((data)<<13))
#define SYS_PLL_REG_CTRL_PLLDDR_REG_src(data)                                        ((0x00006000&(data))>>13)
#define SYS_PLL_REG_CTRL_get_PLLDDR_REG(data)                                        ((0x00006000&(data))>>13)
#define SYS_PLL_REG_CTRL_PLLDDR_POWREG_shift                                         (12)
#define SYS_PLL_REG_CTRL_PLLDDR_POWREG_mask                                          (0x00001000)
#define SYS_PLL_REG_CTRL_PLLDDR_POWREG(data)                                         (0x00001000&((data)<<12))
#define SYS_PLL_REG_CTRL_PLLDDR_POWREG_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_PLL_REG_CTRL_get_PLLDDR_POWREG(data)                                     ((0x00001000&(data))>>12)
#define SYS_PLL_REG_CTRL_write_en3_shift                                             (11)
#define SYS_PLL_REG_CTRL_write_en3_mask                                              (0x00000800)
#define SYS_PLL_REG_CTRL_write_en3(data)                                             (0x00000800&((data)<<11))
#define SYS_PLL_REG_CTRL_write_en3_src(data)                                         ((0x00000800&(data))>>11)
#define SYS_PLL_REG_CTRL_get_write_en3(data)                                         ((0x00000800&(data))>>11)
#define SYS_PLL_REG_CTRL_PLLDISP_REG_shift                                           (9)
#define SYS_PLL_REG_CTRL_PLLDISP_REG_mask                                            (0x00000600)
#define SYS_PLL_REG_CTRL_PLLDISP_REG(data)                                           (0x00000600&((data)<<9))
#define SYS_PLL_REG_CTRL_PLLDISP_REG_src(data)                                       ((0x00000600&(data))>>9)
#define SYS_PLL_REG_CTRL_get_PLLDISP_REG(data)                                       ((0x00000600&(data))>>9)
#define SYS_PLL_REG_CTRL_PLLDISP_POWREG_shift                                        (8)
#define SYS_PLL_REG_CTRL_PLLDISP_POWREG_mask                                         (0x00000100)
#define SYS_PLL_REG_CTRL_PLLDISP_POWREG(data)                                        (0x00000100&((data)<<8))
#define SYS_PLL_REG_CTRL_PLLDISP_POWREG_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PLL_REG_CTRL_get_PLLDISP_POWREG(data)                                    ((0x00000100&(data))>>8)
#define SYS_PLL_REG_CTRL_write_en2_shift                                             (7)
#define SYS_PLL_REG_CTRL_write_en2_mask                                              (0x00000080)
#define SYS_PLL_REG_CTRL_write_en2(data)                                             (0x00000080&((data)<<7))
#define SYS_PLL_REG_CTRL_write_en2_src(data)                                         ((0x00000080&(data))>>7)
#define SYS_PLL_REG_CTRL_get_write_en2(data)                                         ((0x00000080&(data))>>7)
#define SYS_PLL_REG_CTRL_PLLDDS_REG_shift                                            (5)
#define SYS_PLL_REG_CTRL_PLLDDS_REG_mask                                             (0x00000060)
#define SYS_PLL_REG_CTRL_PLLDDS_REG(data)                                            (0x00000060&((data)<<5))
#define SYS_PLL_REG_CTRL_PLLDDS_REG_src(data)                                        ((0x00000060&(data))>>5)
#define SYS_PLL_REG_CTRL_get_PLLDDS_REG(data)                                        ((0x00000060&(data))>>5)
#define SYS_PLL_REG_CTRL_PLLDDS_POWREG_shift                                         (4)
#define SYS_PLL_REG_CTRL_PLLDDS_POWREG_mask                                          (0x00000010)
#define SYS_PLL_REG_CTRL_PLLDDS_POWREG(data)                                         (0x00000010&((data)<<4))
#define SYS_PLL_REG_CTRL_PLLDDS_POWREG_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_PLL_REG_CTRL_get_PLLDDS_POWREG(data)                                     ((0x00000010&(data))>>4)
#define SYS_PLL_REG_CTRL_write_en1_shift                                             (3)
#define SYS_PLL_REG_CTRL_write_en1_mask                                              (0x00000008)
#define SYS_PLL_REG_CTRL_write_en1(data)                                             (0x00000008&((data)<<3))
#define SYS_PLL_REG_CTRL_write_en1_src(data)                                         ((0x00000008&(data))>>3)
#define SYS_PLL_REG_CTRL_get_write_en1(data)                                         ((0x00000008&(data))>>3)
#define SYS_PLL_REG_CTRL_PLLCPU_REG_shift                                            (1)
#define SYS_PLL_REG_CTRL_PLLCPU_REG_mask                                             (0x00000006)
#define SYS_PLL_REG_CTRL_PLLCPU_REG(data)                                            (0x00000006&((data)<<1))
#define SYS_PLL_REG_CTRL_PLLCPU_REG_src(data)                                        ((0x00000006&(data))>>1)
#define SYS_PLL_REG_CTRL_get_PLLCPU_REG(data)                                        ((0x00000006&(data))>>1)
#define SYS_PLL_REG_CTRL_PLLCPU_POWREG_shift                                         (0)
#define SYS_PLL_REG_CTRL_PLLCPU_POWREG_mask                                          (0x00000001)
#define SYS_PLL_REG_CTRL_PLLCPU_POWREG(data)                                         (0x00000001&((data)<<0))
#define SYS_PLL_REG_CTRL_PLLCPU_POWREG_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_PLL_REG_CTRL_get_PLLCPU_POWREG(data)                                     ((0x00000001&(data))>>0)


#define SYS_PLL_DDR1                                                                 0x18000150
#define SYS_PLL_DDR1_reg_addr                                                        "0xB8000150"
#define SYS_PLL_DDR1_reg                                                             0xB8000150
#define set_SYS_PLL_DDR1_reg(data)   (*((volatile unsigned int*) SYS_PLL_DDR1_reg)=data)
#define get_SYS_PLL_DDR1_reg   (*((volatile unsigned int*) SYS_PLL_DDR1_reg))
#define SYS_PLL_DDR1_inst_adr                                                        "0x0054"
#define SYS_PLL_DDR1_inst                                                            0x0054
#define SYS_PLL_DDR1_PLLDDR_N_shift                                                  (30)
#define SYS_PLL_DDR1_PLLDDR_N_mask                                                   (0xC0000000)
#define SYS_PLL_DDR1_PLLDDR_N(data)                                                  (0xC0000000&((data)<<30))
#define SYS_PLL_DDR1_PLLDDR_N_src(data)                                              ((0xC0000000&(data))>>30)
#define SYS_PLL_DDR1_get_PLLDDR_N(data)                                              ((0xC0000000&(data))>>30)
#define SYS_PLL_DDR1_PLLDDR_M_shift                                                  (23)
#define SYS_PLL_DDR1_PLLDDR_M_mask                                                   (0x3F800000)
#define SYS_PLL_DDR1_PLLDDR_M(data)                                                  (0x3F800000&((data)<<23))
#define SYS_PLL_DDR1_PLLDDR_M_src(data)                                              ((0x3F800000&(data))>>23)
#define SYS_PLL_DDR1_get_PLLDDR_M(data)                                              ((0x3F800000&(data))>>23)
#define SYS_PLL_DDR1_PLLDDR_IP_shift                                                 (20)
#define SYS_PLL_DDR1_PLLDDR_IP_mask                                                  (0x00700000)
#define SYS_PLL_DDR1_PLLDDR_IP(data)                                                 (0x00700000&((data)<<20))
#define SYS_PLL_DDR1_PLLDDR_IP_src(data)                                             ((0x00700000&(data))>>20)
#define SYS_PLL_DDR1_get_PLLDDR_IP(data)                                             ((0x00700000&(data))>>20)
#define SYS_PLL_DDR1_PLLDDR_RS_shift                                                 (16)
#define SYS_PLL_DDR1_PLLDDR_RS_mask                                                  (0x00070000)
#define SYS_PLL_DDR1_PLLDDR_RS(data)                                                 (0x00070000&((data)<<16))
#define SYS_PLL_DDR1_PLLDDR_RS_src(data)                                             ((0x00070000&(data))>>16)
#define SYS_PLL_DDR1_get_PLLDDR_RS(data)                                             ((0x00070000&(data))>>16)
#define SYS_PLL_DDR1_PLLDDR_CS_shift                                                 (13)
#define SYS_PLL_DDR1_PLLDDR_CS_mask                                                  (0x00006000)
#define SYS_PLL_DDR1_PLLDDR_CS(data)                                                 (0x00006000&((data)<<13))
#define SYS_PLL_DDR1_PLLDDR_CS_src(data)                                             ((0x00006000&(data))>>13)
#define SYS_PLL_DDR1_get_PLLDDR_CS(data)                                             ((0x00006000&(data))>>13)
#define SYS_PLL_DDR1_PLLDDR_CP_shift                                                 (10)
#define SYS_PLL_DDR1_PLLDDR_CP_mask                                                  (0x00000C00)
#define SYS_PLL_DDR1_PLLDDR_CP(data)                                                 (0x00000C00&((data)<<10))
#define SYS_PLL_DDR1_PLLDDR_CP_src(data)                                             ((0x00000C00&(data))>>10)
#define SYS_PLL_DDR1_get_PLLDDR_CP(data)                                             ((0x00000C00&(data))>>10)
#define SYS_PLL_DDR1_PLLDDR_R3_shift                                                 (7)
#define SYS_PLL_DDR1_PLLDDR_R3_mask                                                  (0x00000380)
#define SYS_PLL_DDR1_PLLDDR_R3(data)                                                 (0x00000380&((data)<<7))
#define SYS_PLL_DDR1_PLLDDR_R3_src(data)                                             ((0x00000380&(data))>>7)
#define SYS_PLL_DDR1_get_PLLDDR_R3(data)                                             ((0x00000380&(data))>>7)
#define SYS_PLL_DDR1_PLLDDR_C3_shift                                                 (5)
#define SYS_PLL_DDR1_PLLDDR_C3_mask                                                  (0x00000060)
#define SYS_PLL_DDR1_PLLDDR_C3(data)                                                 (0x00000060&((data)<<5))
#define SYS_PLL_DDR1_PLLDDR_C3_src(data)                                             ((0x00000060&(data))>>5)
#define SYS_PLL_DDR1_get_PLLDDR_C3(data)                                             ((0x00000060&(data))>>5)


#define SYS_PLL_DDR2                                                                 0x18000154
#define SYS_PLL_DDR2_reg_addr                                                        "0xB8000154"
#define SYS_PLL_DDR2_reg                                                             0xB8000154
#define set_SYS_PLL_DDR2_reg(data)   (*((volatile unsigned int*) SYS_PLL_DDR2_reg)=data)
#define get_SYS_PLL_DDR2_reg   (*((volatile unsigned int*) SYS_PLL_DDR2_reg))
#define SYS_PLL_DDR2_inst_adr                                                        "0x0055"
#define SYS_PLL_DDR2_inst                                                            0x0055
#define SYS_PLL_DDR2_PLLDDR_SEL0_shift                                               (28)
#define SYS_PLL_DDR2_PLLDDR_SEL0_mask                                                (0xF0000000)
#define SYS_PLL_DDR2_PLLDDR_SEL0(data)                                               (0xF0000000&((data)<<28))
#define SYS_PLL_DDR2_PLLDDR_SEL0_src(data)                                           ((0xF0000000&(data))>>28)
#define SYS_PLL_DDR2_get_PLLDDR_SEL0(data)                                           ((0xF0000000&(data))>>28)
#define SYS_PLL_DDR2_PLLDDR_SEL1_shift                                               (24)
#define SYS_PLL_DDR2_PLLDDR_SEL1_mask                                                (0x0F000000)
#define SYS_PLL_DDR2_PLLDDR_SEL1(data)                                               (0x0F000000&((data)<<24))
#define SYS_PLL_DDR2_PLLDDR_SEL1_src(data)                                           ((0x0F000000&(data))>>24)
#define SYS_PLL_DDR2_get_PLLDDR_SEL1(data)                                           ((0x0F000000&(data))>>24)
#define SYS_PLL_DDR2_PLLDDR_SEL2_shift                                               (20)
#define SYS_PLL_DDR2_PLLDDR_SEL2_mask                                                (0x00F00000)
#define SYS_PLL_DDR2_PLLDDR_SEL2(data)                                               (0x00F00000&((data)<<20))
#define SYS_PLL_DDR2_PLLDDR_SEL2_src(data)                                           ((0x00F00000&(data))>>20)
#define SYS_PLL_DDR2_get_PLLDDR_SEL2(data)                                           ((0x00F00000&(data))>>20)
#define SYS_PLL_DDR2_PLLDDR_SEL3_shift                                               (16)
#define SYS_PLL_DDR2_PLLDDR_SEL3_mask                                                (0x000F0000)
#define SYS_PLL_DDR2_PLLDDR_SEL3(data)                                               (0x000F0000&((data)<<16))
#define SYS_PLL_DDR2_PLLDDR_SEL3_src(data)                                           ((0x000F0000&(data))>>16)
#define SYS_PLL_DDR2_get_PLLDDR_SEL3(data)                                           ((0x000F0000&(data))>>16)
#define SYS_PLL_DDR2_PLLDDR_SEL4_shift                                               (12)
#define SYS_PLL_DDR2_PLLDDR_SEL4_mask                                                (0x0000F000)
#define SYS_PLL_DDR2_PLLDDR_SEL4(data)                                               (0x0000F000&((data)<<12))
#define SYS_PLL_DDR2_PLLDDR_SEL4_src(data)                                           ((0x0000F000&(data))>>12)
#define SYS_PLL_DDR2_get_PLLDDR_SEL4(data)                                           ((0x0000F000&(data))>>12)
#define SYS_PLL_DDR2_PLLDDR_SEL5_shift                                               (8)
#define SYS_PLL_DDR2_PLLDDR_SEL5_mask                                                (0x00000F00)
#define SYS_PLL_DDR2_PLLDDR_SEL5(data)                                               (0x00000F00&((data)<<8))
#define SYS_PLL_DDR2_PLLDDR_SEL5_src(data)                                           ((0x00000F00&(data))>>8)
#define SYS_PLL_DDR2_get_PLLDDR_SEL5(data)                                           ((0x00000F00&(data))>>8)
#define SYS_PLL_DDR2_PLLDDR_SEL6_shift                                               (4)
#define SYS_PLL_DDR2_PLLDDR_SEL6_mask                                                (0x000000F0)
#define SYS_PLL_DDR2_PLLDDR_SEL6(data)                                               (0x000000F0&((data)<<4))
#define SYS_PLL_DDR2_PLLDDR_SEL6_src(data)                                           ((0x000000F0&(data))>>4)
#define SYS_PLL_DDR2_get_PLLDDR_SEL6(data)                                           ((0x000000F0&(data))>>4)
#define SYS_PLL_DDR2_PLLDDR_SEL7_shift                                               (0)
#define SYS_PLL_DDR2_PLLDDR_SEL7_mask                                                (0x0000000F)
#define SYS_PLL_DDR2_PLLDDR_SEL7(data)                                               (0x0000000F&((data)<<0))
#define SYS_PLL_DDR2_PLLDDR_SEL7_src(data)                                           ((0x0000000F&(data))>>0)
#define SYS_PLL_DDR2_get_PLLDDR_SEL7(data)                                           ((0x0000000F&(data))>>0)


#define SYS_PLL_DDR3                                                                 0x18000158
#define SYS_PLL_DDR3_reg_addr                                                        "0xB8000158"
#define SYS_PLL_DDR3_reg                                                             0xB8000158
#define set_SYS_PLL_DDR3_reg(data)   (*((volatile unsigned int*) SYS_PLL_DDR3_reg)=data)
#define get_SYS_PLL_DDR3_reg   (*((volatile unsigned int*) SYS_PLL_DDR3_reg))
#define SYS_PLL_DDR3_inst_adr                                                        "0x0056"
#define SYS_PLL_DDR3_inst                                                            0x0056
#define SYS_PLL_DDR3_write_en4_shift                                                 (17)
#define SYS_PLL_DDR3_write_en4_mask                                                  (0x00020000)
#define SYS_PLL_DDR3_write_en4(data)                                                 (0x00020000&((data)<<17))
#define SYS_PLL_DDR3_write_en4_src(data)                                             ((0x00020000&(data))>>17)
#define SYS_PLL_DDR3_get_write_en4(data)                                             ((0x00020000&(data))>>17)
#define SYS_PLL_DDR3_PLLDDR_PI_RL_shift                                              (15)
#define SYS_PLL_DDR3_PLLDDR_PI_RL_mask                                               (0x00018000)
#define SYS_PLL_DDR3_PLLDDR_PI_RL(data)                                              (0x00018000&((data)<<15))
#define SYS_PLL_DDR3_PLLDDR_PI_RL_src(data)                                          ((0x00018000&(data))>>15)
#define SYS_PLL_DDR3_get_PLLDDR_PI_RL(data)                                          ((0x00018000&(data))>>15)
#define SYS_PLL_DDR3_PLLDDR_PI_RS_shift                                              (13)
#define SYS_PLL_DDR3_PLLDDR_PI_RS_mask                                               (0x00006000)
#define SYS_PLL_DDR3_PLLDDR_PI_RS(data)                                              (0x00006000&((data)<<13))
#define SYS_PLL_DDR3_PLLDDR_PI_RS_src(data)                                          ((0x00006000&(data))>>13)
#define SYS_PLL_DDR3_get_PLLDDR_PI_RS(data)                                          ((0x00006000&(data))>>13)
#define SYS_PLL_DDR3_PLLDDR_PI_BIAS_shift                                            (11)
#define SYS_PLL_DDR3_PLLDDR_PI_BIAS_mask                                             (0x00001800)
#define SYS_PLL_DDR3_PLLDDR_PI_BIAS(data)                                            (0x00001800&((data)<<11))
#define SYS_PLL_DDR3_PLLDDR_PI_BIAS_src(data)                                        ((0x00001800&(data))>>11)
#define SYS_PLL_DDR3_get_PLLDDR_PI_BIAS(data)                                        ((0x00001800&(data))>>11)
#define SYS_PLL_DDR3_PLLDDR_WDMODE_shift                                             (9)
#define SYS_PLL_DDR3_PLLDDR_WDMODE_mask                                              (0x00000600)
#define SYS_PLL_DDR3_PLLDDR_WDMODE(data)                                             (0x00000600&((data)<<9))
#define SYS_PLL_DDR3_PLLDDR_WDMODE_src(data)                                         ((0x00000600&(data))>>9)
#define SYS_PLL_DDR3_get_PLLDDR_WDMODE(data)                                         ((0x00000600&(data))>>9)
#define SYS_PLL_DDR3_write_en3_shift                                                 (6)
#define SYS_PLL_DDR3_write_en3_mask                                                  (0x00000040)
#define SYS_PLL_DDR3_write_en3(data)                                                 (0x00000040&((data)<<6))
#define SYS_PLL_DDR3_write_en3_src(data)                                             ((0x00000040&(data))>>6)
#define SYS_PLL_DDR3_get_write_en3(data)                                             ((0x00000040&(data))>>6)
#define SYS_PLL_DDR3_PLLDDR_FUPDN_shift                                              (5)
#define SYS_PLL_DDR3_PLLDDR_FUPDN_mask                                               (0x00000020)
#define SYS_PLL_DDR3_PLLDDR_FUPDN(data)                                              (0x00000020&((data)<<5))
#define SYS_PLL_DDR3_PLLDDR_FUPDN_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_PLL_DDR3_get_PLLDDR_FUPDN(data)                                          ((0x00000020&(data))>>5)
#define SYS_PLL_DDR3_PLLDDR_PSEN_shift                                               (4)
#define SYS_PLL_DDR3_PLLDDR_PSEN_mask                                                (0x00000010)
#define SYS_PLL_DDR3_PLLDDR_PSEN(data)                                               (0x00000010&((data)<<4))
#define SYS_PLL_DDR3_PLLDDR_PSEN_src(data)                                           ((0x00000010&(data))>>4)
#define SYS_PLL_DDR3_get_PLLDDR_PSEN(data)                                           ((0x00000010&(data))>>4)
#define SYS_PLL_DDR3_write_en2_shift                                                 (3)
#define SYS_PLL_DDR3_write_en2_mask                                                  (0x00000008)
#define SYS_PLL_DDR3_write_en2(data)                                                 (0x00000008&((data)<<3))
#define SYS_PLL_DDR3_write_en2_src(data)                                             ((0x00000008&(data))>>3)
#define SYS_PLL_DDR3_get_write_en2(data)                                             ((0x00000008&(data))>>3)
#define SYS_PLL_DDR3_PLLDDR_VCORB_shift                                              (2)
#define SYS_PLL_DDR3_PLLDDR_VCORB_mask                                               (0x00000004)
#define SYS_PLL_DDR3_PLLDDR_VCORB(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_DDR3_PLLDDR_VCORB_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_DDR3_get_PLLDDR_VCORB(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_DDR3_write_en1_shift                                                 (1)
#define SYS_PLL_DDR3_write_en1_mask                                                  (0x00000002)
#define SYS_PLL_DDR3_write_en1(data)                                                 (0x00000002&((data)<<1))
#define SYS_PLL_DDR3_write_en1_src(data)                                             ((0x00000002&(data))>>1)
#define SYS_PLL_DDR3_get_write_en1(data)                                             ((0x00000002&(data))>>1)
#define SYS_PLL_DDR3_PLLDDR_PSTST_shift                                              (0)
#define SYS_PLL_DDR3_PLLDDR_PSTST_mask                                               (0x00000001)
#define SYS_PLL_DDR3_PLLDDR_PSTST(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_DDR3_PLLDDR_PSTST_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_DDR3_get_PLLDDR_PSTST(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_DDR4                                                                 0x18000160
#define SYS_PLL_DDR4_reg_addr                                                        "0xB8000160"
#define SYS_PLL_DDR4_reg                                                             0xB8000160
#define set_SYS_PLL_DDR4_reg(data)   (*((volatile unsigned int*) SYS_PLL_DDR4_reg)=data)
#define get_SYS_PLL_DDR4_reg   (*((volatile unsigned int*) SYS_PLL_DDR4_reg))
#define SYS_PLL_DDR4_inst_adr                                                        "0x0058"
#define SYS_PLL_DDR4_inst                                                            0x0058
#define SYS_PLL_DDR4_PLLDDR_PI16_RL_shift                                            (12)
#define SYS_PLL_DDR4_PLLDDR_PI16_RL_mask                                             (0x00003000)
#define SYS_PLL_DDR4_PLLDDR_PI16_RL(data)                                            (0x00003000&((data)<<12))
#define SYS_PLL_DDR4_PLLDDR_PI16_RL_src(data)                                        ((0x00003000&(data))>>12)
#define SYS_PLL_DDR4_get_PLLDDR_PI16_RL(data)                                        ((0x00003000&(data))>>12)
#define SYS_PLL_DDR4_PLLDDR_PI16_RS_shift                                            (10)
#define SYS_PLL_DDR4_PLLDDR_PI16_RS_mask                                             (0x00000C00)
#define SYS_PLL_DDR4_PLLDDR_PI16_RS(data)                                            (0x00000C00&((data)<<10))
#define SYS_PLL_DDR4_PLLDDR_PI16_RS_src(data)                                        ((0x00000C00&(data))>>10)
#define SYS_PLL_DDR4_get_PLLDDR_PI16_RS(data)                                        ((0x00000C00&(data))>>10)
#define SYS_PLL_DDR4_PLLDDR_PI16_BIAS_shift                                          (8)
#define SYS_PLL_DDR4_PLLDDR_PI16_BIAS_mask                                           (0x00000300)
#define SYS_PLL_DDR4_PLLDDR_PI16_BIAS(data)                                          (0x00000300&((data)<<8))
#define SYS_PLL_DDR4_PLLDDR_PI16_BIAS_src(data)                                      ((0x00000300&(data))>>8)
#define SYS_PLL_DDR4_get_PLLDDR_PI16_BIAS(data)                                      ((0x00000300&(data))>>8)
#define SYS_PLL_DDR4_PLLDDR_EN_PI16_shift                                            (0)
#define SYS_PLL_DDR4_PLLDDR_EN_PI16_mask                                             (0x000000FF)
#define SYS_PLL_DDR4_PLLDDR_EN_PI16(data)                                            (0x000000FF&((data)<<0))
#define SYS_PLL_DDR4_PLLDDR_EN_PI16_src(data)                                        ((0x000000FF&(data))>>0)
#define SYS_PLL_DDR4_get_PLLDDR_EN_PI16(data)                                        ((0x000000FF&(data))>>0)


#define SYS_PLL_DDR5                                                                 0x1800015C
#define SYS_PLL_DDR5_reg_addr                                                        "0xB800015C"
#define SYS_PLL_DDR5_reg                                                             0xB800015C
#define set_SYS_PLL_DDR5_reg(data)   (*((volatile unsigned int*) SYS_PLL_DDR5_reg)=data)
#define get_SYS_PLL_DDR5_reg   (*((volatile unsigned int*) SYS_PLL_DDR5_reg))
#define SYS_PLL_DDR5_inst_adr                                                        "0x0057"
#define SYS_PLL_DDR5_inst                                                            0x0057
#define SYS_PLL_DDR5_PLLDDR_OEB_shift                                                (2)
#define SYS_PLL_DDR5_PLLDDR_OEB_mask                                                 (0x00000004)
#define SYS_PLL_DDR5_PLLDDR_OEB(data)                                                (0x00000004&((data)<<2))
#define SYS_PLL_DDR5_PLLDDR_OEB_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_DDR5_get_PLLDDR_OEB(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_DDR5_PLLDDR_RSTB_shift                                               (1)
#define SYS_PLL_DDR5_PLLDDR_RSTB_mask                                                (0x00000002)
#define SYS_PLL_DDR5_PLLDDR_RSTB(data)                                               (0x00000002&((data)<<1))
#define SYS_PLL_DDR5_PLLDDR_RSTB_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_DDR5_get_PLLDDR_RSTB(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_DDR5_PLLDDR_POW_shift                                                (0)
#define SYS_PLL_DDR5_PLLDDR_POW_mask                                                 (0x00000001)
#define SYS_PLL_DDR5_PLLDDR_POW(data)                                                (0x00000001&((data)<<0))
#define SYS_PLL_DDR5_PLLDDR_POW_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_PLL_DDR5_get_PLLDDR_POW(data)                                            ((0x00000001&(data))>>0)


#define SYS_PLL_BUS1                                                                 0x18000164
#define SYS_PLL_BUS1_reg_addr                                                        "0xB8000164"
#define SYS_PLL_BUS1_reg                                                             0xB8000164
#define set_SYS_PLL_BUS1_reg(data)   (*((volatile unsigned int*) SYS_PLL_BUS1_reg)=data)
#define get_SYS_PLL_BUS1_reg   (*((volatile unsigned int*) SYS_PLL_BUS1_reg))
#define SYS_PLL_BUS1_inst_adr                                                        "0x0059"
#define SYS_PLL_BUS1_inst                                                            0x0059
#define SYS_PLL_BUS1_PLLBUS_N_shift                                                  (25)
#define SYS_PLL_BUS1_PLLBUS_N_mask                                                   (0x06000000)
#define SYS_PLL_BUS1_PLLBUS_N(data)                                                  (0x06000000&((data)<<25))
#define SYS_PLL_BUS1_PLLBUS_N_src(data)                                              ((0x06000000&(data))>>25)
#define SYS_PLL_BUS1_get_PLLBUS_N(data)                                              ((0x06000000&(data))>>25)
#define SYS_PLL_BUS1_PLLBUS_M_shift                                                  (18)
#define SYS_PLL_BUS1_PLLBUS_M_mask                                                   (0x01FC0000)
#define SYS_PLL_BUS1_PLLBUS_M(data)                                                  (0x01FC0000&((data)<<18))
#define SYS_PLL_BUS1_PLLBUS_M_src(data)                                              ((0x01FC0000&(data))>>18)
#define SYS_PLL_BUS1_get_PLLBUS_M(data)                                              ((0x01FC0000&(data))>>18)
#define SYS_PLL_BUS1_PLLBUS_IP_shift                                                 (15)
#define SYS_PLL_BUS1_PLLBUS_IP_mask                                                  (0x00038000)
#define SYS_PLL_BUS1_PLLBUS_IP(data)                                                 (0x00038000&((data)<<15))
#define SYS_PLL_BUS1_PLLBUS_IP_src(data)                                             ((0x00038000&(data))>>15)
#define SYS_PLL_BUS1_get_PLLBUS_IP(data)                                             ((0x00038000&(data))>>15)
#define SYS_PLL_BUS1_PLLBUS_RS_shift                                                 (11)
#define SYS_PLL_BUS1_PLLBUS_RS_mask                                                  (0x00003800)
#define SYS_PLL_BUS1_PLLBUS_RS(data)                                                 (0x00003800&((data)<<11))
#define SYS_PLL_BUS1_PLLBUS_RS_src(data)                                             ((0x00003800&(data))>>11)
#define SYS_PLL_BUS1_get_PLLBUS_RS(data)                                             ((0x00003800&(data))>>11)
#define SYS_PLL_BUS1_PLLBUS_CS_shift                                                 (8)
#define SYS_PLL_BUS1_PLLBUS_CS_mask                                                  (0x00000300)
#define SYS_PLL_BUS1_PLLBUS_CS(data)                                                 (0x00000300&((data)<<8))
#define SYS_PLL_BUS1_PLLBUS_CS_src(data)                                             ((0x00000300&(data))>>8)
#define SYS_PLL_BUS1_get_PLLBUS_CS(data)                                             ((0x00000300&(data))>>8)
#define SYS_PLL_BUS1_PLLBUS_CP_shift                                                 (5)
#define SYS_PLL_BUS1_PLLBUS_CP_mask                                                  (0x00000060)
#define SYS_PLL_BUS1_PLLBUS_CP(data)                                                 (0x00000060&((data)<<5))
#define SYS_PLL_BUS1_PLLBUS_CP_src(data)                                             ((0x00000060&(data))>>5)
#define SYS_PLL_BUS1_get_PLLBUS_CP(data)                                             ((0x00000060&(data))>>5)
#define SYS_PLL_BUS1_PLLBUS_R3_shift                                                 (2)
#define SYS_PLL_BUS1_PLLBUS_R3_mask                                                  (0x0000001C)
#define SYS_PLL_BUS1_PLLBUS_R3(data)                                                 (0x0000001C&((data)<<2))
#define SYS_PLL_BUS1_PLLBUS_R3_src(data)                                             ((0x0000001C&(data))>>2)
#define SYS_PLL_BUS1_get_PLLBUS_R3(data)                                             ((0x0000001C&(data))>>2)
#define SYS_PLL_BUS1_PLLBUS_C3_shift                                                 (0)
#define SYS_PLL_BUS1_PLLBUS_C3_mask                                                  (0x00000003)
#define SYS_PLL_BUS1_PLLBUS_C3(data)                                                 (0x00000003&((data)<<0))
#define SYS_PLL_BUS1_PLLBUS_C3_src(data)                                             ((0x00000003&(data))>>0)
#define SYS_PLL_BUS1_get_PLLBUS_C3(data)                                             ((0x00000003&(data))>>0)


#define SYS_PLL_BUS2                                                                 0x18000168
#define SYS_PLL_BUS2_reg_addr                                                        "0xB8000168"
#define SYS_PLL_BUS2_reg                                                             0xB8000168
#define set_SYS_PLL_BUS2_reg(data)   (*((volatile unsigned int*) SYS_PLL_BUS2_reg)=data)
#define get_SYS_PLL_BUS2_reg   (*((volatile unsigned int*) SYS_PLL_BUS2_reg))
#define SYS_PLL_BUS2_inst_adr                                                        "0x005A"
#define SYS_PLL_BUS2_inst                                                            0x005A
#define SYS_PLL_BUS2_write_en5_shift                                                 (18)
#define SYS_PLL_BUS2_write_en5_mask                                                  (0x00040000)
#define SYS_PLL_BUS2_write_en5(data)                                                 (0x00040000&((data)<<18))
#define SYS_PLL_BUS2_write_en5_src(data)                                             ((0x00040000&(data))>>18)
#define SYS_PLL_BUS2_get_write_en5(data)                                             ((0x00040000&(data))>>18)
#define SYS_PLL_BUS2_PLLBUS_PI_RL_shift                                              (16)
#define SYS_PLL_BUS2_PLLBUS_PI_RL_mask                                               (0x00030000)
#define SYS_PLL_BUS2_PLLBUS_PI_RL(data)                                              (0x00030000&((data)<<16))
#define SYS_PLL_BUS2_PLLBUS_PI_RL_src(data)                                          ((0x00030000&(data))>>16)
#define SYS_PLL_BUS2_get_PLLBUS_PI_RL(data)                                          ((0x00030000&(data))>>16)
#define SYS_PLL_BUS2_PLLBUS_PI_RS_shift                                              (14)
#define SYS_PLL_BUS2_PLLBUS_PI_RS_mask                                               (0x0000C000)
#define SYS_PLL_BUS2_PLLBUS_PI_RS(data)                                              (0x0000C000&((data)<<14))
#define SYS_PLL_BUS2_PLLBUS_PI_RS_src(data)                                          ((0x0000C000&(data))>>14)
#define SYS_PLL_BUS2_get_PLLBUS_PI_RS(data)                                          ((0x0000C000&(data))>>14)
#define SYS_PLL_BUS2_PLLBUS_PI_BIAS_shift                                            (12)
#define SYS_PLL_BUS2_PLLBUS_PI_BIAS_mask                                             (0x00003000)
#define SYS_PLL_BUS2_PLLBUS_PI_BIAS(data)                                            (0x00003000&((data)<<12))
#define SYS_PLL_BUS2_PLLBUS_PI_BIAS_src(data)                                        ((0x00003000&(data))>>12)
#define SYS_PLL_BUS2_get_PLLBUS_PI_BIAS(data)                                        ((0x00003000&(data))>>12)
#define SYS_PLL_BUS2_write_en4_shift                                                 (11)
#define SYS_PLL_BUS2_write_en4_mask                                                  (0x00000800)
#define SYS_PLL_BUS2_write_en4(data)                                                 (0x00000800&((data)<<11))
#define SYS_PLL_BUS2_write_en4_src(data)                                             ((0x00000800&(data))>>11)
#define SYS_PLL_BUS2_get_write_en4(data)                                             ((0x00000800&(data))>>11)
#define SYS_PLL_BUS2_PLLBUS_WDMODE_shift                                             (9)
#define SYS_PLL_BUS2_PLLBUS_WDMODE_mask                                              (0x00000600)
#define SYS_PLL_BUS2_PLLBUS_WDMODE(data)                                             (0x00000600&((data)<<9))
#define SYS_PLL_BUS2_PLLBUS_WDMODE_src(data)                                         ((0x00000600&(data))>>9)
#define SYS_PLL_BUS2_get_PLLBUS_WDMODE(data)                                         ((0x00000600&(data))>>9)
#define SYS_PLL_BUS2_write_en3_shift                                                 (6)
#define SYS_PLL_BUS2_write_en3_mask                                                  (0x00000040)
#define SYS_PLL_BUS2_write_en3(data)                                                 (0x00000040&((data)<<6))
#define SYS_PLL_BUS2_write_en3_src(data)                                             ((0x00000040&(data))>>6)
#define SYS_PLL_BUS2_get_write_en3(data)                                             ((0x00000040&(data))>>6)
#define SYS_PLL_BUS2_PLLBUS_FUPDN_shift                                              (5)
#define SYS_PLL_BUS2_PLLBUS_FUPDN_mask                                               (0x00000020)
#define SYS_PLL_BUS2_PLLBUS_FUPDN(data)                                              (0x00000020&((data)<<5))
#define SYS_PLL_BUS2_PLLBUS_FUPDN_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_PLL_BUS2_get_PLLBUS_FUPDN(data)                                          ((0x00000020&(data))>>5)
#define SYS_PLL_BUS2_PLLBUS_PSEN_shift                                               (4)
#define SYS_PLL_BUS2_PLLBUS_PSEN_mask                                                (0x00000010)
#define SYS_PLL_BUS2_PLLBUS_PSEN(data)                                               (0x00000010&((data)<<4))
#define SYS_PLL_BUS2_PLLBUS_PSEN_src(data)                                           ((0x00000010&(data))>>4)
#define SYS_PLL_BUS2_get_PLLBUS_PSEN(data)                                           ((0x00000010&(data))>>4)
#define SYS_PLL_BUS2_PLLBUS_VCORB_shift                                              (3)
#define SYS_PLL_BUS2_PLLBUS_VCORB_mask                                               (0x00000008)
#define SYS_PLL_BUS2_PLLBUS_VCORB(data)                                              (0x00000008&((data)<<3))
#define SYS_PLL_BUS2_PLLBUS_VCORB_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_BUS2_get_PLLBUS_VCORB(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_BUS2_write_en1_shift                                                 (2)
#define SYS_PLL_BUS2_write_en1_mask                                                  (0x00000004)
#define SYS_PLL_BUS2_write_en1(data)                                                 (0x00000004&((data)<<2))
#define SYS_PLL_BUS2_write_en1_src(data)                                             ((0x00000004&(data))>>2)
#define SYS_PLL_BUS2_get_write_en1(data)                                             ((0x00000004&(data))>>2)
#define SYS_PLL_BUS2_PLLBUS_TST_shift                                                (1)
#define SYS_PLL_BUS2_PLLBUS_TST_mask                                                 (0x00000002)
#define SYS_PLL_BUS2_PLLBUS_TST(data)                                                (0x00000002&((data)<<1))
#define SYS_PLL_BUS2_PLLBUS_TST_src(data)                                            ((0x00000002&(data))>>1)
#define SYS_PLL_BUS2_get_PLLBUS_TST(data)                                            ((0x00000002&(data))>>1)
#define SYS_PLL_BUS2_PLLBUS_PSTST_shift                                              (0)
#define SYS_PLL_BUS2_PLLBUS_PSTST_mask                                               (0x00000001)
#define SYS_PLL_BUS2_PLLBUS_PSTST(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_BUS2_PLLBUS_PSTST_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_BUS2_get_PLLBUS_PSTST(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_BUS3                                                                 0x1800016C
#define SYS_PLL_BUS3_reg_addr                                                        "0xB800016C"
#define SYS_PLL_BUS3_reg                                                             0xB800016C
#define set_SYS_PLL_BUS3_reg(data)   (*((volatile unsigned int*) SYS_PLL_BUS3_reg)=data)
#define get_SYS_PLL_BUS3_reg   (*((volatile unsigned int*) SYS_PLL_BUS3_reg))
#define SYS_PLL_BUS3_inst_adr                                                        "0x005B"
#define SYS_PLL_BUS3_inst                                                            0x005B
#define SYS_PLL_BUS3_PLLBUS_DIV_shift                                                (3)
#define SYS_PLL_BUS3_PLLBUS_DIV_mask                                                 (0x00000008)
#define SYS_PLL_BUS3_PLLBUS_DIV(data)                                                (0x00000008&((data)<<3))
#define SYS_PLL_BUS3_PLLBUS_DIV_src(data)                                            ((0x00000008&(data))>>3)
#define SYS_PLL_BUS3_get_PLLBUS_DIV(data)                                            ((0x00000008&(data))>>3)
#define SYS_PLL_BUS3_PLLBUS_OEB_shift                                                (2)
#define SYS_PLL_BUS3_PLLBUS_OEB_mask                                                 (0x00000004)
#define SYS_PLL_BUS3_PLLBUS_OEB(data)                                                (0x00000004&((data)<<2))
#define SYS_PLL_BUS3_PLLBUS_OEB_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_BUS3_get_PLLBUS_OEB(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_BUS3_PLLBUS_RSTB_shift                                               (1)
#define SYS_PLL_BUS3_PLLBUS_RSTB_mask                                                (0x00000002)
#define SYS_PLL_BUS3_PLLBUS_RSTB(data)                                               (0x00000002&((data)<<1))
#define SYS_PLL_BUS3_PLLBUS_RSTB_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_BUS3_get_PLLBUS_RSTB(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_BUS3_PLLBUS_POW_shift                                                (0)
#define SYS_PLL_BUS3_PLLBUS_POW_mask                                                 (0x00000001)
#define SYS_PLL_BUS3_PLLBUS_POW(data)                                                (0x00000001&((data)<<0))
#define SYS_PLL_BUS3_PLLBUS_POW_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_PLL_BUS3_get_PLLBUS_POW(data)                                            ((0x00000001&(data))>>0)


#define SYS_PLL_WDOUT                                                                0x18000170
#define SYS_PLL_WDOUT_reg_addr                                                       "0xB8000170"
#define SYS_PLL_WDOUT_reg                                                            0xB8000170
#define set_SYS_PLL_WDOUT_reg(data)   (*((volatile unsigned int*) SYS_PLL_WDOUT_reg)=data)
#define get_SYS_PLL_WDOUT_reg   (*((volatile unsigned int*) SYS_PLL_WDOUT_reg))
#define SYS_PLL_WDOUT_inst_adr                                                       "0x005C"
#define SYS_PLL_WDOUT_inst                                                           0x005C
#define SYS_PLL_WDOUT_PLLGPU_WDOUT_shift                                             (11)
#define SYS_PLL_WDOUT_PLLGPU_WDOUT_mask                                              (0x00000800)
#define SYS_PLL_WDOUT_PLLGPU_WDOUT(data)                                             (0x00000800&((data)<<11))
#define SYS_PLL_WDOUT_PLLGPU_WDOUT_src(data)                                         ((0x00000800&(data))>>11)
#define SYS_PLL_WDOUT_get_PLLGPU_WDOUT(data)                                         ((0x00000800&(data))>>11)
#define SYS_PLL_WDOUT_PLLDCSB_WDOUT_shift                                            (10)
#define SYS_PLL_WDOUT_PLLDCSB_WDOUT_mask                                             (0x00000400)
#define SYS_PLL_WDOUT_PLLDCSB_WDOUT(data)                                            (0x00000400&((data)<<10))
#define SYS_PLL_WDOUT_PLLDCSB_WDOUT_src(data)                                        ((0x00000400&(data))>>10)
#define SYS_PLL_WDOUT_get_PLLDCSB_WDOUT(data)                                        ((0x00000400&(data))>>10)
#define SYS_PLL_WDOUT_PLLHDMI_WDOUT_shift                                            (9)
#define SYS_PLL_WDOUT_PLLHDMI_WDOUT_mask                                             (0x00000200)
#define SYS_PLL_WDOUT_PLLHDMI_WDOUT(data)                                            (0x00000200&((data)<<9))
#define SYS_PLL_WDOUT_PLLHDMI_WDOUT_src(data)                                        ((0x00000200&(data))>>9)
#define SYS_PLL_WDOUT_get_PLLHDMI_WDOUT(data)                                        ((0x00000200&(data))>>9)
#define SYS_PLL_WDOUT_PLLETN_WDOUT_shift                                             (8)
#define SYS_PLL_WDOUT_PLLETN_WDOUT_mask                                              (0x00000100)
#define SYS_PLL_WDOUT_PLLETN_WDOUT(data)                                             (0x00000100&((data)<<8))
#define SYS_PLL_WDOUT_PLLETN_WDOUT_src(data)                                         ((0x00000100&(data))>>8)
#define SYS_PLL_WDOUT_get_PLLETN_WDOUT(data)                                         ((0x00000100&(data))>>8)
#define SYS_PLL_WDOUT_PLLDDR_WDOUT_shift                                             (7)
#define SYS_PLL_WDOUT_PLLDDR_WDOUT_mask                                              (0x00000080)
#define SYS_PLL_WDOUT_PLLDDR_WDOUT(data)                                             (0x00000080&((data)<<7))
#define SYS_PLL_WDOUT_PLLDDR_WDOUT_src(data)                                         ((0x00000080&(data))>>7)
#define SYS_PLL_WDOUT_get_PLLDDR_WDOUT(data)                                         ((0x00000080&(data))>>7)
#define SYS_PLL_WDOUT_PLLBUS_WDOUT_shift                                             (6)
#define SYS_PLL_WDOUT_PLLBUS_WDOUT_mask                                              (0x00000040)
#define SYS_PLL_WDOUT_PLLBUS_WDOUT(data)                                             (0x00000040&((data)<<6))
#define SYS_PLL_WDOUT_PLLBUS_WDOUT_src(data)                                         ((0x00000040&(data))>>6)
#define SYS_PLL_WDOUT_get_PLLBUS_WDOUT(data)                                         ((0x00000040&(data))>>6)
#define SYS_PLL_WDOUT_PLLDISP_WDOUT_shift                                            (5)
#define SYS_PLL_WDOUT_PLLDISP_WDOUT_mask                                             (0x00000020)
#define SYS_PLL_WDOUT_PLLDISP_WDOUT(data)                                            (0x00000020&((data)<<5))
#define SYS_PLL_WDOUT_PLLDISP_WDOUT_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_PLL_WDOUT_get_PLLDISP_WDOUT(data)                                        ((0x00000020&(data))>>5)
#define SYS_PLL_WDOUT_PLLDDSB_WDOUT_shift                                            (4)
#define SYS_PLL_WDOUT_PLLDDSB_WDOUT_mask                                             (0x00000010)
#define SYS_PLL_WDOUT_PLLDDSB_WDOUT(data)                                            (0x00000010&((data)<<4))
#define SYS_PLL_WDOUT_PLLDDSB_WDOUT_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_PLL_WDOUT_get_PLLDDSB_WDOUT(data)                                        ((0x00000010&(data))>>4)
#define SYS_PLL_WDOUT_PLLDDSA_WDOUT_shift                                            (3)
#define SYS_PLL_WDOUT_PLLDDSA_WDOUT_mask                                             (0x00000008)
#define SYS_PLL_WDOUT_PLLDDSA_WDOUT(data)                                            (0x00000008&((data)<<3))
#define SYS_PLL_WDOUT_PLLDDSA_WDOUT_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_PLL_WDOUT_get_PLLDDSA_WDOUT(data)                                        ((0x00000008&(data))>>3)
#define SYS_PLL_WDOUT_PLLVCPU_WDOUT_shift                                            (2)
#define SYS_PLL_WDOUT_PLLVCPU_WDOUT_mask                                             (0x00000004)
#define SYS_PLL_WDOUT_PLLVCPU_WDOUT(data)                                            (0x00000004&((data)<<2))
#define SYS_PLL_WDOUT_PLLVCPU_WDOUT_src(data)                                        ((0x00000004&(data))>>2)
#define SYS_PLL_WDOUT_get_PLLVCPU_WDOUT(data)                                        ((0x00000004&(data))>>2)
#define SYS_PLL_WDOUT_PLLACPU_WDOUT_shift                                            (1)
#define SYS_PLL_WDOUT_PLLACPU_WDOUT_mask                                             (0x00000002)
#define SYS_PLL_WDOUT_PLLACPU_WDOUT(data)                                            (0x00000002&((data)<<1))
#define SYS_PLL_WDOUT_PLLACPU_WDOUT_src(data)                                        ((0x00000002&(data))>>1)
#define SYS_PLL_WDOUT_get_PLLACPU_WDOUT(data)                                        ((0x00000002&(data))>>1)
#define SYS_PLL_WDOUT_PLLSCPU_WDOUT_shift                                            (0)
#define SYS_PLL_WDOUT_PLLSCPU_WDOUT_mask                                             (0x00000001)
#define SYS_PLL_WDOUT_PLLSCPU_WDOUT(data)                                            (0x00000001&((data)<<0))
#define SYS_PLL_WDOUT_PLLSCPU_WDOUT_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_PLL_WDOUT_get_PLLSCPU_WDOUT(data)                                        ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_2_SD1                                                           0x18000174
#define SYS_PLL_DISP_2_SD1_reg_addr                                                  "0xB8000174"
#define SYS_PLL_DISP_2_SD1_reg                                                       0xB8000174
#define set_SYS_PLL_DISP_2_SD1_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD1_reg)=data)
#define get_SYS_PLL_DISP_2_SD1_reg   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD1_reg))
#define SYS_PLL_DISP_2_SD1_inst_adr                                                  "0x005D"
#define SYS_PLL_DISP_2_SD1_inst                                                      0x005D
#define SYS_PLL_DISP_2_SD1_PLLDDSB_N_shift                                           (30)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_N_mask                                            (0xC0000000)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_N(data)                                           (0xC0000000&((data)<<30))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_N_src(data)                                       ((0xC0000000&(data))>>30)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_N(data)                                       ((0xC0000000&(data))>>30)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_M_shift                                           (23)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_M_mask                                            (0x3F800000)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_M(data)                                           (0x3F800000&((data)<<23))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_M_src(data)                                       ((0x3F800000&(data))>>23)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_M(data)                                       ((0x3F800000&(data))>>23)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_IP_shift                                          (20)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_IP_mask                                           (0x00700000)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_IP(data)                                          (0x00700000&((data)<<20))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_IP_src(data)                                      ((0x00700000&(data))>>20)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_IP(data)                                      ((0x00700000&(data))>>20)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_RS_shift                                          (17)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_RS_mask                                           (0x000E0000)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_RS(data)                                          (0x000E0000&((data)<<17))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_RS_src(data)                                      ((0x000E0000&(data))>>17)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_RS(data)                                      ((0x000E0000&(data))>>17)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_CS_shift                                          (15)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_CS_mask                                           (0x00018000)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_CS(data)                                          (0x00018000&((data)<<15))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_CS_src(data)                                      ((0x00018000&(data))>>15)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_CS(data)                                      ((0x00018000&(data))>>15)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_CP_shift                                          (13)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_CP_mask                                           (0x00006000)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_CP(data)                                          (0x00006000&((data)<<13))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_CP_src(data)                                      ((0x00006000&(data))>>13)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_CP(data)                                      ((0x00006000&(data))>>13)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_R3_shift                                          (10)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_R3_mask                                           (0x00001C00)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_R3(data)                                          (0x00001C00&((data)<<10))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_R3_src(data)                                      ((0x00001C00&(data))>>10)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_R3(data)                                      ((0x00001C00&(data))>>10)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_C3_shift                                          (8)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_C3_mask                                           (0x00000300)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_C3(data)                                          (0x00000300&((data)<<8))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_C3_src(data)                                      ((0x00000300&(data))>>8)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_C3(data)                                      ((0x00000300&(data))>>8)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_RL_shift                                       (6)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_RL_mask                                        (0x000000C0)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_RL(data)                                       (0x000000C0&((data)<<6))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_RL_src(data)                                   ((0x000000C0&(data))>>6)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_PI_RL(data)                                   ((0x000000C0&(data))>>6)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_RS_shift                                       (4)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_RS_mask                                        (0x00000030)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_RS(data)                                       (0x00000030&((data)<<4))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_RS_src(data)                                   ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_PI_RS(data)                                   ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_BIAS_shift                                     (2)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_BIAS_mask                                      (0x0000000C)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_BIAS(data)                                     (0x0000000C&((data)<<2))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_PI_BIAS_src(data)                                 ((0x0000000C&(data))>>2)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_PI_BIAS(data)                                 ((0x0000000C&(data))>>2)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_WDMODE_shift                                      (0)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_WDMODE_mask                                       (0x00000003)
#define SYS_PLL_DISP_2_SD1_PLLDDSB_WDMODE(data)                                      (0x00000003&((data)<<0))
#define SYS_PLL_DISP_2_SD1_PLLDDSB_WDMODE_src(data)                                  ((0x00000003&(data))>>0)
#define SYS_PLL_DISP_2_SD1_get_PLLDDSB_WDMODE(data)                                  ((0x00000003&(data))>>0)


#define SYS_PLL_DISP_2_SD2                                                           0x18000178
#define SYS_PLL_DISP_2_SD2_reg_addr                                                  "0xB8000178"
#define SYS_PLL_DISP_2_SD2_reg                                                       0xB8000178
#define set_SYS_PLL_DISP_2_SD2_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD2_reg)=data)
#define get_SYS_PLL_DISP_2_SD2_reg   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD2_reg))
#define SYS_PLL_DISP_2_SD2_inst_adr                                                  "0x005E"
#define SYS_PLL_DISP_2_SD2_inst                                                      0x005E
#define SYS_PLL_DISP_2_SD2_write_en10_shift                                          (25)
#define SYS_PLL_DISP_2_SD2_write_en10_mask                                           (0x02000000)
#define SYS_PLL_DISP_2_SD2_write_en10(data)                                          (0x02000000&((data)<<25))
#define SYS_PLL_DISP_2_SD2_write_en10_src(data)                                      ((0x02000000&(data))>>25)
#define SYS_PLL_DISP_2_SD2_get_write_en10(data)                                      ((0x02000000&(data))>>25)
#define SYS_PLL_DISP_2_SD2_pcr_b_smooth_en_shift                                     (24)
#define SYS_PLL_DISP_2_SD2_pcr_b_smooth_en_mask                                      (0x01000000)
#define SYS_PLL_DISP_2_SD2_pcr_b_smooth_en(data)                                     (0x01000000&((data)<<24))
#define SYS_PLL_DISP_2_SD2_pcr_b_smooth_en_src(data)                                 ((0x01000000&(data))>>24)
#define SYS_PLL_DISP_2_SD2_get_pcr_b_smooth_en(data)                                 ((0x01000000&(data))>>24)
#define SYS_PLL_DISP_2_SD2_write_en9_shift                                           (23)
#define SYS_PLL_DISP_2_SD2_write_en9_mask                                            (0x00800000)
#define SYS_PLL_DISP_2_SD2_write_en9(data)                                           (0x00800000&((data)<<23))
#define SYS_PLL_DISP_2_SD2_write_en9_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_PLL_DISP_2_SD2_get_write_en9(data)                                       ((0x00800000&(data))>>23)
#define SYS_PLL_DISP_2_SD2_pcr_b_phase_sel_shift                                     (22)
#define SYS_PLL_DISP_2_SD2_pcr_b_phase_sel_mask                                      (0x00400000)
#define SYS_PLL_DISP_2_SD2_pcr_b_phase_sel(data)                                     (0x00400000&((data)<<22))
#define SYS_PLL_DISP_2_SD2_pcr_b_phase_sel_src(data)                                 ((0x00400000&(data))>>22)
#define SYS_PLL_DISP_2_SD2_get_pcr_b_phase_sel(data)                                 ((0x00400000&(data))>>22)
#define SYS_PLL_DISP_2_SD2_write_en8_shift                                           (21)
#define SYS_PLL_DISP_2_SD2_write_en8_mask                                            (0x00200000)
#define SYS_PLL_DISP_2_SD2_write_en8(data)                                           (0x00200000&((data)<<21))
#define SYS_PLL_DISP_2_SD2_write_en8_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_PLL_DISP_2_SD2_get_write_en8(data)                                       ((0x00200000&(data))>>21)
#define SYS_PLL_DISP_2_SD2_pcr_b_ctl_en_shift                                        (20)
#define SYS_PLL_DISP_2_SD2_pcr_b_ctl_en_mask                                         (0x00100000)
#define SYS_PLL_DISP_2_SD2_pcr_b_ctl_en(data)                                        (0x00100000&((data)<<20))
#define SYS_PLL_DISP_2_SD2_pcr_b_ctl_en_src(data)                                    ((0x00100000&(data))>>20)
#define SYS_PLL_DISP_2_SD2_get_pcr_b_ctl_en(data)                                    ((0x00100000&(data))>>20)
#define SYS_PLL_DISP_2_SD2_write_en7_shift                                           (19)
#define SYS_PLL_DISP_2_SD2_write_en7_mask                                            (0x00080000)
#define SYS_PLL_DISP_2_SD2_write_en7(data)                                           (0x00080000&((data)<<19))
#define SYS_PLL_DISP_2_SD2_write_en7_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_PLL_DISP_2_SD2_get_write_en7(data)                                       ((0x00080000&(data))>>19)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_FUPDN_shift                                       (18)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_FUPDN_mask                                        (0x00040000)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_FUPDN(data)                                       (0x00040000&((data)<<18))
#define SYS_PLL_DISP_2_SD2_PLLDDSB_FUPDN_src(data)                                   ((0x00040000&(data))>>18)
#define SYS_PLL_DISP_2_SD2_get_PLLDDSB_FUPDN(data)                                   ((0x00040000&(data))>>18)
#define SYS_PLL_DISP_2_SD2_write_en6_shift                                           (17)
#define SYS_PLL_DISP_2_SD2_write_en6_mask                                            (0x00020000)
#define SYS_PLL_DISP_2_SD2_write_en6(data)                                           (0x00020000&((data)<<17))
#define SYS_PLL_DISP_2_SD2_write_en6_src(data)                                       ((0x00020000&(data))>>17)
#define SYS_PLL_DISP_2_SD2_get_write_en6(data)                                       ((0x00020000&(data))>>17)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_DDSEN_shift                                       (16)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_DDSEN_mask                                        (0x00010000)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_DDSEN(data)                                       (0x00010000&((data)<<16))
#define SYS_PLL_DISP_2_SD2_PLLDDSB_DDSEN_src(data)                                   ((0x00010000&(data))>>16)
#define SYS_PLL_DISP_2_SD2_get_PLLDDSB_DDSEN(data)                                   ((0x00010000&(data))>>16)
#define SYS_PLL_DISP_2_SD2_write_en5_shift                                           (15)
#define SYS_PLL_DISP_2_SD2_write_en5_mask                                            (0x00008000)
#define SYS_PLL_DISP_2_SD2_write_en5(data)                                           (0x00008000&((data)<<15))
#define SYS_PLL_DISP_2_SD2_write_en5_src(data)                                       ((0x00008000&(data))>>15)
#define SYS_PLL_DISP_2_SD2_get_write_en5(data)                                       ((0x00008000&(data))>>15)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_VCORB_shift                                       (14)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_VCORB_mask                                        (0x00004000)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_VCORB(data)                                       (0x00004000&((data)<<14))
#define SYS_PLL_DISP_2_SD2_PLLDDSB_VCORB_src(data)                                   ((0x00004000&(data))>>14)
#define SYS_PLL_DISP_2_SD2_get_PLLDDSB_VCORB(data)                                   ((0x00004000&(data))>>14)
#define SYS_PLL_DISP_2_SD2_write_en4_shift                                           (13)
#define SYS_PLL_DISP_2_SD2_write_en4_mask                                            (0x00002000)
#define SYS_PLL_DISP_2_SD2_write_en4(data)                                           (0x00002000&((data)<<13))
#define SYS_PLL_DISP_2_SD2_write_en4_src(data)                                       ((0x00002000&(data))>>13)
#define SYS_PLL_DISP_2_SD2_get_write_en4(data)                                       ((0x00002000&(data))>>13)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_TST_shift                                         (12)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_TST_mask                                          (0x00001000)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_TST(data)                                         (0x00001000&((data)<<12))
#define SYS_PLL_DISP_2_SD2_PLLDDSB_TST_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_PLL_DISP_2_SD2_get_PLLDDSB_TST(data)                                     ((0x00001000&(data))>>12)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_PSTST_shift                                       (11)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_PSTST_mask                                        (0x00000800)
#define SYS_PLL_DISP_2_SD2_PLLDDSB_PSTST(data)                                       (0x00000800&((data)<<11))
#define SYS_PLL_DISP_2_SD2_PLLDDSB_PSTST_src(data)                                   ((0x00000800&(data))>>11)
#define SYS_PLL_DISP_2_SD2_get_PLLDDSB_PSTST(data)                                   ((0x00000800&(data))>>11)
#define SYS_PLL_DISP_2_SD2_write_en3_shift                                           (10)
#define SYS_PLL_DISP_2_SD2_write_en3_mask                                            (0x00000400)
#define SYS_PLL_DISP_2_SD2_write_en3(data)                                           (0x00000400&((data)<<10))
#define SYS_PLL_DISP_2_SD2_write_en3_src(data)                                       ((0x00000400&(data))>>10)
#define SYS_PLL_DISP_2_SD2_get_write_en3(data)                                       ((0x00000400&(data))>>10)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_FUPDN_shift                                       (9)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_FUPDN_mask                                        (0x00000200)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_FUPDN(data)                                       (0x00000200&((data)<<9))
#define SYS_PLL_DISP_2_SD2_PSAUD1B_FUPDN_src(data)                                   ((0x00000200&(data))>>9)
#define SYS_PLL_DISP_2_SD2_get_PSAUD1B_FUPDN(data)                                   ((0x00000200&(data))>>9)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_DIV_shift                                         (8)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_DIV_mask                                          (0x00000100)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_DIV(data)                                         (0x00000100&((data)<<8))
#define SYS_PLL_DISP_2_SD2_PSAUD1B_DIV_src(data)                                     ((0x00000100&(data))>>8)
#define SYS_PLL_DISP_2_SD2_get_PSAUD1B_DIV(data)                                     ((0x00000100&(data))>>8)
#define SYS_PLL_DISP_2_SD2_write_en2_shift                                           (7)
#define SYS_PLL_DISP_2_SD2_write_en2_mask                                            (0x00000080)
#define SYS_PLL_DISP_2_SD2_write_en2(data)                                           (0x00000080&((data)<<7))
#define SYS_PLL_DISP_2_SD2_write_en2_src(data)                                       ((0x00000080&(data))>>7)
#define SYS_PLL_DISP_2_SD2_get_write_en2(data)                                       ((0x00000080&(data))>>7)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_TST_shift                                         (6)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_TST_mask                                          (0x00000040)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_TST(data)                                         (0x00000040&((data)<<6))
#define SYS_PLL_DISP_2_SD2_PSAUD1B_TST_src(data)                                     ((0x00000040&(data))>>6)
#define SYS_PLL_DISP_2_SD2_get_PSAUD1B_TST(data)                                     ((0x00000040&(data))>>6)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_PSEN_shift                                        (5)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_PSEN_mask                                         (0x00000020)
#define SYS_PLL_DISP_2_SD2_PSAUD1B_PSEN(data)                                        (0x00000020&((data)<<5))
#define SYS_PLL_DISP_2_SD2_PSAUD1B_PSEN_src(data)                                    ((0x00000020&(data))>>5)
#define SYS_PLL_DISP_2_SD2_get_PSAUD1B_PSEN(data)                                    ((0x00000020&(data))>>5)
#define SYS_PLL_DISP_2_SD2_write_en1_shift                                           (4)
#define SYS_PLL_DISP_2_SD2_write_en1_mask                                            (0x00000010)
#define SYS_PLL_DISP_2_SD2_write_en1(data)                                           (0x00000010&((data)<<4))
#define SYS_PLL_DISP_2_SD2_write_en1_src(data)                                       ((0x00000010&(data))>>4)
#define SYS_PLL_DISP_2_SD2_get_write_en1(data)                                       ((0x00000010&(data))>>4)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_FUPDN_shift                                       (3)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_FUPDN_mask                                        (0x00000008)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_FUPDN(data)                                       (0x00000008&((data)<<3))
#define SYS_PLL_DISP_2_SD2_PSAUD2B_FUPDN_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_2_SD2_get_PSAUD2B_FUPDN(data)                                   ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_DIV_shift                                         (2)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_DIV_mask                                          (0x00000004)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_DIV(data)                                         (0x00000004&((data)<<2))
#define SYS_PLL_DISP_2_SD2_PSAUD2B_DIV_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_2_SD2_get_PSAUD2B_DIV(data)                                     ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_TST_shift                                         (1)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_TST_mask                                          (0x00000002)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_TST(data)                                         (0x00000002&((data)<<1))
#define SYS_PLL_DISP_2_SD2_PSAUD2B_TST_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_2_SD2_get_PSAUD2B_TST(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_PSEN_shift                                        (0)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_PSEN_mask                                         (0x00000001)
#define SYS_PLL_DISP_2_SD2_PSAUD2B_PSEN(data)                                        (0x00000001&((data)<<0))
#define SYS_PLL_DISP_2_SD2_PSAUD2B_PSEN_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_2_SD2_get_PSAUD2B_PSEN(data)                                    ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_2_SD3                                                           0x1800017C
#define SYS_PLL_DISP_2_SD3_reg_addr                                                  "0xB800017C"
#define SYS_PLL_DISP_2_SD3_reg                                                       0xB800017C
#define set_SYS_PLL_DISP_2_SD3_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD3_reg)=data)
#define get_SYS_PLL_DISP_2_SD3_reg   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD3_reg))
#define SYS_PLL_DISP_2_SD3_inst_adr                                                  "0x005F"
#define SYS_PLL_DISP_2_SD3_inst                                                      0x005F
#define SYS_PLL_DISP_2_SD3_PSAUD1B_OEB_shift                                         (3)
#define SYS_PLL_DISP_2_SD3_PSAUD1B_OEB_mask                                          (0x00000008)
#define SYS_PLL_DISP_2_SD3_PSAUD1B_OEB(data)                                         (0x00000008&((data)<<3))
#define SYS_PLL_DISP_2_SD3_PSAUD1B_OEB_src(data)                                     ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_2_SD3_get_PSAUD1B_OEB(data)                                     ((0x00000008&(data))>>3)
#define SYS_PLL_DISP_2_SD3_PSAUD1B_RSTB_shift                                        (2)
#define SYS_PLL_DISP_2_SD3_PSAUD1B_RSTB_mask                                         (0x00000004)
#define SYS_PLL_DISP_2_SD3_PSAUD1B_RSTB(data)                                        (0x00000004&((data)<<2))
#define SYS_PLL_DISP_2_SD3_PSAUD1B_RSTB_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_2_SD3_get_PSAUD1B_RSTB(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_2_SD3_PSAUD2B_OEB_shift                                         (1)
#define SYS_PLL_DISP_2_SD3_PSAUD2B_OEB_mask                                          (0x00000002)
#define SYS_PLL_DISP_2_SD3_PSAUD2B_OEB(data)                                         (0x00000002&((data)<<1))
#define SYS_PLL_DISP_2_SD3_PSAUD2B_OEB_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_2_SD3_get_PSAUD2B_OEB(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_2_SD3_PSAUD2B_RSTB_shift                                        (0)
#define SYS_PLL_DISP_2_SD3_PSAUD2B_RSTB_mask                                         (0x00000001)
#define SYS_PLL_DISP_2_SD3_PSAUD2B_RSTB(data)                                        (0x00000001&((data)<<0))
#define SYS_PLL_DISP_2_SD3_PSAUD2B_RSTB_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_2_SD3_get_PSAUD2B_RSTB(data)                                    ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_2_SD4                                                           0x18000180
#define SYS_PLL_DISP_2_SD4_reg_addr                                                  "0xB8000180"
#define SYS_PLL_DISP_2_SD4_reg                                                       0xB8000180
#define set_SYS_PLL_DISP_2_SD4_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD4_reg)=data)
#define get_SYS_PLL_DISP_2_SD4_reg   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD4_reg))
#define SYS_PLL_DISP_2_SD4_inst_adr                                                  "0x0060"
#define SYS_PLL_DISP_2_SD4_inst                                                      0x0060
#define SYS_PLL_DISP_2_SD4_PLLDDSB_K_shift                                           (4)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_K_mask                                            (0x00000030)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_K(data)                                           (0x00000030&((data)<<4))
#define SYS_PLL_DISP_2_SD4_PLLDDSB_K_src(data)                                       ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_2_SD4_get_PLLDDSB_K(data)                                       ((0x00000030&(data))>>4)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_OEB_shift                                         (2)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_OEB_mask                                          (0x00000004)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_OEB(data)                                         (0x00000004&((data)<<2))
#define SYS_PLL_DISP_2_SD4_PLLDDSB_OEB_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_2_SD4_get_PLLDDSB_OEB(data)                                     ((0x00000004&(data))>>2)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_RSTB_shift                                        (1)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_RSTB_mask                                         (0x00000002)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_RSTB(data)                                        (0x00000002&((data)<<1))
#define SYS_PLL_DISP_2_SD4_PLLDDSB_RSTB_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_2_SD4_get_PLLDDSB_RSTB(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_POW_shift                                         (0)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_POW_mask                                          (0x00000001)
#define SYS_PLL_DISP_2_SD4_PLLDDSB_POW(data)                                         (0x00000001&((data)<<0))
#define SYS_PLL_DISP_2_SD4_PLLDDSB_POW_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_2_SD4_get_PLLDDSB_POW(data)                                     ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_2_SD5                                                           0x18000184
#define SYS_PLL_DISP_2_SD5_reg_addr                                                  "0xB8000184"
#define SYS_PLL_DISP_2_SD5_reg                                                       0xB8000184
#define set_SYS_PLL_DISP_2_SD5_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD5_reg)=data)
#define get_SYS_PLL_DISP_2_SD5_reg   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD5_reg))
#define SYS_PLL_DISP_2_SD5_inst_adr                                                  "0x0061"
#define SYS_PLL_DISP_2_SD5_inst                                                      0x0061
#define SYS_PLL_DISP_2_SD5_N_shift                                                   (16)
#define SYS_PLL_DISP_2_SD5_N_mask                                                    (0xFFFF0000)
#define SYS_PLL_DISP_2_SD5_N(data)                                                   (0xFFFF0000&((data)<<16))
#define SYS_PLL_DISP_2_SD5_N_src(data)                                               ((0xFFFF0000&(data))>>16)
#define SYS_PLL_DISP_2_SD5_get_N(data)                                               ((0xFFFF0000&(data))>>16)
#define SYS_PLL_DISP_2_SD5_M_shift                                                   (0)
#define SYS_PLL_DISP_2_SD5_M_mask                                                    (0x0000FFFF)
#define SYS_PLL_DISP_2_SD5_M(data)                                                   (0x0000FFFF&((data)<<0))
#define SYS_PLL_DISP_2_SD5_M_src(data)                                               ((0x0000FFFF&(data))>>0)
#define SYS_PLL_DISP_2_SD5_get_M(data)                                               ((0x0000FFFF&(data))>>0)


#define SYS_PLL_DISP_2_SD6                                                           0x18000188
#define SYS_PLL_DISP_2_SD6_reg_addr                                                  "0xB8000188"
#define SYS_PLL_DISP_2_SD6_reg                                                       0xB8000188
#define set_SYS_PLL_DISP_2_SD6_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD6_reg)=data)
#define get_SYS_PLL_DISP_2_SD6_reg   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD6_reg))
#define SYS_PLL_DISP_2_SD6_inst_adr                                                  "0x0062"
#define SYS_PLL_DISP_2_SD6_inst                                                      0x0062
#define SYS_PLL_DISP_2_SD6_N_nxt_shift                                               (0)
#define SYS_PLL_DISP_2_SD6_N_nxt_mask                                                (0x0000FFFF)
#define SYS_PLL_DISP_2_SD6_N_nxt(data)                                               (0x0000FFFF&((data)<<0))
#define SYS_PLL_DISP_2_SD6_N_nxt_src(data)                                           ((0x0000FFFF&(data))>>0)
#define SYS_PLL_DISP_2_SD6_get_N_nxt(data)                                           ((0x0000FFFF&(data))>>0)


#define SYS_PLL_DISP_2_SD7                                                           0x1800018C
#define SYS_PLL_DISP_2_SD7_reg_addr                                                  "0xB800018C"
#define SYS_PLL_DISP_2_SD7_reg                                                       0xB800018C
#define set_SYS_PLL_DISP_2_SD7_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD7_reg)=data)
#define get_SYS_PLL_DISP_2_SD7_reg   (*((volatile unsigned int*) SYS_PLL_DISP_2_SD7_reg))
#define SYS_PLL_DISP_2_SD7_inst_adr                                                  "0x0063"
#define SYS_PLL_DISP_2_SD7_inst                                                      0x0063
#define SYS_PLL_DISP_2_SD7_N_nxt_add_shift                                           (16)
#define SYS_PLL_DISP_2_SD7_N_nxt_add_mask                                            (0x00FF0000)
#define SYS_PLL_DISP_2_SD7_N_nxt_add(data)                                           (0x00FF0000&((data)<<16))
#define SYS_PLL_DISP_2_SD7_N_nxt_add_src(data)                                       ((0x00FF0000&(data))>>16)
#define SYS_PLL_DISP_2_SD7_get_N_nxt_add(data)                                       ((0x00FF0000&(data))>>16)
#define SYS_PLL_DISP_2_SD7_N_nxt_add_period_shift                                    (0)
#define SYS_PLL_DISP_2_SD7_N_nxt_add_period_mask                                     (0x0000FFFF)
#define SYS_PLL_DISP_2_SD7_N_nxt_add_period(data)                                    (0x0000FFFF&((data)<<0))
#define SYS_PLL_DISP_2_SD7_N_nxt_add_period_src(data)                                ((0x0000FFFF&(data))>>0)
#define SYS_PLL_DISP_2_SD7_get_N_nxt_add_period(data)                                ((0x0000FFFF&(data))>>0)
#endif

#define SYS_PLL_HDMI                                                                 0x18000190
#define SYS_PLL_HDMI_reg_addr                                                        "0xB8000190"
#define SYS_PLL_HDMI_reg                                                             0xB8000190
#define set_SYS_PLL_HDMI_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_reg)=data)
#define get_SYS_PLL_HDMI_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_reg))
#define SYS_PLL_HDMI_inst_adr                                                        "0x0064"
#define SYS_PLL_HDMI_inst                                                            0x0064
#define SYS_PLL_HDMI_PLLHDMI_N_shift                                                 (24)
#define SYS_PLL_HDMI_PLLHDMI_N_mask                                                  (0x07000000)
#define SYS_PLL_HDMI_PLLHDMI_N(data)                                                 (0x07000000&((data)<<24))
#define SYS_PLL_HDMI_PLLHDMI_N_src(data)                                             ((0x07000000&(data))>>24)
#define SYS_PLL_HDMI_get_PLLHDMI_N(data)                                             ((0x07000000&(data))>>24)
#define SYS_PLL_HDMI_PLLHDMI_BP_shift                                                (23)
#define SYS_PLL_HDMI_PLLHDMI_BP_mask                                                 (0x00800000)
#define SYS_PLL_HDMI_PLLHDMI_BP(data)                                                (0x00800000&((data)<<23))
#define SYS_PLL_HDMI_PLLHDMI_BP_src(data)                                            ((0x00800000&(data))>>23)
#define SYS_PLL_HDMI_get_PLLHDMI_BP(data)                                            ((0x00800000&(data))>>23)
#define SYS_PLL_HDMI_PLLHDMI_M_shift                                                 (16)
#define SYS_PLL_HDMI_PLLHDMI_M_mask                                                  (0x007F0000)
#define SYS_PLL_HDMI_PLLHDMI_M(data)                                                 (0x007F0000&((data)<<16))
#define SYS_PLL_HDMI_PLLHDMI_M_src(data)                                             ((0x007F0000&(data))>>16)
#define SYS_PLL_HDMI_get_PLLHDMI_M(data)                                             ((0x007F0000&(data))>>16)
#define SYS_PLL_HDMI_PLLHDMI_Q_shift                                                 (12)
#define SYS_PLL_HDMI_PLLHDMI_Q_mask                                                  (0x0000F000)
#define SYS_PLL_HDMI_PLLHDMI_Q(data)                                                 (0x0000F000&((data)<<12))
#define SYS_PLL_HDMI_PLLHDMI_Q_src(data)                                             ((0x0000F000&(data))>>12)
#define SYS_PLL_HDMI_get_PLLHDMI_Q(data)                                             ((0x0000F000&(data))>>12)
#define SYS_PLL_HDMI_PLLHDMI_IP_shift                                                (10)
#define SYS_PLL_HDMI_PLLHDMI_IP_mask                                                 (0x00000C00)
#define SYS_PLL_HDMI_PLLHDMI_IP(data)                                                (0x00000C00&((data)<<10))
#define SYS_PLL_HDMI_PLLHDMI_IP_src(data)                                            ((0x00000C00&(data))>>10)
#define SYS_PLL_HDMI_get_PLLHDMI_IP(data)                                            ((0x00000C00&(data))>>10)
#define SYS_PLL_HDMI_PLLHDMI_RS_shift                                                (7)
#define SYS_PLL_HDMI_PLLHDMI_RS_mask                                                 (0x00000380)
#define SYS_PLL_HDMI_PLLHDMI_RS(data)                                                (0x00000380&((data)<<7))
#define SYS_PLL_HDMI_PLLHDMI_RS_src(data)                                            ((0x00000380&(data))>>7)
#define SYS_PLL_HDMI_get_PLLHDMI_RS(data)                                            ((0x00000380&(data))>>7)
#define SYS_PLL_HDMI_PLLHDMI_CS_shift                                                (5)
#define SYS_PLL_HDMI_PLLHDMI_CS_mask                                                 (0x00000060)
#define SYS_PLL_HDMI_PLLHDMI_CS(data)                                                (0x00000060&((data)<<5))
#define SYS_PLL_HDMI_PLLHDMI_CS_src(data)                                            ((0x00000060&(data))>>5)
#define SYS_PLL_HDMI_get_PLLHDMI_CS(data)                                            ((0x00000060&(data))>>5)
#define SYS_PLL_HDMI_PLLHDMI_CP_shift                                                (3)
#define SYS_PLL_HDMI_PLLHDMI_CP_mask                                                 (0x00000018)
#define SYS_PLL_HDMI_PLLHDMI_CP(data)                                                (0x00000018&((data)<<3))
#define SYS_PLL_HDMI_PLLHDMI_CP_src(data)                                            ((0x00000018&(data))>>3)
#define SYS_PLL_HDMI_get_PLLHDMI_CP(data)                                            ((0x00000018&(data))>>3)
#define SYS_PLL_HDMI_PLLHDMI_WDRST_shift                                             (2)
#define SYS_PLL_HDMI_PLLHDMI_WDRST_mask                                              (0x00000004)
#define SYS_PLL_HDMI_PLLHDMI_WDRST(data)                                             (0x00000004&((data)<<2))
#define SYS_PLL_HDMI_PLLHDMI_WDRST_src(data)                                         ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI_get_PLLHDMI_WDRST(data)                                         ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI_PLLHDMI_WDSET_shift                                             (1)
#define SYS_PLL_HDMI_PLLHDMI_WDSET_mask                                              (0x00000002)
#define SYS_PLL_HDMI_PLLHDMI_WDSET(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_HDMI_PLLHDMI_WDSET_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_get_PLLHDMI_WDSET(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_PLLHDMI_TST_shift                                               (0)
#define SYS_PLL_HDMI_PLLHDMI_TST_mask                                                (0x00000001)
#define SYS_PLL_HDMI_PLLHDMI_TST(data)                                               (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_PLLHDMI_TST_src(data)                                           ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI_get_PLLHDMI_TST(data)                                           ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI2                                                                0x18000194
#define SYS_PLL_HDMI2_reg_addr                                                       "0xB8000194"
#define SYS_PLL_HDMI2_reg                                                            0xB8000194
#define set_SYS_PLL_HDMI2_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI2_reg)=data)
#define get_SYS_PLL_HDMI2_reg   (*((volatile unsigned int*) SYS_PLL_HDMI2_reg))
#define SYS_PLL_HDMI2_inst_adr                                                       "0x0065"
#define SYS_PLL_HDMI2_inst                                                           0x0065
#define SYS_PLL_HDMI2_PLLHDMI_OEB_shift                                              (2)
#define SYS_PLL_HDMI2_PLLHDMI_OEB_mask                                               (0x00000004)
#define SYS_PLL_HDMI2_PLLHDMI_OEB(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_HDMI2_PLLHDMI_OEB_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI2_get_PLLHDMI_OEB(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI2_PLLHDMI_RSTB_shift                                             (1)
#define SYS_PLL_HDMI2_PLLHDMI_RSTB_mask                                              (0x00000002)
#define SYS_PLL_HDMI2_PLLHDMI_RSTB(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_HDMI2_PLLHDMI_RSTB_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI2_get_PLLHDMI_RSTB(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI2_PLLHDMI_POW_shift                                              (0)
#define SYS_PLL_HDMI2_PLLHDMI_POW_mask                                               (0x00000001)
#define SYS_PLL_HDMI2_PLLHDMI_POW(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_HDMI2_PLLHDMI_POW_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI2_get_PLLHDMI_POW(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_ETN                                                                  0x180001A0
#define SYS_PLL_ETN_reg_addr                                                         "0xB80001A0"
#define SYS_PLL_ETN_reg                                                              0xB80001A0
#define set_SYS_PLL_ETN_reg(data)   (*((volatile unsigned int*) SYS_PLL_ETN_reg)=data)
#define get_SYS_PLL_ETN_reg   (*((volatile unsigned int*) SYS_PLL_ETN_reg))
#define SYS_PLL_ETN_inst_adr                                                         "0x0068"
#define SYS_PLL_ETN_inst                                                             0x0068
#define SYS_PLL_ETN_PLLETN_N_shift                                                   (18)
#define SYS_PLL_ETN_PLLETN_N_mask                                                    (0x000C0000)
#define SYS_PLL_ETN_PLLETN_N(data)                                                   (0x000C0000&((data)<<18))
#define SYS_PLL_ETN_PLLETN_N_src(data)                                               ((0x000C0000&(data))>>18)
#define SYS_PLL_ETN_get_PLLETN_N(data)                                               ((0x000C0000&(data))>>18)
#define SYS_PLL_ETN_PLLETN_M_shift                                                   (11)
#define SYS_PLL_ETN_PLLETN_M_mask                                                    (0x0003F800)
#define SYS_PLL_ETN_PLLETN_M(data)                                                   (0x0003F800&((data)<<11))
#define SYS_PLL_ETN_PLLETN_M_src(data)                                               ((0x0003F800&(data))>>11)
#define SYS_PLL_ETN_get_PLLETN_M(data)                                               ((0x0003F800&(data))>>11)
#define SYS_PLL_ETN_PLLETN_Q1_shift                                                  (7)
#define SYS_PLL_ETN_PLLETN_Q1_mask                                                   (0x00000780)
#define SYS_PLL_ETN_PLLETN_Q1(data)                                                  (0x00000780&((data)<<7))
#define SYS_PLL_ETN_PLLETN_Q1_src(data)                                              ((0x00000780&(data))>>7)
#define SYS_PLL_ETN_get_PLLETN_Q1(data)                                              ((0x00000780&(data))>>7)
#define SYS_PLL_ETN_PLLETN_Q2_shift                                                  (5)
#define SYS_PLL_ETN_PLLETN_Q2_mask                                                   (0x00000060)
#define SYS_PLL_ETN_PLLETN_Q2(data)                                                  (0x00000060&((data)<<5))
#define SYS_PLL_ETN_PLLETN_Q2_src(data)                                              ((0x00000060&(data))>>5)
#define SYS_PLL_ETN_get_PLLETN_Q2(data)                                              ((0x00000060&(data))>>5)
#define SYS_PLL_ETN_PLLETN_IP_shift                                                  (3)
#define SYS_PLL_ETN_PLLETN_IP_mask                                                   (0x00000018)
#define SYS_PLL_ETN_PLLETN_IP(data)                                                  (0x00000018&((data)<<3))
#define SYS_PLL_ETN_PLLETN_IP_src(data)                                              ((0x00000018&(data))>>3)
#define SYS_PLL_ETN_get_PLLETN_IP(data)                                              ((0x00000018&(data))>>3)
#define SYS_PLL_ETN_PLLETN_WDRST_shift                                               (2)
#define SYS_PLL_ETN_PLLETN_WDRST_mask                                                (0x00000004)
#define SYS_PLL_ETN_PLLETN_WDRST(data)                                               (0x00000004&((data)<<2))
#define SYS_PLL_ETN_PLLETN_WDRST_src(data)                                           ((0x00000004&(data))>>2)
#define SYS_PLL_ETN_get_PLLETN_WDRST(data)                                           ((0x00000004&(data))>>2)
#define SYS_PLL_ETN_PLLETN_WDSET_shift                                               (1)
#define SYS_PLL_ETN_PLLETN_WDSET_mask                                                (0x00000002)
#define SYS_PLL_ETN_PLLETN_WDSET(data)                                               (0x00000002&((data)<<1))
#define SYS_PLL_ETN_PLLETN_WDSET_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_ETN_get_PLLETN_WDSET(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_ETN_PLLETN_TST_shift                                                 (0)
#define SYS_PLL_ETN_PLLETN_TST_mask                                                  (0x00000001)
#define SYS_PLL_ETN_PLLETN_TST(data)                                                 (0x00000001&((data)<<0))
#define SYS_PLL_ETN_PLLETN_TST_src(data)                                             ((0x00000001&(data))>>0)
#define SYS_PLL_ETN_get_PLLETN_TST(data)                                             ((0x00000001&(data))>>0)


#define SYS_PLL_ETN2                                                                 0x180001A4
#define SYS_PLL_ETN2_reg_addr                                                        "0xB80001A4"
#define SYS_PLL_ETN2_reg                                                             0xB80001A4
#define set_SYS_PLL_ETN2_reg(data)   (*((volatile unsigned int*) SYS_PLL_ETN2_reg)=data)
#define get_SYS_PLL_ETN2_reg   (*((volatile unsigned int*) SYS_PLL_ETN2_reg))
#define SYS_PLL_ETN2_inst_adr                                                        "0x0069"
#define SYS_PLL_ETN2_inst                                                            0x0069
#define SYS_PLL_ETN2_PLLETN_OEB_shift                                                (2)
#define SYS_PLL_ETN2_PLLETN_OEB_mask                                                 (0x00000004)
#define SYS_PLL_ETN2_PLLETN_OEB(data)                                                (0x00000004&((data)<<2))
#define SYS_PLL_ETN2_PLLETN_OEB_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_ETN2_get_PLLETN_OEB(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_ETN2_PLLETN_RSTB_shift                                               (1)
#define SYS_PLL_ETN2_PLLETN_RSTB_mask                                                (0x00000002)
#define SYS_PLL_ETN2_PLLETN_RSTB(data)                                               (0x00000002&((data)<<1))
#define SYS_PLL_ETN2_PLLETN_RSTB_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_ETN2_get_PLLETN_RSTB(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_ETN2_PLLETN_POW_shift                                                (0)
#define SYS_PLL_ETN2_PLLETN_POW_mask                                                 (0x00000001)
#define SYS_PLL_ETN2_PLLETN_POW(data)                                                (0x00000001&((data)<<0))
#define SYS_PLL_ETN2_PLLETN_POW_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_PLL_ETN2_get_PLLETN_POW(data)                                            ((0x00000001&(data))>>0)


#define SYS_PLL_DCSB1                                                                0x180001B0
#define SYS_PLL_DCSB1_reg_addr                                                       "0xB80001B0"
#define SYS_PLL_DCSB1_reg                                                            0xB80001B0
#define set_SYS_PLL_DCSB1_reg(data)   (*((volatile unsigned int*) SYS_PLL_DCSB1_reg)=data)
#define get_SYS_PLL_DCSB1_reg   (*((volatile unsigned int*) SYS_PLL_DCSB1_reg))
#define SYS_PLL_DCSB1_inst_adr                                                       "0x006C"
#define SYS_PLL_DCSB1_inst                                                           0x006C
#define SYS_PLL_DCSB1_PLLDCSB_N_shift                                                (25)
#define SYS_PLL_DCSB1_PLLDCSB_N_mask                                                 (0x06000000)
#define SYS_PLL_DCSB1_PLLDCSB_N(data)                                                (0x06000000&((data)<<25))
#define SYS_PLL_DCSB1_PLLDCSB_N_src(data)                                            ((0x06000000&(data))>>25)
#define SYS_PLL_DCSB1_get_PLLDCSB_N(data)                                            ((0x06000000&(data))>>25)
#define SYS_PLL_DCSB1_PLLDCSB_M_shift                                                (18)
#define SYS_PLL_DCSB1_PLLDCSB_M_mask                                                 (0x01FC0000)
#define SYS_PLL_DCSB1_PLLDCSB_M(data)                                                (0x01FC0000&((data)<<18))
#define SYS_PLL_DCSB1_PLLDCSB_M_src(data)                                            ((0x01FC0000&(data))>>18)
#define SYS_PLL_DCSB1_get_PLLDCSB_M(data)                                            ((0x01FC0000&(data))>>18)
#define SYS_PLL_DCSB1_PLLDCSB_IP_shift                                               (15)
#define SYS_PLL_DCSB1_PLLDCSB_IP_mask                                                (0x00038000)
#define SYS_PLL_DCSB1_PLLDCSB_IP(data)                                               (0x00038000&((data)<<15))
#define SYS_PLL_DCSB1_PLLDCSB_IP_src(data)                                           ((0x00038000&(data))>>15)
#define SYS_PLL_DCSB1_get_PLLDCSB_IP(data)                                           ((0x00038000&(data))>>15)
#define SYS_PLL_DCSB1_PLLDCSB_RS_shift                                               (11)
#define SYS_PLL_DCSB1_PLLDCSB_RS_mask                                                (0x00003800)
#define SYS_PLL_DCSB1_PLLDCSB_RS(data)                                               (0x00003800&((data)<<11))
#define SYS_PLL_DCSB1_PLLDCSB_RS_src(data)                                           ((0x00003800&(data))>>11)
#define SYS_PLL_DCSB1_get_PLLDCSB_RS(data)                                           ((0x00003800&(data))>>11)
#define SYS_PLL_DCSB1_PLLDCSB_CS_shift                                               (8)
#define SYS_PLL_DCSB1_PLLDCSB_CS_mask                                                (0x00000300)
#define SYS_PLL_DCSB1_PLLDCSB_CS(data)                                               (0x00000300&((data)<<8))
#define SYS_PLL_DCSB1_PLLDCSB_CS_src(data)                                           ((0x00000300&(data))>>8)
#define SYS_PLL_DCSB1_get_PLLDCSB_CS(data)                                           ((0x00000300&(data))>>8)
#define SYS_PLL_DCSB1_PLLDCSB_CP_shift                                               (5)
#define SYS_PLL_DCSB1_PLLDCSB_CP_mask                                                (0x00000060)
#define SYS_PLL_DCSB1_PLLDCSB_CP(data)                                               (0x00000060&((data)<<5))
#define SYS_PLL_DCSB1_PLLDCSB_CP_src(data)                                           ((0x00000060&(data))>>5)
#define SYS_PLL_DCSB1_get_PLLDCSB_CP(data)                                           ((0x00000060&(data))>>5)
#define SYS_PLL_DCSB1_PLLDCSB_R3_shift                                               (2)
#define SYS_PLL_DCSB1_PLLDCSB_R3_mask                                                (0x0000001C)
#define SYS_PLL_DCSB1_PLLDCSB_R3(data)                                               (0x0000001C&((data)<<2))
#define SYS_PLL_DCSB1_PLLDCSB_R3_src(data)                                           ((0x0000001C&(data))>>2)
#define SYS_PLL_DCSB1_get_PLLDCSB_R3(data)                                           ((0x0000001C&(data))>>2)
#define SYS_PLL_DCSB1_PLLDCSB_C3_shift                                               (0)
#define SYS_PLL_DCSB1_PLLDCSB_C3_mask                                                (0x00000003)
#define SYS_PLL_DCSB1_PLLDCSB_C3(data)                                               (0x00000003&((data)<<0))
#define SYS_PLL_DCSB1_PLLDCSB_C3_src(data)                                           ((0x00000003&(data))>>0)
#define SYS_PLL_DCSB1_get_PLLDCSB_C3(data)                                           ((0x00000003&(data))>>0)


#define SYS_PLL_DCSB2                                                                0x180001B4
#define SYS_PLL_DCSB2_reg_addr                                                       "0xB80001B4"
#define SYS_PLL_DCSB2_reg                                                            0xB80001B4
#define set_SYS_PLL_DCSB2_reg(data)   (*((volatile unsigned int*) SYS_PLL_DCSB2_reg)=data)
#define get_SYS_PLL_DCSB2_reg   (*((volatile unsigned int*) SYS_PLL_DCSB2_reg))
#define SYS_PLL_DCSB2_inst_adr                                                       "0x006D"
#define SYS_PLL_DCSB2_inst                                                           0x006D
#define SYS_PLL_DCSB2_write_en5_shift                                                (18)
#define SYS_PLL_DCSB2_write_en5_mask                                                 (0x00040000)
#define SYS_PLL_DCSB2_write_en5(data)                                                (0x00040000&((data)<<18))
#define SYS_PLL_DCSB2_write_en5_src(data)                                            ((0x00040000&(data))>>18)
#define SYS_PLL_DCSB2_get_write_en5(data)                                            ((0x00040000&(data))>>18)
#define SYS_PLL_DCSB2_PLLDCSB_PI_RL_shift                                            (16)
#define SYS_PLL_DCSB2_PLLDCSB_PI_RL_mask                                             (0x00030000)
#define SYS_PLL_DCSB2_PLLDCSB_PI_RL(data)                                            (0x00030000&((data)<<16))
#define SYS_PLL_DCSB2_PLLDCSB_PI_RL_src(data)                                        ((0x00030000&(data))>>16)
#define SYS_PLL_DCSB2_get_PLLDCSB_PI_RL(data)                                        ((0x00030000&(data))>>16)
#define SYS_PLL_DCSB2_PLLDCSB_PI_RS_shift                                            (14)
#define SYS_PLL_DCSB2_PLLDCSB_PI_RS_mask                                             (0x0000C000)
#define SYS_PLL_DCSB2_PLLDCSB_PI_RS(data)                                            (0x0000C000&((data)<<14))
#define SYS_PLL_DCSB2_PLLDCSB_PI_RS_src(data)                                        ((0x0000C000&(data))>>14)
#define SYS_PLL_DCSB2_get_PLLDCSB_PI_RS(data)                                        ((0x0000C000&(data))>>14)
#define SYS_PLL_DCSB2_PLLDCSB_PI_BIAS_shift                                          (12)
#define SYS_PLL_DCSB2_PLLDCSB_PI_BIAS_mask                                           (0x00003000)
#define SYS_PLL_DCSB2_PLLDCSB_PI_BIAS(data)                                          (0x00003000&((data)<<12))
#define SYS_PLL_DCSB2_PLLDCSB_PI_BIAS_src(data)                                      ((0x00003000&(data))>>12)
#define SYS_PLL_DCSB2_get_PLLDCSB_PI_BIAS(data)                                      ((0x00003000&(data))>>12)
#define SYS_PLL_DCSB2_write_en4_shift                                                (11)
#define SYS_PLL_DCSB2_write_en4_mask                                                 (0x00000800)
#define SYS_PLL_DCSB2_write_en4(data)                                                (0x00000800&((data)<<11))
#define SYS_PLL_DCSB2_write_en4_src(data)                                            ((0x00000800&(data))>>11)
#define SYS_PLL_DCSB2_get_write_en4(data)                                            ((0x00000800&(data))>>11)
#define SYS_PLL_DCSB2_PLLDCSB_WDMODE_shift                                           (9)
#define SYS_PLL_DCSB2_PLLDCSB_WDMODE_mask                                            (0x00000600)
#define SYS_PLL_DCSB2_PLLDCSB_WDMODE(data)                                           (0x00000600&((data)<<9))
#define SYS_PLL_DCSB2_PLLDCSB_WDMODE_src(data)                                       ((0x00000600&(data))>>9)
#define SYS_PLL_DCSB2_get_PLLDCSB_WDMODE(data)                                       ((0x00000600&(data))>>9)
#define SYS_PLL_DCSB2_write_en3_shift                                                (6)
#define SYS_PLL_DCSB2_write_en3_mask                                                 (0x00000040)
#define SYS_PLL_DCSB2_write_en3(data)                                                (0x00000040&((data)<<6))
#define SYS_PLL_DCSB2_write_en3_src(data)                                            ((0x00000040&(data))>>6)
#define SYS_PLL_DCSB2_get_write_en3(data)                                            ((0x00000040&(data))>>6)
#define SYS_PLL_DCSB2_PLLDCSB_FUPDN_shift                                            (5)
#define SYS_PLL_DCSB2_PLLDCSB_FUPDN_mask                                             (0x00000020)
#define SYS_PLL_DCSB2_PLLDCSB_FUPDN(data)                                            (0x00000020&((data)<<5))
#define SYS_PLL_DCSB2_PLLDCSB_FUPDN_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_PLL_DCSB2_get_PLLDCSB_FUPDN(data)                                        ((0x00000020&(data))>>5)
#define SYS_PLL_DCSB2_PLLDCSB_PSEN_shift                                             (4)
#define SYS_PLL_DCSB2_PLLDCSB_PSEN_mask                                              (0x00000010)
#define SYS_PLL_DCSB2_PLLDCSB_PSEN(data)                                             (0x00000010&((data)<<4))
#define SYS_PLL_DCSB2_PLLDCSB_PSEN_src(data)                                         ((0x00000010&(data))>>4)
#define SYS_PLL_DCSB2_get_PLLDCSB_PSEN(data)                                         ((0x00000010&(data))>>4)
#define SYS_PLL_DCSB2_PLLDCSB_VCORB_shift                                            (3)
#define SYS_PLL_DCSB2_PLLDCSB_VCORB_mask                                             (0x00000008)
#define SYS_PLL_DCSB2_PLLDCSB_VCORB(data)                                            (0x00000008&((data)<<3))
#define SYS_PLL_DCSB2_PLLDCSB_VCORB_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_PLL_DCSB2_get_PLLDCSB_VCORB(data)                                        ((0x00000008&(data))>>3)
#define SYS_PLL_DCSB2_write_en1_shift                                                (2)
#define SYS_PLL_DCSB2_write_en1_mask                                                 (0x00000004)
#define SYS_PLL_DCSB2_write_en1(data)                                                (0x00000004&((data)<<2))
#define SYS_PLL_DCSB2_write_en1_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_DCSB2_get_write_en1(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_DCSB2_PLLDCSB_TST_shift                                              (1)
#define SYS_PLL_DCSB2_PLLDCSB_TST_mask                                               (0x00000002)
#define SYS_PLL_DCSB2_PLLDCSB_TST(data)                                              (0x00000002&((data)<<1))
#define SYS_PLL_DCSB2_PLLDCSB_TST_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_PLL_DCSB2_get_PLLDCSB_TST(data)                                          ((0x00000002&(data))>>1)
#define SYS_PLL_DCSB2_PLLDCSB_PSTST_shift                                            (0)
#define SYS_PLL_DCSB2_PLLDCSB_PSTST_mask                                             (0x00000001)
#define SYS_PLL_DCSB2_PLLDCSB_PSTST(data)                                            (0x00000001&((data)<<0))
#define SYS_PLL_DCSB2_PLLDCSB_PSTST_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_PLL_DCSB2_get_PLLDCSB_PSTST(data)                                        ((0x00000001&(data))>>0)


#define SYS_PLL_DCSB3                                                                0x180001B8
#define SYS_PLL_DCSB3_reg_addr                                                       "0xB80001B8"
#define SYS_PLL_DCSB3_reg                                                            0xB80001B8
#define set_SYS_PLL_DCSB3_reg(data)   (*((volatile unsigned int*) SYS_PLL_DCSB3_reg)=data)
#define get_SYS_PLL_DCSB3_reg   (*((volatile unsigned int*) SYS_PLL_DCSB3_reg))
#define SYS_PLL_DCSB3_inst_adr                                                       "0x006E"
#define SYS_PLL_DCSB3_inst                                                           0x006E
#define SYS_PLL_DCSB3_PLLDCSB_DIV_shift                                              (3)
#define SYS_PLL_DCSB3_PLLDCSB_DIV_mask                                               (0x00000008)
#define SYS_PLL_DCSB3_PLLDCSB_DIV(data)                                              (0x00000008&((data)<<3))
#define SYS_PLL_DCSB3_PLLDCSB_DIV_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_DCSB3_get_PLLDCSB_DIV(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_DCSB3_PLLDCSB_OEB_shift                                              (2)
#define SYS_PLL_DCSB3_PLLDCSB_OEB_mask                                               (0x00000004)
#define SYS_PLL_DCSB3_PLLDCSB_OEB(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_DCSB3_PLLDCSB_OEB_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_DCSB3_get_PLLDCSB_OEB(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_DCSB3_PLLDCSB_RSTB_shift                                             (1)
#define SYS_PLL_DCSB3_PLLDCSB_RSTB_mask                                              (0x00000002)
#define SYS_PLL_DCSB3_PLLDCSB_RSTB(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_DCSB3_PLLDCSB_RSTB_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_DCSB3_get_PLLDCSB_RSTB(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_DCSB3_PLLDCSB_POW_shift                                              (0)
#define SYS_PLL_DCSB3_PLLDCSB_POW_mask                                               (0x00000001)
#define SYS_PLL_DCSB3_PLLDCSB_POW(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_DCSB3_PLLDCSB_POW_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_DCSB3_get_PLLDCSB_POW(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_GPU1                                                                 0x180001C0
#define SYS_PLL_GPU1_reg_addr                                                        "0xB80001C0"
#define SYS_PLL_GPU1_reg                                                             0xB80001C0
#define set_SYS_PLL_GPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_GPU1_reg)=data)
#define get_SYS_PLL_GPU1_reg   (*((volatile unsigned int*) SYS_PLL_GPU1_reg))
#define SYS_PLL_GPU1_inst_adr                                                        "0x0070"
#define SYS_PLL_GPU1_inst                                                            0x0070
#define SYS_PLL_GPU1_PLLGPU_N_shift                                                  (25)
#define SYS_PLL_GPU1_PLLGPU_N_mask                                                   (0x06000000)
#define SYS_PLL_GPU1_PLLGPU_N(data)                                                  (0x06000000&((data)<<25))
#define SYS_PLL_GPU1_PLLGPU_N_src(data)                                              ((0x06000000&(data))>>25)
#define SYS_PLL_GPU1_get_PLLGPU_N(data)                                              ((0x06000000&(data))>>25)
#define SYS_PLL_GPU1_PLLGPU_M_shift                                                  (18)
#define SYS_PLL_GPU1_PLLGPU_M_mask                                                   (0x01FC0000)
#define SYS_PLL_GPU1_PLLGPU_M(data)                                                  (0x01FC0000&((data)<<18))
#define SYS_PLL_GPU1_PLLGPU_M_src(data)                                              ((0x01FC0000&(data))>>18)
#define SYS_PLL_GPU1_get_PLLGPU_M(data)                                              ((0x01FC0000&(data))>>18)
#define SYS_PLL_GPU1_PLLGPU_IP_shift                                                 (15)
#define SYS_PLL_GPU1_PLLGPU_IP_mask                                                  (0x00038000)
#define SYS_PLL_GPU1_PLLGPU_IP(data)                                                 (0x00038000&((data)<<15))
#define SYS_PLL_GPU1_PLLGPU_IP_src(data)                                             ((0x00038000&(data))>>15)
#define SYS_PLL_GPU1_get_PLLGPU_IP(data)                                             ((0x00038000&(data))>>15)
#define SYS_PLL_GPU1_PLLGPU_RS_shift                                                 (11)
#define SYS_PLL_GPU1_PLLGPU_RS_mask                                                  (0x00003800)
#define SYS_PLL_GPU1_PLLGPU_RS(data)                                                 (0x00003800&((data)<<11))
#define SYS_PLL_GPU1_PLLGPU_RS_src(data)                                             ((0x00003800&(data))>>11)
#define SYS_PLL_GPU1_get_PLLGPU_RS(data)                                             ((0x00003800&(data))>>11)
#define SYS_PLL_GPU1_PLLGPU_CS_shift                                                 (8)
#define SYS_PLL_GPU1_PLLGPU_CS_mask                                                  (0x00000300)
#define SYS_PLL_GPU1_PLLGPU_CS(data)                                                 (0x00000300&((data)<<8))
#define SYS_PLL_GPU1_PLLGPU_CS_src(data)                                             ((0x00000300&(data))>>8)
#define SYS_PLL_GPU1_get_PLLGPU_CS(data)                                             ((0x00000300&(data))>>8)
#define SYS_PLL_GPU1_PLLGPU_CP_shift                                                 (5)
#define SYS_PLL_GPU1_PLLGPU_CP_mask                                                  (0x00000060)
#define SYS_PLL_GPU1_PLLGPU_CP(data)                                                 (0x00000060&((data)<<5))
#define SYS_PLL_GPU1_PLLGPU_CP_src(data)                                             ((0x00000060&(data))>>5)
#define SYS_PLL_GPU1_get_PLLGPU_CP(data)                                             ((0x00000060&(data))>>5)
#define SYS_PLL_GPU1_PLLGPU_R3_shift                                                 (2)
#define SYS_PLL_GPU1_PLLGPU_R3_mask                                                  (0x0000001C)
#define SYS_PLL_GPU1_PLLGPU_R3(data)                                                 (0x0000001C&((data)<<2))
#define SYS_PLL_GPU1_PLLGPU_R3_src(data)                                             ((0x0000001C&(data))>>2)
#define SYS_PLL_GPU1_get_PLLGPU_R3(data)                                             ((0x0000001C&(data))>>2)
#define SYS_PLL_GPU1_PLLGPU_C3_shift                                                 (0)
#define SYS_PLL_GPU1_PLLGPU_C3_mask                                                  (0x00000003)
#define SYS_PLL_GPU1_PLLGPU_C3(data)                                                 (0x00000003&((data)<<0))
#define SYS_PLL_GPU1_PLLGPU_C3_src(data)                                             ((0x00000003&(data))>>0)
#define SYS_PLL_GPU1_get_PLLGPU_C3(data)                                             ((0x00000003&(data))>>0)


#define SYS_PLL_GPU2                                                                 0x180001C4
#define SYS_PLL_GPU2_reg_addr                                                        "0xB80001C4"
#define SYS_PLL_GPU2_reg                                                             0xB80001C4
#define set_SYS_PLL_GPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_GPU2_reg)=data)
#define get_SYS_PLL_GPU2_reg   (*((volatile unsigned int*) SYS_PLL_GPU2_reg))
#define SYS_PLL_GPU2_inst_adr                                                        "0x0071"
#define SYS_PLL_GPU2_inst                                                            0x0071
#define SYS_PLL_GPU2_write_en5_shift                                                 (18)
#define SYS_PLL_GPU2_write_en5_mask                                                  (0x00040000)
#define SYS_PLL_GPU2_write_en5(data)                                                 (0x00040000&((data)<<18))
#define SYS_PLL_GPU2_write_en5_src(data)                                             ((0x00040000&(data))>>18)
#define SYS_PLL_GPU2_get_write_en5(data)                                             ((0x00040000&(data))>>18)
#define SYS_PLL_GPU2_PLLGPU_PI_RL_shift                                              (16)
#define SYS_PLL_GPU2_PLLGPU_PI_RL_mask                                               (0x00030000)
#define SYS_PLL_GPU2_PLLGPU_PI_RL(data)                                              (0x00030000&((data)<<16))
#define SYS_PLL_GPU2_PLLGPU_PI_RL_src(data)                                          ((0x00030000&(data))>>16)
#define SYS_PLL_GPU2_get_PLLGPU_PI_RL(data)                                          ((0x00030000&(data))>>16)
#define SYS_PLL_GPU2_PLLGPU_PI_RS_shift                                              (14)
#define SYS_PLL_GPU2_PLLGPU_PI_RS_mask                                               (0x0000C000)
#define SYS_PLL_GPU2_PLLGPU_PI_RS(data)                                              (0x0000C000&((data)<<14))
#define SYS_PLL_GPU2_PLLGPU_PI_RS_src(data)                                          ((0x0000C000&(data))>>14)
#define SYS_PLL_GPU2_get_PLLGPU_PI_RS(data)                                          ((0x0000C000&(data))>>14)
#define SYS_PLL_GPU2_PLLGPU_PI_BIAS_shift                                            (12)
#define SYS_PLL_GPU2_PLLGPU_PI_BIAS_mask                                             (0x00003000)
#define SYS_PLL_GPU2_PLLGPU_PI_BIAS(data)                                            (0x00003000&((data)<<12))
#define SYS_PLL_GPU2_PLLGPU_PI_BIAS_src(data)                                        ((0x00003000&(data))>>12)
#define SYS_PLL_GPU2_get_PLLGPU_PI_BIAS(data)                                        ((0x00003000&(data))>>12)
#define SYS_PLL_GPU2_write_en4_shift                                                 (11)
#define SYS_PLL_GPU2_write_en4_mask                                                  (0x00000800)
#define SYS_PLL_GPU2_write_en4(data)                                                 (0x00000800&((data)<<11))
#define SYS_PLL_GPU2_write_en4_src(data)                                             ((0x00000800&(data))>>11)
#define SYS_PLL_GPU2_get_write_en4(data)                                             ((0x00000800&(data))>>11)
#define SYS_PLL_GPU2_PLLGPU_WDMODE_shift                                             (9)
#define SYS_PLL_GPU2_PLLGPU_WDMODE_mask                                              (0x00000600)
#define SYS_PLL_GPU2_PLLGPU_WDMODE(data)                                             (0x00000600&((data)<<9))
#define SYS_PLL_GPU2_PLLGPU_WDMODE_src(data)                                         ((0x00000600&(data))>>9)
#define SYS_PLL_GPU2_get_PLLGPU_WDMODE(data)                                         ((0x00000600&(data))>>9)
#define SYS_PLL_GPU2_write_en3_shift                                                 (6)
#define SYS_PLL_GPU2_write_en3_mask                                                  (0x00000040)
#define SYS_PLL_GPU2_write_en3(data)                                                 (0x00000040&((data)<<6))
#define SYS_PLL_GPU2_write_en3_src(data)                                             ((0x00000040&(data))>>6)
#define SYS_PLL_GPU2_get_write_en3(data)                                             ((0x00000040&(data))>>6)
#define SYS_PLL_GPU2_PLLGPU_FUPDN_shift                                              (5)
#define SYS_PLL_GPU2_PLLGPU_FUPDN_mask                                               (0x00000020)
#define SYS_PLL_GPU2_PLLGPU_FUPDN(data)                                              (0x00000020&((data)<<5))
#define SYS_PLL_GPU2_PLLGPU_FUPDN_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_PLL_GPU2_get_PLLGPU_FUPDN(data)                                          ((0x00000020&(data))>>5)
#define SYS_PLL_GPU2_PLLGPU_PSEN_shift                                               (4)
#define SYS_PLL_GPU2_PLLGPU_PSEN_mask                                                (0x00000010)
#define SYS_PLL_GPU2_PLLGPU_PSEN(data)                                               (0x00000010&((data)<<4))
#define SYS_PLL_GPU2_PLLGPU_PSEN_src(data)                                           ((0x00000010&(data))>>4)
#define SYS_PLL_GPU2_get_PLLGPU_PSEN(data)                                           ((0x00000010&(data))>>4)
#define SYS_PLL_GPU2_PLLGPU_VCORB_shift                                              (3)
#define SYS_PLL_GPU2_PLLGPU_VCORB_mask                                               (0x00000008)
#define SYS_PLL_GPU2_PLLGPU_VCORB(data)                                              (0x00000008&((data)<<3))
#define SYS_PLL_GPU2_PLLGPU_VCORB_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_GPU2_get_PLLGPU_VCORB(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_GPU2_write_en1_shift                                                 (2)
#define SYS_PLL_GPU2_write_en1_mask                                                  (0x00000004)
#define SYS_PLL_GPU2_write_en1(data)                                                 (0x00000004&((data)<<2))
#define SYS_PLL_GPU2_write_en1_src(data)                                             ((0x00000004&(data))>>2)
#define SYS_PLL_GPU2_get_write_en1(data)                                             ((0x00000004&(data))>>2)
#define SYS_PLL_GPU2_PLLGPU_TST_shift                                                (1)
#define SYS_PLL_GPU2_PLLGPU_TST_mask                                                 (0x00000002)
#define SYS_PLL_GPU2_PLLGPU_TST(data)                                                (0x00000002&((data)<<1))
#define SYS_PLL_GPU2_PLLGPU_TST_src(data)                                            ((0x00000002&(data))>>1)
#define SYS_PLL_GPU2_get_PLLGPU_TST(data)                                            ((0x00000002&(data))>>1)
#define SYS_PLL_GPU2_PLLGPU_PSTST_shift                                              (0)
#define SYS_PLL_GPU2_PLLGPU_PSTST_mask                                               (0x00000001)
#define SYS_PLL_GPU2_PLLGPU_PSTST(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_GPU2_PLLGPU_PSTST_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_GPU2_get_PLLGPU_PSTST(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_GPU3                                                                 0x180001C8
#define SYS_PLL_GPU3_reg_addr                                                        "0xB80001C8"
#define SYS_PLL_GPU3_reg                                                             0xB80001C8
#define set_SYS_PLL_GPU3_reg(data)   (*((volatile unsigned int*) SYS_PLL_GPU3_reg)=data)
#define get_SYS_PLL_GPU3_reg   (*((volatile unsigned int*) SYS_PLL_GPU3_reg))
#define SYS_PLL_GPU3_inst_adr                                                        "0x0072"
#define SYS_PLL_GPU3_inst                                                            0x0072
#define SYS_PLL_GPU3_PLLGPU_DIV_shift                                                (3)
#define SYS_PLL_GPU3_PLLGPU_DIV_mask                                                 (0x00000008)
#define SYS_PLL_GPU3_PLLGPU_DIV(data)                                                (0x00000008&((data)<<3))
#define SYS_PLL_GPU3_PLLGPU_DIV_src(data)                                            ((0x00000008&(data))>>3)
#define SYS_PLL_GPU3_get_PLLGPU_DIV(data)                                            ((0x00000008&(data))>>3)
#define SYS_PLL_GPU3_PLLGPU_OEB_shift                                                (2)
#define SYS_PLL_GPU3_PLLGPU_OEB_mask                                                 (0x00000004)
#define SYS_PLL_GPU3_PLLGPU_OEB(data)                                                (0x00000004&((data)<<2))
#define SYS_PLL_GPU3_PLLGPU_OEB_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_GPU3_get_PLLGPU_OEB(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_GPU3_PLLGPU_RSTB_shift                                               (1)
#define SYS_PLL_GPU3_PLLGPU_RSTB_mask                                                (0x00000002)
#define SYS_PLL_GPU3_PLLGPU_RSTB(data)                                               (0x00000002&((data)<<1))
#define SYS_PLL_GPU3_PLLGPU_RSTB_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_GPU3_get_PLLGPU_RSTB(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_GPU3_PLLGPU_POW_shift                                                (0)
#define SYS_PLL_GPU3_PLLGPU_POW_mask                                                 (0x00000001)
#define SYS_PLL_GPU3_PLLGPU_POW(data)                                                (0x00000001&((data)<<0))
#define SYS_PLL_GPU3_PLLGPU_POW_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_PLL_GPU3_get_PLLGPU_POW(data)                                            ((0x00000001&(data))>>0)


#define SYS_PLL_XTAL_CTRL                                                            0x180001E0
#define SYS_PLL_XTAL_CTRL_reg_addr                                                   "0xB80001E0"
#define SYS_PLL_XTAL_CTRL_reg                                                        0xB80001E0
#define set_SYS_PLL_XTAL_CTRL_reg(data)   (*((volatile unsigned int*) SYS_PLL_XTAL_CTRL_reg)=data)
#define get_SYS_PLL_XTAL_CTRL_reg   (*((volatile unsigned int*) SYS_PLL_XTAL_CTRL_reg))
#define SYS_PLL_XTAL_CTRL_inst_adr                                                   "0x0078"
#define SYS_PLL_XTAL_CTRL_inst                                                       0x0078
#define SYS_PLL_XTAL_CTRL_XTAL_PAD_DRV_shift                                         (0)
#define SYS_PLL_XTAL_CTRL_XTAL_PAD_DRV_mask                                          (0x00000003)
#define SYS_PLL_XTAL_CTRL_XTAL_PAD_DRV(data)                                         (0x00000003&((data)<<0))
#define SYS_PLL_XTAL_CTRL_XTAL_PAD_DRV_src(data)                                     ((0x00000003&(data))>>0)
#define SYS_PLL_XTAL_CTRL_get_XTAL_PAD_DRV(data)                                     ((0x00000003&(data))>>0)


#define SYS_PLL_DDR6                                                                 0x180001F0
#define SYS_PLL_DDR6_reg_addr                                                        "0xB80001F0"
#define SYS_PLL_DDR6_reg                                                             0xB80001F0
#define set_SYS_PLL_DDR6_reg(data)   (*((volatile unsigned int*) SYS_PLL_DDR6_reg)=data)
#define get_SYS_PLL_DDR6_reg   (*((volatile unsigned int*) SYS_PLL_DDR6_reg))
#define SYS_PLL_DDR6_inst_adr                                                        "0x007C"
#define SYS_PLL_DDR6_inst                                                            0x007C
#define SYS_PLL_DDR6_POWDET_DDR_shift                                                (0)
#define SYS_PLL_DDR6_POWDET_DDR_mask                                                 (0x00000001)
#define SYS_PLL_DDR6_POWDET_DDR(data)                                                (0x00000001&((data)<<0))
#define SYS_PLL_DDR6_POWDET_DDR_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_PLL_DDR6_get_POWDET_DDR(data)                                            ((0x00000001&(data))>>0)


#define SYS_PLL_OTHER                                                                0x18000200
#define SYS_PLL_OTHER_reg_addr                                                       "0xB8000200"
#define SYS_PLL_OTHER_reg                                                            0xB8000200
#define set_SYS_PLL_OTHER_reg(data)   (*((volatile unsigned int*) SYS_PLL_OTHER_reg)=data)
#define get_SYS_PLL_OTHER_reg   (*((volatile unsigned int*) SYS_PLL_OTHER_reg))
#define SYS_PLL_OTHER_inst_adr                                                       "0x0080"
#define SYS_PLL_OTHER_inst                                                           0x0080
#define SYS_PLL_OTHER_POR_VSET_shift                                                 (12)
#define SYS_PLL_OTHER_POR_VSET_mask                                                  (0x00003000)
#define SYS_PLL_OTHER_POR_VSET(data)                                                 (0x00003000&((data)<<12))
#define SYS_PLL_OTHER_POR_VSET_src(data)                                             ((0x00003000&(data))>>12)
#define SYS_PLL_OTHER_get_POR_VSET(data)                                             ((0x00003000&(data))>>12)
#define SYS_PLL_OTHER_PLLDDS_SEL_shift                                               (11)
#define SYS_PLL_OTHER_PLLDDS_SEL_mask                                                (0x00000800)
#define SYS_PLL_OTHER_PLLDDS_SEL(data)                                               (0x00000800&((data)<<11))
#define SYS_PLL_OTHER_PLLDDS_SEL_src(data)                                           ((0x00000800&(data))>>11)
#define SYS_PLL_OTHER_get_PLLDDS_SEL(data)                                           ((0x00000800&(data))>>11)
#define SYS_PLL_OTHER_PLLDISP_SEL_shift                                              (9)
#define SYS_PLL_OTHER_PLLDISP_SEL_mask                                               (0x00000600)
#define SYS_PLL_OTHER_PLLDISP_SEL(data)                                              (0x00000600&((data)<<9))
#define SYS_PLL_OTHER_PLLDISP_SEL_src(data)                                          ((0x00000600&(data))>>9)
#define SYS_PLL_OTHER_get_PLLDISP_SEL(data)                                          ((0x00000600&(data))>>9)
#define SYS_PLL_OTHER_PLLHDMI_SEL_shift                                              (7)
#define SYS_PLL_OTHER_PLLHDMI_SEL_mask                                               (0x00000180)
#define SYS_PLL_OTHER_PLLHDMI_SEL(data)                                              (0x00000180&((data)<<7))
#define SYS_PLL_OTHER_PLLHDMI_SEL_src(data)                                          ((0x00000180&(data))>>7)
#define SYS_PLL_OTHER_get_PLLHDMI_SEL(data)                                          ((0x00000180&(data))>>7)
#define SYS_PLL_OTHER_PLLTST_SEL_shift                                               (3)
#define SYS_PLL_OTHER_PLLTST_SEL_mask                                                (0x00000078)
#define SYS_PLL_OTHER_PLLTST_SEL(data)                                               (0x00000078&((data)<<3))
#define SYS_PLL_OTHER_PLLTST_SEL_src(data)                                           ((0x00000078&(data))>>3)
#define SYS_PLL_OTHER_get_PLLTST_SEL(data)                                           ((0x00000078&(data))>>3)
#define SYS_PLL_OTHER_PLLTST_DIV_shift                                               (0)
#define SYS_PLL_OTHER_PLLTST_DIV_mask                                                (0x00000007)
#define SYS_PLL_OTHER_PLLTST_DIV(data)                                               (0x00000007&((data)<<0))
#define SYS_PLL_OTHER_PLLTST_DIV_src(data)                                           ((0x00000007&(data))>>0)
#define SYS_PLL_OTHER_get_PLLTST_DIV(data)                                           ((0x00000007&(data))>>0)

#if 0
#define SYS_BG_CTL                                                                   0x18000204
#define SYS_BG_CTL_reg_addr                                                          "0xB8000204"
#define SYS_BG_CTL_reg                                                               0xB8000204
#define set_SYS_BG_CTL_reg(data)   (*((volatile unsigned int*) SYS_BG_CTL_reg)=data)
#define get_SYS_BG_CTL_reg   (*((volatile unsigned int*) SYS_BG_CTL_reg))
#define SYS_BG_CTL_inst_adr                                                          "0x0081"
#define SYS_BG_CTL_inst                                                              0x0081
#define SYS_BG_CTL_VDAC_BGR_shift                                                    (0)
#define SYS_BG_CTL_VDAC_BGR_mask                                                     (0x00000003)
#define SYS_BG_CTL_VDAC_BGR(data)                                                    (0x00000003&((data)<<0))
#define SYS_BG_CTL_VDAC_BGR_src(data)                                                ((0x00000003&(data))>>0)
#define SYS_BG_CTL_get_VDAC_BGR(data)                                                ((0x00000003&(data))>>0)


#define SYS_PCIE_PHY_CTRL                                                            0x18000280
#define SYS_PCIE_PHY_CTRL_reg_addr                                                   "0xB8000280"
#define SYS_PCIE_PHY_CTRL_reg                                                        0xB8000280
#define set_SYS_PCIE_PHY_CTRL_reg(data)   (*((volatile unsigned int*) SYS_PCIE_PHY_CTRL_reg)=data)
#define get_SYS_PCIE_PHY_CTRL_reg   (*((volatile unsigned int*) SYS_PCIE_PHY_CTRL_reg))
#define SYS_PCIE_PHY_CTRL_inst_adr                                                   "0x00A0"
#define SYS_PCIE_PHY_CTRL_inst                                                       0x00A0
#define SYS_PCIE_PHY_CTRL_RX50_LINK_shift                                            (4)
#define SYS_PCIE_PHY_CTRL_RX50_LINK_mask                                             (0x00000010)
#define SYS_PCIE_PHY_CTRL_RX50_LINK(data)                                            (0x00000010&((data)<<4))
#define SYS_PCIE_PHY_CTRL_RX50_LINK_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_PCIE_PHY_CTRL_get_RX50_LINK(data)                                        ((0x00000010&(data))>>4)
#define SYS_PCIE_PHY_CTRL_POW_PCIEX_shift                                            (3)
#define SYS_PCIE_PHY_CTRL_POW_PCIEX_mask                                             (0x00000008)
#define SYS_PCIE_PHY_CTRL_POW_PCIEX(data)                                            (0x00000008&((data)<<3))
#define SYS_PCIE_PHY_CTRL_POW_PCIEX_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_PCIE_PHY_CTRL_get_POW_PCIEX(data)                                        ((0x00000008&(data))>>3)
#define SYS_PCIE_PHY_CTRL_REG_PLLDVR_shift                                           (0)
#define SYS_PCIE_PHY_CTRL_REG_PLLDVR_mask                                            (0x00000007)
#define SYS_PCIE_PHY_CTRL_REG_PLLDVR(data)                                           (0x00000007&((data)<<0))
#define SYS_PCIE_PHY_CTRL_REG_PLLDVR_src(data)                                       ((0x00000007&(data))>>0)
#define SYS_PCIE_PHY_CTRL_get_REG_PLLDVR(data)                                       ((0x00000007&(data))>>0)


#define SYS_USB3_PHY_CTRL                                                            0x18000290
#define SYS_USB3_PHY_CTRL_reg_addr                                                   "0xB8000290"
#define SYS_USB3_PHY_CTRL_reg                                                        0xB8000290
#define set_SYS_USB3_PHY_CTRL_reg(data)   (*((volatile unsigned int*) SYS_USB3_PHY_CTRL_reg)=data)
#define get_SYS_USB3_PHY_CTRL_reg   (*((volatile unsigned int*) SYS_USB3_PHY_CTRL_reg))
#define SYS_USB3_PHY_CTRL_inst_adr                                                   "0x00A4"
#define SYS_USB3_PHY_CTRL_inst                                                       0x00A4
#define SYS_USB3_PHY_CTRL_P1_CMU_EN_shift                                            (5)
#define SYS_USB3_PHY_CTRL_P1_CMU_EN_mask                                             (0x00000020)
#define SYS_USB3_PHY_CTRL_P1_CMU_EN(data)                                            (0x00000020&((data)<<5))
#define SYS_USB3_PHY_CTRL_P1_CMU_EN_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_USB3_PHY_CTRL_get_P1_CMU_EN(data)                                        ((0x00000020&(data))>>5)
#define SYS_USB3_PHY_CTRL_P0_CMU_EN_shift                                            (4)
#define SYS_USB3_PHY_CTRL_P0_CMU_EN_mask                                             (0x00000010)
#define SYS_USB3_PHY_CTRL_P0_CMU_EN(data)                                            (0x00000010&((data)<<4))
#define SYS_USB3_PHY_CTRL_P0_CMU_EN_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_USB3_PHY_CTRL_get_P0_CMU_EN(data)                                        ((0x00000010&(data))>>4)
#define SYS_USB3_PHY_CTRL_P1_POW_USB3_shift                                          (3)
#define SYS_USB3_PHY_CTRL_P1_POW_USB3_mask                                           (0x00000008)
#define SYS_USB3_PHY_CTRL_P1_POW_USB3(data)                                          (0x00000008&((data)<<3))
#define SYS_USB3_PHY_CTRL_P1_POW_USB3_src(data)                                      ((0x00000008&(data))>>3)
#define SYS_USB3_PHY_CTRL_get_P1_POW_USB3(data)                                      ((0x00000008&(data))>>3)
#define SYS_USB3_PHY_CTRL_P0_POW_USB3_shift                                          (2)
#define SYS_USB3_PHY_CTRL_P0_POW_USB3_mask                                           (0x00000004)
#define SYS_USB3_PHY_CTRL_P0_POW_USB3(data)                                          (0x00000004&((data)<<2))
#define SYS_USB3_PHY_CTRL_P0_POW_USB3_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_USB3_PHY_CTRL_get_P0_POW_USB3(data)                                      ((0x00000004&(data))>>2)
#define SYS_USB3_PHY_CTRL_usb3_p1_mdio_rstn_shift                                    (1)
#define SYS_USB3_PHY_CTRL_usb3_p1_mdio_rstn_mask                                     (0x00000002)
#define SYS_USB3_PHY_CTRL_usb3_p1_mdio_rstn(data)                                    (0x00000002&((data)<<1))
#define SYS_USB3_PHY_CTRL_usb3_p1_mdio_rstn_src(data)                                ((0x00000002&(data))>>1)
#define SYS_USB3_PHY_CTRL_get_usb3_p1_mdio_rstn(data)                                ((0x00000002&(data))>>1)
#define SYS_USB3_PHY_CTRL_usb3_p0_mdio_rstn_shift                                    (0)
#define SYS_USB3_PHY_CTRL_usb3_p0_mdio_rstn_mask                                     (0x00000001)
#define SYS_USB3_PHY_CTRL_usb3_p0_mdio_rstn(data)                                    (0x00000001&((data)<<0))
#define SYS_USB3_PHY_CTRL_usb3_p0_mdio_rstn_src(data)                                ((0x00000001&(data))>>0)
#define SYS_USB3_PHY_CTRL_get_usb3_p0_mdio_rstn(data)                                ((0x00000001&(data))>>0)


#define SYS_CHIP_SRAM_CTRL                                                           0x18000300
#define SYS_CHIP_SRAM_CTRL_reg_addr                                                  "0xB8000300"
#define SYS_CHIP_SRAM_CTRL_reg                                                       0xB8000300
#define set_SYS_CHIP_SRAM_CTRL_reg(data)   (*((volatile unsigned int*) SYS_CHIP_SRAM_CTRL_reg)=data)
#define get_SYS_CHIP_SRAM_CTRL_reg   (*((volatile unsigned int*) SYS_CHIP_SRAM_CTRL_reg))
#define SYS_CHIP_SRAM_CTRL_inst_adr                                                  "0x00C0"
#define SYS_CHIP_SRAM_CTRL_inst                                                      0x00C0
#define SYS_CHIP_SRAM_CTRL_dvse_rom_shift                                            (29)
#define SYS_CHIP_SRAM_CTRL_dvse_rom_mask                                             (0x20000000)
#define SYS_CHIP_SRAM_CTRL_dvse_rom(data)                                            (0x20000000&((data)<<29))
#define SYS_CHIP_SRAM_CTRL_dvse_rom_src(data)                                        ((0x20000000&(data))>>29)
#define SYS_CHIP_SRAM_CTRL_get_dvse_rom(data)                                        ((0x20000000&(data))>>29)
#define SYS_CHIP_SRAM_CTRL_dvs_rom_shift                                             (25)
#define SYS_CHIP_SRAM_CTRL_dvs_rom_mask                                              (0x1E000000)
#define SYS_CHIP_SRAM_CTRL_dvs_rom(data)                                             (0x1E000000&((data)<<25))
#define SYS_CHIP_SRAM_CTRL_dvs_rom_src(data)                                         ((0x1E000000&(data))>>25)
#define SYS_CHIP_SRAM_CTRL_get_dvs_rom(data)                                         ((0x1E000000&(data))>>25)
#define SYS_CHIP_SRAM_CTRL_dvse_800_shift                                            (24)
#define SYS_CHIP_SRAM_CTRL_dvse_800_mask                                             (0x01000000)
#define SYS_CHIP_SRAM_CTRL_dvse_800(data)                                            (0x01000000&((data)<<24))
#define SYS_CHIP_SRAM_CTRL_dvse_800_src(data)                                        ((0x01000000&(data))>>24)
#define SYS_CHIP_SRAM_CTRL_get_dvse_800(data)                                        ((0x01000000&(data))>>24)
#define SYS_CHIP_SRAM_CTRL_dvs_800_shift                                             (20)
#define SYS_CHIP_SRAM_CTRL_dvs_800_mask                                              (0x00F00000)
#define SYS_CHIP_SRAM_CTRL_dvs_800(data)                                             (0x00F00000&((data)<<20))
#define SYS_CHIP_SRAM_CTRL_dvs_800_src(data)                                         ((0x00F00000&(data))>>20)
#define SYS_CHIP_SRAM_CTRL_get_dvs_800(data)                                         ((0x00F00000&(data))>>20)
#define SYS_CHIP_SRAM_CTRL_dvse_600_shift                                            (19)
#define SYS_CHIP_SRAM_CTRL_dvse_600_mask                                             (0x00080000)
#define SYS_CHIP_SRAM_CTRL_dvse_600(data)                                            (0x00080000&((data)<<19))
#define SYS_CHIP_SRAM_CTRL_dvse_600_src(data)                                        ((0x00080000&(data))>>19)
#define SYS_CHIP_SRAM_CTRL_get_dvse_600(data)                                        ((0x00080000&(data))>>19)
#define SYS_CHIP_SRAM_CTRL_dvs_600_shift                                             (15)
#define SYS_CHIP_SRAM_CTRL_dvs_600_mask                                              (0x00078000)
#define SYS_CHIP_SRAM_CTRL_dvs_600(data)                                             (0x00078000&((data)<<15))
#define SYS_CHIP_SRAM_CTRL_dvs_600_src(data)                                         ((0x00078000&(data))>>15)
#define SYS_CHIP_SRAM_CTRL_get_dvs_600(data)                                         ((0x00078000&(data))>>15)
#define SYS_CHIP_SRAM_CTRL_dvse_400_shift                                            (14)
#define SYS_CHIP_SRAM_CTRL_dvse_400_mask                                             (0x00004000)
#define SYS_CHIP_SRAM_CTRL_dvse_400(data)                                            (0x00004000&((data)<<14))
#define SYS_CHIP_SRAM_CTRL_dvse_400_src(data)                                        ((0x00004000&(data))>>14)
#define SYS_CHIP_SRAM_CTRL_get_dvse_400(data)                                        ((0x00004000&(data))>>14)
#define SYS_CHIP_SRAM_CTRL_dvs_400_shift                                             (10)
#define SYS_CHIP_SRAM_CTRL_dvs_400_mask                                              (0x00003C00)
#define SYS_CHIP_SRAM_CTRL_dvs_400(data)                                             (0x00003C00&((data)<<10))
#define SYS_CHIP_SRAM_CTRL_dvs_400_src(data)                                         ((0x00003C00&(data))>>10)
#define SYS_CHIP_SRAM_CTRL_get_dvs_400(data)                                         ((0x00003C00&(data))>>10)
#define SYS_CHIP_SRAM_CTRL_dvse_300_shift                                            (9)
#define SYS_CHIP_SRAM_CTRL_dvse_300_mask                                             (0x00000200)
#define SYS_CHIP_SRAM_CTRL_dvse_300(data)                                            (0x00000200&((data)<<9))
#define SYS_CHIP_SRAM_CTRL_dvse_300_src(data)                                        ((0x00000200&(data))>>9)
#define SYS_CHIP_SRAM_CTRL_get_dvse_300(data)                                        ((0x00000200&(data))>>9)
#define SYS_CHIP_SRAM_CTRL_dvs_300_shift                                             (5)
#define SYS_CHIP_SRAM_CTRL_dvs_300_mask                                              (0x000001E0)
#define SYS_CHIP_SRAM_CTRL_dvs_300(data)                                             (0x000001E0&((data)<<5))
#define SYS_CHIP_SRAM_CTRL_dvs_300_src(data)                                         ((0x000001E0&(data))>>5)
#define SYS_CHIP_SRAM_CTRL_get_dvs_300(data)                                         ((0x000001E0&(data))>>5)
#define SYS_CHIP_SRAM_CTRL_dvse_200_shift                                            (4)
#define SYS_CHIP_SRAM_CTRL_dvse_200_mask                                             (0x00000010)
#define SYS_CHIP_SRAM_CTRL_dvse_200(data)                                            (0x00000010&((data)<<4))
#define SYS_CHIP_SRAM_CTRL_dvse_200_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_CHIP_SRAM_CTRL_get_dvse_200(data)                                        ((0x00000010&(data))>>4)
#define SYS_CHIP_SRAM_CTRL_dvs_200_shift                                             (0)
#define SYS_CHIP_SRAM_CTRL_dvs_200_mask                                              (0x0000000F)
#define SYS_CHIP_SRAM_CTRL_dvs_200(data)                                             (0x0000000F&((data)<<0))
#define SYS_CHIP_SRAM_CTRL_dvs_200_src(data)                                         ((0x0000000F&(data))>>0)
#define SYS_CHIP_SRAM_CTRL_get_dvs_200(data)                                         ((0x0000000F&(data))>>0)


#define SYS_CHIP_MISC_CTRL                                                           0x18000304
#define SYS_CHIP_MISC_CTRL_reg_addr                                                  "0xB8000304"
#define SYS_CHIP_MISC_CTRL_reg                                                       0xB8000304
#define set_SYS_CHIP_MISC_CTRL_reg(data)   (*((volatile unsigned int*) SYS_CHIP_MISC_CTRL_reg)=data)
#define get_SYS_CHIP_MISC_CTRL_reg   (*((volatile unsigned int*) SYS_CHIP_MISC_CTRL_reg))
#define SYS_CHIP_MISC_CTRL_inst_adr                                                  "0x00C1"
#define SYS_CHIP_MISC_CTRL_inst                                                      0x00C1
#define SYS_CHIP_MISC_CTRL_resume_cycle_sel_shift                                    (0)
#define SYS_CHIP_MISC_CTRL_resume_cycle_sel_mask                                     (0x00000001)
#define SYS_CHIP_MISC_CTRL_resume_cycle_sel(data)                                    (0x00000001&((data)<<0))
#define SYS_CHIP_MISC_CTRL_resume_cycle_sel_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CHIP_MISC_CTRL_get_resume_cycle_sel(data)                                ((0x00000001&(data))>>0)


#define SYS_CHIP_INFO2                                                               0x18000308
#define SYS_CHIP_INFO2_reg_addr                                                      "0xB8000308"
#define SYS_CHIP_INFO2_reg                                                           0xB8000308
#define set_SYS_CHIP_INFO2_reg(data)   (*((volatile unsigned int*) SYS_CHIP_INFO2_reg)=data)
#define get_SYS_CHIP_INFO2_reg   (*((volatile unsigned int*) SYS_CHIP_INFO2_reg))
#define SYS_CHIP_INFO2_inst_adr                                                      "0x00C2"
#define SYS_CHIP_INFO2_inst                                                          0x00C2
#define SYS_CHIP_INFO2_testmode_shift                                                (2)
#define SYS_CHIP_INFO2_testmode_mask                                                 (0x00000004)
#define SYS_CHIP_INFO2_testmode(data)                                                (0x00000004&((data)<<2))
#define SYS_CHIP_INFO2_testmode_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_CHIP_INFO2_get_testmode(data)                                            ((0x00000004&(data))>>2)
#define SYS_CHIP_INFO2_nf_sel_shift                                                  (1)
#define SYS_CHIP_INFO2_nf_sel_mask                                                   (0x00000002)
#define SYS_CHIP_INFO2_nf_sel(data)                                                  (0x00000002&((data)<<1))
#define SYS_CHIP_INFO2_nf_sel_src(data)                                              ((0x00000002&(data))>>1)
#define SYS_CHIP_INFO2_get_nf_sel(data)                                              ((0x00000002&(data))>>1)
#define SYS_CHIP_INFO2_sf_sel_shift                                                  (0)
#define SYS_CHIP_INFO2_sf_sel_mask                                                   (0x00000001)
#define SYS_CHIP_INFO2_sf_sel(data)                                                  (0x00000001&((data)<<0))
#define SYS_CHIP_INFO2_sf_sel_src(data)                                              ((0x00000001&(data))>>0)
#define SYS_CHIP_INFO2_get_sf_sel(data)                                              ((0x00000001&(data))>>0)


#define SYS_NF_CR_PMUX                                                               0x1800030C
#define SYS_NF_CR_PMUX_reg_addr                                                      "0xB800030C"
#define SYS_NF_CR_PMUX_reg                                                           0xB800030C
#define set_SYS_NF_CR_PMUX_reg(data)   (*((volatile unsigned int*) SYS_NF_CR_PMUX_reg)=data)
#define get_SYS_NF_CR_PMUX_reg   (*((volatile unsigned int*) SYS_NF_CR_PMUX_reg))
#define SYS_NF_CR_PMUX_inst_adr                                                      "0x00C3"
#define SYS_NF_CR_PMUX_inst                                                          0x00C3
#define SYS_NF_CR_PMUX_auto_sd_wp_pu_en_shift                                        (3)
#define SYS_NF_CR_PMUX_auto_sd_wp_pu_en_mask                                         (0x00000008)
#define SYS_NF_CR_PMUX_auto_sd_wp_pu_en(data)                                        (0x00000008&((data)<<3))
#define SYS_NF_CR_PMUX_auto_sd_wp_pu_en_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_NF_CR_PMUX_get_auto_sd_wp_pu_en(data)                                    ((0x00000008&(data))>>3)
#define SYS_NF_CR_PMUX_cr_first_shift                                                (2)
#define SYS_NF_CR_PMUX_cr_first_mask                                                 (0x00000004)
#define SYS_NF_CR_PMUX_cr_first(data)                                                (0x00000004&((data)<<2))
#define SYS_NF_CR_PMUX_cr_first_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_NF_CR_PMUX_get_cr_first(data)                                            ((0x00000004&(data))>>2)
#define SYS_NF_CR_PMUX_arb_pri_mode_shift                                            (1)
#define SYS_NF_CR_PMUX_arb_pri_mode_mask                                             (0x00000002)
#define SYS_NF_CR_PMUX_arb_pri_mode(data)                                            (0x00000002&((data)<<1))
#define SYS_NF_CR_PMUX_arb_pri_mode_src(data)                                        ((0x00000002&(data))>>1)
#define SYS_NF_CR_PMUX_get_arb_pri_mode(data)                                        ((0x00000002&(data))>>1)
#define SYS_NF_CR_PMUX_arb_en_shift                                                  (0)
#define SYS_NF_CR_PMUX_arb_en_mask                                                   (0x00000001)
#define SYS_NF_CR_PMUX_arb_en(data)                                                  (0x00000001&((data)<<0))
#define SYS_NF_CR_PMUX_arb_en_src(data)                                              ((0x00000001&(data))>>0)
#define SYS_NF_CR_PMUX_get_arb_en(data)                                              ((0x00000001&(data))>>0)


#define SYS_SPD_SNSR_CTRL                                                            0x18000310
#define SYS_SPD_SNSR_CTRL_reg_addr                                                   "0xB8000310"
#define SYS_SPD_SNSR_CTRL_reg                                                        0xB8000310
#define set_SYS_SPD_SNSR_CTRL_reg(data)   (*((volatile unsigned int*) SYS_SPD_SNSR_CTRL_reg)=data)
#define get_SYS_SPD_SNSR_CTRL_reg   (*((volatile unsigned int*) SYS_SPD_SNSR_CTRL_reg))
#define SYS_SPD_SNSR_CTRL_inst_adr                                                   "0x00C4"
#define SYS_SPD_SNSR_CTRL_inst                                                       0x00C4
#define SYS_SPD_SNSR_CTRL_write_en3_shift                                            (17)
#define SYS_SPD_SNSR_CTRL_write_en3_mask                                             (0x00020000)
#define SYS_SPD_SNSR_CTRL_write_en3(data)                                            (0x00020000&((data)<<17))
#define SYS_SPD_SNSR_CTRL_write_en3_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_SPD_SNSR_CTRL_get_write_en3(data)                                        ((0x00020000&(data))>>17)
#define SYS_SPD_SNSR_CTRL_uhs_pm_ro_sel_shift                                        (14)
#define SYS_SPD_SNSR_CTRL_uhs_pm_ro_sel_mask                                         (0x0001C000)
#define SYS_SPD_SNSR_CTRL_uhs_pm_ro_sel(data)                                        (0x0001C000&((data)<<14))
#define SYS_SPD_SNSR_CTRL_uhs_pm_ro_sel_src(data)                                    ((0x0001C000&(data))>>14)
#define SYS_SPD_SNSR_CTRL_get_uhs_pm_ro_sel(data)                                    ((0x0001C000&(data))>>14)
#define SYS_SPD_SNSR_CTRL_uhs_pm_m_sel_shift                                         (13)
#define SYS_SPD_SNSR_CTRL_uhs_pm_m_sel_mask                                          (0x00002000)
#define SYS_SPD_SNSR_CTRL_uhs_pm_m_sel(data)                                         (0x00002000&((data)<<13))
#define SYS_SPD_SNSR_CTRL_uhs_pm_m_sel_src(data)                                     ((0x00002000&(data))>>13)
#define SYS_SPD_SNSR_CTRL_get_uhs_pm_m_sel(data)                                     ((0x00002000&(data))>>13)
#define SYS_SPD_SNSR_CTRL_uhs_pm_rstn_shift                                          (12)
#define SYS_SPD_SNSR_CTRL_uhs_pm_rstn_mask                                           (0x00001000)
#define SYS_SPD_SNSR_CTRL_uhs_pm_rstn(data)                                          (0x00001000&((data)<<12))
#define SYS_SPD_SNSR_CTRL_uhs_pm_rstn_src(data)                                      ((0x00001000&(data))>>12)
#define SYS_SPD_SNSR_CTRL_get_uhs_pm_rstn(data)                                      ((0x00001000&(data))>>12)
#define SYS_SPD_SNSR_CTRL_write_en2_shift                                            (11)
#define SYS_SPD_SNSR_CTRL_write_en2_mask                                             (0x00000800)
#define SYS_SPD_SNSR_CTRL_write_en2(data)                                            (0x00000800&((data)<<11))
#define SYS_SPD_SNSR_CTRL_write_en2_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_SPD_SNSR_CTRL_get_write_en2(data)                                        ((0x00000800&(data))>>11)
#define SYS_SPD_SNSR_CTRL_mini_pm_ro_sel_shift                                       (8)
#define SYS_SPD_SNSR_CTRL_mini_pm_ro_sel_mask                                        (0x00000700)
#define SYS_SPD_SNSR_CTRL_mini_pm_ro_sel(data)                                       (0x00000700&((data)<<8))
#define SYS_SPD_SNSR_CTRL_mini_pm_ro_sel_src(data)                                   ((0x00000700&(data))>>8)
#define SYS_SPD_SNSR_CTRL_get_mini_pm_ro_sel(data)                                   ((0x00000700&(data))>>8)
#define SYS_SPD_SNSR_CTRL_mini_pm_m_sel_shift                                        (7)
#define SYS_SPD_SNSR_CTRL_mini_pm_m_sel_mask                                         (0x00000080)
#define SYS_SPD_SNSR_CTRL_mini_pm_m_sel(data)                                        (0x00000080&((data)<<7))
#define SYS_SPD_SNSR_CTRL_mini_pm_m_sel_src(data)                                    ((0x00000080&(data))>>7)
#define SYS_SPD_SNSR_CTRL_get_mini_pm_m_sel(data)                                    ((0x00000080&(data))>>7)
#define SYS_SPD_SNSR_CTRL_mini_pm_rstn_shift                                         (6)
#define SYS_SPD_SNSR_CTRL_mini_pm_rstn_mask                                          (0x00000040)
#define SYS_SPD_SNSR_CTRL_mini_pm_rstn(data)                                         (0x00000040&((data)<<6))
#define SYS_SPD_SNSR_CTRL_mini_pm_rstn_src(data)                                     ((0x00000040&(data))>>6)
#define SYS_SPD_SNSR_CTRL_get_mini_pm_rstn(data)                                     ((0x00000040&(data))>>6)
#define SYS_SPD_SNSR_CTRL_write_en1_shift                                            (5)
#define SYS_SPD_SNSR_CTRL_write_en1_mask                                             (0x00000020)
#define SYS_SPD_SNSR_CTRL_write_en1(data)                                            (0x00000020&((data)<<5))
#define SYS_SPD_SNSR_CTRL_write_en1_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_SPD_SNSR_CTRL_get_write_en1(data)                                        ((0x00000020&(data))>>5)
#define SYS_SPD_SNSR_CTRL_gen_pm_ro_sel_shift                                        (2)
#define SYS_SPD_SNSR_CTRL_gen_pm_ro_sel_mask                                         (0x0000001C)
#define SYS_SPD_SNSR_CTRL_gen_pm_ro_sel(data)                                        (0x0000001C&((data)<<2))
#define SYS_SPD_SNSR_CTRL_gen_pm_ro_sel_src(data)                                    ((0x0000001C&(data))>>2)
#define SYS_SPD_SNSR_CTRL_get_gen_pm_ro_sel(data)                                    ((0x0000001C&(data))>>2)
#define SYS_SPD_SNSR_CTRL_gen_pm_m_sel_shift                                         (1)
#define SYS_SPD_SNSR_CTRL_gen_pm_m_sel_mask                                          (0x00000002)
#define SYS_SPD_SNSR_CTRL_gen_pm_m_sel(data)                                         (0x00000002&((data)<<1))
#define SYS_SPD_SNSR_CTRL_gen_pm_m_sel_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_SPD_SNSR_CTRL_get_gen_pm_m_sel(data)                                     ((0x00000002&(data))>>1)
#define SYS_SPD_SNSR_CTRL_gen_pm_rstn_shift                                          (0)
#define SYS_SPD_SNSR_CTRL_gen_pm_rstn_mask                                           (0x00000001)
#define SYS_SPD_SNSR_CTRL_gen_pm_rstn(data)                                          (0x00000001&((data)<<0))
#define SYS_SPD_SNSR_CTRL_gen_pm_rstn_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_SPD_SNSR_CTRL_get_gen_pm_rstn(data)                                      ((0x00000001&(data))>>0)


#define SYS_SPD_SNSR_GEN                                                             0x18000314
#define SYS_SPD_SNSR_GEN_reg_addr                                                    "0xB8000314"
#define SYS_SPD_SNSR_GEN_reg                                                         0xB8000314
#define set_SYS_SPD_SNSR_GEN_reg(data)   (*((volatile unsigned int*) SYS_SPD_SNSR_GEN_reg)=data)
#define get_SYS_SPD_SNSR_GEN_reg   (*((volatile unsigned int*) SYS_SPD_SNSR_GEN_reg))
#define SYS_SPD_SNSR_GEN_inst_adr                                                    "0x00C5"
#define SYS_SPD_SNSR_GEN_inst                                                        0x00C5
#define SYS_SPD_SNSR_GEN_gen_pm_ready_shift                                          (20)
#define SYS_SPD_SNSR_GEN_gen_pm_ready_mask                                           (0x00100000)
#define SYS_SPD_SNSR_GEN_gen_pm_ready(data)                                          (0x00100000&((data)<<20))
#define SYS_SPD_SNSR_GEN_gen_pm_ready_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_SPD_SNSR_GEN_get_gen_pm_ready(data)                                      ((0x00100000&(data))>>20)
#define SYS_SPD_SNSR_GEN_gen_pm_cnt_rslt_shift                                       (0)
#define SYS_SPD_SNSR_GEN_gen_pm_cnt_rslt_mask                                        (0x000FFFFF)
#define SYS_SPD_SNSR_GEN_gen_pm_cnt_rslt(data)                                       (0x000FFFFF&((data)<<0))
#define SYS_SPD_SNSR_GEN_gen_pm_cnt_rslt_src(data)                                   ((0x000FFFFF&(data))>>0)
#define SYS_SPD_SNSR_GEN_get_gen_pm_cnt_rslt(data)                                   ((0x000FFFFF&(data))>>0)


#define SYS_SPD_SNSR_MINI                                                            0x18000318
#define SYS_SPD_SNSR_MINI_reg_addr                                                   "0xB8000318"
#define SYS_SPD_SNSR_MINI_reg                                                        0xB8000318
#define set_SYS_SPD_SNSR_MINI_reg(data)   (*((volatile unsigned int*) SYS_SPD_SNSR_MINI_reg)=data)
#define get_SYS_SPD_SNSR_MINI_reg   (*((volatile unsigned int*) SYS_SPD_SNSR_MINI_reg))
#define SYS_SPD_SNSR_MINI_inst_adr                                                   "0x00C6"
#define SYS_SPD_SNSR_MINI_inst                                                       0x00C6
#define SYS_SPD_SNSR_MINI_mini_pm_ready_shift                                        (20)
#define SYS_SPD_SNSR_MINI_mini_pm_ready_mask                                         (0x00100000)
#define SYS_SPD_SNSR_MINI_mini_pm_ready(data)                                        (0x00100000&((data)<<20))
#define SYS_SPD_SNSR_MINI_mini_pm_ready_src(data)                                    ((0x00100000&(data))>>20)
#define SYS_SPD_SNSR_MINI_get_mini_pm_ready(data)                                    ((0x00100000&(data))>>20)
#define SYS_SPD_SNSR_MINI_mini_pm_cnt_rslt_shift                                     (0)
#define SYS_SPD_SNSR_MINI_mini_pm_cnt_rslt_mask                                      (0x000FFFFF)
#define SYS_SPD_SNSR_MINI_mini_pm_cnt_rslt(data)                                     (0x000FFFFF&((data)<<0))
#define SYS_SPD_SNSR_MINI_mini_pm_cnt_rslt_src(data)                                 ((0x000FFFFF&(data))>>0)
#define SYS_SPD_SNSR_MINI_get_mini_pm_cnt_rslt(data)                                 ((0x000FFFFF&(data))>>0)


#define SYS_SPD_SNSR_UHS                                                             0x1800031C
#define SYS_SPD_SNSR_UHS_reg_addr                                                    "0xB800031C"
#define SYS_SPD_SNSR_UHS_reg                                                         0xB800031C
#define set_SYS_SPD_SNSR_UHS_reg(data)   (*((volatile unsigned int*) SYS_SPD_SNSR_UHS_reg)=data)
#define get_SYS_SPD_SNSR_UHS_reg   (*((volatile unsigned int*) SYS_SPD_SNSR_UHS_reg))
#define SYS_SPD_SNSR_UHS_inst_adr                                                    "0x00C7"
#define SYS_SPD_SNSR_UHS_inst                                                        0x00C7
#define SYS_SPD_SNSR_UHS_uhs_pm_ready_shift                                          (20)
#define SYS_SPD_SNSR_UHS_uhs_pm_ready_mask                                           (0x00100000)
#define SYS_SPD_SNSR_UHS_uhs_pm_ready(data)                                          (0x00100000&((data)<<20))
#define SYS_SPD_SNSR_UHS_uhs_pm_ready_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_SPD_SNSR_UHS_get_uhs_pm_ready(data)                                      ((0x00100000&(data))>>20)
#define SYS_SPD_SNSR_UHS_uhs_pm_cnt_rslt_shift                                       (0)
#define SYS_SPD_SNSR_UHS_uhs_pm_cnt_rslt_mask                                        (0x000FFFFF)
#define SYS_SPD_SNSR_UHS_uhs_pm_cnt_rslt(data)                                       (0x000FFFFF&((data)<<0))
#define SYS_SPD_SNSR_UHS_uhs_pm_cnt_rslt_src(data)                                   ((0x000FFFFF&(data))>>0)
#define SYS_SPD_SNSR_UHS_get_uhs_pm_cnt_rslt(data)                                   ((0x000FFFFF&(data))>>0)


#define SYS_PWDN_CTRL                                                                0x18000320
#define SYS_PWDN_CTRL_reg_addr                                                       "0xB8000320"
#define SYS_PWDN_CTRL_reg                                                            0xB8000320
#define set_SYS_PWDN_CTRL_reg(data)   (*((volatile unsigned int*) SYS_PWDN_CTRL_reg)=data)
#define get_SYS_PWDN_CTRL_reg   (*((volatile unsigned int*) SYS_PWDN_CTRL_reg))
#define SYS_PWDN_CTRL_inst_adr                                                       "0x00C8"
#define SYS_PWDN_CTRL_inst                                                           0x00C8
#define SYS_PWDN_CTRL_scpu_boot_info_shift                                           (0)
#define SYS_PWDN_CTRL_scpu_boot_info_mask                                            (0xFFFFFFFF)
#define SYS_PWDN_CTRL_scpu_boot_info(data)                                           (0xFFFFFFFF&((data)<<0))
#define SYS_PWDN_CTRL_scpu_boot_info_src(data)                                       ((0xFFFFFFFF&(data))>>0)
#define SYS_PWDN_CTRL_get_scpu_boot_info(data)                                       ((0xFFFFFFFF&(data))>>0)


#define SYS_PWDN_CTRL2                                                               0x18000324
#define SYS_PWDN_CTRL2_reg_addr                                                      "0xB8000324"
#define SYS_PWDN_CTRL2_reg                                                           0xB8000324
#define set_SYS_PWDN_CTRL2_reg(data)   (*((volatile unsigned int*) SYS_PWDN_CTRL2_reg)=data)
#define get_SYS_PWDN_CTRL2_reg   (*((volatile unsigned int*) SYS_PWDN_CTRL2_reg))
#define SYS_PWDN_CTRL2_inst_adr                                                      "0x00C9"
#define SYS_PWDN_CTRL2_inst                                                          0x00C9
#define SYS_PWDN_CTRL2_kcpu_boot_info_shift                                          (0)
#define SYS_PWDN_CTRL2_kcpu_boot_info_mask                                           (0xFFFFFFFF)
#define SYS_PWDN_CTRL2_kcpu_boot_info(data)                                          (0xFFFFFFFF&((data)<<0))
#define SYS_PWDN_CTRL2_kcpu_boot_info_src(data)                                      ((0xFFFFFFFF&(data))>>0)
#define SYS_PWDN_CTRL2_get_kcpu_boot_info(data)                                      ((0xFFFFFFFF&(data))>>0)


#define SYS_PWDN_CTRL3                                                               0x18000328
#define SYS_PWDN_CTRL3_reg_addr                                                      "0xB8000328"
#define SYS_PWDN_CTRL3_reg                                                           0xB8000328
#define set_SYS_PWDN_CTRL3_reg(data)   (*((volatile unsigned int*) SYS_PWDN_CTRL3_reg)=data)
#define get_SYS_PWDN_CTRL3_reg   (*((volatile unsigned int*) SYS_PWDN_CTRL3_reg))
#define SYS_PWDN_CTRL3_inst_adr                                                      "0x00CA"
#define SYS_PWDN_CTRL3_inst                                                          0x00CA
#define SYS_PWDN_CTRL3_write_en2_shift                                               (3)
#define SYS_PWDN_CTRL3_write_en2_mask                                                (0x00000008)
#define SYS_PWDN_CTRL3_write_en2(data)                                               (0x00000008&((data)<<3))
#define SYS_PWDN_CTRL3_write_en2_src(data)                                           ((0x00000008&(data))>>3)
#define SYS_PWDN_CTRL3_get_write_en2(data)                                           ((0x00000008&(data))>>3)
#define SYS_PWDN_CTRL3_scpu_boot_info_valid_shift                                    (2)
#define SYS_PWDN_CTRL3_scpu_boot_info_valid_mask                                     (0x00000004)
#define SYS_PWDN_CTRL3_scpu_boot_info_valid(data)                                    (0x00000004&((data)<<2))
#define SYS_PWDN_CTRL3_scpu_boot_info_valid_src(data)                                ((0x00000004&(data))>>2)
#define SYS_PWDN_CTRL3_get_scpu_boot_info_valid(data)                                ((0x00000004&(data))>>2)
#define SYS_PWDN_CTRL3_write_en1_shift                                               (1)
#define SYS_PWDN_CTRL3_write_en1_mask                                                (0x00000002)
#define SYS_PWDN_CTRL3_write_en1(data)                                               (0x00000002&((data)<<1))
#define SYS_PWDN_CTRL3_write_en1_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PWDN_CTRL3_get_write_en1(data)                                           ((0x00000002&(data))>>1)
#define SYS_PWDN_CTRL3_kcpu_sw_rst_shift                                             (0)
#define SYS_PWDN_CTRL3_kcpu_sw_rst_mask                                              (0x00000001)
#define SYS_PWDN_CTRL3_kcpu_sw_rst(data)                                             (0x00000001&((data)<<0))
#define SYS_PWDN_CTRL3_kcpu_sw_rst_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_PWDN_CTRL3_get_kcpu_sw_rst(data)                                         ((0x00000001&(data))>>0)


#define SYS_PWDN_CTRL4                                                               0x1800032C
#define SYS_PWDN_CTRL4_reg_addr                                                      "0xB800032C"
#define SYS_PWDN_CTRL4_reg                                                           0xB800032C
#define set_SYS_PWDN_CTRL4_reg(data)   (*((volatile unsigned int*) SYS_PWDN_CTRL4_reg)=data)
#define get_SYS_PWDN_CTRL4_reg   (*((volatile unsigned int*) SYS_PWDN_CTRL4_reg))
#define SYS_PWDN_CTRL4_inst_adr                                                      "0x00CB"
#define SYS_PWDN_CTRL4_inst                                                          0x00CB
#define SYS_PWDN_CTRL4_kcpu_boot_info_valid_shift                                    (0)
#define SYS_PWDN_CTRL4_kcpu_boot_info_valid_mask                                     (0x00000001)
#define SYS_PWDN_CTRL4_kcpu_boot_info_valid(data)                                    (0x00000001&((data)<<0))
#define SYS_PWDN_CTRL4_kcpu_boot_info_valid_src(data)                                ((0x00000001&(data))>>0)
#define SYS_PWDN_CTRL4_get_kcpu_boot_info_valid(data)                                ((0x00000001&(data))>>0)


#define SYS_AT_SPEED                                                                 0x18000330
#define SYS_AT_SPEED_reg_addr                                                        "0xB8000330"
#define SYS_AT_SPEED_reg                                                             0xB8000330
#define set_SYS_AT_SPEED_reg(data)   (*((volatile unsigned int*) SYS_AT_SPEED_reg)=data)
#define get_SYS_AT_SPEED_reg   (*((volatile unsigned int*) SYS_AT_SPEED_reg))
#define SYS_AT_SPEED_inst_adr                                                        "0x00CC"
#define SYS_AT_SPEED_inst                                                            0x00CC
#define SYS_AT_SPEED_write_en2_shift                                                 (3)
#define SYS_AT_SPEED_write_en2_mask                                                  (0x00000008)
#define SYS_AT_SPEED_write_en2(data)                                                 (0x00000008&((data)<<3))
#define SYS_AT_SPEED_write_en2_src(data)                                             ((0x00000008&(data))>>3)
#define SYS_AT_SPEED_get_write_en2(data)                                             ((0x00000008&(data))>>3)
#define SYS_AT_SPEED_dac_test_shift                                                  (2)
#define SYS_AT_SPEED_dac_test_mask                                                   (0x00000004)
#define SYS_AT_SPEED_dac_test(data)                                                  (0x00000004&((data)<<2))
#define SYS_AT_SPEED_dac_test_src(data)                                              ((0x00000004&(data))>>2)
#define SYS_AT_SPEED_get_dac_test(data)                                              ((0x00000004&(data))>>2)
#define SYS_AT_SPEED_write_en1_shift                                                 (1)
#define SYS_AT_SPEED_write_en1_mask                                                  (0x00000002)
#define SYS_AT_SPEED_write_en1(data)                                                 (0x00000002&((data)<<1))
#define SYS_AT_SPEED_write_en1_src(data)                                             ((0x00000002&(data))>>1)
#define SYS_AT_SPEED_get_write_en1(data)                                             ((0x00000002&(data))>>1)
#define SYS_AT_SPEED_scpu_config_done_shift                                          (0)
#define SYS_AT_SPEED_scpu_config_done_mask                                           (0x00000001)
#define SYS_AT_SPEED_scpu_config_done(data)                                          (0x00000001&((data)<<0))
#define SYS_AT_SPEED_scpu_config_done_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_AT_SPEED_get_scpu_config_done(data)                                      ((0x00000001&(data))>>0)


#define SYS_ANA_CTRL                                                                 0x18000334
#define SYS_ANA_CTRL_reg_addr                                                        "0xB8000334"
#define SYS_ANA_CTRL_reg                                                             0xB8000334
#define set_SYS_ANA_CTRL_reg(data)   (*((volatile unsigned int*) SYS_ANA_CTRL_reg)=data)
#define get_SYS_ANA_CTRL_reg   (*((volatile unsigned int*) SYS_ANA_CTRL_reg))
#define SYS_ANA_CTRL_inst_adr                                                        "0x00CD"
#define SYS_ANA_CTRL_inst                                                            0x00CD
#define SYS_ANA_CTRL_write_en2_shift                                                 (3)
#define SYS_ANA_CTRL_write_en2_mask                                                  (0x00000008)
#define SYS_ANA_CTRL_write_en2(data)                                                 (0x00000008&((data)<<3))
#define SYS_ANA_CTRL_write_en2_src(data)                                             ((0x00000008&(data))>>3)
#define SYS_ANA_CTRL_get_write_en2(data)                                             ((0x00000008&(data))>>3)
#define SYS_ANA_CTRL_etn_phy_gpio_en_shift                                           (2)
#define SYS_ANA_CTRL_etn_phy_gpio_en_mask                                            (0x00000004)
#define SYS_ANA_CTRL_etn_phy_gpio_en(data)                                           (0x00000004&((data)<<2))
#define SYS_ANA_CTRL_etn_phy_gpio_en_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_ANA_CTRL_get_etn_phy_gpio_en(data)                                       ((0x00000004&(data))>>2)
#define SYS_ANA_CTRL_write_en1_shift                                                 (1)
#define SYS_ANA_CTRL_write_en1_mask                                                  (0x00000002)
#define SYS_ANA_CTRL_write_en1(data)                                                 (0x00000002&((data)<<1))
#define SYS_ANA_CTRL_write_en1_src(data)                                             ((0x00000002&(data))>>1)
#define SYS_ANA_CTRL_get_write_en1(data)                                             ((0x00000002&(data))>>1)
#define SYS_ANA_CTRL_etn_phy_125m_en_shift                                           (0)
#define SYS_ANA_CTRL_etn_phy_125m_en_mask                                            (0x00000001)
#define SYS_ANA_CTRL_etn_phy_125m_en(data)                                           (0x00000001&((data)<<0))
#define SYS_ANA_CTRL_etn_phy_125m_en_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_ANA_CTRL_get_etn_phy_125m_en(data)                                       ((0x00000001&(data))>>0)


#define SYS_PCICK_SEL                                                                0x18000338
#define SYS_PCICK_SEL_reg_addr                                                       "0xB8000338"
#define SYS_PCICK_SEL_reg                                                            0xB8000338
#define set_SYS_PCICK_SEL_reg(data)   (*((volatile unsigned int*) SYS_PCICK_SEL_reg)=data)
#define get_SYS_PCICK_SEL_reg   (*((volatile unsigned int*) SYS_PCICK_SEL_reg))
#define SYS_PCICK_SEL_inst_adr                                                       "0x00CE"
#define SYS_PCICK_SEL_inst                                                           0x00CE
#define SYS_PCICK_SEL_PCLK_SEL_shift                                                 (1)
#define SYS_PCICK_SEL_PCLK_SEL_mask                                                  (0x00000002)
#define SYS_PCICK_SEL_PCLK_SEL(data)                                                 (0x00000002&((data)<<1))
#define SYS_PCICK_SEL_PCLK_SEL_src(data)                                             ((0x00000002&(data))>>1)
#define SYS_PCICK_SEL_get_PCLK_SEL(data)                                             ((0x00000002&(data))>>1)
#define SYS_PCICK_SEL_PCI_BRIDGE_MODE_shift                                          (0)
#define SYS_PCICK_SEL_PCI_BRIDGE_MODE_mask                                           (0x00000001)
#define SYS_PCICK_SEL_PCI_BRIDGE_MODE(data)                                          (0x00000001&((data)<<0))
#define SYS_PCICK_SEL_PCI_BRIDGE_MODE_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PCICK_SEL_get_PCI_BRIDGE_MODE(data)                                      ((0x00000001&(data))>>0)


#define SYS_PCICK_DELAY                                                              0x1800033C
#define SYS_PCICK_DELAY_reg_addr                                                     "0xB800033C"
#define SYS_PCICK_DELAY_reg                                                          0xB800033C
#define set_SYS_PCICK_DELAY_reg(data)   (*((volatile unsigned int*) SYS_PCICK_DELAY_reg)=data)
#define get_SYS_PCICK_DELAY_reg   (*((volatile unsigned int*) SYS_PCICK_DELAY_reg))
#define SYS_PCICK_DELAY_inst_adr                                                     "0x00CF"
#define SYS_PCICK_DELAY_inst                                                         0x00CF
#define SYS_PCICK_DELAY_PCLK_DELAY_CHAIN_shift                                       (0)
#define SYS_PCICK_DELAY_PCLK_DELAY_CHAIN_mask                                        (0xFFFFFFFF)
#define SYS_PCICK_DELAY_PCLK_DELAY_CHAIN(data)                                       (0xFFFFFFFF&((data)<<0))
#define SYS_PCICK_DELAY_PCLK_DELAY_CHAIN_src(data)                                   ((0xFFFFFFFF&(data))>>0)
#define SYS_PCICK_DELAY_get_PCLK_DELAY_CHAIN(data)                                   ((0xFFFFFFFF&(data))>>0)


#define SYS_PHY_FUNC                                                                 0x18000340
#define SYS_PHY_FUNC_reg_addr                                                        "0xB8000340"
#define SYS_PHY_FUNC_reg                                                             0xB8000340
#define set_SYS_PHY_FUNC_reg(data)   (*((volatile unsigned int*) SYS_PHY_FUNC_reg)=data)
#define get_SYS_PHY_FUNC_reg   (*((volatile unsigned int*) SYS_PHY_FUNC_reg))
#define SYS_PHY_FUNC_inst_adr                                                        "0x00D0"
#define SYS_PHY_FUNC_inst                                                            0x00D0
#define SYS_PHY_FUNC_pcie_func_exist_shift                                           (1)
#define SYS_PHY_FUNC_pcie_func_exist_mask                                            (0x00000002)
#define SYS_PHY_FUNC_pcie_func_exist(data)                                           (0x00000002&((data)<<1))
#define SYS_PHY_FUNC_pcie_func_exist_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PHY_FUNC_get_pcie_func_exist(data)                                       ((0x00000002&(data))>>1)
#define SYS_PHY_FUNC_sata0_func_exist_shift                                          (0)
#define SYS_PHY_FUNC_sata0_func_exist_mask                                           (0x00000001)
#define SYS_PHY_FUNC_sata0_func_exist(data)                                          (0x00000001&((data)<<0))
#define SYS_PHY_FUNC_sata0_func_exist_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PHY_FUNC_get_sata0_func_exist(data)                                      ((0x00000001&(data))>>0)


#define SYS_ANLG                                                                     0x18000344
#define SYS_ANLG_reg_addr                                                            "0xB8000344"
#define SYS_ANLG_reg                                                                 0xB8000344
#define set_SYS_ANLG_reg(data)   (*((volatile unsigned int*) SYS_ANLG_reg)=data)
#define get_SYS_ANLG_reg   (*((volatile unsigned int*) SYS_ANLG_reg))
#define SYS_ANLG_inst_adr                                                            "0x00D1"
#define SYS_ANLG_inst                                                                0x00D1
#define SYS_ANLG_analogy_mode_sel_shift                                              (0)
#define SYS_ANLG_analogy_mode_sel_mask                                               (0x00000001)
#define SYS_ANLG_analogy_mode_sel(data)                                              (0x00000001&((data)<<0))
#define SYS_ANLG_analogy_mode_sel_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_ANLG_get_analogy_mode_sel(data)                                          ((0x00000001&(data))>>0)


#define SYS_DMY2                                                                     0x18000348
#define SYS_DMY2_reg_addr                                                            "0xB8000348"
#define SYS_DMY2_reg                                                                 0xB8000348
#define set_SYS_DMY2_reg(data)   (*((volatile unsigned int*) SYS_DMY2_reg)=data)
#define get_SYS_DMY2_reg   (*((volatile unsigned int*) SYS_DMY2_reg))
#define SYS_DMY2_inst_adr                                                            "0x00D2"
#define SYS_DMY2_inst                                                                0x00D2
#define SYS_DMY2_Rvd1_shift                                                          (0)
#define SYS_DMY2_Rvd1_mask                                                           (0xFFFFFFFF)
#define SYS_DMY2_Rvd1(data)                                                          (0xFFFFFFFF&((data)<<0))
#define SYS_DMY2_Rvd1_src(data)                                                      ((0xFFFFFFFF&(data))>>0)
#define SYS_DMY2_get_Rvd1(data)                                                      ((0xFFFFFFFF&(data))>>0)


#define SYS_RGMII_PAD                                                                0x1800034C
#define SYS_RGMII_PAD_reg_addr                                                       "0xB800034C"
#define SYS_RGMII_PAD_reg                                                            0xB800034C
#define set_SYS_RGMII_PAD_reg(data)   (*((volatile unsigned int*) SYS_RGMII_PAD_reg)=data)
#define get_SYS_RGMII_PAD_reg   (*((volatile unsigned int*) SYS_RGMII_PAD_reg))
#define SYS_RGMII_PAD_inst_adr                                                       "0x00D3"
#define SYS_RGMII_PAD_inst                                                           0x00D3
#define SYS_RGMII_PAD_DP_shift                                                       (4)
#define SYS_RGMII_PAD_DP_mask                                                        (0x00000070)
#define SYS_RGMII_PAD_DP(data)                                                       (0x00000070&((data)<<4))
#define SYS_RGMII_PAD_DP_src(data)                                                   ((0x00000070&(data))>>4)
#define SYS_RGMII_PAD_get_DP(data)                                                   ((0x00000070&(data))>>4)
#define SYS_RGMII_PAD_DN_shift                                                       (0)
#define SYS_RGMII_PAD_DN_mask                                                        (0x00000007)
#define SYS_RGMII_PAD_DN(data)                                                       (0x00000007&((data)<<0))
#define SYS_RGMII_PAD_DN_src(data)                                                   ((0x00000007&(data))>>0)
#define SYS_RGMII_PAD_get_DN(data)                                                   ((0x00000007&(data))>>0)


#define SYS_MUXPAD0                                                                  0x18000350
#define SYS_MUXPAD0_reg_addr                                                         "0xB8000350"
#define SYS_MUXPAD0_reg                                                              0xB8000350
#define set_SYS_MUXPAD0_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD0_reg)=data)
#define get_SYS_MUXPAD0_reg   (*((volatile unsigned int*) SYS_MUXPAD0_reg))
#define SYS_MUXPAD0_inst_adr                                                         "0x00D4"
#define SYS_MUXPAD0_inst                                                             0x00D4
#define SYS_MUXPAD0_etn_txd0_shift                                                   (26)
#define SYS_MUXPAD0_etn_txd0_mask                                                    (0x3C000000)
#define SYS_MUXPAD0_etn_txd0(data)                                                   (0x3C000000&((data)<<26))
#define SYS_MUXPAD0_etn_txd0_src(data)                                               ((0x3C000000&(data))>>26)
#define SYS_MUXPAD0_get_etn_txd0(data)                                               ((0x3C000000&(data))>>26)
#define SYS_MUXPAD0_etn_txd1_shift                                                   (22)
#define SYS_MUXPAD0_etn_txd1_mask                                                    (0x03C00000)
#define SYS_MUXPAD0_etn_txd1(data)                                                   (0x03C00000&((data)<<22))
#define SYS_MUXPAD0_etn_txd1_src(data)                                               ((0x03C00000&(data))>>22)
#define SYS_MUXPAD0_get_etn_txd1(data)                                               ((0x03C00000&(data))>>22)
#define SYS_MUXPAD0_etn_txd2_shift                                                   (18)
#define SYS_MUXPAD0_etn_txd2_mask                                                    (0x003C0000)
#define SYS_MUXPAD0_etn_txd2(data)                                                   (0x003C0000&((data)<<18))
#define SYS_MUXPAD0_etn_txd2_src(data)                                               ((0x003C0000&(data))>>18)
#define SYS_MUXPAD0_get_etn_txd2(data)                                               ((0x003C0000&(data))>>18)
#define SYS_MUXPAD0_etn_txd3_shift                                                   (14)
#define SYS_MUXPAD0_etn_txd3_mask                                                    (0x0003C000)
#define SYS_MUXPAD0_etn_txd3(data)                                                   (0x0003C000&((data)<<14))
#define SYS_MUXPAD0_etn_txd3_src(data)                                               ((0x0003C000&(data))>>14)
#define SYS_MUXPAD0_get_etn_txd3(data)                                               ((0x0003C000&(data))>>14)
#define SYS_MUXPAD0_etn_txen_shift                                                   (10)
#define SYS_MUXPAD0_etn_txen_mask                                                    (0x00003C00)
#define SYS_MUXPAD0_etn_txen(data)                                                   (0x00003C00&((data)<<10))
#define SYS_MUXPAD0_etn_txen_src(data)                                               ((0x00003C00&(data))>>10)
#define SYS_MUXPAD0_get_etn_txen(data)                                               ((0x00003C00&(data))>>10)
#define SYS_MUXPAD0_etn_mdc_shift                                                    (6)
#define SYS_MUXPAD0_etn_mdc_mask                                                     (0x000003C0)
#define SYS_MUXPAD0_etn_mdc(data)                                                    (0x000003C0&((data)<<6))
#define SYS_MUXPAD0_etn_mdc_src(data)                                                ((0x000003C0&(data))>>6)
#define SYS_MUXPAD0_get_etn_mdc(data)                                                ((0x000003C0&(data))>>6)
#define SYS_MUXPAD0_etn_mdio_shift                                                   (4)
#define SYS_MUXPAD0_etn_mdio_mask                                                    (0x00000030)
#define SYS_MUXPAD0_etn_mdio(data)                                                   (0x00000030&((data)<<4))
#define SYS_MUXPAD0_etn_mdio_src(data)                                               ((0x00000030&(data))>>4)
#define SYS_MUXPAD0_get_etn_mdio(data)                                               ((0x00000030&(data))>>4)
#define SYS_MUXPAD0_etn_txc_shift                                                    (2)
#define SYS_MUXPAD0_etn_txc_mask                                                     (0x0000000C)
#define SYS_MUXPAD0_etn_txc(data)                                                    (0x0000000C&((data)<<2))
#define SYS_MUXPAD0_etn_txc_src(data)                                                ((0x0000000C&(data))>>2)
#define SYS_MUXPAD0_get_etn_txc(data)                                                ((0x0000000C&(data))>>2)
#define SYS_MUXPAD0_etn_gphy_clk25_shift                                             (0)
#define SYS_MUXPAD0_etn_gphy_clk25_mask                                              (0x00000003)
#define SYS_MUXPAD0_etn_gphy_clk25(data)                                             (0x00000003&((data)<<0))
#define SYS_MUXPAD0_etn_gphy_clk25_src(data)                                         ((0x00000003&(data))>>0)
#define SYS_MUXPAD0_get_etn_gphy_clk25(data)                                         ((0x00000003&(data))>>0)


#define SYS_MUXPAD1                                                                  0x18000354
#define SYS_MUXPAD1_reg_addr                                                         "0xB8000354"
#define SYS_MUXPAD1_reg                                                              0xB8000354
#define set_SYS_MUXPAD1_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD1_reg)=data)
#define get_SYS_MUXPAD1_reg   (*((volatile unsigned int*) SYS_MUXPAD1_reg))
#define SYS_MUXPAD1_inst_adr                                                         "0x00D5"
#define SYS_MUXPAD1_inst                                                             0x00D5
#define SYS_MUXPAD1_pcmcia_d5_shift                                                  (28)
#define SYS_MUXPAD1_pcmcia_d5_mask                                                   (0x30000000)
#define SYS_MUXPAD1_pcmcia_d5(data)                                                  (0x30000000&((data)<<28))
#define SYS_MUXPAD1_pcmcia_d5_src(data)                                              ((0x30000000&(data))>>28)
#define SYS_MUXPAD1_get_pcmcia_d5(data)                                              ((0x30000000&(data))>>28)
#define SYS_MUXPAD1_pcmcia_d4_shift                                                  (26)
#define SYS_MUXPAD1_pcmcia_d4_mask                                                   (0x0C000000)
#define SYS_MUXPAD1_pcmcia_d4(data)                                                  (0x0C000000&((data)<<26))
#define SYS_MUXPAD1_pcmcia_d4_src(data)                                              ((0x0C000000&(data))>>26)
#define SYS_MUXPAD1_get_pcmcia_d4(data)                                              ((0x0C000000&(data))>>26)
#define SYS_MUXPAD1_pcmcia_d3_shift                                                  (24)
#define SYS_MUXPAD1_pcmcia_d3_mask                                                   (0x03000000)
#define SYS_MUXPAD1_pcmcia_d3(data)                                                  (0x03000000&((data)<<24))
#define SYS_MUXPAD1_pcmcia_d3_src(data)                                              ((0x03000000&(data))>>24)
#define SYS_MUXPAD1_get_pcmcia_d3(data)                                              ((0x03000000&(data))>>24)
#define SYS_MUXPAD1_etn_rxdv_shift                                                   (20)
#define SYS_MUXPAD1_etn_rxdv_mask                                                    (0x00F00000)
#define SYS_MUXPAD1_etn_rxdv(data)                                                   (0x00F00000&((data)<<20))
#define SYS_MUXPAD1_etn_rxdv_src(data)                                               ((0x00F00000&(data))>>20)
#define SYS_MUXPAD1_get_etn_rxdv(data)                                               ((0x00F00000&(data))>>20)
#define SYS_MUXPAD1_etn_rxd0_shift                                                   (16)
#define SYS_MUXPAD1_etn_rxd0_mask                                                    (0x000F0000)
#define SYS_MUXPAD1_etn_rxd0(data)                                                   (0x000F0000&((data)<<16))
#define SYS_MUXPAD1_etn_rxd0_src(data)                                               ((0x000F0000&(data))>>16)
#define SYS_MUXPAD1_get_etn_rxd0(data)                                               ((0x000F0000&(data))>>16)
#define SYS_MUXPAD1_etn_rxd1_shift                                                   (12)
#define SYS_MUXPAD1_etn_rxd1_mask                                                    (0x0000F000)
#define SYS_MUXPAD1_etn_rxd1(data)                                                   (0x0000F000&((data)<<12))
#define SYS_MUXPAD1_etn_rxd1_src(data)                                               ((0x0000F000&(data))>>12)
#define SYS_MUXPAD1_get_etn_rxd1(data)                                               ((0x0000F000&(data))>>12)
#define SYS_MUXPAD1_etn_rxd2_shift                                                   (8)
#define SYS_MUXPAD1_etn_rxd2_mask                                                    (0x00000F00)
#define SYS_MUXPAD1_etn_rxd2(data)                                                   (0x00000F00&((data)<<8))
#define SYS_MUXPAD1_etn_rxd2_src(data)                                               ((0x00000F00&(data))>>8)
#define SYS_MUXPAD1_get_etn_rxd2(data)                                               ((0x00000F00&(data))>>8)
#define SYS_MUXPAD1_etn_rxd3_shift                                                   (4)
#define SYS_MUXPAD1_etn_rxd3_mask                                                    (0x000000F0)
#define SYS_MUXPAD1_etn_rxd3(data)                                                   (0x000000F0&((data)<<4))
#define SYS_MUXPAD1_etn_rxd3_src(data)                                               ((0x000000F0&(data))>>4)
#define SYS_MUXPAD1_get_etn_rxd3(data)                                               ((0x000000F0&(data))>>4)
#define SYS_MUXPAD1_etn_rxc_shift                                                    (0)
#define SYS_MUXPAD1_etn_rxc_mask                                                     (0x0000000F)
#define SYS_MUXPAD1_etn_rxc(data)                                                    (0x0000000F&((data)<<0))
#define SYS_MUXPAD1_etn_rxc_src(data)                                                ((0x0000000F&(data))>>0)
#define SYS_MUXPAD1_get_etn_rxc(data)                                                ((0x0000000F&(data))>>0)


#define SYS_MUXPAD2                                                                  0x18000358
#define SYS_MUXPAD2_reg_addr                                                         "0xB8000358"
#define SYS_MUXPAD2_reg                                                              0xB8000358
#define set_SYS_MUXPAD2_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD2_reg)=data)
#define get_SYS_MUXPAD2_reg   (*((volatile unsigned int*) SYS_MUXPAD2_reg))
#define SYS_MUXPAD2_inst_adr                                                         "0x00D6"
#define SYS_MUXPAD2_inst                                                             0x00D6
#define SYS_MUXPAD2_pcmcia_a10_shift                                                 (30)
#define SYS_MUXPAD2_pcmcia_a10_mask                                                  (0xC0000000)
#define SYS_MUXPAD2_pcmcia_a10(data)                                                 (0xC0000000&((data)<<30))
#define SYS_MUXPAD2_pcmcia_a10_src(data)                                             ((0xC0000000&(data))>>30)
#define SYS_MUXPAD2_get_pcmcia_a10(data)                                             ((0xC0000000&(data))>>30)
#define SYS_MUXPAD2_pcmcia_a9_shift                                                  (28)
#define SYS_MUXPAD2_pcmcia_a9_mask                                                   (0x30000000)
#define SYS_MUXPAD2_pcmcia_a9(data)                                                  (0x30000000&((data)<<28))
#define SYS_MUXPAD2_pcmcia_a9_src(data)                                              ((0x30000000&(data))>>28)
#define SYS_MUXPAD2_get_pcmcia_a9(data)                                              ((0x30000000&(data))>>28)
#define SYS_MUXPAD2_pcmcia_a8_shift                                                  (26)
#define SYS_MUXPAD2_pcmcia_a8_mask                                                   (0x0C000000)
#define SYS_MUXPAD2_pcmcia_a8(data)                                                  (0x0C000000&((data)<<26))
#define SYS_MUXPAD2_pcmcia_a8_src(data)                                              ((0x0C000000&(data))>>26)
#define SYS_MUXPAD2_get_pcmcia_a8(data)                                              ((0x0C000000&(data))>>26)
#define SYS_MUXPAD2_pcmcia_a7_shift                                                  (24)
#define SYS_MUXPAD2_pcmcia_a7_mask                                                   (0x03000000)
#define SYS_MUXPAD2_pcmcia_a7(data)                                                  (0x03000000&((data)<<24))
#define SYS_MUXPAD2_pcmcia_a7_src(data)                                              ((0x03000000&(data))>>24)
#define SYS_MUXPAD2_get_pcmcia_a7(data)                                              ((0x03000000&(data))>>24)
#define SYS_MUXPAD2_pcmcia_a6_shift                                                  (22)
#define SYS_MUXPAD2_pcmcia_a6_mask                                                   (0x00C00000)
#define SYS_MUXPAD2_pcmcia_a6(data)                                                  (0x00C00000&((data)<<22))
#define SYS_MUXPAD2_pcmcia_a6_src(data)                                              ((0x00C00000&(data))>>22)
#define SYS_MUXPAD2_get_pcmcia_a6(data)                                              ((0x00C00000&(data))>>22)
#define SYS_MUXPAD2_pcmcia_a5_shift                                                  (20)
#define SYS_MUXPAD2_pcmcia_a5_mask                                                   (0x00300000)
#define SYS_MUXPAD2_pcmcia_a5(data)                                                  (0x00300000&((data)<<20))
#define SYS_MUXPAD2_pcmcia_a5_src(data)                                              ((0x00300000&(data))>>20)
#define SYS_MUXPAD2_get_pcmcia_a5(data)                                              ((0x00300000&(data))>>20)
#define SYS_MUXPAD2_pcmcia_a4_shift                                                  (18)
#define SYS_MUXPAD2_pcmcia_a4_mask                                                   (0x000C0000)
#define SYS_MUXPAD2_pcmcia_a4(data)                                                  (0x000C0000&((data)<<18))
#define SYS_MUXPAD2_pcmcia_a4_src(data)                                              ((0x000C0000&(data))>>18)
#define SYS_MUXPAD2_get_pcmcia_a4(data)                                              ((0x000C0000&(data))>>18)
#define SYS_MUXPAD2_pcmcia_a3_shift                                                  (16)
#define SYS_MUXPAD2_pcmcia_a3_mask                                                   (0x00030000)
#define SYS_MUXPAD2_pcmcia_a3(data)                                                  (0x00030000&((data)<<16))
#define SYS_MUXPAD2_pcmcia_a3_src(data)                                              ((0x00030000&(data))>>16)
#define SYS_MUXPAD2_get_pcmcia_a3(data)                                              ((0x00030000&(data))>>16)
#define SYS_MUXPAD2_pcmcia_a2_shift                                                  (14)
#define SYS_MUXPAD2_pcmcia_a2_mask                                                   (0x0000C000)
#define SYS_MUXPAD2_pcmcia_a2(data)                                                  (0x0000C000&((data)<<14))
#define SYS_MUXPAD2_pcmcia_a2_src(data)                                              ((0x0000C000&(data))>>14)
#define SYS_MUXPAD2_get_pcmcia_a2(data)                                              ((0x0000C000&(data))>>14)
#define SYS_MUXPAD2_pcmcia_a1_shift                                                  (12)
#define SYS_MUXPAD2_pcmcia_a1_mask                                                   (0x00003000)
#define SYS_MUXPAD2_pcmcia_a1(data)                                                  (0x00003000&((data)<<12))
#define SYS_MUXPAD2_pcmcia_a1_src(data)                                              ((0x00003000&(data))>>12)
#define SYS_MUXPAD2_get_pcmcia_a1(data)                                              ((0x00003000&(data))>>12)
#define SYS_MUXPAD2_pcmcia_a0_shift                                                  (10)
#define SYS_MUXPAD2_pcmcia_a0_mask                                                   (0x00000C00)
#define SYS_MUXPAD2_pcmcia_a0(data)                                                  (0x00000C00&((data)<<10))
#define SYS_MUXPAD2_pcmcia_a0_src(data)                                              ((0x00000C00&(data))>>10)
#define SYS_MUXPAD2_get_pcmcia_a0(data)                                              ((0x00000C00&(data))>>10)
#define SYS_MUXPAD2_pcmcia_d7_shift                                                  (8)
#define SYS_MUXPAD2_pcmcia_d7_mask                                                   (0x00000300)
#define SYS_MUXPAD2_pcmcia_d7(data)                                                  (0x00000300&((data)<<8))
#define SYS_MUXPAD2_pcmcia_d7_src(data)                                              ((0x00000300&(data))>>8)
#define SYS_MUXPAD2_get_pcmcia_d7(data)                                              ((0x00000300&(data))>>8)
#define SYS_MUXPAD2_pcmcia_d6_shift                                                  (6)
#define SYS_MUXPAD2_pcmcia_d6_mask                                                   (0x000000C0)
#define SYS_MUXPAD2_pcmcia_d6(data)                                                  (0x000000C0&((data)<<6))
#define SYS_MUXPAD2_pcmcia_d6_src(data)                                              ((0x000000C0&(data))>>6)
#define SYS_MUXPAD2_get_pcmcia_d6(data)                                              ((0x000000C0&(data))>>6)
#define SYS_MUXPAD2_pcmcia_d2_shift                                                  (4)
#define SYS_MUXPAD2_pcmcia_d2_mask                                                   (0x00000030)
#define SYS_MUXPAD2_pcmcia_d2(data)                                                  (0x00000030&((data)<<4))
#define SYS_MUXPAD2_pcmcia_d2_src(data)                                              ((0x00000030&(data))>>4)
#define SYS_MUXPAD2_get_pcmcia_d2(data)                                              ((0x00000030&(data))>>4)
#define SYS_MUXPAD2_pcmcia_d1_shift                                                  (2)
#define SYS_MUXPAD2_pcmcia_d1_mask                                                   (0x0000000C)
#define SYS_MUXPAD2_pcmcia_d1(data)                                                  (0x0000000C&((data)<<2))
#define SYS_MUXPAD2_pcmcia_d1_src(data)                                              ((0x0000000C&(data))>>2)
#define SYS_MUXPAD2_get_pcmcia_d1(data)                                              ((0x0000000C&(data))>>2)
#define SYS_MUXPAD2_pcmcia_d0_shift                                                  (0)
#define SYS_MUXPAD2_pcmcia_d0_mask                                                   (0x00000003)
#define SYS_MUXPAD2_pcmcia_d0(data)                                                  (0x00000003&((data)<<0))
#define SYS_MUXPAD2_pcmcia_d0_src(data)                                              ((0x00000003&(data))>>0)
#define SYS_MUXPAD2_get_pcmcia_d0(data)                                              ((0x00000003&(data))>>0)


#define SYS_MUXPAD3                                                                  0x1800035C
#define SYS_MUXPAD3_reg_addr                                                         "0xB800035C"
#define SYS_MUXPAD3_reg                                                              0xB800035C
#define set_SYS_MUXPAD3_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD3_reg)=data)
#define get_SYS_MUXPAD3_reg   (*((volatile unsigned int*) SYS_MUXPAD3_reg))
#define SYS_MUXPAD3_inst_adr                                                         "0x00D7"
#define SYS_MUXPAD3_inst                                                             0x00D7
#define SYS_MUXPAD3_pcmcia_cd0_n_shift                                               (30)
#define SYS_MUXPAD3_pcmcia_cd0_n_mask                                                (0xC0000000)
#define SYS_MUXPAD3_pcmcia_cd0_n(data)                                               (0xC0000000&((data)<<30))
#define SYS_MUXPAD3_pcmcia_cd0_n_src(data)                                           ((0xC0000000&(data))>>30)
#define SYS_MUXPAD3_get_pcmcia_cd0_n(data)                                           ((0xC0000000&(data))>>30)
#define SYS_MUXPAD3_pcmcia_reg_n_shift                                               (28)
#define SYS_MUXPAD3_pcmcia_reg_n_mask                                                (0x30000000)
#define SYS_MUXPAD3_pcmcia_reg_n(data)                                               (0x30000000&((data)<<28))
#define SYS_MUXPAD3_pcmcia_reg_n_src(data)                                           ((0x30000000&(data))>>28)
#define SYS_MUXPAD3_get_pcmcia_reg_n(data)                                           ((0x30000000&(data))>>28)
#define SYS_MUXPAD3_pcmcia_inpack0_n_shift                                           (26)
#define SYS_MUXPAD3_pcmcia_inpack0_n_mask                                            (0x0C000000)
#define SYS_MUXPAD3_pcmcia_inpack0_n(data)                                           (0x0C000000&((data)<<26))
#define SYS_MUXPAD3_pcmcia_inpack0_n_src(data)                                       ((0x0C000000&(data))>>26)
#define SYS_MUXPAD3_get_pcmcia_inpack0_n(data)                                       ((0x0C000000&(data))>>26)
#define SYS_MUXPAD3_pcmcia_wait0_n_shift                                             (24)
#define SYS_MUXPAD3_pcmcia_wait0_n_mask                                              (0x03000000)
#define SYS_MUXPAD3_pcmcia_wait0_n(data)                                             (0x03000000&((data)<<24))
#define SYS_MUXPAD3_pcmcia_wait0_n_src(data)                                         ((0x03000000&(data))>>24)
#define SYS_MUXPAD3_get_pcmcia_wait0_n(data)                                         ((0x03000000&(data))>>24)
#define SYS_MUXPAD3_pcmcia_reset0_shift                                              (22)
#define SYS_MUXPAD3_pcmcia_reset0_mask                                               (0x00C00000)
#define SYS_MUXPAD3_pcmcia_reset0(data)                                              (0x00C00000&((data)<<22))
#define SYS_MUXPAD3_pcmcia_reset0_src(data)                                          ((0x00C00000&(data))>>22)
#define SYS_MUXPAD3_get_pcmcia_reset0(data)                                          ((0x00C00000&(data))>>22)
#define SYS_MUXPAD3_pcmcia_ireq0_n_shift                                             (20)
#define SYS_MUXPAD3_pcmcia_ireq0_n_mask                                              (0x00300000)
#define SYS_MUXPAD3_pcmcia_ireq0_n(data)                                             (0x00300000&((data)<<20))
#define SYS_MUXPAD3_pcmcia_ireq0_n_src(data)                                         ((0x00300000&(data))>>20)
#define SYS_MUXPAD3_get_pcmcia_ireq0_n(data)                                         ((0x00300000&(data))>>20)
#define SYS_MUXPAD3_pcmcia_iowr_n_shift                                              (18)
#define SYS_MUXPAD3_pcmcia_iowr_n_mask                                               (0x000C0000)
#define SYS_MUXPAD3_pcmcia_iowr_n(data)                                              (0x000C0000&((data)<<18))
#define SYS_MUXPAD3_pcmcia_iowr_n_src(data)                                          ((0x000C0000&(data))>>18)
#define SYS_MUXPAD3_get_pcmcia_iowr_n(data)                                          ((0x000C0000&(data))>>18)
#define SYS_MUXPAD3_pcmcia_iord_n_shift                                              (16)
#define SYS_MUXPAD3_pcmcia_iord_n_mask                                               (0x00030000)
#define SYS_MUXPAD3_pcmcia_iord_n(data)                                              (0x00030000&((data)<<16))
#define SYS_MUXPAD3_pcmcia_iord_n_src(data)                                          ((0x00030000&(data))>>16)
#define SYS_MUXPAD3_get_pcmcia_iord_n(data)                                          ((0x00030000&(data))>>16)
#define SYS_MUXPAD3_pcmcia_we_n_shift                                                (14)
#define SYS_MUXPAD3_pcmcia_we_n_mask                                                 (0x0000C000)
#define SYS_MUXPAD3_pcmcia_we_n(data)                                                (0x0000C000&((data)<<14))
#define SYS_MUXPAD3_pcmcia_we_n_src(data)                                            ((0x0000C000&(data))>>14)
#define SYS_MUXPAD3_get_pcmcia_we_n(data)                                            ((0x0000C000&(data))>>14)
#define SYS_MUXPAD3_pcmcia_oe_n_shift                                                (12)
#define SYS_MUXPAD3_pcmcia_oe_n_mask                                                 (0x00003000)
#define SYS_MUXPAD3_pcmcia_oe_n(data)                                                (0x00003000&((data)<<12))
#define SYS_MUXPAD3_pcmcia_oe_n_src(data)                                            ((0x00003000&(data))>>12)
#define SYS_MUXPAD3_get_pcmcia_oe_n(data)                                            ((0x00003000&(data))>>12)
#define SYS_MUXPAD3_pcmcia_ce2_n_shift                                               (10)
#define SYS_MUXPAD3_pcmcia_ce2_n_mask                                                (0x00000C00)
#define SYS_MUXPAD3_pcmcia_ce2_n(data)                                               (0x00000C00&((data)<<10))
#define SYS_MUXPAD3_pcmcia_ce2_n_src(data)                                           ((0x00000C00&(data))>>10)
#define SYS_MUXPAD3_get_pcmcia_ce2_n(data)                                           ((0x00000C00&(data))>>10)
#define SYS_MUXPAD3_pcmcia_ce1_n_shift                                               (8)
#define SYS_MUXPAD3_pcmcia_ce1_n_mask                                                (0x00000300)
#define SYS_MUXPAD3_pcmcia_ce1_n(data)                                               (0x00000300&((data)<<8))
#define SYS_MUXPAD3_pcmcia_ce1_n_src(data)                                           ((0x00000300&(data))>>8)
#define SYS_MUXPAD3_get_pcmcia_ce1_n(data)                                           ((0x00000300&(data))>>8)
#define SYS_MUXPAD3_pcmcia_a14_shift                                                 (6)
#define SYS_MUXPAD3_pcmcia_a14_mask                                                  (0x000000C0)
#define SYS_MUXPAD3_pcmcia_a14(data)                                                 (0x000000C0&((data)<<6))
#define SYS_MUXPAD3_pcmcia_a14_src(data)                                             ((0x000000C0&(data))>>6)
#define SYS_MUXPAD3_get_pcmcia_a14(data)                                             ((0x000000C0&(data))>>6)
#define SYS_MUXPAD3_pcmcia_a13_shift                                                 (4)
#define SYS_MUXPAD3_pcmcia_a13_mask                                                  (0x00000030)
#define SYS_MUXPAD3_pcmcia_a13(data)                                                 (0x00000030&((data)<<4))
#define SYS_MUXPAD3_pcmcia_a13_src(data)                                             ((0x00000030&(data))>>4)
#define SYS_MUXPAD3_get_pcmcia_a13(data)                                             ((0x00000030&(data))>>4)
#define SYS_MUXPAD3_pcmcia_a12_shift                                                 (2)
#define SYS_MUXPAD3_pcmcia_a12_mask                                                  (0x0000000C)
#define SYS_MUXPAD3_pcmcia_a12(data)                                                 (0x0000000C&((data)<<2))
#define SYS_MUXPAD3_pcmcia_a12_src(data)                                             ((0x0000000C&(data))>>2)
#define SYS_MUXPAD3_get_pcmcia_a12(data)                                             ((0x0000000C&(data))>>2)
#define SYS_MUXPAD3_pcmcia_a11_shift                                                 (0)
#define SYS_MUXPAD3_pcmcia_a11_mask                                                  (0x00000003)
#define SYS_MUXPAD3_pcmcia_a11(data)                                                 (0x00000003&((data)<<0))
#define SYS_MUXPAD3_pcmcia_a11_src(data)                                             ((0x00000003&(data))>>0)
#define SYS_MUXPAD3_get_pcmcia_a11(data)                                             ((0x00000003&(data))>>0)


#define SYS_MUXPAD4                                                                  0x18000360
#define SYS_MUXPAD4_reg_addr                                                         "0xB8000360"
#define SYS_MUXPAD4_reg                                                              0xB8000360
#define set_SYS_MUXPAD4_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD4_reg)=data)
#define get_SYS_MUXPAD4_reg   (*((volatile unsigned int*) SYS_MUXPAD4_reg))
#define SYS_MUXPAD4_inst_adr                                                         "0x00D8"
#define SYS_MUXPAD4_inst                                                             0x00D8
#define SYS_MUXPAD4_nf_dd_7_shift                                                    (30)
#define SYS_MUXPAD4_nf_dd_7_mask                                                     (0xC0000000)
#define SYS_MUXPAD4_nf_dd_7(data)                                                    (0xC0000000&((data)<<30))
#define SYS_MUXPAD4_nf_dd_7_src(data)                                                ((0xC0000000&(data))>>30)
#define SYS_MUXPAD4_get_nf_dd_7(data)                                                ((0xC0000000&(data))>>30)
#define SYS_MUXPAD4_nf_dd_6_shift                                                    (28)
#define SYS_MUXPAD4_nf_dd_6_mask                                                     (0x30000000)
#define SYS_MUXPAD4_nf_dd_6(data)                                                    (0x30000000&((data)<<28))
#define SYS_MUXPAD4_nf_dd_6_src(data)                                                ((0x30000000&(data))>>28)
#define SYS_MUXPAD4_get_nf_dd_6(data)                                                ((0x30000000&(data))>>28)
#define SYS_MUXPAD4_nf_dd_5_shift                                                    (26)
#define SYS_MUXPAD4_nf_dd_5_mask                                                     (0x0C000000)
#define SYS_MUXPAD4_nf_dd_5(data)                                                    (0x0C000000&((data)<<26))
#define SYS_MUXPAD4_nf_dd_5_src(data)                                                ((0x0C000000&(data))>>26)
#define SYS_MUXPAD4_get_nf_dd_5(data)                                                ((0x0C000000&(data))>>26)
#define SYS_MUXPAD4_nf_dd_4_shift                                                    (24)
#define SYS_MUXPAD4_nf_dd_4_mask                                                     (0x03000000)
#define SYS_MUXPAD4_nf_dd_4(data)                                                    (0x03000000&((data)<<24))
#define SYS_MUXPAD4_nf_dd_4_src(data)                                                ((0x03000000&(data))>>24)
#define SYS_MUXPAD4_get_nf_dd_4(data)                                                ((0x03000000&(data))>>24)
#define SYS_MUXPAD4_nf_dd_3_shift                                                    (22)
#define SYS_MUXPAD4_nf_dd_3_mask                                                     (0x00C00000)
#define SYS_MUXPAD4_nf_dd_3(data)                                                    (0x00C00000&((data)<<22))
#define SYS_MUXPAD4_nf_dd_3_src(data)                                                ((0x00C00000&(data))>>22)
#define SYS_MUXPAD4_get_nf_dd_3(data)                                                ((0x00C00000&(data))>>22)
#define SYS_MUXPAD4_nf_dd_2_shift                                                    (20)
#define SYS_MUXPAD4_nf_dd_2_mask                                                     (0x00300000)
#define SYS_MUXPAD4_nf_dd_2(data)                                                    (0x00300000&((data)<<20))
#define SYS_MUXPAD4_nf_dd_2_src(data)                                                ((0x00300000&(data))>>20)
#define SYS_MUXPAD4_get_nf_dd_2(data)                                                ((0x00300000&(data))>>20)
#define SYS_MUXPAD4_nf_dd_1_shift                                                    (18)
#define SYS_MUXPAD4_nf_dd_1_mask                                                     (0x000C0000)
#define SYS_MUXPAD4_nf_dd_1(data)                                                    (0x000C0000&((data)<<18))
#define SYS_MUXPAD4_nf_dd_1_src(data)                                                ((0x000C0000&(data))>>18)
#define SYS_MUXPAD4_get_nf_dd_1(data)                                                ((0x000C0000&(data))>>18)
#define SYS_MUXPAD4_nf_dd_0_shift                                                    (16)
#define SYS_MUXPAD4_nf_dd_0_mask                                                     (0x00030000)
#define SYS_MUXPAD4_nf_dd_0(data)                                                    (0x00030000&((data)<<16))
#define SYS_MUXPAD4_nf_dd_0_src(data)                                                ((0x00030000&(data))>>16)
#define SYS_MUXPAD4_get_nf_dd_0(data)                                                ((0x00030000&(data))>>16)
#define SYS_MUXPAD4_pcmcia_cd1_n_shift                                               (12)
#define SYS_MUXPAD4_pcmcia_cd1_n_mask                                                (0x00003000)
#define SYS_MUXPAD4_pcmcia_cd1_n(data)                                               (0x00003000&((data)<<12))
#define SYS_MUXPAD4_pcmcia_cd1_n_src(data)                                           ((0x00003000&(data))>>12)
#define SYS_MUXPAD4_get_pcmcia_cd1_n(data)                                           ((0x00003000&(data))>>12)
#define SYS_MUXPAD4_pcmcia_inpack1_n_shift                                           (10)
#define SYS_MUXPAD4_pcmcia_inpack1_n_mask                                            (0x00000C00)
#define SYS_MUXPAD4_pcmcia_inpack1_n(data)                                           (0x00000C00&((data)<<10))
#define SYS_MUXPAD4_pcmcia_inpack1_n_src(data)                                       ((0x00000C00&(data))>>10)
#define SYS_MUXPAD4_get_pcmcia_inpack1_n(data)                                       ((0x00000C00&(data))>>10)
#define SYS_MUXPAD4_pcmcia_wait1_n_shift                                             (8)
#define SYS_MUXPAD4_pcmcia_wait1_n_mask                                              (0x00000300)
#define SYS_MUXPAD4_pcmcia_wait1_n(data)                                             (0x00000300&((data)<<8))
#define SYS_MUXPAD4_pcmcia_wait1_n_src(data)                                         ((0x00000300&(data))>>8)
#define SYS_MUXPAD4_get_pcmcia_wait1_n(data)                                         ((0x00000300&(data))>>8)
#define SYS_MUXPAD4_pcmcia_reset1_shift                                              (6)
#define SYS_MUXPAD4_pcmcia_reset1_mask                                               (0x000000C0)
#define SYS_MUXPAD4_pcmcia_reset1(data)                                              (0x000000C0&((data)<<6))
#define SYS_MUXPAD4_pcmcia_reset1_src(data)                                          ((0x000000C0&(data))>>6)
#define SYS_MUXPAD4_get_pcmcia_reset1(data)                                          ((0x000000C0&(data))>>6)
#define SYS_MUXPAD4_pcmcia_ireq1_n_shift                                             (4)
#define SYS_MUXPAD4_pcmcia_ireq1_n_mask                                              (0x00000030)
#define SYS_MUXPAD4_pcmcia_ireq1_n(data)                                             (0x00000030&((data)<<4))
#define SYS_MUXPAD4_pcmcia_ireq1_n_src(data)                                         ((0x00000030&(data))>>4)
#define SYS_MUXPAD4_get_pcmcia_ireq1_n(data)                                         ((0x00000030&(data))>>4)
#define SYS_MUXPAD4_pcmcia_ce2_1_n_shift                                             (2)
#define SYS_MUXPAD4_pcmcia_ce2_1_n_mask                                              (0x0000000C)
#define SYS_MUXPAD4_pcmcia_ce2_1_n(data)                                             (0x0000000C&((data)<<2))
#define SYS_MUXPAD4_pcmcia_ce2_1_n_src(data)                                         ((0x0000000C&(data))>>2)
#define SYS_MUXPAD4_get_pcmcia_ce2_1_n(data)                                         ((0x0000000C&(data))>>2)
#define SYS_MUXPAD4_pcmcia_ce1_1_n_shift                                             (0)
#define SYS_MUXPAD4_pcmcia_ce1_1_n_mask                                              (0x00000003)
#define SYS_MUXPAD4_pcmcia_ce1_1_n(data)                                             (0x00000003&((data)<<0))
#define SYS_MUXPAD4_pcmcia_ce1_1_n_src(data)                                         ((0x00000003&(data))>>0)
#define SYS_MUXPAD4_get_pcmcia_ce1_1_n(data)                                         ((0x00000003&(data))>>0)


#define SYS_MUXPAD5                                                                  0x18000364
#define SYS_MUXPAD5_reg_addr                                                         "0xB8000364"
#define SYS_MUXPAD5_reg                                                              0xB8000364
#define set_SYS_MUXPAD5_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD5_reg)=data)
#define get_SYS_MUXPAD5_reg   (*((volatile unsigned int*) SYS_MUXPAD5_reg))
#define SYS_MUXPAD5_inst_adr                                                         "0x00D9"
#define SYS_MUXPAD5_inst                                                             0x00D9
#define SYS_MUXPAD5_mmc_clk_shift                                                    (20)
#define SYS_MUXPAD5_mmc_clk_mask                                                     (0x00300000)
#define SYS_MUXPAD5_mmc_clk(data)                                                    (0x00300000&((data)<<20))
#define SYS_MUXPAD5_mmc_clk_src(data)                                                ((0x00300000&(data))>>20)
#define SYS_MUXPAD5_get_mmc_clk(data)                                                ((0x00300000&(data))>>20)
#define SYS_MUXPAD5_mmc_cmd_shift                                                    (18)
#define SYS_MUXPAD5_mmc_cmd_mask                                                     (0x000C0000)
#define SYS_MUXPAD5_mmc_cmd(data)                                                    (0x000C0000&((data)<<18))
#define SYS_MUXPAD5_mmc_cmd_src(data)                                                ((0x000C0000&(data))>>18)
#define SYS_MUXPAD5_get_mmc_cmd(data)                                                ((0x000C0000&(data))>>18)
#define SYS_MUXPAD5_nf_ce_n_1_shift                                                  (16)
#define SYS_MUXPAD5_nf_ce_n_1_mask                                                   (0x00030000)
#define SYS_MUXPAD5_nf_ce_n_1(data)                                                  (0x00030000&((data)<<16))
#define SYS_MUXPAD5_nf_ce_n_1_src(data)                                              ((0x00030000&(data))>>16)
#define SYS_MUXPAD5_get_nf_ce_n_1(data)                                              ((0x00030000&(data))>>16)
#define SYS_MUXPAD5_nf_ce_n_0_shift                                                  (14)
#define SYS_MUXPAD5_nf_ce_n_0_mask                                                   (0x0000C000)
#define SYS_MUXPAD5_nf_ce_n_0(data)                                                  (0x0000C000&((data)<<14))
#define SYS_MUXPAD5_nf_ce_n_0_src(data)                                              ((0x0000C000&(data))>>14)
#define SYS_MUXPAD5_get_nf_ce_n_0(data)                                              ((0x0000C000&(data))>>14)
#define SYS_MUXPAD5_nf_cle_shift                                                     (8)
#define SYS_MUXPAD5_nf_cle_mask                                                      (0x00000300)
#define SYS_MUXPAD5_nf_cle(data)                                                     (0x00000300&((data)<<8))
#define SYS_MUXPAD5_nf_cle_src(data)                                                 ((0x00000300&(data))>>8)
#define SYS_MUXPAD5_get_nf_cle(data)                                                 ((0x00000300&(data))>>8)
#define SYS_MUXPAD5_nf_ale_shift                                                     (6)
#define SYS_MUXPAD5_nf_ale_mask                                                      (0x000000C0)
#define SYS_MUXPAD5_nf_ale(data)                                                     (0x000000C0&((data)<<6))
#define SYS_MUXPAD5_nf_ale_src(data)                                                 ((0x000000C0&(data))>>6)
#define SYS_MUXPAD5_get_nf_ale(data)                                                 ((0x000000C0&(data))>>6)
#define SYS_MUXPAD5_nf_wr_n_shift                                                    (4)
#define SYS_MUXPAD5_nf_wr_n_mask                                                     (0x00000030)
#define SYS_MUXPAD5_nf_wr_n(data)                                                    (0x00000030&((data)<<4))
#define SYS_MUXPAD5_nf_wr_n_src(data)                                                ((0x00000030&(data))>>4)
#define SYS_MUXPAD5_get_nf_wr_n(data)                                                ((0x00000030&(data))>>4)
#define SYS_MUXPAD5_nf_rd_n_shift                                                    (2)
#define SYS_MUXPAD5_nf_rd_n_mask                                                     (0x0000000C)
#define SYS_MUXPAD5_nf_rd_n(data)                                                    (0x0000000C&((data)<<2))
#define SYS_MUXPAD5_nf_rd_n_src(data)                                                ((0x0000000C&(data))>>2)
#define SYS_MUXPAD5_get_nf_rd_n(data)                                                ((0x0000000C&(data))>>2)
#define SYS_MUXPAD5_nf_rdy_shift                                                     (0)
#define SYS_MUXPAD5_nf_rdy_mask                                                      (0x00000003)
#define SYS_MUXPAD5_nf_rdy(data)                                                     (0x00000003&((data)<<0))
#define SYS_MUXPAD5_nf_rdy_src(data)                                                 ((0x00000003&(data))>>0)
#define SYS_MUXPAD5_get_nf_rdy(data)                                                 ((0x00000003&(data))>>0)


#define SYS_MUXPAD6                                                                  0x18000368
#define SYS_MUXPAD6_reg_addr                                                         "0xB8000368"
#define SYS_MUXPAD6_reg                                                              0xB8000368
#define set_SYS_MUXPAD6_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD6_reg)=data)
#define get_SYS_MUXPAD6_reg   (*((volatile unsigned int*) SYS_MUXPAD6_reg))
#define SYS_MUXPAD6_inst_adr                                                         "0x00DA"
#define SYS_MUXPAD6_inst                                                             0x00DA
#define SYS_MUXPAD6_tp0_data_7_shift                                                 (28)
#define SYS_MUXPAD6_tp0_data_7_mask                                                  (0xF0000000)
#define SYS_MUXPAD6_tp0_data_7(data)                                                 (0xF0000000&((data)<<28))
#define SYS_MUXPAD6_tp0_data_7_src(data)                                             ((0xF0000000&(data))>>28)
#define SYS_MUXPAD6_get_tp0_data_7(data)                                             ((0xF0000000&(data))>>28)
#define SYS_MUXPAD6_tp0_data_6_shift                                                 (24)
#define SYS_MUXPAD6_tp0_data_6_mask                                                  (0x0F000000)
#define SYS_MUXPAD6_tp0_data_6(data)                                                 (0x0F000000&((data)<<24))
#define SYS_MUXPAD6_tp0_data_6_src(data)                                             ((0x0F000000&(data))>>24)
#define SYS_MUXPAD6_get_tp0_data_6(data)                                             ((0x0F000000&(data))>>24)
#define SYS_MUXPAD6_tp0_data_5_shift                                                 (20)
#define SYS_MUXPAD6_tp0_data_5_mask                                                  (0x00F00000)
#define SYS_MUXPAD6_tp0_data_5(data)                                                 (0x00F00000&((data)<<20))
#define SYS_MUXPAD6_tp0_data_5_src(data)                                             ((0x00F00000&(data))>>20)
#define SYS_MUXPAD6_get_tp0_data_5(data)                                             ((0x00F00000&(data))>>20)
#define SYS_MUXPAD6_tp0_data_4_shift                                                 (16)
#define SYS_MUXPAD6_tp0_data_4_mask                                                  (0x000F0000)
#define SYS_MUXPAD6_tp0_data_4(data)                                                 (0x000F0000&((data)<<16))
#define SYS_MUXPAD6_tp0_data_4_src(data)                                             ((0x000F0000&(data))>>16)
#define SYS_MUXPAD6_get_tp0_data_4(data)                                             ((0x000F0000&(data))>>16)
#define SYS_MUXPAD6_tp0_data_3_shift                                                 (12)
#define SYS_MUXPAD6_tp0_data_3_mask                                                  (0x0000F000)
#define SYS_MUXPAD6_tp0_data_3(data)                                                 (0x0000F000&((data)<<12))
#define SYS_MUXPAD6_tp0_data_3_src(data)                                             ((0x0000F000&(data))>>12)
#define SYS_MUXPAD6_get_tp0_data_3(data)                                             ((0x0000F000&(data))>>12)
#define SYS_MUXPAD6_tp0_data_2_shift                                                 (8)
#define SYS_MUXPAD6_tp0_data_2_mask                                                  (0x00000F00)
#define SYS_MUXPAD6_tp0_data_2(data)                                                 (0x00000F00&((data)<<8))
#define SYS_MUXPAD6_tp0_data_2_src(data)                                             ((0x00000F00&(data))>>8)
#define SYS_MUXPAD6_get_tp0_data_2(data)                                             ((0x00000F00&(data))>>8)
#define SYS_MUXPAD6_tp0_data_1_shift                                                 (4)
#define SYS_MUXPAD6_tp0_data_1_mask                                                  (0x000000F0)
#define SYS_MUXPAD6_tp0_data_1(data)                                                 (0x000000F0&((data)<<4))
#define SYS_MUXPAD6_tp0_data_1_src(data)                                             ((0x000000F0&(data))>>4)
#define SYS_MUXPAD6_get_tp0_data_1(data)                                             ((0x000000F0&(data))>>4)
#define SYS_MUXPAD6_tp0_data_0_shift                                                 (0)
#define SYS_MUXPAD6_tp0_data_0_mask                                                  (0x0000000F)
#define SYS_MUXPAD6_tp0_data_0(data)                                                 (0x0000000F&((data)<<0))
#define SYS_MUXPAD6_tp0_data_0_src(data)                                             ((0x0000000F&(data))>>0)
#define SYS_MUXPAD6_get_tp0_data_0(data)                                             ((0x0000000F&(data))>>0)


#define SYS_MUXPAD7                                                                  0x1800036C
#define SYS_MUXPAD7_reg_addr                                                         "0xB800036C"
#define SYS_MUXPAD7_reg                                                              0xB800036C
#define set_SYS_MUXPAD7_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD7_reg)=data)
#define get_SYS_MUXPAD7_reg   (*((volatile unsigned int*) SYS_MUXPAD7_reg))
#define SYS_MUXPAD7_inst_adr                                                         "0x00DB"
#define SYS_MUXPAD7_inst                                                             0x00DB
#define SYS_MUXPAD7_tp1_clk_shift                                                    (28)
#define SYS_MUXPAD7_tp1_clk_mask                                                     (0xF0000000)
#define SYS_MUXPAD7_tp1_clk(data)                                                    (0xF0000000&((data)<<28))
#define SYS_MUXPAD7_tp1_clk_src(data)                                                ((0xF0000000&(data))>>28)
#define SYS_MUXPAD7_get_tp1_clk(data)                                                ((0xF0000000&(data))>>28)
#define SYS_MUXPAD7_tp1_valid_shift                                                  (24)
#define SYS_MUXPAD7_tp1_valid_mask                                                   (0x0F000000)
#define SYS_MUXPAD7_tp1_valid(data)                                                  (0x0F000000&((data)<<24))
#define SYS_MUXPAD7_tp1_valid_src(data)                                              ((0x0F000000&(data))>>24)
#define SYS_MUXPAD7_get_tp1_valid(data)                                              ((0x0F000000&(data))>>24)
#define SYS_MUXPAD7_tp1_sync_shift                                                   (20)
#define SYS_MUXPAD7_tp1_sync_mask                                                    (0x00F00000)
#define SYS_MUXPAD7_tp1_sync(data)                                                   (0x00F00000&((data)<<20))
#define SYS_MUXPAD7_tp1_sync_src(data)                                               ((0x00F00000&(data))>>20)
#define SYS_MUXPAD7_get_tp1_sync(data)                                               ((0x00F00000&(data))>>20)
#define SYS_MUXPAD7_tp1_error_shift                                                  (16)
#define SYS_MUXPAD7_tp1_error_mask                                                   (0x000F0000)
#define SYS_MUXPAD7_tp1_error(data)                                                  (0x000F0000&((data)<<16))
#define SYS_MUXPAD7_tp1_error_src(data)                                              ((0x000F0000&(data))>>16)
#define SYS_MUXPAD7_get_tp1_error(data)                                              ((0x000F0000&(data))>>16)
#define SYS_MUXPAD7_tp0_clk_shift                                                    (12)
#define SYS_MUXPAD7_tp0_clk_mask                                                     (0x0000F000)
#define SYS_MUXPAD7_tp0_clk(data)                                                    (0x0000F000&((data)<<12))
#define SYS_MUXPAD7_tp0_clk_src(data)                                                ((0x0000F000&(data))>>12)
#define SYS_MUXPAD7_get_tp0_clk(data)                                                ((0x0000F000&(data))>>12)
#define SYS_MUXPAD7_tp0_valid_shift                                                  (8)
#define SYS_MUXPAD7_tp0_valid_mask                                                   (0x00000F00)
#define SYS_MUXPAD7_tp0_valid(data)                                                  (0x00000F00&((data)<<8))
#define SYS_MUXPAD7_tp0_valid_src(data)                                              ((0x00000F00&(data))>>8)
#define SYS_MUXPAD7_get_tp0_valid(data)                                              ((0x00000F00&(data))>>8)
#define SYS_MUXPAD7_tp0_sync_shift                                                   (4)
#define SYS_MUXPAD7_tp0_sync_mask                                                    (0x000000F0)
#define SYS_MUXPAD7_tp0_sync(data)                                                   (0x000000F0&((data)<<4))
#define SYS_MUXPAD7_tp0_sync_src(data)                                               ((0x000000F0&(data))>>4)
#define SYS_MUXPAD7_get_tp0_sync(data)                                               ((0x000000F0&(data))>>4)
#define SYS_MUXPAD7_tp0_error_shift                                                  (0)
#define SYS_MUXPAD7_tp0_error_mask                                                   (0x0000000F)
#define SYS_MUXPAD7_tp0_error(data)                                                  (0x0000000F&((data)<<0))
#define SYS_MUXPAD7_tp0_error_src(data)                                              ((0x0000000F&(data))>>0)
#define SYS_MUXPAD7_get_tp0_error(data)                                              ((0x0000000F&(data))>>0)


#define SYS_MUXPAD8                                                                  0x18000370
#define SYS_MUXPAD8_reg_addr                                                         "0xB8000370"
#define SYS_MUXPAD8_reg                                                              0xB8000370
#define set_SYS_MUXPAD8_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD8_reg)=data)
#define get_SYS_MUXPAD8_reg   (*((volatile unsigned int*) SYS_MUXPAD8_reg))
#define SYS_MUXPAD8_inst_adr                                                         "0x00DC"
#define SYS_MUXPAD8_inst                                                             0x00DC
#define SYS_MUXPAD8_tp1_data_7_shift                                                 (28)
#define SYS_MUXPAD8_tp1_data_7_mask                                                  (0xF0000000)
#define SYS_MUXPAD8_tp1_data_7(data)                                                 (0xF0000000&((data)<<28))
#define SYS_MUXPAD8_tp1_data_7_src(data)                                             ((0xF0000000&(data))>>28)
#define SYS_MUXPAD8_get_tp1_data_7(data)                                             ((0xF0000000&(data))>>28)
#define SYS_MUXPAD8_tp1_data_6_shift                                                 (24)
#define SYS_MUXPAD8_tp1_data_6_mask                                                  (0x0F000000)
#define SYS_MUXPAD8_tp1_data_6(data)                                                 (0x0F000000&((data)<<24))
#define SYS_MUXPAD8_tp1_data_6_src(data)                                             ((0x0F000000&(data))>>24)
#define SYS_MUXPAD8_get_tp1_data_6(data)                                             ((0x0F000000&(data))>>24)
#define SYS_MUXPAD8_tp1_data_5_shift                                                 (20)
#define SYS_MUXPAD8_tp1_data_5_mask                                                  (0x00F00000)
#define SYS_MUXPAD8_tp1_data_5(data)                                                 (0x00F00000&((data)<<20))
#define SYS_MUXPAD8_tp1_data_5_src(data)                                             ((0x00F00000&(data))>>20)
#define SYS_MUXPAD8_get_tp1_data_5(data)                                             ((0x00F00000&(data))>>20)
#define SYS_MUXPAD8_tp1_data_4_shift                                                 (16)
#define SYS_MUXPAD8_tp1_data_4_mask                                                  (0x000F0000)
#define SYS_MUXPAD8_tp1_data_4(data)                                                 (0x000F0000&((data)<<16))
#define SYS_MUXPAD8_tp1_data_4_src(data)                                             ((0x000F0000&(data))>>16)
#define SYS_MUXPAD8_get_tp1_data_4(data)                                             ((0x000F0000&(data))>>16)
#define SYS_MUXPAD8_tp1_data_3_shift                                                 (12)
#define SYS_MUXPAD8_tp1_data_3_mask                                                  (0x0000F000)
#define SYS_MUXPAD8_tp1_data_3(data)                                                 (0x0000F000&((data)<<12))
#define SYS_MUXPAD8_tp1_data_3_src(data)                                             ((0x0000F000&(data))>>12)
#define SYS_MUXPAD8_get_tp1_data_3(data)                                             ((0x0000F000&(data))>>12)
#define SYS_MUXPAD8_tp1_data_2_shift                                                 (8)
#define SYS_MUXPAD8_tp1_data_2_mask                                                  (0x00000F00)
#define SYS_MUXPAD8_tp1_data_2(data)                                                 (0x00000F00&((data)<<8))
#define SYS_MUXPAD8_tp1_data_2_src(data)                                             ((0x00000F00&(data))>>8)
#define SYS_MUXPAD8_get_tp1_data_2(data)                                             ((0x00000F00&(data))>>8)
#define SYS_MUXPAD8_tp1_data_1_shift                                                 (4)
#define SYS_MUXPAD8_tp1_data_1_mask                                                  (0x000000F0)
#define SYS_MUXPAD8_tp1_data_1(data)                                                 (0x000000F0&((data)<<4))
#define SYS_MUXPAD8_tp1_data_1_src(data)                                             ((0x000000F0&(data))>>4)
#define SYS_MUXPAD8_get_tp1_data_1(data)                                             ((0x000000F0&(data))>>4)
#define SYS_MUXPAD8_tp1_data_0_shift                                                 (0)
#define SYS_MUXPAD8_tp1_data_0_mask                                                  (0x0000000F)
#define SYS_MUXPAD8_tp1_data_0(data)                                                 (0x0000000F&((data)<<0))
#define SYS_MUXPAD8_tp1_data_0_src(data)                                             ((0x0000000F&(data))>>0)
#define SYS_MUXPAD8_get_tp1_data_0(data)                                             ((0x0000000F&(data))>>0)


#define SYS_MUXPAD9                                                                  0x18000374
#define SYS_MUXPAD9_reg_addr                                                         "0xB8000374"
#define SYS_MUXPAD9_reg                                                              0xB8000374
#define set_SYS_MUXPAD9_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD9_reg)=data)
#define get_SYS_MUXPAD9_reg   (*((volatile unsigned int*) SYS_MUXPAD9_reg))
#define SYS_MUXPAD9_inst_adr                                                         "0x00DD"
#define SYS_MUXPAD9_inst                                                             0x00DD
#define SYS_MUXPAD9_tp2_clk_shift                                                    (12)
#define SYS_MUXPAD9_tp2_clk_mask                                                     (0x0000F000)
#define SYS_MUXPAD9_tp2_clk(data)                                                    (0x0000F000&((data)<<12))
#define SYS_MUXPAD9_tp2_clk_src(data)                                                ((0x0000F000&(data))>>12)
#define SYS_MUXPAD9_get_tp2_clk(data)                                                ((0x0000F000&(data))>>12)
#define SYS_MUXPAD9_tp2_valid_shift                                                  (8)
#define SYS_MUXPAD9_tp2_valid_mask                                                   (0x00000F00)
#define SYS_MUXPAD9_tp2_valid(data)                                                  (0x00000F00&((data)<<8))
#define SYS_MUXPAD9_tp2_valid_src(data)                                              ((0x00000F00&(data))>>8)
#define SYS_MUXPAD9_get_tp2_valid(data)                                              ((0x00000F00&(data))>>8)
#define SYS_MUXPAD9_tp2_sync_shift                                                   (4)
#define SYS_MUXPAD9_tp2_sync_mask                                                    (0x000000F0)
#define SYS_MUXPAD9_tp2_sync(data)                                                   (0x000000F0&((data)<<4))
#define SYS_MUXPAD9_tp2_sync_src(data)                                               ((0x000000F0&(data))>>4)
#define SYS_MUXPAD9_get_tp2_sync(data)                                               ((0x000000F0&(data))>>4)
#define SYS_MUXPAD9_tp2_data_0_shift                                                 (0)
#define SYS_MUXPAD9_tp2_data_0_mask                                                  (0x0000000F)
#define SYS_MUXPAD9_tp2_data_0(data)                                                 (0x0000000F&((data)<<0))
#define SYS_MUXPAD9_tp2_data_0_src(data)                                             ((0x0000000F&(data))>>0)
#define SYS_MUXPAD9_get_tp2_data_0(data)                                             ((0x0000000F&(data))>>0)


#define SYS_MUXPAD10                                                                 0x18000378
#define SYS_MUXPAD10_reg_addr                                                        "0xB8000378"
#define SYS_MUXPAD10_reg                                                             0xB8000378
#define set_SYS_MUXPAD10_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD10_reg)=data)
#define get_SYS_MUXPAD10_reg   (*((volatile unsigned int*) SYS_MUXPAD10_reg))
#define SYS_MUXPAD10_inst_adr                                                        "0x00DE"
#define SYS_MUXPAD10_inst                                                            0x00DE
#define SYS_MUXPAD10_i2c_scl_1_shift                                                 (28)
#define SYS_MUXPAD10_i2c_scl_1_mask                                                  (0x30000000)
#define SYS_MUXPAD10_i2c_scl_1(data)                                                 (0x30000000&((data)<<28))
#define SYS_MUXPAD10_i2c_scl_1_src(data)                                             ((0x30000000&(data))>>28)
#define SYS_MUXPAD10_get_i2c_scl_1(data)                                             ((0x30000000&(data))>>28)
#define SYS_MUXPAD10_i2c_sda_1_shift                                                 (26)
#define SYS_MUXPAD10_i2c_sda_1_mask                                                  (0x0C000000)
#define SYS_MUXPAD10_i2c_sda_1(data)                                                 (0x0C000000&((data)<<26))
#define SYS_MUXPAD10_i2c_sda_1_src(data)                                             ((0x0C000000&(data))>>26)
#define SYS_MUXPAD10_get_i2c_sda_1(data)                                             ((0x0C000000&(data))>>26)
#define SYS_MUXPAD10_i2c_scl_0_shift                                                 (24)
#define SYS_MUXPAD10_i2c_scl_0_mask                                                  (0x03000000)
#define SYS_MUXPAD10_i2c_scl_0(data)                                                 (0x03000000&((data)<<24))
#define SYS_MUXPAD10_i2c_scl_0_src(data)                                             ((0x03000000&(data))>>24)
#define SYS_MUXPAD10_get_i2c_scl_0(data)                                             ((0x03000000&(data))>>24)
#define SYS_MUXPAD10_i2c_sda_0_shift                                                 (22)
#define SYS_MUXPAD10_i2c_sda_0_mask                                                  (0x00C00000)
#define SYS_MUXPAD10_i2c_sda_0(data)                                                 (0x00C00000&((data)<<22))
#define SYS_MUXPAD10_i2c_sda_0_src(data)                                             ((0x00C00000&(data))>>22)
#define SYS_MUXPAD10_get_i2c_sda_0(data)                                             ((0x00C00000&(data))>>22)
#define SYS_MUXPAD10_ur1_rxtx_shift                                                  (16)
#define SYS_MUXPAD10_ur1_rxtx_mask                                                   (0x00070000)
#define SYS_MUXPAD10_ur1_rxtx(data)                                                  (0x00070000&((data)<<16))
#define SYS_MUXPAD10_ur1_rxtx_src(data)                                              ((0x00070000&(data))>>16)
#define SYS_MUXPAD10_get_ur1_rxtx(data)                                              ((0x00070000&(data))>>16)
#define SYS_MUXPAD10_gpio_6_shift                                                    (14)
#define SYS_MUXPAD10_gpio_6_mask                                                     (0x0000C000)
#define SYS_MUXPAD10_gpio_6(data)                                                    (0x0000C000&((data)<<14))
#define SYS_MUXPAD10_gpio_6_src(data)                                                ((0x0000C000&(data))>>14)
#define SYS_MUXPAD10_get_gpio_6(data)                                                ((0x0000C000&(data))>>14)
#define SYS_MUXPAD10_gpio_5_shift                                                    (11)
#define SYS_MUXPAD10_gpio_5_mask                                                     (0x00003800)
#define SYS_MUXPAD10_gpio_5(data)                                                    (0x00003800&((data)<<11))
#define SYS_MUXPAD10_gpio_5_src(data)                                                ((0x00003800&(data))>>11)
#define SYS_MUXPAD10_get_gpio_5(data)                                                ((0x00003800&(data))>>11)
#define SYS_MUXPAD10_gpio_4_shift                                                    (8)
#define SYS_MUXPAD10_gpio_4_mask                                                     (0x00000700)
#define SYS_MUXPAD10_gpio_4(data)                                                    (0x00000700&((data)<<8))
#define SYS_MUXPAD10_gpio_4_src(data)                                                ((0x00000700&(data))>>8)
#define SYS_MUXPAD10_get_gpio_4(data)                                                ((0x00000700&(data))>>8)
#define SYS_MUXPAD10_gpio_3_shift                                                    (6)
#define SYS_MUXPAD10_gpio_3_mask                                                     (0x000000C0)
#define SYS_MUXPAD10_gpio_3(data)                                                    (0x000000C0&((data)<<6))
#define SYS_MUXPAD10_gpio_3_src(data)                                                ((0x000000C0&(data))>>6)
#define SYS_MUXPAD10_get_gpio_3(data)                                                ((0x000000C0&(data))>>6)
#define SYS_MUXPAD10_gpio_2_shift                                                    (4)
#define SYS_MUXPAD10_gpio_2_mask                                                     (0x00000030)
#define SYS_MUXPAD10_gpio_2(data)                                                    (0x00000030&((data)<<4))
#define SYS_MUXPAD10_gpio_2_src(data)                                                ((0x00000030&(data))>>4)
#define SYS_MUXPAD10_get_gpio_2(data)                                                ((0x00000030&(data))>>4)
#define SYS_MUXPAD10_gpio_1_shift                                                    (2)
#define SYS_MUXPAD10_gpio_1_mask                                                     (0x0000000C)
#define SYS_MUXPAD10_gpio_1(data)                                                    (0x0000000C&((data)<<2))
#define SYS_MUXPAD10_gpio_1_src(data)                                                ((0x0000000C&(data))>>2)
#define SYS_MUXPAD10_get_gpio_1(data)                                                ((0x0000000C&(data))>>2)
#define SYS_MUXPAD10_gpio_0_shift                                                    (0)
#define SYS_MUXPAD10_gpio_0_mask                                                     (0x00000003)
#define SYS_MUXPAD10_gpio_0(data)                                                    (0x00000003&((data)<<0))
#define SYS_MUXPAD10_gpio_0_src(data)                                                ((0x00000003&(data))>>0)
#define SYS_MUXPAD10_get_gpio_0(data)                                                ((0x00000003&(data))>>0)


#define SYS_MUXPAD11                                                                 0x1800037C
#define SYS_MUXPAD11_reg_addr                                                        "0xB800037C"
#define SYS_MUXPAD11_reg                                                             0xB800037C
#define set_SYS_MUXPAD11_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD11_reg)=data)
#define get_SYS_MUXPAD11_reg   (*((volatile unsigned int*) SYS_MUXPAD11_reg))
#define SYS_MUXPAD11_inst_adr                                                        "0x00DF"
#define SYS_MUXPAD11_inst                                                            0x00DF
#define SYS_MUXPAD11_ur1_cts_n_shift                                                 (21)
#define SYS_MUXPAD11_ur1_cts_n_mask                                                  (0x00600000)
#define SYS_MUXPAD11_ur1_cts_n(data)                                                 (0x00600000&((data)<<21))
#define SYS_MUXPAD11_ur1_cts_n_src(data)                                             ((0x00600000&(data))>>21)
#define SYS_MUXPAD11_get_ur1_cts_n(data)                                             ((0x00600000&(data))>>21)
#define SYS_MUXPAD11_ur1_rts_n_shift                                                 (19)
#define SYS_MUXPAD11_ur1_rts_n_mask                                                  (0x00180000)
#define SYS_MUXPAD11_ur1_rts_n(data)                                                 (0x00180000&((data)<<19))
#define SYS_MUXPAD11_ur1_rts_n_src(data)                                             ((0x00180000&(data))>>19)
#define SYS_MUXPAD11_get_ur1_rts_n(data)                                             ((0x00180000&(data))>>19)
#define SYS_MUXPAD11_gspi_cs_shift                                                   (17)
#define SYS_MUXPAD11_gspi_cs_mask                                                    (0x00060000)
#define SYS_MUXPAD11_gspi_cs(data)                                                   (0x00060000&((data)<<17))
#define SYS_MUXPAD11_gspi_cs_src(data)                                               ((0x00060000&(data))>>17)
#define SYS_MUXPAD11_get_gspi_cs(data)                                               ((0x00060000&(data))>>17)
#define SYS_MUXPAD11_gspi_sck_shift                                                  (15)
#define SYS_MUXPAD11_gspi_sck_mask                                                   (0x00018000)
#define SYS_MUXPAD11_gspi_sck(data)                                                  (0x00018000&((data)<<15))
#define SYS_MUXPAD11_gspi_sck_src(data)                                              ((0x00018000&(data))>>15)
#define SYS_MUXPAD11_get_gspi_sck(data)                                              ((0x00018000&(data))>>15)
#define SYS_MUXPAD11_gspi_si_shift                                                   (13)
#define SYS_MUXPAD11_gspi_si_mask                                                    (0x00006000)
#define SYS_MUXPAD11_gspi_si(data)                                                   (0x00006000&((data)<<13))
#define SYS_MUXPAD11_gspi_si_src(data)                                               ((0x00006000&(data))>>13)
#define SYS_MUXPAD11_get_gspi_si(data)                                               ((0x00006000&(data))>>13)
#define SYS_MUXPAD11_gspi_so_shift                                                   (11)
#define SYS_MUXPAD11_gspi_so_mask                                                    (0x00001800)
#define SYS_MUXPAD11_gspi_so(data)                                                   (0x00001800&((data)<<11))
#define SYS_MUXPAD11_gspi_so_src(data)                                               ((0x00001800&(data))>>11)
#define SYS_MUXPAD11_get_gspi_so(data)                                               ((0x00001800&(data))>>11)
#define SYS_MUXPAD11_hi_loc_shift                                                    (8)
#define SYS_MUXPAD11_hi_loc_mask                                                     (0x00000700)
#define SYS_MUXPAD11_hi_loc(data)                                                    (0x00000700&((data)<<8))
#define SYS_MUXPAD11_hi_loc_src(data)                                                ((0x00000700&(data))>>8)
#define SYS_MUXPAD11_get_hi_loc(data)                                                ((0x00000700&(data))>>8)
#define SYS_MUXPAD11_hdmi_hpd_shift                                                  (6)
#define SYS_MUXPAD11_hdmi_hpd_mask                                                   (0x000000C0)
#define SYS_MUXPAD11_hdmi_hpd(data)                                                  (0x000000C0&((data)<<6))
#define SYS_MUXPAD11_hdmi_hpd_src(data)                                              ((0x000000C0&(data))>>6)
#define SYS_MUXPAD11_get_hdmi_hpd(data)                                              ((0x000000C0&(data))>>6)
#define SYS_MUXPAD11_spdif_shift                                                     (4)
#define SYS_MUXPAD11_spdif_mask                                                      (0x00000030)
#define SYS_MUXPAD11_spdif(data)                                                     (0x00000030&((data)<<4))
#define SYS_MUXPAD11_spdif_src(data)                                                 ((0x00000030&(data))>>4)
#define SYS_MUXPAD11_get_spdif(data)                                                 ((0x00000030&(data))>>4)


#define SYS_MUXPAD12                                                                 0x18000380
#define SYS_MUXPAD12_reg_addr                                                        "0xB8000380"
#define SYS_MUXPAD12_reg                                                             0xB8000380
#define set_SYS_MUXPAD12_reg(data)   (*((volatile unsigned int*) SYS_MUXPAD12_reg)=data)
#define get_SYS_MUXPAD12_reg   (*((volatile unsigned int*) SYS_MUXPAD12_reg))
#define SYS_MUXPAD12_inst_adr                                                        "0x00E0"
#define SYS_MUXPAD12_inst                                                            0x00E0
#define SYS_MUXPAD12_sf_en_shift                                                     (0)
#define SYS_MUXPAD12_sf_en_mask                                                      (0x00000001)
#define SYS_MUXPAD12_sf_en(data)                                                     (0x00000001&((data)<<0))
#define SYS_MUXPAD12_sf_en_src(data)                                                 ((0x00000001&(data))>>0)
#define SYS_MUXPAD12_get_sf_en(data)                                                 ((0x00000001&(data))>>0)


#define SYS_PFUNC_NF0                                                                0x18000390
#define SYS_PFUNC_NF0_reg_addr                                                       "0xB8000390"
#define SYS_PFUNC_NF0_reg                                                            0xB8000390
#define set_SYS_PFUNC_NF0_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_NF0_reg)=data)
#define get_SYS_PFUNC_NF0_reg   (*((volatile unsigned int*) SYS_PFUNC_NF0_reg))
#define SYS_PFUNC_NF0_inst_adr                                                       "0x00E4"
#define SYS_PFUNC_NF0_inst                                                           0x00E4
#define SYS_PFUNC_NF0_nf_cle_smt_shift                                               (31)
#define SYS_PFUNC_NF0_nf_cle_smt_mask                                                (0x80000000)
#define SYS_PFUNC_NF0_nf_cle_smt(data)                                               (0x80000000&((data)<<31))
#define SYS_PFUNC_NF0_nf_cle_smt_src(data)                                           ((0x80000000&(data))>>31)
#define SYS_PFUNC_NF0_get_nf_cle_smt(data)                                           ((0x80000000&(data))>>31)
#define SYS_PFUNC_NF0_nf_cle_e2_shift                                                (30)
#define SYS_PFUNC_NF0_nf_cle_e2_mask                                                 (0x40000000)
#define SYS_PFUNC_NF0_nf_cle_e2(data)                                                (0x40000000&((data)<<30))
#define SYS_PFUNC_NF0_nf_cle_e2_src(data)                                            ((0x40000000&(data))>>30)
#define SYS_PFUNC_NF0_get_nf_cle_e2(data)                                            ((0x40000000&(data))>>30)
#define SYS_PFUNC_NF0_nf_cle_pud_en_shift                                            (29)
#define SYS_PFUNC_NF0_nf_cle_pud_en_mask                                             (0x20000000)
#define SYS_PFUNC_NF0_nf_cle_pud_en(data)                                            (0x20000000&((data)<<29))
#define SYS_PFUNC_NF0_nf_cle_pud_en_src(data)                                        ((0x20000000&(data))>>29)
#define SYS_PFUNC_NF0_get_nf_cle_pud_en(data)                                        ((0x20000000&(data))>>29)
#define SYS_PFUNC_NF0_nf_cle_pud_sel_shift                                           (28)
#define SYS_PFUNC_NF0_nf_cle_pud_sel_mask                                            (0x10000000)
#define SYS_PFUNC_NF0_nf_cle_pud_sel(data)                                           (0x10000000&((data)<<28))
#define SYS_PFUNC_NF0_nf_cle_pud_sel_src(data)                                       ((0x10000000&(data))>>28)
#define SYS_PFUNC_NF0_get_nf_cle_pud_sel(data)                                       ((0x10000000&(data))>>28)
#define SYS_PFUNC_NF0_nf_wr_n_smt_shift                                              (27)
#define SYS_PFUNC_NF0_nf_wr_n_smt_mask                                               (0x08000000)
#define SYS_PFUNC_NF0_nf_wr_n_smt(data)                                              (0x08000000&((data)<<27))
#define SYS_PFUNC_NF0_nf_wr_n_smt_src(data)                                          ((0x08000000&(data))>>27)
#define SYS_PFUNC_NF0_get_nf_wr_n_smt(data)                                          ((0x08000000&(data))>>27)
#define SYS_PFUNC_NF0_nf_wr_n_e2_shift                                               (26)
#define SYS_PFUNC_NF0_nf_wr_n_e2_mask                                                (0x04000000)
#define SYS_PFUNC_NF0_nf_wr_n_e2(data)                                               (0x04000000&((data)<<26))
#define SYS_PFUNC_NF0_nf_wr_n_e2_src(data)                                           ((0x04000000&(data))>>26)
#define SYS_PFUNC_NF0_get_nf_wr_n_e2(data)                                           ((0x04000000&(data))>>26)
#define SYS_PFUNC_NF0_nf_wr_n_pud_en_shift                                           (25)
#define SYS_PFUNC_NF0_nf_wr_n_pud_en_mask                                            (0x02000000)
#define SYS_PFUNC_NF0_nf_wr_n_pud_en(data)                                           (0x02000000&((data)<<25))
#define SYS_PFUNC_NF0_nf_wr_n_pud_en_src(data)                                       ((0x02000000&(data))>>25)
#define SYS_PFUNC_NF0_get_nf_wr_n_pud_en(data)                                       ((0x02000000&(data))>>25)
#define SYS_PFUNC_NF0_nf_wr_n_pud_sel_shift                                          (24)
#define SYS_PFUNC_NF0_nf_wr_n_pud_sel_mask                                           (0x01000000)
#define SYS_PFUNC_NF0_nf_wr_n_pud_sel(data)                                          (0x01000000&((data)<<24))
#define SYS_PFUNC_NF0_nf_wr_n_pud_sel_src(data)                                      ((0x01000000&(data))>>24)
#define SYS_PFUNC_NF0_get_nf_wr_n_pud_sel(data)                                      ((0x01000000&(data))>>24)
#define SYS_PFUNC_NF0_nf_rd_n_smt_shift                                              (23)
#define SYS_PFUNC_NF0_nf_rd_n_smt_mask                                               (0x00800000)
#define SYS_PFUNC_NF0_nf_rd_n_smt(data)                                              (0x00800000&((data)<<23))
#define SYS_PFUNC_NF0_nf_rd_n_smt_src(data)                                          ((0x00800000&(data))>>23)
#define SYS_PFUNC_NF0_get_nf_rd_n_smt(data)                                          ((0x00800000&(data))>>23)
#define SYS_PFUNC_NF0_nf_rd_n_e2_shift                                               (22)
#define SYS_PFUNC_NF0_nf_rd_n_e2_mask                                                (0x00400000)
#define SYS_PFUNC_NF0_nf_rd_n_e2(data)                                               (0x00400000&((data)<<22))
#define SYS_PFUNC_NF0_nf_rd_n_e2_src(data)                                           ((0x00400000&(data))>>22)
#define SYS_PFUNC_NF0_get_nf_rd_n_e2(data)                                           ((0x00400000&(data))>>22)
#define SYS_PFUNC_NF0_nf_rd_n_pud_en_shift                                           (21)
#define SYS_PFUNC_NF0_nf_rd_n_pud_en_mask                                            (0x00200000)
#define SYS_PFUNC_NF0_nf_rd_n_pud_en(data)                                           (0x00200000&((data)<<21))
#define SYS_PFUNC_NF0_nf_rd_n_pud_en_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_PFUNC_NF0_get_nf_rd_n_pud_en(data)                                       ((0x00200000&(data))>>21)
#define SYS_PFUNC_NF0_nf_rd_n_pud_sel_shift                                          (20)
#define SYS_PFUNC_NF0_nf_rd_n_pud_sel_mask                                           (0x00100000)
#define SYS_PFUNC_NF0_nf_rd_n_pud_sel(data)                                          (0x00100000&((data)<<20))
#define SYS_PFUNC_NF0_nf_rd_n_pud_sel_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_PFUNC_NF0_get_nf_rd_n_pud_sel(data)                                      ((0x00100000&(data))>>20)
#define SYS_PFUNC_NF0_nf_rdy_smt_shift                                               (19)
#define SYS_PFUNC_NF0_nf_rdy_smt_mask                                                (0x00080000)
#define SYS_PFUNC_NF0_nf_rdy_smt(data)                                               (0x00080000&((data)<<19))
#define SYS_PFUNC_NF0_nf_rdy_smt_src(data)                                           ((0x00080000&(data))>>19)
#define SYS_PFUNC_NF0_get_nf_rdy_smt(data)                                           ((0x00080000&(data))>>19)
#define SYS_PFUNC_NF0_nf_rdy_e2_shift                                                (18)
#define SYS_PFUNC_NF0_nf_rdy_e2_mask                                                 (0x00040000)
#define SYS_PFUNC_NF0_nf_rdy_e2(data)                                                (0x00040000&((data)<<18))
#define SYS_PFUNC_NF0_nf_rdy_e2_src(data)                                            ((0x00040000&(data))>>18)
#define SYS_PFUNC_NF0_get_nf_rdy_e2(data)                                            ((0x00040000&(data))>>18)
#define SYS_PFUNC_NF0_nf_rdy_pud_en_shift                                            (17)
#define SYS_PFUNC_NF0_nf_rdy_pud_en_mask                                             (0x00020000)
#define SYS_PFUNC_NF0_nf_rdy_pud_en(data)                                            (0x00020000&((data)<<17))
#define SYS_PFUNC_NF0_nf_rdy_pud_en_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_PFUNC_NF0_get_nf_rdy_pud_en(data)                                        ((0x00020000&(data))>>17)
#define SYS_PFUNC_NF0_nf_rdy_pud_sel_shift                                           (16)
#define SYS_PFUNC_NF0_nf_rdy_pud_sel_mask                                            (0x00010000)
#define SYS_PFUNC_NF0_nf_rdy_pud_sel(data)                                           (0x00010000&((data)<<16))
#define SYS_PFUNC_NF0_nf_rdy_pud_sel_src(data)                                       ((0x00010000&(data))>>16)
#define SYS_PFUNC_NF0_get_nf_rdy_pud_sel(data)                                       ((0x00010000&(data))>>16)
#define SYS_PFUNC_NF0_nf_ce_n_1_smt_shift                                            (15)
#define SYS_PFUNC_NF0_nf_ce_n_1_smt_mask                                             (0x00008000)
#define SYS_PFUNC_NF0_nf_ce_n_1_smt(data)                                            (0x00008000&((data)<<15))
#define SYS_PFUNC_NF0_nf_ce_n_1_smt_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_PFUNC_NF0_get_nf_ce_n_1_smt(data)                                        ((0x00008000&(data))>>15)
#define SYS_PFUNC_NF0_nf_ce_n_1_e2_shift                                             (14)
#define SYS_PFUNC_NF0_nf_ce_n_1_e2_mask                                              (0x00004000)
#define SYS_PFUNC_NF0_nf_ce_n_1_e2(data)                                             (0x00004000&((data)<<14))
#define SYS_PFUNC_NF0_nf_ce_n_1_e2_src(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_NF0_get_nf_ce_n_1_e2(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_NF0_nf_ce_n_1_pud_en_shift                                         (13)
#define SYS_PFUNC_NF0_nf_ce_n_1_pud_en_mask                                          (0x00002000)
#define SYS_PFUNC_NF0_nf_ce_n_1_pud_en(data)                                         (0x00002000&((data)<<13))
#define SYS_PFUNC_NF0_nf_ce_n_1_pud_en_src(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_NF0_get_nf_ce_n_1_pud_en(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_NF0_nf_ce_n_1_pud_sel_shift                                        (12)
#define SYS_PFUNC_NF0_nf_ce_n_1_pud_sel_mask                                         (0x00001000)
#define SYS_PFUNC_NF0_nf_ce_n_1_pud_sel(data)                                        (0x00001000&((data)<<12))
#define SYS_PFUNC_NF0_nf_ce_n_1_pud_sel_src(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_NF0_get_nf_ce_n_1_pud_sel(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_NF0_nf_ce_n_0_smt_shift                                            (11)
#define SYS_PFUNC_NF0_nf_ce_n_0_smt_mask                                             (0x00000800)
#define SYS_PFUNC_NF0_nf_ce_n_0_smt(data)                                            (0x00000800&((data)<<11))
#define SYS_PFUNC_NF0_nf_ce_n_0_smt_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_NF0_get_nf_ce_n_0_smt(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_NF0_nf_ce_n_0_e2_shift                                             (10)
#define SYS_PFUNC_NF0_nf_ce_n_0_e2_mask                                              (0x00000400)
#define SYS_PFUNC_NF0_nf_ce_n_0_e2(data)                                             (0x00000400&((data)<<10))
#define SYS_PFUNC_NF0_nf_ce_n_0_e2_src(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_NF0_get_nf_ce_n_0_e2(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_NF0_nf_ce_n_0_pud_en_shift                                         (9)
#define SYS_PFUNC_NF0_nf_ce_n_0_pud_en_mask                                          (0x00000200)
#define SYS_PFUNC_NF0_nf_ce_n_0_pud_en(data)                                         (0x00000200&((data)<<9))
#define SYS_PFUNC_NF0_nf_ce_n_0_pud_en_src(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_NF0_get_nf_ce_n_0_pud_en(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_NF0_nf_ce_n_0_pud_sel_shift                                        (8)
#define SYS_PFUNC_NF0_nf_ce_n_0_pud_sel_mask                                         (0x00000100)
#define SYS_PFUNC_NF0_nf_ce_n_0_pud_sel(data)                                        (0x00000100&((data)<<8))
#define SYS_PFUNC_NF0_nf_ce_n_0_pud_sel_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_NF0_get_nf_ce_n_0_pud_sel(data)                                    ((0x00000100&(data))>>8)


#define SYS_PFUNC_NF1                                                                0x18000394
#define SYS_PFUNC_NF1_reg_addr                                                       "0xB8000394"
#define SYS_PFUNC_NF1_reg                                                            0xB8000394
#define set_SYS_PFUNC_NF1_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_NF1_reg)=data)
#define get_SYS_PFUNC_NF1_reg   (*((volatile unsigned int*) SYS_PFUNC_NF1_reg))
#define SYS_PFUNC_NF1_inst_adr                                                       "0x00E5"
#define SYS_PFUNC_NF1_inst                                                           0x00E5
#define SYS_PFUNC_NF1_nf_dd_7_smt_shift                                              (31)
#define SYS_PFUNC_NF1_nf_dd_7_smt_mask                                               (0x80000000)
#define SYS_PFUNC_NF1_nf_dd_7_smt(data)                                              (0x80000000&((data)<<31))
#define SYS_PFUNC_NF1_nf_dd_7_smt_src(data)                                          ((0x80000000&(data))>>31)
#define SYS_PFUNC_NF1_get_nf_dd_7_smt(data)                                          ((0x80000000&(data))>>31)
#define SYS_PFUNC_NF1_nf_dd_7_e2_shift                                               (30)
#define SYS_PFUNC_NF1_nf_dd_7_e2_mask                                                (0x40000000)
#define SYS_PFUNC_NF1_nf_dd_7_e2(data)                                               (0x40000000&((data)<<30))
#define SYS_PFUNC_NF1_nf_dd_7_e2_src(data)                                           ((0x40000000&(data))>>30)
#define SYS_PFUNC_NF1_get_nf_dd_7_e2(data)                                           ((0x40000000&(data))>>30)
#define SYS_PFUNC_NF1_nf_dd_7_pud_en_shift                                           (29)
#define SYS_PFUNC_NF1_nf_dd_7_pud_en_mask                                            (0x20000000)
#define SYS_PFUNC_NF1_nf_dd_7_pud_en(data)                                           (0x20000000&((data)<<29))
#define SYS_PFUNC_NF1_nf_dd_7_pud_en_src(data)                                       ((0x20000000&(data))>>29)
#define SYS_PFUNC_NF1_get_nf_dd_7_pud_en(data)                                       ((0x20000000&(data))>>29)
#define SYS_PFUNC_NF1_nf_dd_7_pud_sel_shift                                          (28)
#define SYS_PFUNC_NF1_nf_dd_7_pud_sel_mask                                           (0x10000000)
#define SYS_PFUNC_NF1_nf_dd_7_pud_sel(data)                                          (0x10000000&((data)<<28))
#define SYS_PFUNC_NF1_nf_dd_7_pud_sel_src(data)                                      ((0x10000000&(data))>>28)
#define SYS_PFUNC_NF1_get_nf_dd_7_pud_sel(data)                                      ((0x10000000&(data))>>28)
#define SYS_PFUNC_NF1_nf_dd_6_smt_shift                                              (27)
#define SYS_PFUNC_NF1_nf_dd_6_smt_mask                                               (0x08000000)
#define SYS_PFUNC_NF1_nf_dd_6_smt(data)                                              (0x08000000&((data)<<27))
#define SYS_PFUNC_NF1_nf_dd_6_smt_src(data)                                          ((0x08000000&(data))>>27)
#define SYS_PFUNC_NF1_get_nf_dd_6_smt(data)                                          ((0x08000000&(data))>>27)
#define SYS_PFUNC_NF1_nf_dd_6_e2_shift                                               (26)
#define SYS_PFUNC_NF1_nf_dd_6_e2_mask                                                (0x04000000)
#define SYS_PFUNC_NF1_nf_dd_6_e2(data)                                               (0x04000000&((data)<<26))
#define SYS_PFUNC_NF1_nf_dd_6_e2_src(data)                                           ((0x04000000&(data))>>26)
#define SYS_PFUNC_NF1_get_nf_dd_6_e2(data)                                           ((0x04000000&(data))>>26)
#define SYS_PFUNC_NF1_nf_dd_6_pud_en_shift                                           (25)
#define SYS_PFUNC_NF1_nf_dd_6_pud_en_mask                                            (0x02000000)
#define SYS_PFUNC_NF1_nf_dd_6_pud_en(data)                                           (0x02000000&((data)<<25))
#define SYS_PFUNC_NF1_nf_dd_6_pud_en_src(data)                                       ((0x02000000&(data))>>25)
#define SYS_PFUNC_NF1_get_nf_dd_6_pud_en(data)                                       ((0x02000000&(data))>>25)
#define SYS_PFUNC_NF1_nf_dd_6_pud_sel_shift                                          (24)
#define SYS_PFUNC_NF1_nf_dd_6_pud_sel_mask                                           (0x01000000)
#define SYS_PFUNC_NF1_nf_dd_6_pud_sel(data)                                          (0x01000000&((data)<<24))
#define SYS_PFUNC_NF1_nf_dd_6_pud_sel_src(data)                                      ((0x01000000&(data))>>24)
#define SYS_PFUNC_NF1_get_nf_dd_6_pud_sel(data)                                      ((0x01000000&(data))>>24)
#define SYS_PFUNC_NF1_nf_dd_5_smt_shift                                              (23)
#define SYS_PFUNC_NF1_nf_dd_5_smt_mask                                               (0x00800000)
#define SYS_PFUNC_NF1_nf_dd_5_smt(data)                                              (0x00800000&((data)<<23))
#define SYS_PFUNC_NF1_nf_dd_5_smt_src(data)                                          ((0x00800000&(data))>>23)
#define SYS_PFUNC_NF1_get_nf_dd_5_smt(data)                                          ((0x00800000&(data))>>23)
#define SYS_PFUNC_NF1_nf_dd_5_e2_shift                                               (22)
#define SYS_PFUNC_NF1_nf_dd_5_e2_mask                                                (0x00400000)
#define SYS_PFUNC_NF1_nf_dd_5_e2(data)                                               (0x00400000&((data)<<22))
#define SYS_PFUNC_NF1_nf_dd_5_e2_src(data)                                           ((0x00400000&(data))>>22)
#define SYS_PFUNC_NF1_get_nf_dd_5_e2(data)                                           ((0x00400000&(data))>>22)
#define SYS_PFUNC_NF1_nf_dd_5_pud_en_shift                                           (21)
#define SYS_PFUNC_NF1_nf_dd_5_pud_en_mask                                            (0x00200000)
#define SYS_PFUNC_NF1_nf_dd_5_pud_en(data)                                           (0x00200000&((data)<<21))
#define SYS_PFUNC_NF1_nf_dd_5_pud_en_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_PFUNC_NF1_get_nf_dd_5_pud_en(data)                                       ((0x00200000&(data))>>21)
#define SYS_PFUNC_NF1_nf_dd_5_pud_sel_shift                                          (20)
#define SYS_PFUNC_NF1_nf_dd_5_pud_sel_mask                                           (0x00100000)
#define SYS_PFUNC_NF1_nf_dd_5_pud_sel(data)                                          (0x00100000&((data)<<20))
#define SYS_PFUNC_NF1_nf_dd_5_pud_sel_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_PFUNC_NF1_get_nf_dd_5_pud_sel(data)                                      ((0x00100000&(data))>>20)
#define SYS_PFUNC_NF1_nf_dd_4_smt_shift                                              (19)
#define SYS_PFUNC_NF1_nf_dd_4_smt_mask                                               (0x00080000)
#define SYS_PFUNC_NF1_nf_dd_4_smt(data)                                              (0x00080000&((data)<<19))
#define SYS_PFUNC_NF1_nf_dd_4_smt_src(data)                                          ((0x00080000&(data))>>19)
#define SYS_PFUNC_NF1_get_nf_dd_4_smt(data)                                          ((0x00080000&(data))>>19)
#define SYS_PFUNC_NF1_nf_dd_4_e2_shift                                               (18)
#define SYS_PFUNC_NF1_nf_dd_4_e2_mask                                                (0x00040000)
#define SYS_PFUNC_NF1_nf_dd_4_e2(data)                                               (0x00040000&((data)<<18))
#define SYS_PFUNC_NF1_nf_dd_4_e2_src(data)                                           ((0x00040000&(data))>>18)
#define SYS_PFUNC_NF1_get_nf_dd_4_e2(data)                                           ((0x00040000&(data))>>18)
#define SYS_PFUNC_NF1_nf_dd_4_pud_en_shift                                           (17)
#define SYS_PFUNC_NF1_nf_dd_4_pud_en_mask                                            (0x00020000)
#define SYS_PFUNC_NF1_nf_dd_4_pud_en(data)                                           (0x00020000&((data)<<17))
#define SYS_PFUNC_NF1_nf_dd_4_pud_en_src(data)                                       ((0x00020000&(data))>>17)
#define SYS_PFUNC_NF1_get_nf_dd_4_pud_en(data)                                       ((0x00020000&(data))>>17)
#define SYS_PFUNC_NF1_nf_dd_4_pud_sel_shift                                          (16)
#define SYS_PFUNC_NF1_nf_dd_4_pud_sel_mask                                           (0x00010000)
#define SYS_PFUNC_NF1_nf_dd_4_pud_sel(data)                                          (0x00010000&((data)<<16))
#define SYS_PFUNC_NF1_nf_dd_4_pud_sel_src(data)                                      ((0x00010000&(data))>>16)
#define SYS_PFUNC_NF1_get_nf_dd_4_pud_sel(data)                                      ((0x00010000&(data))>>16)
#define SYS_PFUNC_NF1_nf_dd_3_smt_shift                                              (15)
#define SYS_PFUNC_NF1_nf_dd_3_smt_mask                                               (0x00008000)
#define SYS_PFUNC_NF1_nf_dd_3_smt(data)                                              (0x00008000&((data)<<15))
#define SYS_PFUNC_NF1_nf_dd_3_smt_src(data)                                          ((0x00008000&(data))>>15)
#define SYS_PFUNC_NF1_get_nf_dd_3_smt(data)                                          ((0x00008000&(data))>>15)
#define SYS_PFUNC_NF1_nf_dd_3_e2_shift                                               (14)
#define SYS_PFUNC_NF1_nf_dd_3_e2_mask                                                (0x00004000)
#define SYS_PFUNC_NF1_nf_dd_3_e2(data)                                               (0x00004000&((data)<<14))
#define SYS_PFUNC_NF1_nf_dd_3_e2_src(data)                                           ((0x00004000&(data))>>14)
#define SYS_PFUNC_NF1_get_nf_dd_3_e2(data)                                           ((0x00004000&(data))>>14)
#define SYS_PFUNC_NF1_nf_dd_3_pud_en_shift                                           (13)
#define SYS_PFUNC_NF1_nf_dd_3_pud_en_mask                                            (0x00002000)
#define SYS_PFUNC_NF1_nf_dd_3_pud_en(data)                                           (0x00002000&((data)<<13))
#define SYS_PFUNC_NF1_nf_dd_3_pud_en_src(data)                                       ((0x00002000&(data))>>13)
#define SYS_PFUNC_NF1_get_nf_dd_3_pud_en(data)                                       ((0x00002000&(data))>>13)
#define SYS_PFUNC_NF1_nf_dd_3_pud_sel_shift                                          (12)
#define SYS_PFUNC_NF1_nf_dd_3_pud_sel_mask                                           (0x00001000)
#define SYS_PFUNC_NF1_nf_dd_3_pud_sel(data)                                          (0x00001000&((data)<<12))
#define SYS_PFUNC_NF1_nf_dd_3_pud_sel_src(data)                                      ((0x00001000&(data))>>12)
#define SYS_PFUNC_NF1_get_nf_dd_3_pud_sel(data)                                      ((0x00001000&(data))>>12)
#define SYS_PFUNC_NF1_nf_dd_2_smt_shift                                              (11)
#define SYS_PFUNC_NF1_nf_dd_2_smt_mask                                               (0x00000800)
#define SYS_PFUNC_NF1_nf_dd_2_smt(data)                                              (0x00000800&((data)<<11))
#define SYS_PFUNC_NF1_nf_dd_2_smt_src(data)                                          ((0x00000800&(data))>>11)
#define SYS_PFUNC_NF1_get_nf_dd_2_smt(data)                                          ((0x00000800&(data))>>11)
#define SYS_PFUNC_NF1_nf_dd_2_e2_shift                                               (10)
#define SYS_PFUNC_NF1_nf_dd_2_e2_mask                                                (0x00000400)
#define SYS_PFUNC_NF1_nf_dd_2_e2(data)                                               (0x00000400&((data)<<10))
#define SYS_PFUNC_NF1_nf_dd_2_e2_src(data)                                           ((0x00000400&(data))>>10)
#define SYS_PFUNC_NF1_get_nf_dd_2_e2(data)                                           ((0x00000400&(data))>>10)
#define SYS_PFUNC_NF1_nf_dd_2_pud_en_shift                                           (9)
#define SYS_PFUNC_NF1_nf_dd_2_pud_en_mask                                            (0x00000200)
#define SYS_PFUNC_NF1_nf_dd_2_pud_en(data)                                           (0x00000200&((data)<<9))
#define SYS_PFUNC_NF1_nf_dd_2_pud_en_src(data)                                       ((0x00000200&(data))>>9)
#define SYS_PFUNC_NF1_get_nf_dd_2_pud_en(data)                                       ((0x00000200&(data))>>9)
#define SYS_PFUNC_NF1_nf_dd_2_pud_sel_shift                                          (8)
#define SYS_PFUNC_NF1_nf_dd_2_pud_sel_mask                                           (0x00000100)
#define SYS_PFUNC_NF1_nf_dd_2_pud_sel(data)                                          (0x00000100&((data)<<8))
#define SYS_PFUNC_NF1_nf_dd_2_pud_sel_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_PFUNC_NF1_get_nf_dd_2_pud_sel(data)                                      ((0x00000100&(data))>>8)
#define SYS_PFUNC_NF1_nf_dd_1_smt_shift                                              (7)
#define SYS_PFUNC_NF1_nf_dd_1_smt_mask                                               (0x00000080)
#define SYS_PFUNC_NF1_nf_dd_1_smt(data)                                              (0x00000080&((data)<<7))
#define SYS_PFUNC_NF1_nf_dd_1_smt_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_PFUNC_NF1_get_nf_dd_1_smt(data)                                          ((0x00000080&(data))>>7)
#define SYS_PFUNC_NF1_nf_dd_1_e2_shift                                               (6)
#define SYS_PFUNC_NF1_nf_dd_1_e2_mask                                                (0x00000040)
#define SYS_PFUNC_NF1_nf_dd_1_e2(data)                                               (0x00000040&((data)<<6))
#define SYS_PFUNC_NF1_nf_dd_1_e2_src(data)                                           ((0x00000040&(data))>>6)
#define SYS_PFUNC_NF1_get_nf_dd_1_e2(data)                                           ((0x00000040&(data))>>6)
#define SYS_PFUNC_NF1_nf_dd_1_pud_en_shift                                           (5)
#define SYS_PFUNC_NF1_nf_dd_1_pud_en_mask                                            (0x00000020)
#define SYS_PFUNC_NF1_nf_dd_1_pud_en(data)                                           (0x00000020&((data)<<5))
#define SYS_PFUNC_NF1_nf_dd_1_pud_en_src(data)                                       ((0x00000020&(data))>>5)
#define SYS_PFUNC_NF1_get_nf_dd_1_pud_en(data)                                       ((0x00000020&(data))>>5)
#define SYS_PFUNC_NF1_nf_dd_1_pud_sel_shift                                          (4)
#define SYS_PFUNC_NF1_nf_dd_1_pud_sel_mask                                           (0x00000010)
#define SYS_PFUNC_NF1_nf_dd_1_pud_sel(data)                                          (0x00000010&((data)<<4))
#define SYS_PFUNC_NF1_nf_dd_1_pud_sel_src(data)                                      ((0x00000010&(data))>>4)
#define SYS_PFUNC_NF1_get_nf_dd_1_pud_sel(data)                                      ((0x00000010&(data))>>4)
#define SYS_PFUNC_NF1_nf_dd_0_smt_shift                                              (3)
#define SYS_PFUNC_NF1_nf_dd_0_smt_mask                                               (0x00000008)
#define SYS_PFUNC_NF1_nf_dd_0_smt(data)                                              (0x00000008&((data)<<3))
#define SYS_PFUNC_NF1_nf_dd_0_smt_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_PFUNC_NF1_get_nf_dd_0_smt(data)                                          ((0x00000008&(data))>>3)
#define SYS_PFUNC_NF1_nf_dd_0_e2_shift                                               (2)
#define SYS_PFUNC_NF1_nf_dd_0_e2_mask                                                (0x00000004)
#define SYS_PFUNC_NF1_nf_dd_0_e2(data)                                               (0x00000004&((data)<<2))
#define SYS_PFUNC_NF1_nf_dd_0_e2_src(data)                                           ((0x00000004&(data))>>2)
#define SYS_PFUNC_NF1_get_nf_dd_0_e2(data)                                           ((0x00000004&(data))>>2)
#define SYS_PFUNC_NF1_nf_dd_0_pud_en_shift                                           (1)
#define SYS_PFUNC_NF1_nf_dd_0_pud_en_mask                                            (0x00000002)
#define SYS_PFUNC_NF1_nf_dd_0_pud_en(data)                                           (0x00000002&((data)<<1))
#define SYS_PFUNC_NF1_nf_dd_0_pud_en_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PFUNC_NF1_get_nf_dd_0_pud_en(data)                                       ((0x00000002&(data))>>1)
#define SYS_PFUNC_NF1_nf_dd_0_pud_sel_shift                                          (0)
#define SYS_PFUNC_NF1_nf_dd_0_pud_sel_mask                                           (0x00000001)
#define SYS_PFUNC_NF1_nf_dd_0_pud_sel(data)                                          (0x00000001&((data)<<0))
#define SYS_PFUNC_NF1_nf_dd_0_pud_sel_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PFUNC_NF1_get_nf_dd_0_pud_sel(data)                                      ((0x00000001&(data))>>0)


#define SYS_PFUNC_NF2                                                                0x18000398
#define SYS_PFUNC_NF2_reg_addr                                                       "0xB8000398"
#define SYS_PFUNC_NF2_reg                                                            0xB8000398
#define set_SYS_PFUNC_NF2_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_NF2_reg)=data)
#define get_SYS_PFUNC_NF2_reg   (*((volatile unsigned int*) SYS_PFUNC_NF2_reg))
#define SYS_PFUNC_NF2_inst_adr                                                       "0x00E6"
#define SYS_PFUNC_NF2_inst                                                           0x00E6
#define SYS_PFUNC_NF2_nf_ale_smt_shift                                               (11)
#define SYS_PFUNC_NF2_nf_ale_smt_mask                                                (0x00000800)
#define SYS_PFUNC_NF2_nf_ale_smt(data)                                               (0x00000800&((data)<<11))
#define SYS_PFUNC_NF2_nf_ale_smt_src(data)                                           ((0x00000800&(data))>>11)
#define SYS_PFUNC_NF2_get_nf_ale_smt(data)                                           ((0x00000800&(data))>>11)
#define SYS_PFUNC_NF2_nf_ale_e2_shift                                                (10)
#define SYS_PFUNC_NF2_nf_ale_e2_mask                                                 (0x00000400)
#define SYS_PFUNC_NF2_nf_ale_e2(data)                                                (0x00000400&((data)<<10))
#define SYS_PFUNC_NF2_nf_ale_e2_src(data)                                            ((0x00000400&(data))>>10)
#define SYS_PFUNC_NF2_get_nf_ale_e2(data)                                            ((0x00000400&(data))>>10)
#define SYS_PFUNC_NF2_nf_ale_pud_en_shift                                            (9)
#define SYS_PFUNC_NF2_nf_ale_pud_en_mask                                             (0x00000200)
#define SYS_PFUNC_NF2_nf_ale_pud_en(data)                                            (0x00000200&((data)<<9))
#define SYS_PFUNC_NF2_nf_ale_pud_en_src(data)                                        ((0x00000200&(data))>>9)
#define SYS_PFUNC_NF2_get_nf_ale_pud_en(data)                                        ((0x00000200&(data))>>9)
#define SYS_PFUNC_NF2_nf_ale_pud_sel_shift                                           (8)
#define SYS_PFUNC_NF2_nf_ale_pud_sel_mask                                            (0x00000100)
#define SYS_PFUNC_NF2_nf_ale_pud_sel(data)                                           (0x00000100&((data)<<8))
#define SYS_PFUNC_NF2_nf_ale_pud_sel_src(data)                                       ((0x00000100&(data))>>8)
#define SYS_PFUNC_NF2_get_nf_ale_pud_sel(data)                                       ((0x00000100&(data))>>8)
#define SYS_PFUNC_NF2_mmc_clk_smt_shift                                              (7)
#define SYS_PFUNC_NF2_mmc_clk_smt_mask                                               (0x00000080)
#define SYS_PFUNC_NF2_mmc_clk_smt(data)                                              (0x00000080&((data)<<7))
#define SYS_PFUNC_NF2_mmc_clk_smt_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_PFUNC_NF2_get_mmc_clk_smt(data)                                          ((0x00000080&(data))>>7)
#define SYS_PFUNC_NF2_mmc_clk_e2_shift                                               (6)
#define SYS_PFUNC_NF2_mmc_clk_e2_mask                                                (0x00000040)
#define SYS_PFUNC_NF2_mmc_clk_e2(data)                                               (0x00000040&((data)<<6))
#define SYS_PFUNC_NF2_mmc_clk_e2_src(data)                                           ((0x00000040&(data))>>6)
#define SYS_PFUNC_NF2_get_mmc_clk_e2(data)                                           ((0x00000040&(data))>>6)
#define SYS_PFUNC_NF2_mmc_clk_pud_en_shift                                           (5)
#define SYS_PFUNC_NF2_mmc_clk_pud_en_mask                                            (0x00000020)
#define SYS_PFUNC_NF2_mmc_clk_pud_en(data)                                           (0x00000020&((data)<<5))
#define SYS_PFUNC_NF2_mmc_clk_pud_en_src(data)                                       ((0x00000020&(data))>>5)
#define SYS_PFUNC_NF2_get_mmc_clk_pud_en(data)                                       ((0x00000020&(data))>>5)
#define SYS_PFUNC_NF2_mmc_clk_pud_sel_shift                                          (4)
#define SYS_PFUNC_NF2_mmc_clk_pud_sel_mask                                           (0x00000010)
#define SYS_PFUNC_NF2_mmc_clk_pud_sel(data)                                          (0x00000010&((data)<<4))
#define SYS_PFUNC_NF2_mmc_clk_pud_sel_src(data)                                      ((0x00000010&(data))>>4)
#define SYS_PFUNC_NF2_get_mmc_clk_pud_sel(data)                                      ((0x00000010&(data))>>4)
#define SYS_PFUNC_NF2_mmc_cmd_smt_shift                                              (3)
#define SYS_PFUNC_NF2_mmc_cmd_smt_mask                                               (0x00000008)
#define SYS_PFUNC_NF2_mmc_cmd_smt(data)                                              (0x00000008&((data)<<3))
#define SYS_PFUNC_NF2_mmc_cmd_smt_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_PFUNC_NF2_get_mmc_cmd_smt(data)                                          ((0x00000008&(data))>>3)
#define SYS_PFUNC_NF2_mmc_cmd_e2_shift                                               (2)
#define SYS_PFUNC_NF2_mmc_cmd_e2_mask                                                (0x00000004)
#define SYS_PFUNC_NF2_mmc_cmd_e2(data)                                               (0x00000004&((data)<<2))
#define SYS_PFUNC_NF2_mmc_cmd_e2_src(data)                                           ((0x00000004&(data))>>2)
#define SYS_PFUNC_NF2_get_mmc_cmd_e2(data)                                           ((0x00000004&(data))>>2)
#define SYS_PFUNC_NF2_mmc_cmd_pud_en_shift                                           (1)
#define SYS_PFUNC_NF2_mmc_cmd_pud_en_mask                                            (0x00000002)
#define SYS_PFUNC_NF2_mmc_cmd_pud_en(data)                                           (0x00000002&((data)<<1))
#define SYS_PFUNC_NF2_mmc_cmd_pud_en_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PFUNC_NF2_get_mmc_cmd_pud_en(data)                                       ((0x00000002&(data))>>1)
#define SYS_PFUNC_NF2_mmc_cmd_pud_sel_shift                                          (0)
#define SYS_PFUNC_NF2_mmc_cmd_pud_sel_mask                                           (0x00000001)
#define SYS_PFUNC_NF2_mmc_cmd_pud_sel(data)                                          (0x00000001&((data)<<0))
#define SYS_PFUNC_NF2_mmc_cmd_pud_sel_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PFUNC_NF2_get_mmc_cmd_pud_sel(data)                                      ((0x00000001&(data))>>0)


#define SYS_PFUNC_AIO                                                                0x1800039C
#define SYS_PFUNC_AIO_reg_addr                                                       "0xB800039C"
#define SYS_PFUNC_AIO_reg                                                            0xB800039C
#define set_SYS_PFUNC_AIO_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_AIO_reg)=data)
#define get_SYS_PFUNC_AIO_reg   (*((volatile unsigned int*) SYS_PFUNC_AIO_reg))
#define SYS_PFUNC_AIO_inst_adr                                                       "0x00E7"
#define SYS_PFUNC_AIO_inst                                                           0x00E7
#define SYS_PFUNC_AIO_spdif_out_e2_shift                                             (2)
#define SYS_PFUNC_AIO_spdif_out_e2_mask                                              (0x00000004)
#define SYS_PFUNC_AIO_spdif_out_e2(data)                                             (0x00000004&((data)<<2))
#define SYS_PFUNC_AIO_spdif_out_e2_src(data)                                         ((0x00000004&(data))>>2)
#define SYS_PFUNC_AIO_get_spdif_out_e2(data)                                         ((0x00000004&(data))>>2)
#define SYS_PFUNC_AIO_spdif_out_pud_en_shift                                         (1)
#define SYS_PFUNC_AIO_spdif_out_pud_en_mask                                          (0x00000002)
#define SYS_PFUNC_AIO_spdif_out_pud_en(data)                                         (0x00000002&((data)<<1))
#define SYS_PFUNC_AIO_spdif_out_pud_en_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PFUNC_AIO_get_spdif_out_pud_en(data)                                     ((0x00000002&(data))>>1)
#define SYS_PFUNC_AIO_spdif_out_pud_sel_shift                                        (0)
#define SYS_PFUNC_AIO_spdif_out_pud_sel_mask                                         (0x00000001)
#define SYS_PFUNC_AIO_spdif_out_pud_sel(data)                                        (0x00000001&((data)<<0))
#define SYS_PFUNC_AIO_spdif_out_pud_sel_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PFUNC_AIO_get_spdif_out_pud_sel(data)                                    ((0x00000001&(data))>>0)


#define SYS_PFUNC_TP0                                                                0x180003A0
#define SYS_PFUNC_TP0_reg_addr                                                       "0xB80003A0"
#define SYS_PFUNC_TP0_reg                                                            0xB80003A0
#define set_SYS_PFUNC_TP0_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_TP0_reg)=data)
#define get_SYS_PFUNC_TP0_reg   (*((volatile unsigned int*) SYS_PFUNC_TP0_reg))
#define SYS_PFUNC_TP0_inst_adr                                                       "0x00E8"
#define SYS_PFUNC_TP0_inst                                                           0x00E8
#define SYS_PFUNC_TP0_tp0_data_7_smt_shift                                           (31)
#define SYS_PFUNC_TP0_tp0_data_7_smt_mask                                            (0x80000000)
#define SYS_PFUNC_TP0_tp0_data_7_smt(data)                                           (0x80000000&((data)<<31))
#define SYS_PFUNC_TP0_tp0_data_7_smt_src(data)                                       ((0x80000000&(data))>>31)
#define SYS_PFUNC_TP0_get_tp0_data_7_smt(data)                                       ((0x80000000&(data))>>31)
#define SYS_PFUNC_TP0_tp0_data_7_e2_shift                                            (30)
#define SYS_PFUNC_TP0_tp0_data_7_e2_mask                                             (0x40000000)
#define SYS_PFUNC_TP0_tp0_data_7_e2(data)                                            (0x40000000&((data)<<30))
#define SYS_PFUNC_TP0_tp0_data_7_e2_src(data)                                        ((0x40000000&(data))>>30)
#define SYS_PFUNC_TP0_get_tp0_data_7_e2(data)                                        ((0x40000000&(data))>>30)
#define SYS_PFUNC_TP0_tp0_data_7_pud_en_shift                                        (29)
#define SYS_PFUNC_TP0_tp0_data_7_pud_en_mask                                         (0x20000000)
#define SYS_PFUNC_TP0_tp0_data_7_pud_en(data)                                        (0x20000000&((data)<<29))
#define SYS_PFUNC_TP0_tp0_data_7_pud_en_src(data)                                    ((0x20000000&(data))>>29)
#define SYS_PFUNC_TP0_get_tp0_data_7_pud_en(data)                                    ((0x20000000&(data))>>29)
#define SYS_PFUNC_TP0_tp0_data_7_pud_sel_shift                                       (28)
#define SYS_PFUNC_TP0_tp0_data_7_pud_sel_mask                                        (0x10000000)
#define SYS_PFUNC_TP0_tp0_data_7_pud_sel(data)                                       (0x10000000&((data)<<28))
#define SYS_PFUNC_TP0_tp0_data_7_pud_sel_src(data)                                   ((0x10000000&(data))>>28)
#define SYS_PFUNC_TP0_get_tp0_data_7_pud_sel(data)                                   ((0x10000000&(data))>>28)
#define SYS_PFUNC_TP0_tp0_data_6_smt_shift                                           (27)
#define SYS_PFUNC_TP0_tp0_data_6_smt_mask                                            (0x08000000)
#define SYS_PFUNC_TP0_tp0_data_6_smt(data)                                           (0x08000000&((data)<<27))
#define SYS_PFUNC_TP0_tp0_data_6_smt_src(data)                                       ((0x08000000&(data))>>27)
#define SYS_PFUNC_TP0_get_tp0_data_6_smt(data)                                       ((0x08000000&(data))>>27)
#define SYS_PFUNC_TP0_tp0_data_6_e2_shift                                            (26)
#define SYS_PFUNC_TP0_tp0_data_6_e2_mask                                             (0x04000000)
#define SYS_PFUNC_TP0_tp0_data_6_e2(data)                                            (0x04000000&((data)<<26))
#define SYS_PFUNC_TP0_tp0_data_6_e2_src(data)                                        ((0x04000000&(data))>>26)
#define SYS_PFUNC_TP0_get_tp0_data_6_e2(data)                                        ((0x04000000&(data))>>26)
#define SYS_PFUNC_TP0_tp0_data_6_pud_en_shift                                        (25)
#define SYS_PFUNC_TP0_tp0_data_6_pud_en_mask                                         (0x02000000)
#define SYS_PFUNC_TP0_tp0_data_6_pud_en(data)                                        (0x02000000&((data)<<25))
#define SYS_PFUNC_TP0_tp0_data_6_pud_en_src(data)                                    ((0x02000000&(data))>>25)
#define SYS_PFUNC_TP0_get_tp0_data_6_pud_en(data)                                    ((0x02000000&(data))>>25)
#define SYS_PFUNC_TP0_tp0_data_6_pud_sel_shift                                       (24)
#define SYS_PFUNC_TP0_tp0_data_6_pud_sel_mask                                        (0x01000000)
#define SYS_PFUNC_TP0_tp0_data_6_pud_sel(data)                                       (0x01000000&((data)<<24))
#define SYS_PFUNC_TP0_tp0_data_6_pud_sel_src(data)                                   ((0x01000000&(data))>>24)
#define SYS_PFUNC_TP0_get_tp0_data_6_pud_sel(data)                                   ((0x01000000&(data))>>24)
#define SYS_PFUNC_TP0_tp0_data_5_smt_shift                                           (23)
#define SYS_PFUNC_TP0_tp0_data_5_smt_mask                                            (0x00800000)
#define SYS_PFUNC_TP0_tp0_data_5_smt(data)                                           (0x00800000&((data)<<23))
#define SYS_PFUNC_TP0_tp0_data_5_smt_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_PFUNC_TP0_get_tp0_data_5_smt(data)                                       ((0x00800000&(data))>>23)
#define SYS_PFUNC_TP0_tp0_data_5_e2_shift                                            (22)
#define SYS_PFUNC_TP0_tp0_data_5_e2_mask                                             (0x00400000)
#define SYS_PFUNC_TP0_tp0_data_5_e2(data)                                            (0x00400000&((data)<<22))
#define SYS_PFUNC_TP0_tp0_data_5_e2_src(data)                                        ((0x00400000&(data))>>22)
#define SYS_PFUNC_TP0_get_tp0_data_5_e2(data)                                        ((0x00400000&(data))>>22)
#define SYS_PFUNC_TP0_tp0_data_5_pud_en_shift                                        (21)
#define SYS_PFUNC_TP0_tp0_data_5_pud_en_mask                                         (0x00200000)
#define SYS_PFUNC_TP0_tp0_data_5_pud_en(data)                                        (0x00200000&((data)<<21))
#define SYS_PFUNC_TP0_tp0_data_5_pud_en_src(data)                                    ((0x00200000&(data))>>21)
#define SYS_PFUNC_TP0_get_tp0_data_5_pud_en(data)                                    ((0x00200000&(data))>>21)
#define SYS_PFUNC_TP0_tp0_data_5_pud_sel_shift                                       (20)
#define SYS_PFUNC_TP0_tp0_data_5_pud_sel_mask                                        (0x00100000)
#define SYS_PFUNC_TP0_tp0_data_5_pud_sel(data)                                       (0x00100000&((data)<<20))
#define SYS_PFUNC_TP0_tp0_data_5_pud_sel_src(data)                                   ((0x00100000&(data))>>20)
#define SYS_PFUNC_TP0_get_tp0_data_5_pud_sel(data)                                   ((0x00100000&(data))>>20)
#define SYS_PFUNC_TP0_tp0_data_4_smt_shift                                           (19)
#define SYS_PFUNC_TP0_tp0_data_4_smt_mask                                            (0x00080000)
#define SYS_PFUNC_TP0_tp0_data_4_smt(data)                                           (0x00080000&((data)<<19))
#define SYS_PFUNC_TP0_tp0_data_4_smt_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_PFUNC_TP0_get_tp0_data_4_smt(data)                                       ((0x00080000&(data))>>19)
#define SYS_PFUNC_TP0_tp0_data_4_e2_shift                                            (18)
#define SYS_PFUNC_TP0_tp0_data_4_e2_mask                                             (0x00040000)
#define SYS_PFUNC_TP0_tp0_data_4_e2(data)                                            (0x00040000&((data)<<18))
#define SYS_PFUNC_TP0_tp0_data_4_e2_src(data)                                        ((0x00040000&(data))>>18)
#define SYS_PFUNC_TP0_get_tp0_data_4_e2(data)                                        ((0x00040000&(data))>>18)
#define SYS_PFUNC_TP0_tp0_data_4_pud_en_shift                                        (17)
#define SYS_PFUNC_TP0_tp0_data_4_pud_en_mask                                         (0x00020000)
#define SYS_PFUNC_TP0_tp0_data_4_pud_en(data)                                        (0x00020000&((data)<<17))
#define SYS_PFUNC_TP0_tp0_data_4_pud_en_src(data)                                    ((0x00020000&(data))>>17)
#define SYS_PFUNC_TP0_get_tp0_data_4_pud_en(data)                                    ((0x00020000&(data))>>17)
#define SYS_PFUNC_TP0_tp0_data_4_pud_sel_shift                                       (16)
#define SYS_PFUNC_TP0_tp0_data_4_pud_sel_mask                                        (0x00010000)
#define SYS_PFUNC_TP0_tp0_data_4_pud_sel(data)                                       (0x00010000&((data)<<16))
#define SYS_PFUNC_TP0_tp0_data_4_pud_sel_src(data)                                   ((0x00010000&(data))>>16)
#define SYS_PFUNC_TP0_get_tp0_data_4_pud_sel(data)                                   ((0x00010000&(data))>>16)
#define SYS_PFUNC_TP0_tp0_data_3_smt_shift                                           (15)
#define SYS_PFUNC_TP0_tp0_data_3_smt_mask                                            (0x00008000)
#define SYS_PFUNC_TP0_tp0_data_3_smt(data)                                           (0x00008000&((data)<<15))
#define SYS_PFUNC_TP0_tp0_data_3_smt_src(data)                                       ((0x00008000&(data))>>15)
#define SYS_PFUNC_TP0_get_tp0_data_3_smt(data)                                       ((0x00008000&(data))>>15)
#define SYS_PFUNC_TP0_tp0_data_3_e2_shift                                            (14)
#define SYS_PFUNC_TP0_tp0_data_3_e2_mask                                             (0x00004000)
#define SYS_PFUNC_TP0_tp0_data_3_e2(data)                                            (0x00004000&((data)<<14))
#define SYS_PFUNC_TP0_tp0_data_3_e2_src(data)                                        ((0x00004000&(data))>>14)
#define SYS_PFUNC_TP0_get_tp0_data_3_e2(data)                                        ((0x00004000&(data))>>14)
#define SYS_PFUNC_TP0_tp0_data_3_pud_en_shift                                        (13)
#define SYS_PFUNC_TP0_tp0_data_3_pud_en_mask                                         (0x00002000)
#define SYS_PFUNC_TP0_tp0_data_3_pud_en(data)                                        (0x00002000&((data)<<13))
#define SYS_PFUNC_TP0_tp0_data_3_pud_en_src(data)                                    ((0x00002000&(data))>>13)
#define SYS_PFUNC_TP0_get_tp0_data_3_pud_en(data)                                    ((0x00002000&(data))>>13)
#define SYS_PFUNC_TP0_tp0_data_3_pud_sel_shift                                       (12)
#define SYS_PFUNC_TP0_tp0_data_3_pud_sel_mask                                        (0x00001000)
#define SYS_PFUNC_TP0_tp0_data_3_pud_sel(data)                                       (0x00001000&((data)<<12))
#define SYS_PFUNC_TP0_tp0_data_3_pud_sel_src(data)                                   ((0x00001000&(data))>>12)
#define SYS_PFUNC_TP0_get_tp0_data_3_pud_sel(data)                                   ((0x00001000&(data))>>12)
#define SYS_PFUNC_TP0_tp0_data_2_smt_shift                                           (11)
#define SYS_PFUNC_TP0_tp0_data_2_smt_mask                                            (0x00000800)
#define SYS_PFUNC_TP0_tp0_data_2_smt(data)                                           (0x00000800&((data)<<11))
#define SYS_PFUNC_TP0_tp0_data_2_smt_src(data)                                       ((0x00000800&(data))>>11)
#define SYS_PFUNC_TP0_get_tp0_data_2_smt(data)                                       ((0x00000800&(data))>>11)
#define SYS_PFUNC_TP0_tp0_data_2_e2_shift                                            (10)
#define SYS_PFUNC_TP0_tp0_data_2_e2_mask                                             (0x00000400)
#define SYS_PFUNC_TP0_tp0_data_2_e2(data)                                            (0x00000400&((data)<<10))
#define SYS_PFUNC_TP0_tp0_data_2_e2_src(data)                                        ((0x00000400&(data))>>10)
#define SYS_PFUNC_TP0_get_tp0_data_2_e2(data)                                        ((0x00000400&(data))>>10)
#define SYS_PFUNC_TP0_tp0_data_2_pud_en_shift                                        (9)
#define SYS_PFUNC_TP0_tp0_data_2_pud_en_mask                                         (0x00000200)
#define SYS_PFUNC_TP0_tp0_data_2_pud_en(data)                                        (0x00000200&((data)<<9))
#define SYS_PFUNC_TP0_tp0_data_2_pud_en_src(data)                                    ((0x00000200&(data))>>9)
#define SYS_PFUNC_TP0_get_tp0_data_2_pud_en(data)                                    ((0x00000200&(data))>>9)
#define SYS_PFUNC_TP0_tp0_data_2_pud_sel_shift                                       (8)
#define SYS_PFUNC_TP0_tp0_data_2_pud_sel_mask                                        (0x00000100)
#define SYS_PFUNC_TP0_tp0_data_2_pud_sel(data)                                       (0x00000100&((data)<<8))
#define SYS_PFUNC_TP0_tp0_data_2_pud_sel_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_PFUNC_TP0_get_tp0_data_2_pud_sel(data)                                   ((0x00000100&(data))>>8)
#define SYS_PFUNC_TP0_tp0_data_1_smt_shift                                           (7)
#define SYS_PFUNC_TP0_tp0_data_1_smt_mask                                            (0x00000080)
#define SYS_PFUNC_TP0_tp0_data_1_smt(data)                                           (0x00000080&((data)<<7))
#define SYS_PFUNC_TP0_tp0_data_1_smt_src(data)                                       ((0x00000080&(data))>>7)
#define SYS_PFUNC_TP0_get_tp0_data_1_smt(data)                                       ((0x00000080&(data))>>7)
#define SYS_PFUNC_TP0_tp0_data_1_e2_shift                                            (6)
#define SYS_PFUNC_TP0_tp0_data_1_e2_mask                                             (0x00000040)
#define SYS_PFUNC_TP0_tp0_data_1_e2(data)                                            (0x00000040&((data)<<6))
#define SYS_PFUNC_TP0_tp0_data_1_e2_src(data)                                        ((0x00000040&(data))>>6)
#define SYS_PFUNC_TP0_get_tp0_data_1_e2(data)                                        ((0x00000040&(data))>>6)
#define SYS_PFUNC_TP0_tp0_data_1_pud_en_shift                                        (5)
#define SYS_PFUNC_TP0_tp0_data_1_pud_en_mask                                         (0x00000020)
#define SYS_PFUNC_TP0_tp0_data_1_pud_en(data)                                        (0x00000020&((data)<<5))
#define SYS_PFUNC_TP0_tp0_data_1_pud_en_src(data)                                    ((0x00000020&(data))>>5)
#define SYS_PFUNC_TP0_get_tp0_data_1_pud_en(data)                                    ((0x00000020&(data))>>5)
#define SYS_PFUNC_TP0_tp0_data_1_pud_sel_shift                                       (4)
#define SYS_PFUNC_TP0_tp0_data_1_pud_sel_mask                                        (0x00000010)
#define SYS_PFUNC_TP0_tp0_data_1_pud_sel(data)                                       (0x00000010&((data)<<4))
#define SYS_PFUNC_TP0_tp0_data_1_pud_sel_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_PFUNC_TP0_get_tp0_data_1_pud_sel(data)                                   ((0x00000010&(data))>>4)
#define SYS_PFUNC_TP0_tp0_data_0_smt_shift                                           (3)
#define SYS_PFUNC_TP0_tp0_data_0_smt_mask                                            (0x00000008)
#define SYS_PFUNC_TP0_tp0_data_0_smt(data)                                           (0x00000008&((data)<<3))
#define SYS_PFUNC_TP0_tp0_data_0_smt_src(data)                                       ((0x00000008&(data))>>3)
#define SYS_PFUNC_TP0_get_tp0_data_0_smt(data)                                       ((0x00000008&(data))>>3)
#define SYS_PFUNC_TP0_tp0_data_0_e2_shift                                            (2)
#define SYS_PFUNC_TP0_tp0_data_0_e2_mask                                             (0x00000004)
#define SYS_PFUNC_TP0_tp0_data_0_e2(data)                                            (0x00000004&((data)<<2))
#define SYS_PFUNC_TP0_tp0_data_0_e2_src(data)                                        ((0x00000004&(data))>>2)
#define SYS_PFUNC_TP0_get_tp0_data_0_e2(data)                                        ((0x00000004&(data))>>2)
#define SYS_PFUNC_TP0_tp0_data_0_pud_en_shift                                        (1)
#define SYS_PFUNC_TP0_tp0_data_0_pud_en_mask                                         (0x00000002)
#define SYS_PFUNC_TP0_tp0_data_0_pud_en(data)                                        (0x00000002&((data)<<1))
#define SYS_PFUNC_TP0_tp0_data_0_pud_en_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PFUNC_TP0_get_tp0_data_0_pud_en(data)                                    ((0x00000002&(data))>>1)
#define SYS_PFUNC_TP0_tp0_data_0_pud_sel_shift                                       (0)
#define SYS_PFUNC_TP0_tp0_data_0_pud_sel_mask                                        (0x00000001)
#define SYS_PFUNC_TP0_tp0_data_0_pud_sel(data)                                       (0x00000001&((data)<<0))
#define SYS_PFUNC_TP0_tp0_data_0_pud_sel_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_PFUNC_TP0_get_tp0_data_0_pud_sel(data)                                   ((0x00000001&(data))>>0)


#define SYS_PFUNC_TP1                                                                0x180003A4
#define SYS_PFUNC_TP1_reg_addr                                                       "0xB80003A4"
#define SYS_PFUNC_TP1_reg                                                            0xB80003A4
#define set_SYS_PFUNC_TP1_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_TP1_reg)=data)
#define get_SYS_PFUNC_TP1_reg   (*((volatile unsigned int*) SYS_PFUNC_TP1_reg))
#define SYS_PFUNC_TP1_inst_adr                                                       "0x00E9"
#define SYS_PFUNC_TP1_inst                                                           0x00E9
#define SYS_PFUNC_TP1_tp1_data_7_smt_shift                                           (31)
#define SYS_PFUNC_TP1_tp1_data_7_smt_mask                                            (0x80000000)
#define SYS_PFUNC_TP1_tp1_data_7_smt(data)                                           (0x80000000&((data)<<31))
#define SYS_PFUNC_TP1_tp1_data_7_smt_src(data)                                       ((0x80000000&(data))>>31)
#define SYS_PFUNC_TP1_get_tp1_data_7_smt(data)                                       ((0x80000000&(data))>>31)
#define SYS_PFUNC_TP1_tp1_data_7_e2_shift                                            (30)
#define SYS_PFUNC_TP1_tp1_data_7_e2_mask                                             (0x40000000)
#define SYS_PFUNC_TP1_tp1_data_7_e2(data)                                            (0x40000000&((data)<<30))
#define SYS_PFUNC_TP1_tp1_data_7_e2_src(data)                                        ((0x40000000&(data))>>30)
#define SYS_PFUNC_TP1_get_tp1_data_7_e2(data)                                        ((0x40000000&(data))>>30)
#define SYS_PFUNC_TP1_tp1_data_7_pud_en_shift                                        (29)
#define SYS_PFUNC_TP1_tp1_data_7_pud_en_mask                                         (0x20000000)
#define SYS_PFUNC_TP1_tp1_data_7_pud_en(data)                                        (0x20000000&((data)<<29))
#define SYS_PFUNC_TP1_tp1_data_7_pud_en_src(data)                                    ((0x20000000&(data))>>29)
#define SYS_PFUNC_TP1_get_tp1_data_7_pud_en(data)                                    ((0x20000000&(data))>>29)
#define SYS_PFUNC_TP1_tp1_data_7_pud_sel_shift                                       (28)
#define SYS_PFUNC_TP1_tp1_data_7_pud_sel_mask                                        (0x10000000)
#define SYS_PFUNC_TP1_tp1_data_7_pud_sel(data)                                       (0x10000000&((data)<<28))
#define SYS_PFUNC_TP1_tp1_data_7_pud_sel_src(data)                                   ((0x10000000&(data))>>28)
#define SYS_PFUNC_TP1_get_tp1_data_7_pud_sel(data)                                   ((0x10000000&(data))>>28)
#define SYS_PFUNC_TP1_tp1_data_6_smt_shift                                           (27)
#define SYS_PFUNC_TP1_tp1_data_6_smt_mask                                            (0x08000000)
#define SYS_PFUNC_TP1_tp1_data_6_smt(data)                                           (0x08000000&((data)<<27))
#define SYS_PFUNC_TP1_tp1_data_6_smt_src(data)                                       ((0x08000000&(data))>>27)
#define SYS_PFUNC_TP1_get_tp1_data_6_smt(data)                                       ((0x08000000&(data))>>27)
#define SYS_PFUNC_TP1_tp1_data_6_e2_shift                                            (26)
#define SYS_PFUNC_TP1_tp1_data_6_e2_mask                                             (0x04000000)
#define SYS_PFUNC_TP1_tp1_data_6_e2(data)                                            (0x04000000&((data)<<26))
#define SYS_PFUNC_TP1_tp1_data_6_e2_src(data)                                        ((0x04000000&(data))>>26)
#define SYS_PFUNC_TP1_get_tp1_data_6_e2(data)                                        ((0x04000000&(data))>>26)
#define SYS_PFUNC_TP1_tp1_data_6_pud_en_shift                                        (25)
#define SYS_PFUNC_TP1_tp1_data_6_pud_en_mask                                         (0x02000000)
#define SYS_PFUNC_TP1_tp1_data_6_pud_en(data)                                        (0x02000000&((data)<<25))
#define SYS_PFUNC_TP1_tp1_data_6_pud_en_src(data)                                    ((0x02000000&(data))>>25)
#define SYS_PFUNC_TP1_get_tp1_data_6_pud_en(data)                                    ((0x02000000&(data))>>25)
#define SYS_PFUNC_TP1_tp1_data_6_pud_sel_shift                                       (24)
#define SYS_PFUNC_TP1_tp1_data_6_pud_sel_mask                                        (0x01000000)
#define SYS_PFUNC_TP1_tp1_data_6_pud_sel(data)                                       (0x01000000&((data)<<24))
#define SYS_PFUNC_TP1_tp1_data_6_pud_sel_src(data)                                   ((0x01000000&(data))>>24)
#define SYS_PFUNC_TP1_get_tp1_data_6_pud_sel(data)                                   ((0x01000000&(data))>>24)
#define SYS_PFUNC_TP1_tp1_data_5_smt_shift                                           (23)
#define SYS_PFUNC_TP1_tp1_data_5_smt_mask                                            (0x00800000)
#define SYS_PFUNC_TP1_tp1_data_5_smt(data)                                           (0x00800000&((data)<<23))
#define SYS_PFUNC_TP1_tp1_data_5_smt_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_PFUNC_TP1_get_tp1_data_5_smt(data)                                       ((0x00800000&(data))>>23)
#define SYS_PFUNC_TP1_tp1_data_5_e2_shift                                            (22)
#define SYS_PFUNC_TP1_tp1_data_5_e2_mask                                             (0x00400000)
#define SYS_PFUNC_TP1_tp1_data_5_e2(data)                                            (0x00400000&((data)<<22))
#define SYS_PFUNC_TP1_tp1_data_5_e2_src(data)                                        ((0x00400000&(data))>>22)
#define SYS_PFUNC_TP1_get_tp1_data_5_e2(data)                                        ((0x00400000&(data))>>22)
#define SYS_PFUNC_TP1_tp1_data_5_pud_en_shift                                        (21)
#define SYS_PFUNC_TP1_tp1_data_5_pud_en_mask                                         (0x00200000)
#define SYS_PFUNC_TP1_tp1_data_5_pud_en(data)                                        (0x00200000&((data)<<21))
#define SYS_PFUNC_TP1_tp1_data_5_pud_en_src(data)                                    ((0x00200000&(data))>>21)
#define SYS_PFUNC_TP1_get_tp1_data_5_pud_en(data)                                    ((0x00200000&(data))>>21)
#define SYS_PFUNC_TP1_tp1_data_5_pud_sel_shift                                       (20)
#define SYS_PFUNC_TP1_tp1_data_5_pud_sel_mask                                        (0x00100000)
#define SYS_PFUNC_TP1_tp1_data_5_pud_sel(data)                                       (0x00100000&((data)<<20))
#define SYS_PFUNC_TP1_tp1_data_5_pud_sel_src(data)                                   ((0x00100000&(data))>>20)
#define SYS_PFUNC_TP1_get_tp1_data_5_pud_sel(data)                                   ((0x00100000&(data))>>20)
#define SYS_PFUNC_TP1_tp1_data_4_smt_shift                                           (19)
#define SYS_PFUNC_TP1_tp1_data_4_smt_mask                                            (0x00080000)
#define SYS_PFUNC_TP1_tp1_data_4_smt(data)                                           (0x00080000&((data)<<19))
#define SYS_PFUNC_TP1_tp1_data_4_smt_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_PFUNC_TP1_get_tp1_data_4_smt(data)                                       ((0x00080000&(data))>>19)
#define SYS_PFUNC_TP1_tp1_data_4_e2_shift                                            (18)
#define SYS_PFUNC_TP1_tp1_data_4_e2_mask                                             (0x00040000)
#define SYS_PFUNC_TP1_tp1_data_4_e2(data)                                            (0x00040000&((data)<<18))
#define SYS_PFUNC_TP1_tp1_data_4_e2_src(data)                                        ((0x00040000&(data))>>18)
#define SYS_PFUNC_TP1_get_tp1_data_4_e2(data)                                        ((0x00040000&(data))>>18)
#define SYS_PFUNC_TP1_tp1_data_4_pud_en_shift                                        (17)
#define SYS_PFUNC_TP1_tp1_data_4_pud_en_mask                                         (0x00020000)
#define SYS_PFUNC_TP1_tp1_data_4_pud_en(data)                                        (0x00020000&((data)<<17))
#define SYS_PFUNC_TP1_tp1_data_4_pud_en_src(data)                                    ((0x00020000&(data))>>17)
#define SYS_PFUNC_TP1_get_tp1_data_4_pud_en(data)                                    ((0x00020000&(data))>>17)
#define SYS_PFUNC_TP1_tp1_data_4_pud_sel_shift                                       (16)
#define SYS_PFUNC_TP1_tp1_data_4_pud_sel_mask                                        (0x00010000)
#define SYS_PFUNC_TP1_tp1_data_4_pud_sel(data)                                       (0x00010000&((data)<<16))
#define SYS_PFUNC_TP1_tp1_data_4_pud_sel_src(data)                                   ((0x00010000&(data))>>16)
#define SYS_PFUNC_TP1_get_tp1_data_4_pud_sel(data)                                   ((0x00010000&(data))>>16)
#define SYS_PFUNC_TP1_tp1_data_3_smt_shift                                           (15)
#define SYS_PFUNC_TP1_tp1_data_3_smt_mask                                            (0x00008000)
#define SYS_PFUNC_TP1_tp1_data_3_smt(data)                                           (0x00008000&((data)<<15))
#define SYS_PFUNC_TP1_tp1_data_3_smt_src(data)                                       ((0x00008000&(data))>>15)
#define SYS_PFUNC_TP1_get_tp1_data_3_smt(data)                                       ((0x00008000&(data))>>15)
#define SYS_PFUNC_TP1_tp1_data_3_e2_shift                                            (14)
#define SYS_PFUNC_TP1_tp1_data_3_e2_mask                                             (0x00004000)
#define SYS_PFUNC_TP1_tp1_data_3_e2(data)                                            (0x00004000&((data)<<14))
#define SYS_PFUNC_TP1_tp1_data_3_e2_src(data)                                        ((0x00004000&(data))>>14)
#define SYS_PFUNC_TP1_get_tp1_data_3_e2(data)                                        ((0x00004000&(data))>>14)
#define SYS_PFUNC_TP1_tp1_data_3_pud_en_shift                                        (13)
#define SYS_PFUNC_TP1_tp1_data_3_pud_en_mask                                         (0x00002000)
#define SYS_PFUNC_TP1_tp1_data_3_pud_en(data)                                        (0x00002000&((data)<<13))
#define SYS_PFUNC_TP1_tp1_data_3_pud_en_src(data)                                    ((0x00002000&(data))>>13)
#define SYS_PFUNC_TP1_get_tp1_data_3_pud_en(data)                                    ((0x00002000&(data))>>13)
#define SYS_PFUNC_TP1_tp1_data_3_pud_sel_shift                                       (12)
#define SYS_PFUNC_TP1_tp1_data_3_pud_sel_mask                                        (0x00001000)
#define SYS_PFUNC_TP1_tp1_data_3_pud_sel(data)                                       (0x00001000&((data)<<12))
#define SYS_PFUNC_TP1_tp1_data_3_pud_sel_src(data)                                   ((0x00001000&(data))>>12)
#define SYS_PFUNC_TP1_get_tp1_data_3_pud_sel(data)                                   ((0x00001000&(data))>>12)
#define SYS_PFUNC_TP1_tp1_data_2_smt_shift                                           (11)
#define SYS_PFUNC_TP1_tp1_data_2_smt_mask                                            (0x00000800)
#define SYS_PFUNC_TP1_tp1_data_2_smt(data)                                           (0x00000800&((data)<<11))
#define SYS_PFUNC_TP1_tp1_data_2_smt_src(data)                                       ((0x00000800&(data))>>11)
#define SYS_PFUNC_TP1_get_tp1_data_2_smt(data)                                       ((0x00000800&(data))>>11)
#define SYS_PFUNC_TP1_tp1_data_2_e2_shift                                            (10)
#define SYS_PFUNC_TP1_tp1_data_2_e2_mask                                             (0x00000400)
#define SYS_PFUNC_TP1_tp1_data_2_e2(data)                                            (0x00000400&((data)<<10))
#define SYS_PFUNC_TP1_tp1_data_2_e2_src(data)                                        ((0x00000400&(data))>>10)
#define SYS_PFUNC_TP1_get_tp1_data_2_e2(data)                                        ((0x00000400&(data))>>10)
#define SYS_PFUNC_TP1_tp1_data_2_pud_en_shift                                        (9)
#define SYS_PFUNC_TP1_tp1_data_2_pud_en_mask                                         (0x00000200)
#define SYS_PFUNC_TP1_tp1_data_2_pud_en(data)                                        (0x00000200&((data)<<9))
#define SYS_PFUNC_TP1_tp1_data_2_pud_en_src(data)                                    ((0x00000200&(data))>>9)
#define SYS_PFUNC_TP1_get_tp1_data_2_pud_en(data)                                    ((0x00000200&(data))>>9)
#define SYS_PFUNC_TP1_tp1_data_2_pud_sel_shift                                       (8)
#define SYS_PFUNC_TP1_tp1_data_2_pud_sel_mask                                        (0x00000100)
#define SYS_PFUNC_TP1_tp1_data_2_pud_sel(data)                                       (0x00000100&((data)<<8))
#define SYS_PFUNC_TP1_tp1_data_2_pud_sel_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_PFUNC_TP1_get_tp1_data_2_pud_sel(data)                                   ((0x00000100&(data))>>8)
#define SYS_PFUNC_TP1_tp1_data_1_smt_shift                                           (7)
#define SYS_PFUNC_TP1_tp1_data_1_smt_mask                                            (0x00000080)
#define SYS_PFUNC_TP1_tp1_data_1_smt(data)                                           (0x00000080&((data)<<7))
#define SYS_PFUNC_TP1_tp1_data_1_smt_src(data)                                       ((0x00000080&(data))>>7)
#define SYS_PFUNC_TP1_get_tp1_data_1_smt(data)                                       ((0x00000080&(data))>>7)
#define SYS_PFUNC_TP1_tp1_data_1_e2_shift                                            (6)
#define SYS_PFUNC_TP1_tp1_data_1_e2_mask                                             (0x00000040)
#define SYS_PFUNC_TP1_tp1_data_1_e2(data)                                            (0x00000040&((data)<<6))
#define SYS_PFUNC_TP1_tp1_data_1_e2_src(data)                                        ((0x00000040&(data))>>6)
#define SYS_PFUNC_TP1_get_tp1_data_1_e2(data)                                        ((0x00000040&(data))>>6)
#define SYS_PFUNC_TP1_tp1_data_1_pud_en_shift                                        (5)
#define SYS_PFUNC_TP1_tp1_data_1_pud_en_mask                                         (0x00000020)
#define SYS_PFUNC_TP1_tp1_data_1_pud_en(data)                                        (0x00000020&((data)<<5))
#define SYS_PFUNC_TP1_tp1_data_1_pud_en_src(data)                                    ((0x00000020&(data))>>5)
#define SYS_PFUNC_TP1_get_tp1_data_1_pud_en(data)                                    ((0x00000020&(data))>>5)
#define SYS_PFUNC_TP1_tp1_data_1_pud_sel_shift                                       (4)
#define SYS_PFUNC_TP1_tp1_data_1_pud_sel_mask                                        (0x00000010)
#define SYS_PFUNC_TP1_tp1_data_1_pud_sel(data)                                       (0x00000010&((data)<<4))
#define SYS_PFUNC_TP1_tp1_data_1_pud_sel_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_PFUNC_TP1_get_tp1_data_1_pud_sel(data)                                   ((0x00000010&(data))>>4)
#define SYS_PFUNC_TP1_tp1_data_0_smt_shift                                           (3)
#define SYS_PFUNC_TP1_tp1_data_0_smt_mask                                            (0x00000008)
#define SYS_PFUNC_TP1_tp1_data_0_smt(data)                                           (0x00000008&((data)<<3))
#define SYS_PFUNC_TP1_tp1_data_0_smt_src(data)                                       ((0x00000008&(data))>>3)
#define SYS_PFUNC_TP1_get_tp1_data_0_smt(data)                                       ((0x00000008&(data))>>3)
#define SYS_PFUNC_TP1_tp1_data_0_e2_shift                                            (2)
#define SYS_PFUNC_TP1_tp1_data_0_e2_mask                                             (0x00000004)
#define SYS_PFUNC_TP1_tp1_data_0_e2(data)                                            (0x00000004&((data)<<2))
#define SYS_PFUNC_TP1_tp1_data_0_e2_src(data)                                        ((0x00000004&(data))>>2)
#define SYS_PFUNC_TP1_get_tp1_data_0_e2(data)                                        ((0x00000004&(data))>>2)
#define SYS_PFUNC_TP1_tp1_data_0_pud_en_shift                                        (1)
#define SYS_PFUNC_TP1_tp1_data_0_pud_en_mask                                         (0x00000002)
#define SYS_PFUNC_TP1_tp1_data_0_pud_en(data)                                        (0x00000002&((data)<<1))
#define SYS_PFUNC_TP1_tp1_data_0_pud_en_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PFUNC_TP1_get_tp1_data_0_pud_en(data)                                    ((0x00000002&(data))>>1)
#define SYS_PFUNC_TP1_tp1_data_0_pud_sel_shift                                       (0)
#define SYS_PFUNC_TP1_tp1_data_0_pud_sel_mask                                        (0x00000001)
#define SYS_PFUNC_TP1_tp1_data_0_pud_sel(data)                                       (0x00000001&((data)<<0))
#define SYS_PFUNC_TP1_tp1_data_0_pud_sel_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_PFUNC_TP1_get_tp1_data_0_pud_sel(data)                                   ((0x00000001&(data))>>0)


#define SYS_PFUNC_TP2                                                                0x180003A8
#define SYS_PFUNC_TP2_reg_addr                                                       "0xB80003A8"
#define SYS_PFUNC_TP2_reg                                                            0xB80003A8
#define set_SYS_PFUNC_TP2_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_TP2_reg)=data)
#define get_SYS_PFUNC_TP2_reg   (*((volatile unsigned int*) SYS_PFUNC_TP2_reg))
#define SYS_PFUNC_TP2_inst_adr                                                       "0x00EA"
#define SYS_PFUNC_TP2_inst                                                           0x00EA
#define SYS_PFUNC_TP2_tp1_error_smt_shift                                            (31)
#define SYS_PFUNC_TP2_tp1_error_smt_mask                                             (0x80000000)
#define SYS_PFUNC_TP2_tp1_error_smt(data)                                            (0x80000000&((data)<<31))
#define SYS_PFUNC_TP2_tp1_error_smt_src(data)                                        ((0x80000000&(data))>>31)
#define SYS_PFUNC_TP2_get_tp1_error_smt(data)                                        ((0x80000000&(data))>>31)
#define SYS_PFUNC_TP2_tp1_error_e2_shift                                             (30)
#define SYS_PFUNC_TP2_tp1_error_e2_mask                                              (0x40000000)
#define SYS_PFUNC_TP2_tp1_error_e2(data)                                             (0x40000000&((data)<<30))
#define SYS_PFUNC_TP2_tp1_error_e2_src(data)                                         ((0x40000000&(data))>>30)
#define SYS_PFUNC_TP2_get_tp1_error_e2(data)                                         ((0x40000000&(data))>>30)
#define SYS_PFUNC_TP2_tp1_error_pud_en_shift                                         (29)
#define SYS_PFUNC_TP2_tp1_error_pud_en_mask                                          (0x20000000)
#define SYS_PFUNC_TP2_tp1_error_pud_en(data)                                         (0x20000000&((data)<<29))
#define SYS_PFUNC_TP2_tp1_error_pud_en_src(data)                                     ((0x20000000&(data))>>29)
#define SYS_PFUNC_TP2_get_tp1_error_pud_en(data)                                     ((0x20000000&(data))>>29)
#define SYS_PFUNC_TP2_tp1_error_pud_sel_shift                                        (28)
#define SYS_PFUNC_TP2_tp1_error_pud_sel_mask                                         (0x10000000)
#define SYS_PFUNC_TP2_tp1_error_pud_sel(data)                                        (0x10000000&((data)<<28))
#define SYS_PFUNC_TP2_tp1_error_pud_sel_src(data)                                    ((0x10000000&(data))>>28)
#define SYS_PFUNC_TP2_get_tp1_error_pud_sel(data)                                    ((0x10000000&(data))>>28)
#define SYS_PFUNC_TP2_tp1_valid_smt_shift                                            (27)
#define SYS_PFUNC_TP2_tp1_valid_smt_mask                                             (0x08000000)
#define SYS_PFUNC_TP2_tp1_valid_smt(data)                                            (0x08000000&((data)<<27))
#define SYS_PFUNC_TP2_tp1_valid_smt_src(data)                                        ((0x08000000&(data))>>27)
#define SYS_PFUNC_TP2_get_tp1_valid_smt(data)                                        ((0x08000000&(data))>>27)
#define SYS_PFUNC_TP2_tp1_valid_e2_shift                                             (26)
#define SYS_PFUNC_TP2_tp1_valid_e2_mask                                              (0x04000000)
#define SYS_PFUNC_TP2_tp1_valid_e2(data)                                             (0x04000000&((data)<<26))
#define SYS_PFUNC_TP2_tp1_valid_e2_src(data)                                         ((0x04000000&(data))>>26)
#define SYS_PFUNC_TP2_get_tp1_valid_e2(data)                                         ((0x04000000&(data))>>26)
#define SYS_PFUNC_TP2_tp1_valid_pud_en_shift                                         (25)
#define SYS_PFUNC_TP2_tp1_valid_pud_en_mask                                          (0x02000000)
#define SYS_PFUNC_TP2_tp1_valid_pud_en(data)                                         (0x02000000&((data)<<25))
#define SYS_PFUNC_TP2_tp1_valid_pud_en_src(data)                                     ((0x02000000&(data))>>25)
#define SYS_PFUNC_TP2_get_tp1_valid_pud_en(data)                                     ((0x02000000&(data))>>25)
#define SYS_PFUNC_TP2_tp1_valid_pud_sel_shift                                        (24)
#define SYS_PFUNC_TP2_tp1_valid_pud_sel_mask                                         (0x01000000)
#define SYS_PFUNC_TP2_tp1_valid_pud_sel(data)                                        (0x01000000&((data)<<24))
#define SYS_PFUNC_TP2_tp1_valid_pud_sel_src(data)                                    ((0x01000000&(data))>>24)
#define SYS_PFUNC_TP2_get_tp1_valid_pud_sel(data)                                    ((0x01000000&(data))>>24)
#define SYS_PFUNC_TP2_tp1_sync_smt_shift                                             (23)
#define SYS_PFUNC_TP2_tp1_sync_smt_mask                                              (0x00800000)
#define SYS_PFUNC_TP2_tp1_sync_smt(data)                                             (0x00800000&((data)<<23))
#define SYS_PFUNC_TP2_tp1_sync_smt_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_PFUNC_TP2_get_tp1_sync_smt(data)                                         ((0x00800000&(data))>>23)
#define SYS_PFUNC_TP2_tp1_sync_e2_shift                                              (22)
#define SYS_PFUNC_TP2_tp1_sync_e2_mask                                               (0x00400000)
#define SYS_PFUNC_TP2_tp1_sync_e2(data)                                              (0x00400000&((data)<<22))
#define SYS_PFUNC_TP2_tp1_sync_e2_src(data)                                          ((0x00400000&(data))>>22)
#define SYS_PFUNC_TP2_get_tp1_sync_e2(data)                                          ((0x00400000&(data))>>22)
#define SYS_PFUNC_TP2_tp1_sync_pud_en_shift                                          (21)
#define SYS_PFUNC_TP2_tp1_sync_pud_en_mask                                           (0x00200000)
#define SYS_PFUNC_TP2_tp1_sync_pud_en(data)                                          (0x00200000&((data)<<21))
#define SYS_PFUNC_TP2_tp1_sync_pud_en_src(data)                                      ((0x00200000&(data))>>21)
#define SYS_PFUNC_TP2_get_tp1_sync_pud_en(data)                                      ((0x00200000&(data))>>21)
#define SYS_PFUNC_TP2_tp1_sync_pud_sel_shift                                         (20)
#define SYS_PFUNC_TP2_tp1_sync_pud_sel_mask                                          (0x00100000)
#define SYS_PFUNC_TP2_tp1_sync_pud_sel(data)                                         (0x00100000&((data)<<20))
#define SYS_PFUNC_TP2_tp1_sync_pud_sel_src(data)                                     ((0x00100000&(data))>>20)
#define SYS_PFUNC_TP2_get_tp1_sync_pud_sel(data)                                     ((0x00100000&(data))>>20)
#define SYS_PFUNC_TP2_tp1_clk_smt_shift                                              (19)
#define SYS_PFUNC_TP2_tp1_clk_smt_mask                                               (0x00080000)
#define SYS_PFUNC_TP2_tp1_clk_smt(data)                                              (0x00080000&((data)<<19))
#define SYS_PFUNC_TP2_tp1_clk_smt_src(data)                                          ((0x00080000&(data))>>19)
#define SYS_PFUNC_TP2_get_tp1_clk_smt(data)                                          ((0x00080000&(data))>>19)
#define SYS_PFUNC_TP2_tp1_clk_e2_shift                                               (18)
#define SYS_PFUNC_TP2_tp1_clk_e2_mask                                                (0x00040000)
#define SYS_PFUNC_TP2_tp1_clk_e2(data)                                               (0x00040000&((data)<<18))
#define SYS_PFUNC_TP2_tp1_clk_e2_src(data)                                           ((0x00040000&(data))>>18)
#define SYS_PFUNC_TP2_get_tp1_clk_e2(data)                                           ((0x00040000&(data))>>18)
#define SYS_PFUNC_TP2_tp1_clk_pud_en_shift                                           (17)
#define SYS_PFUNC_TP2_tp1_clk_pud_en_mask                                            (0x00020000)
#define SYS_PFUNC_TP2_tp1_clk_pud_en(data)                                           (0x00020000&((data)<<17))
#define SYS_PFUNC_TP2_tp1_clk_pud_en_src(data)                                       ((0x00020000&(data))>>17)
#define SYS_PFUNC_TP2_get_tp1_clk_pud_en(data)                                       ((0x00020000&(data))>>17)
#define SYS_PFUNC_TP2_tp1_clk_pud_sel_shift                                          (16)
#define SYS_PFUNC_TP2_tp1_clk_pud_sel_mask                                           (0x00010000)
#define SYS_PFUNC_TP2_tp1_clk_pud_sel(data)                                          (0x00010000&((data)<<16))
#define SYS_PFUNC_TP2_tp1_clk_pud_sel_src(data)                                      ((0x00010000&(data))>>16)
#define SYS_PFUNC_TP2_get_tp1_clk_pud_sel(data)                                      ((0x00010000&(data))>>16)
#define SYS_PFUNC_TP2_tp0_error_smt_shift                                            (15)
#define SYS_PFUNC_TP2_tp0_error_smt_mask                                             (0x00008000)
#define SYS_PFUNC_TP2_tp0_error_smt(data)                                            (0x00008000&((data)<<15))
#define SYS_PFUNC_TP2_tp0_error_smt_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_PFUNC_TP2_get_tp0_error_smt(data)                                        ((0x00008000&(data))>>15)
#define SYS_PFUNC_TP2_tp0_error_e2_shift                                             (14)
#define SYS_PFUNC_TP2_tp0_error_e2_mask                                              (0x00004000)
#define SYS_PFUNC_TP2_tp0_error_e2(data)                                             (0x00004000&((data)<<14))
#define SYS_PFUNC_TP2_tp0_error_e2_src(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_TP2_get_tp0_error_e2(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_TP2_tp0_error_pud_en_shift                                         (13)
#define SYS_PFUNC_TP2_tp0_error_pud_en_mask                                          (0x00002000)
#define SYS_PFUNC_TP2_tp0_error_pud_en(data)                                         (0x00002000&((data)<<13))
#define SYS_PFUNC_TP2_tp0_error_pud_en_src(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_TP2_get_tp0_error_pud_en(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_TP2_tp0_error_pud_sel_shift                                        (12)
#define SYS_PFUNC_TP2_tp0_error_pud_sel_mask                                         (0x00001000)
#define SYS_PFUNC_TP2_tp0_error_pud_sel(data)                                        (0x00001000&((data)<<12))
#define SYS_PFUNC_TP2_tp0_error_pud_sel_src(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_TP2_get_tp0_error_pud_sel(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_TP2_tp0_valid_smt_shift                                            (11)
#define SYS_PFUNC_TP2_tp0_valid_smt_mask                                             (0x00000800)
#define SYS_PFUNC_TP2_tp0_valid_smt(data)                                            (0x00000800&((data)<<11))
#define SYS_PFUNC_TP2_tp0_valid_smt_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_TP2_get_tp0_valid_smt(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_TP2_tp0_valid_e2_shift                                             (10)
#define SYS_PFUNC_TP2_tp0_valid_e2_mask                                              (0x00000400)
#define SYS_PFUNC_TP2_tp0_valid_e2(data)                                             (0x00000400&((data)<<10))
#define SYS_PFUNC_TP2_tp0_valid_e2_src(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_TP2_get_tp0_valid_e2(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_TP2_tp0_valid_pud_en_shift                                         (9)
#define SYS_PFUNC_TP2_tp0_valid_pud_en_mask                                          (0x00000200)
#define SYS_PFUNC_TP2_tp0_valid_pud_en(data)                                         (0x00000200&((data)<<9))
#define SYS_PFUNC_TP2_tp0_valid_pud_en_src(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_TP2_get_tp0_valid_pud_en(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_TP2_tp0_valid_pud_sel_shift                                        (8)
#define SYS_PFUNC_TP2_tp0_valid_pud_sel_mask                                         (0x00000100)
#define SYS_PFUNC_TP2_tp0_valid_pud_sel(data)                                        (0x00000100&((data)<<8))
#define SYS_PFUNC_TP2_tp0_valid_pud_sel_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_TP2_get_tp0_valid_pud_sel(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_TP2_tp0_sync_smt_shift                                             (7)
#define SYS_PFUNC_TP2_tp0_sync_smt_mask                                              (0x00000080)
#define SYS_PFUNC_TP2_tp0_sync_smt(data)                                             (0x00000080&((data)<<7))
#define SYS_PFUNC_TP2_tp0_sync_smt_src(data)                                         ((0x00000080&(data))>>7)
#define SYS_PFUNC_TP2_get_tp0_sync_smt(data)                                         ((0x00000080&(data))>>7)
#define SYS_PFUNC_TP2_tp0_sync_e2_shift                                              (6)
#define SYS_PFUNC_TP2_tp0_sync_e2_mask                                               (0x00000040)
#define SYS_PFUNC_TP2_tp0_sync_e2(data)                                              (0x00000040&((data)<<6))
#define SYS_PFUNC_TP2_tp0_sync_e2_src(data)                                          ((0x00000040&(data))>>6)
#define SYS_PFUNC_TP2_get_tp0_sync_e2(data)                                          ((0x00000040&(data))>>6)
#define SYS_PFUNC_TP2_tp0_sync_pud_en_shift                                          (5)
#define SYS_PFUNC_TP2_tp0_sync_pud_en_mask                                           (0x00000020)
#define SYS_PFUNC_TP2_tp0_sync_pud_en(data)                                          (0x00000020&((data)<<5))
#define SYS_PFUNC_TP2_tp0_sync_pud_en_src(data)                                      ((0x00000020&(data))>>5)
#define SYS_PFUNC_TP2_get_tp0_sync_pud_en(data)                                      ((0x00000020&(data))>>5)
#define SYS_PFUNC_TP2_tp0_sync_pud_sel_shift                                         (4)
#define SYS_PFUNC_TP2_tp0_sync_pud_sel_mask                                          (0x00000010)
#define SYS_PFUNC_TP2_tp0_sync_pud_sel(data)                                         (0x00000010&((data)<<4))
#define SYS_PFUNC_TP2_tp0_sync_pud_sel_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_PFUNC_TP2_get_tp0_sync_pud_sel(data)                                     ((0x00000010&(data))>>4)
#define SYS_PFUNC_TP2_tp0_clk_smt_shift                                              (3)
#define SYS_PFUNC_TP2_tp0_clk_smt_mask                                               (0x00000008)
#define SYS_PFUNC_TP2_tp0_clk_smt(data)                                              (0x00000008&((data)<<3))
#define SYS_PFUNC_TP2_tp0_clk_smt_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_PFUNC_TP2_get_tp0_clk_smt(data)                                          ((0x00000008&(data))>>3)
#define SYS_PFUNC_TP2_tp0_clk_e2_shift                                               (2)
#define SYS_PFUNC_TP2_tp0_clk_e2_mask                                                (0x00000004)
#define SYS_PFUNC_TP2_tp0_clk_e2(data)                                               (0x00000004&((data)<<2))
#define SYS_PFUNC_TP2_tp0_clk_e2_src(data)                                           ((0x00000004&(data))>>2)
#define SYS_PFUNC_TP2_get_tp0_clk_e2(data)                                           ((0x00000004&(data))>>2)
#define SYS_PFUNC_TP2_tp0_clk_pud_en_shift                                           (1)
#define SYS_PFUNC_TP2_tp0_clk_pud_en_mask                                            (0x00000002)
#define SYS_PFUNC_TP2_tp0_clk_pud_en(data)                                           (0x00000002&((data)<<1))
#define SYS_PFUNC_TP2_tp0_clk_pud_en_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PFUNC_TP2_get_tp0_clk_pud_en(data)                                       ((0x00000002&(data))>>1)
#define SYS_PFUNC_TP2_tp0_clk_pud_sel_shift                                          (0)
#define SYS_PFUNC_TP2_tp0_clk_pud_sel_mask                                           (0x00000001)
#define SYS_PFUNC_TP2_tp0_clk_pud_sel(data)                                          (0x00000001&((data)<<0))
#define SYS_PFUNC_TP2_tp0_clk_pud_sel_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PFUNC_TP2_get_tp0_clk_pud_sel(data)                                      ((0x00000001&(data))>>0)


#define SYS_PFUNC_TP3                                                                0x180003AC
#define SYS_PFUNC_TP3_reg_addr                                                       "0xB80003AC"
#define SYS_PFUNC_TP3_reg                                                            0xB80003AC
#define set_SYS_PFUNC_TP3_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_TP3_reg)=data)
#define get_SYS_PFUNC_TP3_reg   (*((volatile unsigned int*) SYS_PFUNC_TP3_reg))
#define SYS_PFUNC_TP3_inst_adr                                                       "0x00EB"
#define SYS_PFUNC_TP3_inst                                                           0x00EB
#define SYS_PFUNC_TP3_tp2_data_0_smt_shift                                           (15)
#define SYS_PFUNC_TP3_tp2_data_0_smt_mask                                            (0x00008000)
#define SYS_PFUNC_TP3_tp2_data_0_smt(data)                                           (0x00008000&((data)<<15))
#define SYS_PFUNC_TP3_tp2_data_0_smt_src(data)                                       ((0x00008000&(data))>>15)
#define SYS_PFUNC_TP3_get_tp2_data_0_smt(data)                                       ((0x00008000&(data))>>15)
#define SYS_PFUNC_TP3_tp2_data_0_e2_shift                                            (14)
#define SYS_PFUNC_TP3_tp2_data_0_e2_mask                                             (0x00004000)
#define SYS_PFUNC_TP3_tp2_data_0_e2(data)                                            (0x00004000&((data)<<14))
#define SYS_PFUNC_TP3_tp2_data_0_e2_src(data)                                        ((0x00004000&(data))>>14)
#define SYS_PFUNC_TP3_get_tp2_data_0_e2(data)                                        ((0x00004000&(data))>>14)
#define SYS_PFUNC_TP3_tp2_data_0_pud_en_shift                                        (13)
#define SYS_PFUNC_TP3_tp2_data_0_pud_en_mask                                         (0x00002000)
#define SYS_PFUNC_TP3_tp2_data_0_pud_en(data)                                        (0x00002000&((data)<<13))
#define SYS_PFUNC_TP3_tp2_data_0_pud_en_src(data)                                    ((0x00002000&(data))>>13)
#define SYS_PFUNC_TP3_get_tp2_data_0_pud_en(data)                                    ((0x00002000&(data))>>13)
#define SYS_PFUNC_TP3_tp2_data_0_pud_sel_shift                                       (12)
#define SYS_PFUNC_TP3_tp2_data_0_pud_sel_mask                                        (0x00001000)
#define SYS_PFUNC_TP3_tp2_data_0_pud_sel(data)                                       (0x00001000&((data)<<12))
#define SYS_PFUNC_TP3_tp2_data_0_pud_sel_src(data)                                   ((0x00001000&(data))>>12)
#define SYS_PFUNC_TP3_get_tp2_data_0_pud_sel(data)                                   ((0x00001000&(data))>>12)
#define SYS_PFUNC_TP3_tp2_valid_smt_shift                                            (11)
#define SYS_PFUNC_TP3_tp2_valid_smt_mask                                             (0x00000800)
#define SYS_PFUNC_TP3_tp2_valid_smt(data)                                            (0x00000800&((data)<<11))
#define SYS_PFUNC_TP3_tp2_valid_smt_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_TP3_get_tp2_valid_smt(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_TP3_tp2_valid_e2_shift                                             (10)
#define SYS_PFUNC_TP3_tp2_valid_e2_mask                                              (0x00000400)
#define SYS_PFUNC_TP3_tp2_valid_e2(data)                                             (0x00000400&((data)<<10))
#define SYS_PFUNC_TP3_tp2_valid_e2_src(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_TP3_get_tp2_valid_e2(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_TP3_tp2_valid_pud_en_shift                                         (9)
#define SYS_PFUNC_TP3_tp2_valid_pud_en_mask                                          (0x00000200)
#define SYS_PFUNC_TP3_tp2_valid_pud_en(data)                                         (0x00000200&((data)<<9))
#define SYS_PFUNC_TP3_tp2_valid_pud_en_src(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_TP3_get_tp2_valid_pud_en(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_TP3_tp2_valid_pud_sel_shift                                        (8)
#define SYS_PFUNC_TP3_tp2_valid_pud_sel_mask                                         (0x00000100)
#define SYS_PFUNC_TP3_tp2_valid_pud_sel(data)                                        (0x00000100&((data)<<8))
#define SYS_PFUNC_TP3_tp2_valid_pud_sel_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_TP3_get_tp2_valid_pud_sel(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_TP3_tp2_sync_smt_shift                                             (7)
#define SYS_PFUNC_TP3_tp2_sync_smt_mask                                              (0x00000080)
#define SYS_PFUNC_TP3_tp2_sync_smt(data)                                             (0x00000080&((data)<<7))
#define SYS_PFUNC_TP3_tp2_sync_smt_src(data)                                         ((0x00000080&(data))>>7)
#define SYS_PFUNC_TP3_get_tp2_sync_smt(data)                                         ((0x00000080&(data))>>7)
#define SYS_PFUNC_TP3_tp2_sync_e2_shift                                              (6)
#define SYS_PFUNC_TP3_tp2_sync_e2_mask                                               (0x00000040)
#define SYS_PFUNC_TP3_tp2_sync_e2(data)                                              (0x00000040&((data)<<6))
#define SYS_PFUNC_TP3_tp2_sync_e2_src(data)                                          ((0x00000040&(data))>>6)
#define SYS_PFUNC_TP3_get_tp2_sync_e2(data)                                          ((0x00000040&(data))>>6)
#define SYS_PFUNC_TP3_tp2_sync_pud_en_shift                                          (5)
#define SYS_PFUNC_TP3_tp2_sync_pud_en_mask                                           (0x00000020)
#define SYS_PFUNC_TP3_tp2_sync_pud_en(data)                                          (0x00000020&((data)<<5))
#define SYS_PFUNC_TP3_tp2_sync_pud_en_src(data)                                      ((0x00000020&(data))>>5)
#define SYS_PFUNC_TP3_get_tp2_sync_pud_en(data)                                      ((0x00000020&(data))>>5)
#define SYS_PFUNC_TP3_tp2_sync_pud_sel_shift                                         (4)
#define SYS_PFUNC_TP3_tp2_sync_pud_sel_mask                                          (0x00000010)
#define SYS_PFUNC_TP3_tp2_sync_pud_sel(data)                                         (0x00000010&((data)<<4))
#define SYS_PFUNC_TP3_tp2_sync_pud_sel_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_PFUNC_TP3_get_tp2_sync_pud_sel(data)                                     ((0x00000010&(data))>>4)
#define SYS_PFUNC_TP3_tp2_clk_smt_shift                                              (3)
#define SYS_PFUNC_TP3_tp2_clk_smt_mask                                               (0x00000008)
#define SYS_PFUNC_TP3_tp2_clk_smt(data)                                              (0x00000008&((data)<<3))
#define SYS_PFUNC_TP3_tp2_clk_smt_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_PFUNC_TP3_get_tp2_clk_smt(data)                                          ((0x00000008&(data))>>3)
#define SYS_PFUNC_TP3_tp2_clk_e2_shift                                               (2)
#define SYS_PFUNC_TP3_tp2_clk_e2_mask                                                (0x00000004)
#define SYS_PFUNC_TP3_tp2_clk_e2(data)                                               (0x00000004&((data)<<2))
#define SYS_PFUNC_TP3_tp2_clk_e2_src(data)                                           ((0x00000004&(data))>>2)
#define SYS_PFUNC_TP3_get_tp2_clk_e2(data)                                           ((0x00000004&(data))>>2)
#define SYS_PFUNC_TP3_tp2_clk_pud_en_shift                                           (1)
#define SYS_PFUNC_TP3_tp2_clk_pud_en_mask                                            (0x00000002)
#define SYS_PFUNC_TP3_tp2_clk_pud_en(data)                                           (0x00000002&((data)<<1))
#define SYS_PFUNC_TP3_tp2_clk_pud_en_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PFUNC_TP3_get_tp2_clk_pud_en(data)                                       ((0x00000002&(data))>>1)
#define SYS_PFUNC_TP3_tp2_clk_pud_sel_shift                                          (0)
#define SYS_PFUNC_TP3_tp2_clk_pud_sel_mask                                           (0x00000001)
#define SYS_PFUNC_TP3_tp2_clk_pud_sel(data)                                          (0x00000001&((data)<<0))
#define SYS_PFUNC_TP3_tp2_clk_pud_sel_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PFUNC_TP3_get_tp2_clk_pud_sel(data)                                      ((0x00000001&(data))>>0)


#define SYS_PFUNC_MISC0                                                              0x180003B0
#define SYS_PFUNC_MISC0_reg_addr                                                     "0xB80003B0"
#define SYS_PFUNC_MISC0_reg                                                          0xB80003B0
#define set_SYS_PFUNC_MISC0_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_MISC0_reg)=data)
#define get_SYS_PFUNC_MISC0_reg   (*((volatile unsigned int*) SYS_PFUNC_MISC0_reg))
#define SYS_PFUNC_MISC0_inst_adr                                                     "0x00EC"
#define SYS_PFUNC_MISC0_inst                                                         0x00EC
#define SYS_PFUNC_MISC0_ur1_rx_smt_shift                                             (23)
#define SYS_PFUNC_MISC0_ur1_rx_smt_mask                                              (0x00800000)
#define SYS_PFUNC_MISC0_ur1_rx_smt(data)                                             (0x00800000&((data)<<23))
#define SYS_PFUNC_MISC0_ur1_rx_smt_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_PFUNC_MISC0_get_ur1_rx_smt(data)                                         ((0x00800000&(data))>>23)
#define SYS_PFUNC_MISC0_ur1_rx_e2_shift                                              (22)
#define SYS_PFUNC_MISC0_ur1_rx_e2_mask                                               (0x00400000)
#define SYS_PFUNC_MISC0_ur1_rx_e2(data)                                              (0x00400000&((data)<<22))
#define SYS_PFUNC_MISC0_ur1_rx_e2_src(data)                                          ((0x00400000&(data))>>22)
#define SYS_PFUNC_MISC0_get_ur1_rx_e2(data)                                          ((0x00400000&(data))>>22)
#define SYS_PFUNC_MISC0_ur1_rx_pud_en_shift                                          (21)
#define SYS_PFUNC_MISC0_ur1_rx_pud_en_mask                                           (0x00200000)
#define SYS_PFUNC_MISC0_ur1_rx_pud_en(data)                                          (0x00200000&((data)<<21))
#define SYS_PFUNC_MISC0_ur1_rx_pud_en_src(data)                                      ((0x00200000&(data))>>21)
#define SYS_PFUNC_MISC0_get_ur1_rx_pud_en(data)                                      ((0x00200000&(data))>>21)
#define SYS_PFUNC_MISC0_ur1_rx_pud_sel_shift                                         (20)
#define SYS_PFUNC_MISC0_ur1_rx_pud_sel_mask                                          (0x00100000)
#define SYS_PFUNC_MISC0_ur1_rx_pud_sel(data)                                         (0x00100000&((data)<<20))
#define SYS_PFUNC_MISC0_ur1_rx_pud_sel_src(data)                                     ((0x00100000&(data))>>20)
#define SYS_PFUNC_MISC0_get_ur1_rx_pud_sel(data)                                     ((0x00100000&(data))>>20)
#define SYS_PFUNC_MISC0_ur1_tx_smt_shift                                             (19)
#define SYS_PFUNC_MISC0_ur1_tx_smt_mask                                              (0x00080000)
#define SYS_PFUNC_MISC0_ur1_tx_smt(data)                                             (0x00080000&((data)<<19))
#define SYS_PFUNC_MISC0_ur1_tx_smt_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_PFUNC_MISC0_get_ur1_tx_smt(data)                                         ((0x00080000&(data))>>19)
#define SYS_PFUNC_MISC0_ur1_tx_e2_shift                                              (18)
#define SYS_PFUNC_MISC0_ur1_tx_e2_mask                                               (0x00040000)
#define SYS_PFUNC_MISC0_ur1_tx_e2(data)                                              (0x00040000&((data)<<18))
#define SYS_PFUNC_MISC0_ur1_tx_e2_src(data)                                          ((0x00040000&(data))>>18)
#define SYS_PFUNC_MISC0_get_ur1_tx_e2(data)                                          ((0x00040000&(data))>>18)
#define SYS_PFUNC_MISC0_ur1_tx_pud_en_shift                                          (17)
#define SYS_PFUNC_MISC0_ur1_tx_pud_en_mask                                           (0x00020000)
#define SYS_PFUNC_MISC0_ur1_tx_pud_en(data)                                          (0x00020000&((data)<<17))
#define SYS_PFUNC_MISC0_ur1_tx_pud_en_src(data)                                      ((0x00020000&(data))>>17)
#define SYS_PFUNC_MISC0_get_ur1_tx_pud_en(data)                                      ((0x00020000&(data))>>17)
#define SYS_PFUNC_MISC0_ur1_tx_pud_sel_shift                                         (16)
#define SYS_PFUNC_MISC0_ur1_tx_pud_sel_mask                                          (0x00010000)
#define SYS_PFUNC_MISC0_ur1_tx_pud_sel(data)                                         (0x00010000&((data)<<16))
#define SYS_PFUNC_MISC0_ur1_tx_pud_sel_src(data)                                     ((0x00010000&(data))>>16)
#define SYS_PFUNC_MISC0_get_ur1_tx_pud_sel(data)                                     ((0x00010000&(data))>>16)
#define SYS_PFUNC_MISC0_i2c_scl_1_smt_shift                                          (15)
#define SYS_PFUNC_MISC0_i2c_scl_1_smt_mask                                           (0x00008000)
#define SYS_PFUNC_MISC0_i2c_scl_1_smt(data)                                          (0x00008000&((data)<<15))
#define SYS_PFUNC_MISC0_i2c_scl_1_smt_src(data)                                      ((0x00008000&(data))>>15)
#define SYS_PFUNC_MISC0_get_i2c_scl_1_smt(data)                                      ((0x00008000&(data))>>15)
#define SYS_PFUNC_MISC0_i2c_scl_1_e2_shift                                           (14)
#define SYS_PFUNC_MISC0_i2c_scl_1_e2_mask                                            (0x00004000)
#define SYS_PFUNC_MISC0_i2c_scl_1_e2(data)                                           (0x00004000&((data)<<14))
#define SYS_PFUNC_MISC0_i2c_scl_1_e2_src(data)                                       ((0x00004000&(data))>>14)
#define SYS_PFUNC_MISC0_get_i2c_scl_1_e2(data)                                       ((0x00004000&(data))>>14)
#define SYS_PFUNC_MISC0_i2c_scl_1_pud_en_shift                                       (13)
#define SYS_PFUNC_MISC0_i2c_scl_1_pud_en_mask                                        (0x00002000)
#define SYS_PFUNC_MISC0_i2c_scl_1_pud_en(data)                                       (0x00002000&((data)<<13))
#define SYS_PFUNC_MISC0_i2c_scl_1_pud_en_src(data)                                   ((0x00002000&(data))>>13)
#define SYS_PFUNC_MISC0_get_i2c_scl_1_pud_en(data)                                   ((0x00002000&(data))>>13)
#define SYS_PFUNC_MISC0_i2c_scl_1_pud_sel_shift                                      (12)
#define SYS_PFUNC_MISC0_i2c_scl_1_pud_sel_mask                                       (0x00001000)
#define SYS_PFUNC_MISC0_i2c_scl_1_pud_sel(data)                                      (0x00001000&((data)<<12))
#define SYS_PFUNC_MISC0_i2c_scl_1_pud_sel_src(data)                                  ((0x00001000&(data))>>12)
#define SYS_PFUNC_MISC0_get_i2c_scl_1_pud_sel(data)                                  ((0x00001000&(data))>>12)
#define SYS_PFUNC_MISC0_i2c_sda_1_smt_shift                                          (11)
#define SYS_PFUNC_MISC0_i2c_sda_1_smt_mask                                           (0x00000800)
#define SYS_PFUNC_MISC0_i2c_sda_1_smt(data)                                          (0x00000800&((data)<<11))
#define SYS_PFUNC_MISC0_i2c_sda_1_smt_src(data)                                      ((0x00000800&(data))>>11)
#define SYS_PFUNC_MISC0_get_i2c_sda_1_smt(data)                                      ((0x00000800&(data))>>11)
#define SYS_PFUNC_MISC0_i2c_sda_1_e2_shift                                           (10)
#define SYS_PFUNC_MISC0_i2c_sda_1_e2_mask                                            (0x00000400)
#define SYS_PFUNC_MISC0_i2c_sda_1_e2(data)                                           (0x00000400&((data)<<10))
#define SYS_PFUNC_MISC0_i2c_sda_1_e2_src(data)                                       ((0x00000400&(data))>>10)
#define SYS_PFUNC_MISC0_get_i2c_sda_1_e2(data)                                       ((0x00000400&(data))>>10)
#define SYS_PFUNC_MISC0_i2c_sda_1_pud_en_shift                                       (9)
#define SYS_PFUNC_MISC0_i2c_sda_1_pud_en_mask                                        (0x00000200)
#define SYS_PFUNC_MISC0_i2c_sda_1_pud_en(data)                                       (0x00000200&((data)<<9))
#define SYS_PFUNC_MISC0_i2c_sda_1_pud_en_src(data)                                   ((0x00000200&(data))>>9)
#define SYS_PFUNC_MISC0_get_i2c_sda_1_pud_en(data)                                   ((0x00000200&(data))>>9)
#define SYS_PFUNC_MISC0_i2c_sda_1_pud_sel_shift                                      (8)
#define SYS_PFUNC_MISC0_i2c_sda_1_pud_sel_mask                                       (0x00000100)
#define SYS_PFUNC_MISC0_i2c_sda_1_pud_sel(data)                                      (0x00000100&((data)<<8))
#define SYS_PFUNC_MISC0_i2c_sda_1_pud_sel_src(data)                                  ((0x00000100&(data))>>8)
#define SYS_PFUNC_MISC0_get_i2c_sda_1_pud_sel(data)                                  ((0x00000100&(data))>>8)
#define SYS_PFUNC_MISC0_i2c_scl_0_smt_shift                                          (7)
#define SYS_PFUNC_MISC0_i2c_scl_0_smt_mask                                           (0x00000080)
#define SYS_PFUNC_MISC0_i2c_scl_0_smt(data)                                          (0x00000080&((data)<<7))
#define SYS_PFUNC_MISC0_i2c_scl_0_smt_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_PFUNC_MISC0_get_i2c_scl_0_smt(data)                                      ((0x00000080&(data))>>7)
#define SYS_PFUNC_MISC0_i2c_scl_0_e2_shift                                           (6)
#define SYS_PFUNC_MISC0_i2c_scl_0_e2_mask                                            (0x00000040)
#define SYS_PFUNC_MISC0_i2c_scl_0_e2(data)                                           (0x00000040&((data)<<6))
#define SYS_PFUNC_MISC0_i2c_scl_0_e2_src(data)                                       ((0x00000040&(data))>>6)
#define SYS_PFUNC_MISC0_get_i2c_scl_0_e2(data)                                       ((0x00000040&(data))>>6)
#define SYS_PFUNC_MISC0_i2c_scl_0_pud_en_shift                                       (5)
#define SYS_PFUNC_MISC0_i2c_scl_0_pud_en_mask                                        (0x00000020)
#define SYS_PFUNC_MISC0_i2c_scl_0_pud_en(data)                                       (0x00000020&((data)<<5))
#define SYS_PFUNC_MISC0_i2c_scl_0_pud_en_src(data)                                   ((0x00000020&(data))>>5)
#define SYS_PFUNC_MISC0_get_i2c_scl_0_pud_en(data)                                   ((0x00000020&(data))>>5)
#define SYS_PFUNC_MISC0_i2c_scl_0_pud_sel_shift                                      (4)
#define SYS_PFUNC_MISC0_i2c_scl_0_pud_sel_mask                                       (0x00000010)
#define SYS_PFUNC_MISC0_i2c_scl_0_pud_sel(data)                                      (0x00000010&((data)<<4))
#define SYS_PFUNC_MISC0_i2c_scl_0_pud_sel_src(data)                                  ((0x00000010&(data))>>4)
#define SYS_PFUNC_MISC0_get_i2c_scl_0_pud_sel(data)                                  ((0x00000010&(data))>>4)
#define SYS_PFUNC_MISC0_i2c_sda_0_smt_shift                                          (3)
#define SYS_PFUNC_MISC0_i2c_sda_0_smt_mask                                           (0x00000008)
#define SYS_PFUNC_MISC0_i2c_sda_0_smt(data)                                          (0x00000008&((data)<<3))
#define SYS_PFUNC_MISC0_i2c_sda_0_smt_src(data)                                      ((0x00000008&(data))>>3)
#define SYS_PFUNC_MISC0_get_i2c_sda_0_smt(data)                                      ((0x00000008&(data))>>3)
#define SYS_PFUNC_MISC0_i2c_sda_0_e2_shift                                           (2)
#define SYS_PFUNC_MISC0_i2c_sda_0_e2_mask                                            (0x00000004)
#define SYS_PFUNC_MISC0_i2c_sda_0_e2(data)                                           (0x00000004&((data)<<2))
#define SYS_PFUNC_MISC0_i2c_sda_0_e2_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_PFUNC_MISC0_get_i2c_sda_0_e2(data)                                       ((0x00000004&(data))>>2)
#define SYS_PFUNC_MISC0_i2c_sda_0_pud_en_shift                                       (1)
#define SYS_PFUNC_MISC0_i2c_sda_0_pud_en_mask                                        (0x00000002)
#define SYS_PFUNC_MISC0_i2c_sda_0_pud_en(data)                                       (0x00000002&((data)<<1))
#define SYS_PFUNC_MISC0_i2c_sda_0_pud_en_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_PFUNC_MISC0_get_i2c_sda_0_pud_en(data)                                   ((0x00000002&(data))>>1)
#define SYS_PFUNC_MISC0_i2c_sda_0_pud_sel_shift                                      (0)
#define SYS_PFUNC_MISC0_i2c_sda_0_pud_sel_mask                                       (0x00000001)
#define SYS_PFUNC_MISC0_i2c_sda_0_pud_sel(data)                                      (0x00000001&((data)<<0))
#define SYS_PFUNC_MISC0_i2c_sda_0_pud_sel_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_PFUNC_MISC0_get_i2c_sda_0_pud_sel(data)                                  ((0x00000001&(data))>>0)


#define SYS_PFUNC_MISC1                                                              0x180003B4
#define SYS_PFUNC_MISC1_reg_addr                                                     "0xB80003B4"
#define SYS_PFUNC_MISC1_reg                                                          0xB80003B4
#define set_SYS_PFUNC_MISC1_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_MISC1_reg)=data)
#define get_SYS_PFUNC_MISC1_reg   (*((volatile unsigned int*) SYS_PFUNC_MISC1_reg))
#define SYS_PFUNC_MISC1_inst_adr                                                     "0x00ED"
#define SYS_PFUNC_MISC1_inst                                                         0x00ED
#define SYS_PFUNC_MISC1_gpio_6_smt_shift                                             (27)
#define SYS_PFUNC_MISC1_gpio_6_smt_mask                                              (0x08000000)
#define SYS_PFUNC_MISC1_gpio_6_smt(data)                                             (0x08000000&((data)<<27))
#define SYS_PFUNC_MISC1_gpio_6_smt_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_PFUNC_MISC1_get_gpio_6_smt(data)                                         ((0x08000000&(data))>>27)
#define SYS_PFUNC_MISC1_gpio_6_e2_shift                                              (26)
#define SYS_PFUNC_MISC1_gpio_6_e2_mask                                               (0x04000000)
#define SYS_PFUNC_MISC1_gpio_6_e2(data)                                              (0x04000000&((data)<<26))
#define SYS_PFUNC_MISC1_gpio_6_e2_src(data)                                          ((0x04000000&(data))>>26)
#define SYS_PFUNC_MISC1_get_gpio_6_e2(data)                                          ((0x04000000&(data))>>26)
#define SYS_PFUNC_MISC1_gpio_6_pud_en_shift                                          (25)
#define SYS_PFUNC_MISC1_gpio_6_pud_en_mask                                           (0x02000000)
#define SYS_PFUNC_MISC1_gpio_6_pud_en(data)                                          (0x02000000&((data)<<25))
#define SYS_PFUNC_MISC1_gpio_6_pud_en_src(data)                                      ((0x02000000&(data))>>25)
#define SYS_PFUNC_MISC1_get_gpio_6_pud_en(data)                                      ((0x02000000&(data))>>25)
#define SYS_PFUNC_MISC1_gpio_6_pud_sel_shift                                         (24)
#define SYS_PFUNC_MISC1_gpio_6_pud_sel_mask                                          (0x01000000)
#define SYS_PFUNC_MISC1_gpio_6_pud_sel(data)                                         (0x01000000&((data)<<24))
#define SYS_PFUNC_MISC1_gpio_6_pud_sel_src(data)                                     ((0x01000000&(data))>>24)
#define SYS_PFUNC_MISC1_get_gpio_6_pud_sel(data)                                     ((0x01000000&(data))>>24)
#define SYS_PFUNC_MISC1_gpio_5_smt_shift                                             (23)
#define SYS_PFUNC_MISC1_gpio_5_smt_mask                                              (0x00800000)
#define SYS_PFUNC_MISC1_gpio_5_smt(data)                                             (0x00800000&((data)<<23))
#define SYS_PFUNC_MISC1_gpio_5_smt_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_PFUNC_MISC1_get_gpio_5_smt(data)                                         ((0x00800000&(data))>>23)
#define SYS_PFUNC_MISC1_gpio_5_e2_shift                                              (22)
#define SYS_PFUNC_MISC1_gpio_5_e2_mask                                               (0x00400000)
#define SYS_PFUNC_MISC1_gpio_5_e2(data)                                              (0x00400000&((data)<<22))
#define SYS_PFUNC_MISC1_gpio_5_e2_src(data)                                          ((0x00400000&(data))>>22)
#define SYS_PFUNC_MISC1_get_gpio_5_e2(data)                                          ((0x00400000&(data))>>22)
#define SYS_PFUNC_MISC1_gpio_5_pud_en_shift                                          (21)
#define SYS_PFUNC_MISC1_gpio_5_pud_en_mask                                           (0x00200000)
#define SYS_PFUNC_MISC1_gpio_5_pud_en(data)                                          (0x00200000&((data)<<21))
#define SYS_PFUNC_MISC1_gpio_5_pud_en_src(data)                                      ((0x00200000&(data))>>21)
#define SYS_PFUNC_MISC1_get_gpio_5_pud_en(data)                                      ((0x00200000&(data))>>21)
#define SYS_PFUNC_MISC1_gpio_5_pud_sel_shift                                         (20)
#define SYS_PFUNC_MISC1_gpio_5_pud_sel_mask                                          (0x00100000)
#define SYS_PFUNC_MISC1_gpio_5_pud_sel(data)                                         (0x00100000&((data)<<20))
#define SYS_PFUNC_MISC1_gpio_5_pud_sel_src(data)                                     ((0x00100000&(data))>>20)
#define SYS_PFUNC_MISC1_get_gpio_5_pud_sel(data)                                     ((0x00100000&(data))>>20)
#define SYS_PFUNC_MISC1_gpio_4_smt_shift                                             (19)
#define SYS_PFUNC_MISC1_gpio_4_smt_mask                                              (0x00080000)
#define SYS_PFUNC_MISC1_gpio_4_smt(data)                                             (0x00080000&((data)<<19))
#define SYS_PFUNC_MISC1_gpio_4_smt_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_PFUNC_MISC1_get_gpio_4_smt(data)                                         ((0x00080000&(data))>>19)
#define SYS_PFUNC_MISC1_gpio_4_e2_shift                                              (18)
#define SYS_PFUNC_MISC1_gpio_4_e2_mask                                               (0x00040000)
#define SYS_PFUNC_MISC1_gpio_4_e2(data)                                              (0x00040000&((data)<<18))
#define SYS_PFUNC_MISC1_gpio_4_e2_src(data)                                          ((0x00040000&(data))>>18)
#define SYS_PFUNC_MISC1_get_gpio_4_e2(data)                                          ((0x00040000&(data))>>18)
#define SYS_PFUNC_MISC1_gpio_4_pud_en_shift                                          (17)
#define SYS_PFUNC_MISC1_gpio_4_pud_en_mask                                           (0x00020000)
#define SYS_PFUNC_MISC1_gpio_4_pud_en(data)                                          (0x00020000&((data)<<17))
#define SYS_PFUNC_MISC1_gpio_4_pud_en_src(data)                                      ((0x00020000&(data))>>17)
#define SYS_PFUNC_MISC1_get_gpio_4_pud_en(data)                                      ((0x00020000&(data))>>17)
#define SYS_PFUNC_MISC1_gpio_4_pud_sel_shift                                         (16)
#define SYS_PFUNC_MISC1_gpio_4_pud_sel_mask                                          (0x00010000)
#define SYS_PFUNC_MISC1_gpio_4_pud_sel(data)                                         (0x00010000&((data)<<16))
#define SYS_PFUNC_MISC1_gpio_4_pud_sel_src(data)                                     ((0x00010000&(data))>>16)
#define SYS_PFUNC_MISC1_get_gpio_4_pud_sel(data)                                     ((0x00010000&(data))>>16)
#define SYS_PFUNC_MISC1_gpio_3_smt_shift                                             (15)
#define SYS_PFUNC_MISC1_gpio_3_smt_mask                                              (0x00008000)
#define SYS_PFUNC_MISC1_gpio_3_smt(data)                                             (0x00008000&((data)<<15))
#define SYS_PFUNC_MISC1_gpio_3_smt_src(data)                                         ((0x00008000&(data))>>15)
#define SYS_PFUNC_MISC1_get_gpio_3_smt(data)                                         ((0x00008000&(data))>>15)
#define SYS_PFUNC_MISC1_gpio_3_e2_shift                                              (14)
#define SYS_PFUNC_MISC1_gpio_3_e2_mask                                               (0x00004000)
#define SYS_PFUNC_MISC1_gpio_3_e2(data)                                              (0x00004000&((data)<<14))
#define SYS_PFUNC_MISC1_gpio_3_e2_src(data)                                          ((0x00004000&(data))>>14)
#define SYS_PFUNC_MISC1_get_gpio_3_e2(data)                                          ((0x00004000&(data))>>14)
#define SYS_PFUNC_MISC1_gpio_3_pud_en_shift                                          (13)
#define SYS_PFUNC_MISC1_gpio_3_pud_en_mask                                           (0x00002000)
#define SYS_PFUNC_MISC1_gpio_3_pud_en(data)                                          (0x00002000&((data)<<13))
#define SYS_PFUNC_MISC1_gpio_3_pud_en_src(data)                                      ((0x00002000&(data))>>13)
#define SYS_PFUNC_MISC1_get_gpio_3_pud_en(data)                                      ((0x00002000&(data))>>13)
#define SYS_PFUNC_MISC1_gpio_3_pud_sel_shift                                         (12)
#define SYS_PFUNC_MISC1_gpio_3_pud_sel_mask                                          (0x00001000)
#define SYS_PFUNC_MISC1_gpio_3_pud_sel(data)                                         (0x00001000&((data)<<12))
#define SYS_PFUNC_MISC1_gpio_3_pud_sel_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_PFUNC_MISC1_get_gpio_3_pud_sel(data)                                     ((0x00001000&(data))>>12)
#define SYS_PFUNC_MISC1_gpio_2_smt_shift                                             (11)
#define SYS_PFUNC_MISC1_gpio_2_smt_mask                                              (0x00000800)
#define SYS_PFUNC_MISC1_gpio_2_smt(data)                                             (0x00000800&((data)<<11))
#define SYS_PFUNC_MISC1_gpio_2_smt_src(data)                                         ((0x00000800&(data))>>11)
#define SYS_PFUNC_MISC1_get_gpio_2_smt(data)                                         ((0x00000800&(data))>>11)
#define SYS_PFUNC_MISC1_gpio_2_e2_shift                                              (10)
#define SYS_PFUNC_MISC1_gpio_2_e2_mask                                               (0x00000400)
#define SYS_PFUNC_MISC1_gpio_2_e2(data)                                              (0x00000400&((data)<<10))
#define SYS_PFUNC_MISC1_gpio_2_e2_src(data)                                          ((0x00000400&(data))>>10)
#define SYS_PFUNC_MISC1_get_gpio_2_e2(data)                                          ((0x00000400&(data))>>10)
#define SYS_PFUNC_MISC1_gpio_2_pud_en_shift                                          (9)
#define SYS_PFUNC_MISC1_gpio_2_pud_en_mask                                           (0x00000200)
#define SYS_PFUNC_MISC1_gpio_2_pud_en(data)                                          (0x00000200&((data)<<9))
#define SYS_PFUNC_MISC1_gpio_2_pud_en_src(data)                                      ((0x00000200&(data))>>9)
#define SYS_PFUNC_MISC1_get_gpio_2_pud_en(data)                                      ((0x00000200&(data))>>9)
#define SYS_PFUNC_MISC1_gpio_2_pud_sel_shift                                         (8)
#define SYS_PFUNC_MISC1_gpio_2_pud_sel_mask                                          (0x00000100)
#define SYS_PFUNC_MISC1_gpio_2_pud_sel(data)                                         (0x00000100&((data)<<8))
#define SYS_PFUNC_MISC1_gpio_2_pud_sel_src(data)                                     ((0x00000100&(data))>>8)
#define SYS_PFUNC_MISC1_get_gpio_2_pud_sel(data)                                     ((0x00000100&(data))>>8)
#define SYS_PFUNC_MISC1_gpio_1_smt_shift                                             (7)
#define SYS_PFUNC_MISC1_gpio_1_smt_mask                                              (0x00000080)
#define SYS_PFUNC_MISC1_gpio_1_smt(data)                                             (0x00000080&((data)<<7))
#define SYS_PFUNC_MISC1_gpio_1_smt_src(data)                                         ((0x00000080&(data))>>7)
#define SYS_PFUNC_MISC1_get_gpio_1_smt(data)                                         ((0x00000080&(data))>>7)
#define SYS_PFUNC_MISC1_gpio_1_e2_shift                                              (6)
#define SYS_PFUNC_MISC1_gpio_1_e2_mask                                               (0x00000040)
#define SYS_PFUNC_MISC1_gpio_1_e2(data)                                              (0x00000040&((data)<<6))
#define SYS_PFUNC_MISC1_gpio_1_e2_src(data)                                          ((0x00000040&(data))>>6)
#define SYS_PFUNC_MISC1_get_gpio_1_e2(data)                                          ((0x00000040&(data))>>6)
#define SYS_PFUNC_MISC1_gpio_1_pud_en_shift                                          (5)
#define SYS_PFUNC_MISC1_gpio_1_pud_en_mask                                           (0x00000020)
#define SYS_PFUNC_MISC1_gpio_1_pud_en(data)                                          (0x00000020&((data)<<5))
#define SYS_PFUNC_MISC1_gpio_1_pud_en_src(data)                                      ((0x00000020&(data))>>5)
#define SYS_PFUNC_MISC1_get_gpio_1_pud_en(data)                                      ((0x00000020&(data))>>5)
#define SYS_PFUNC_MISC1_gpio_1_pud_sel_shift                                         (4)
#define SYS_PFUNC_MISC1_gpio_1_pud_sel_mask                                          (0x00000010)
#define SYS_PFUNC_MISC1_gpio_1_pud_sel(data)                                         (0x00000010&((data)<<4))
#define SYS_PFUNC_MISC1_gpio_1_pud_sel_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_PFUNC_MISC1_get_gpio_1_pud_sel(data)                                     ((0x00000010&(data))>>4)
#define SYS_PFUNC_MISC1_gpio_0_smt_shift                                             (3)
#define SYS_PFUNC_MISC1_gpio_0_smt_mask                                              (0x00000008)
#define SYS_PFUNC_MISC1_gpio_0_smt(data)                                             (0x00000008&((data)<<3))
#define SYS_PFUNC_MISC1_gpio_0_smt_src(data)                                         ((0x00000008&(data))>>3)
#define SYS_PFUNC_MISC1_get_gpio_0_smt(data)                                         ((0x00000008&(data))>>3)
#define SYS_PFUNC_MISC1_gpio_0_e2_shift                                              (2)
#define SYS_PFUNC_MISC1_gpio_0_e2_mask                                               (0x00000004)
#define SYS_PFUNC_MISC1_gpio_0_e2(data)                                              (0x00000004&((data)<<2))
#define SYS_PFUNC_MISC1_gpio_0_e2_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PFUNC_MISC1_get_gpio_0_e2(data)                                          ((0x00000004&(data))>>2)
#define SYS_PFUNC_MISC1_gpio_0_pud_en_shift                                          (1)
#define SYS_PFUNC_MISC1_gpio_0_pud_en_mask                                           (0x00000002)
#define SYS_PFUNC_MISC1_gpio_0_pud_en(data)                                          (0x00000002&((data)<<1))
#define SYS_PFUNC_MISC1_gpio_0_pud_en_src(data)                                      ((0x00000002&(data))>>1)
#define SYS_PFUNC_MISC1_get_gpio_0_pud_en(data)                                      ((0x00000002&(data))>>1)
#define SYS_PFUNC_MISC1_gpio_0_pud_sel_shift                                         (0)
#define SYS_PFUNC_MISC1_gpio_0_pud_sel_mask                                          (0x00000001)
#define SYS_PFUNC_MISC1_gpio_0_pud_sel(data)                                         (0x00000001&((data)<<0))
#define SYS_PFUNC_MISC1_gpio_0_pud_sel_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_PFUNC_MISC1_get_gpio_0_pud_sel(data)                                     ((0x00000001&(data))>>0)


#define SYS_PFUNC_MISC2                                                              0x180003B8
#define SYS_PFUNC_MISC2_reg_addr                                                     "0xB80003B8"
#define SYS_PFUNC_MISC2_reg                                                          0xB80003B8
#define set_SYS_PFUNC_MISC2_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_MISC2_reg)=data)
#define get_SYS_PFUNC_MISC2_reg   (*((volatile unsigned int*) SYS_PFUNC_MISC2_reg))
#define SYS_PFUNC_MISC2_inst_adr                                                     "0x00EE"
#define SYS_PFUNC_MISC2_inst                                                         0x00EE
#define SYS_PFUNC_MISC2_ur1_cts_n_smt_shift                                          (7)
#define SYS_PFUNC_MISC2_ur1_cts_n_smt_mask                                           (0x00000080)
#define SYS_PFUNC_MISC2_ur1_cts_n_smt(data)                                          (0x00000080&((data)<<7))
#define SYS_PFUNC_MISC2_ur1_cts_n_smt_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_PFUNC_MISC2_get_ur1_cts_n_smt(data)                                      ((0x00000080&(data))>>7)
#define SYS_PFUNC_MISC2_ur1_cts_n_e2_shift                                           (6)
#define SYS_PFUNC_MISC2_ur1_cts_n_e2_mask                                            (0x00000040)
#define SYS_PFUNC_MISC2_ur1_cts_n_e2(data)                                           (0x00000040&((data)<<6))
#define SYS_PFUNC_MISC2_ur1_cts_n_e2_src(data)                                       ((0x00000040&(data))>>6)
#define SYS_PFUNC_MISC2_get_ur1_cts_n_e2(data)                                       ((0x00000040&(data))>>6)
#define SYS_PFUNC_MISC2_ur1_cts_n_pud_en_shift                                       (5)
#define SYS_PFUNC_MISC2_ur1_cts_n_pud_en_mask                                        (0x00000020)
#define SYS_PFUNC_MISC2_ur1_cts_n_pud_en(data)                                       (0x00000020&((data)<<5))
#define SYS_PFUNC_MISC2_ur1_cts_n_pud_en_src(data)                                   ((0x00000020&(data))>>5)
#define SYS_PFUNC_MISC2_get_ur1_cts_n_pud_en(data)                                   ((0x00000020&(data))>>5)
#define SYS_PFUNC_MISC2_ur1_cts_n_pud_sel_shift                                      (4)
#define SYS_PFUNC_MISC2_ur1_cts_n_pud_sel_mask                                       (0x00000010)
#define SYS_PFUNC_MISC2_ur1_cts_n_pud_sel(data)                                      (0x00000010&((data)<<4))
#define SYS_PFUNC_MISC2_ur1_cts_n_pud_sel_src(data)                                  ((0x00000010&(data))>>4)
#define SYS_PFUNC_MISC2_get_ur1_cts_n_pud_sel(data)                                  ((0x00000010&(data))>>4)
#define SYS_PFUNC_MISC2_ur1_rts_n_smt_shift                                          (3)
#define SYS_PFUNC_MISC2_ur1_rts_n_smt_mask                                           (0x00000008)
#define SYS_PFUNC_MISC2_ur1_rts_n_smt(data)                                          (0x00000008&((data)<<3))
#define SYS_PFUNC_MISC2_ur1_rts_n_smt_src(data)                                      ((0x00000008&(data))>>3)
#define SYS_PFUNC_MISC2_get_ur1_rts_n_smt(data)                                      ((0x00000008&(data))>>3)
#define SYS_PFUNC_MISC2_ur1_rts_n_e2_shift                                           (2)
#define SYS_PFUNC_MISC2_ur1_rts_n_e2_mask                                            (0x00000004)
#define SYS_PFUNC_MISC2_ur1_rts_n_e2(data)                                           (0x00000004&((data)<<2))
#define SYS_PFUNC_MISC2_ur1_rts_n_e2_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_PFUNC_MISC2_get_ur1_rts_n_e2(data)                                       ((0x00000004&(data))>>2)
#define SYS_PFUNC_MISC2_ur1_rts_n_pud_en_shift                                       (1)
#define SYS_PFUNC_MISC2_ur1_rts_n_pud_en_mask                                        (0x00000002)
#define SYS_PFUNC_MISC2_ur1_rts_n_pud_en(data)                                       (0x00000002&((data)<<1))
#define SYS_PFUNC_MISC2_ur1_rts_n_pud_en_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_PFUNC_MISC2_get_ur1_rts_n_pud_en(data)                                   ((0x00000002&(data))>>1)
#define SYS_PFUNC_MISC2_ur1_rts_n_pud_sel_shift                                      (0)
#define SYS_PFUNC_MISC2_ur1_rts_n_pud_sel_mask                                       (0x00000001)
#define SYS_PFUNC_MISC2_ur1_rts_n_pud_sel(data)                                      (0x00000001&((data)<<0))
#define SYS_PFUNC_MISC2_ur1_rts_n_pud_sel_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_PFUNC_MISC2_get_ur1_rts_n_pud_sel(data)                                  ((0x00000001&(data))>>0)


#define SYS_PFUNC_ETN0                                                               0x180003BC
#define SYS_PFUNC_ETN0_reg_addr                                                      "0xB80003BC"
#define SYS_PFUNC_ETN0_reg                                                           0xB80003BC
#define set_SYS_PFUNC_ETN0_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_ETN0_reg)=data)
#define get_SYS_PFUNC_ETN0_reg   (*((volatile unsigned int*) SYS_PFUNC_ETN0_reg))
#define SYS_PFUNC_ETN0_inst_adr                                                      "0x00EF"
#define SYS_PFUNC_ETN0_inst                                                          0x00EF
#define SYS_PFUNC_ETN0_etn_txc_e2_shift                                              (30)
#define SYS_PFUNC_ETN0_etn_txc_e2_mask                                               (0x40000000)
#define SYS_PFUNC_ETN0_etn_txc_e2(data)                                              (0x40000000&((data)<<30))
#define SYS_PFUNC_ETN0_etn_txc_e2_src(data)                                          ((0x40000000&(data))>>30)
#define SYS_PFUNC_ETN0_get_etn_txc_e2(data)                                          ((0x40000000&(data))>>30)
#define SYS_PFUNC_ETN0_etn_txc_pud_en_shift                                          (29)
#define SYS_PFUNC_ETN0_etn_txc_pud_en_mask                                           (0x20000000)
#define SYS_PFUNC_ETN0_etn_txc_pud_en(data)                                          (0x20000000&((data)<<29))
#define SYS_PFUNC_ETN0_etn_txc_pud_en_src(data)                                      ((0x20000000&(data))>>29)
#define SYS_PFUNC_ETN0_get_etn_txc_pud_en(data)                                      ((0x20000000&(data))>>29)
#define SYS_PFUNC_ETN0_etn_txc_pud_sel_shift                                         (28)
#define SYS_PFUNC_ETN0_etn_txc_pud_sel_mask                                          (0x10000000)
#define SYS_PFUNC_ETN0_etn_txc_pud_sel(data)                                         (0x10000000&((data)<<28))
#define SYS_PFUNC_ETN0_etn_txc_pud_sel_src(data)                                     ((0x10000000&(data))>>28)
#define SYS_PFUNC_ETN0_get_etn_txc_pud_sel(data)                                     ((0x10000000&(data))>>28)
#define SYS_PFUNC_ETN0_etn_txd3_e2_shift                                             (26)
#define SYS_PFUNC_ETN0_etn_txd3_e2_mask                                              (0x04000000)
#define SYS_PFUNC_ETN0_etn_txd3_e2(data)                                             (0x04000000&((data)<<26))
#define SYS_PFUNC_ETN0_etn_txd3_e2_src(data)                                         ((0x04000000&(data))>>26)
#define SYS_PFUNC_ETN0_get_etn_txd3_e2(data)                                         ((0x04000000&(data))>>26)
#define SYS_PFUNC_ETN0_etn_txd3_pud_en_shift                                         (25)
#define SYS_PFUNC_ETN0_etn_txd3_pud_en_mask                                          (0x02000000)
#define SYS_PFUNC_ETN0_etn_txd3_pud_en(data)                                         (0x02000000&((data)<<25))
#define SYS_PFUNC_ETN0_etn_txd3_pud_en_src(data)                                     ((0x02000000&(data))>>25)
#define SYS_PFUNC_ETN0_get_etn_txd3_pud_en(data)                                     ((0x02000000&(data))>>25)
#define SYS_PFUNC_ETN0_etn_txd3_pud_sel_shift                                        (24)
#define SYS_PFUNC_ETN0_etn_txd3_pud_sel_mask                                         (0x01000000)
#define SYS_PFUNC_ETN0_etn_txd3_pud_sel(data)                                        (0x01000000&((data)<<24))
#define SYS_PFUNC_ETN0_etn_txd3_pud_sel_src(data)                                    ((0x01000000&(data))>>24)
#define SYS_PFUNC_ETN0_get_etn_txd3_pud_sel(data)                                    ((0x01000000&(data))>>24)
#define SYS_PFUNC_ETN0_etn_txd2_e2_shift                                             (22)
#define SYS_PFUNC_ETN0_etn_txd2_e2_mask                                              (0x00400000)
#define SYS_PFUNC_ETN0_etn_txd2_e2(data)                                             (0x00400000&((data)<<22))
#define SYS_PFUNC_ETN0_etn_txd2_e2_src(data)                                         ((0x00400000&(data))>>22)
#define SYS_PFUNC_ETN0_get_etn_txd2_e2(data)                                         ((0x00400000&(data))>>22)
#define SYS_PFUNC_ETN0_etn_txd2_pud_en_shift                                         (21)
#define SYS_PFUNC_ETN0_etn_txd2_pud_en_mask                                          (0x00200000)
#define SYS_PFUNC_ETN0_etn_txd2_pud_en(data)                                         (0x00200000&((data)<<21))
#define SYS_PFUNC_ETN0_etn_txd2_pud_en_src(data)                                     ((0x00200000&(data))>>21)
#define SYS_PFUNC_ETN0_get_etn_txd2_pud_en(data)                                     ((0x00200000&(data))>>21)
#define SYS_PFUNC_ETN0_etn_txd2_pud_sel_shift                                        (20)
#define SYS_PFUNC_ETN0_etn_txd2_pud_sel_mask                                         (0x00100000)
#define SYS_PFUNC_ETN0_etn_txd2_pud_sel(data)                                        (0x00100000&((data)<<20))
#define SYS_PFUNC_ETN0_etn_txd2_pud_sel_src(data)                                    ((0x00100000&(data))>>20)
#define SYS_PFUNC_ETN0_get_etn_txd2_pud_sel(data)                                    ((0x00100000&(data))>>20)
#define SYS_PFUNC_ETN0_etn_txd1_e2_shift                                             (18)
#define SYS_PFUNC_ETN0_etn_txd1_e2_mask                                              (0x00040000)
#define SYS_PFUNC_ETN0_etn_txd1_e2(data)                                             (0x00040000&((data)<<18))
#define SYS_PFUNC_ETN0_etn_txd1_e2_src(data)                                         ((0x00040000&(data))>>18)
#define SYS_PFUNC_ETN0_get_etn_txd1_e2(data)                                         ((0x00040000&(data))>>18)
#define SYS_PFUNC_ETN0_etn_txd1_pud_en_shift                                         (17)
#define SYS_PFUNC_ETN0_etn_txd1_pud_en_mask                                          (0x00020000)
#define SYS_PFUNC_ETN0_etn_txd1_pud_en(data)                                         (0x00020000&((data)<<17))
#define SYS_PFUNC_ETN0_etn_txd1_pud_en_src(data)                                     ((0x00020000&(data))>>17)
#define SYS_PFUNC_ETN0_get_etn_txd1_pud_en(data)                                     ((0x00020000&(data))>>17)
#define SYS_PFUNC_ETN0_etn_txd1_pud_sel_shift                                        (16)
#define SYS_PFUNC_ETN0_etn_txd1_pud_sel_mask                                         (0x00010000)
#define SYS_PFUNC_ETN0_etn_txd1_pud_sel(data)                                        (0x00010000&((data)<<16))
#define SYS_PFUNC_ETN0_etn_txd1_pud_sel_src(data)                                    ((0x00010000&(data))>>16)
#define SYS_PFUNC_ETN0_get_etn_txd1_pud_sel(data)                                    ((0x00010000&(data))>>16)
#define SYS_PFUNC_ETN0_etn_txd0_e2_shift                                             (14)
#define SYS_PFUNC_ETN0_etn_txd0_e2_mask                                              (0x00004000)
#define SYS_PFUNC_ETN0_etn_txd0_e2(data)                                             (0x00004000&((data)<<14))
#define SYS_PFUNC_ETN0_etn_txd0_e2_src(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_ETN0_get_etn_txd0_e2(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_ETN0_etn_txd0_pud_en_shift                                         (13)
#define SYS_PFUNC_ETN0_etn_txd0_pud_en_mask                                          (0x00002000)
#define SYS_PFUNC_ETN0_etn_txd0_pud_en(data)                                         (0x00002000&((data)<<13))
#define SYS_PFUNC_ETN0_etn_txd0_pud_en_src(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_ETN0_get_etn_txd0_pud_en(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_ETN0_etn_txd0_pud_sel_shift                                        (12)
#define SYS_PFUNC_ETN0_etn_txd0_pud_sel_mask                                         (0x00001000)
#define SYS_PFUNC_ETN0_etn_txd0_pud_sel(data)                                        (0x00001000&((data)<<12))
#define SYS_PFUNC_ETN0_etn_txd0_pud_sel_src(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_ETN0_get_etn_txd0_pud_sel(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_ETN0_etn_txen_e2_shift                                             (10)
#define SYS_PFUNC_ETN0_etn_txen_e2_mask                                              (0x00000400)
#define SYS_PFUNC_ETN0_etn_txen_e2(data)                                             (0x00000400&((data)<<10))
#define SYS_PFUNC_ETN0_etn_txen_e2_src(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_ETN0_get_etn_txen_e2(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_ETN0_etn_txen_pud_en_shift                                         (9)
#define SYS_PFUNC_ETN0_etn_txen_pud_en_mask                                          (0x00000200)
#define SYS_PFUNC_ETN0_etn_txen_pud_en(data)                                         (0x00000200&((data)<<9))
#define SYS_PFUNC_ETN0_etn_txen_pud_en_src(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_ETN0_get_etn_txen_pud_en(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_ETN0_etn_txen_pud_sel_shift                                        (8)
#define SYS_PFUNC_ETN0_etn_txen_pud_sel_mask                                         (0x00000100)
#define SYS_PFUNC_ETN0_etn_txen_pud_sel(data)                                        (0x00000100&((data)<<8))
#define SYS_PFUNC_ETN0_etn_txen_pud_sel_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_ETN0_get_etn_txen_pud_sel(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_ETN0_etn_mdio_smt_shift                                            (7)
#define SYS_PFUNC_ETN0_etn_mdio_smt_mask                                             (0x00000080)
#define SYS_PFUNC_ETN0_etn_mdio_smt(data)                                            (0x00000080&((data)<<7))
#define SYS_PFUNC_ETN0_etn_mdio_smt_src(data)                                        ((0x00000080&(data))>>7)
#define SYS_PFUNC_ETN0_get_etn_mdio_smt(data)                                        ((0x00000080&(data))>>7)
#define SYS_PFUNC_ETN0_etn_mdio_e2_shift                                             (6)
#define SYS_PFUNC_ETN0_etn_mdio_e2_mask                                              (0x00000040)
#define SYS_PFUNC_ETN0_etn_mdio_e2(data)                                             (0x00000040&((data)<<6))
#define SYS_PFUNC_ETN0_etn_mdio_e2_src(data)                                         ((0x00000040&(data))>>6)
#define SYS_PFUNC_ETN0_get_etn_mdio_e2(data)                                         ((0x00000040&(data))>>6)
#define SYS_PFUNC_ETN0_etn_mdio_pud_en_shift                                         (5)
#define SYS_PFUNC_ETN0_etn_mdio_pud_en_mask                                          (0x00000020)
#define SYS_PFUNC_ETN0_etn_mdio_pud_en(data)                                         (0x00000020&((data)<<5))
#define SYS_PFUNC_ETN0_etn_mdio_pud_en_src(data)                                     ((0x00000020&(data))>>5)
#define SYS_PFUNC_ETN0_get_etn_mdio_pud_en(data)                                     ((0x00000020&(data))>>5)
#define SYS_PFUNC_ETN0_etn_mdio_pud_sel_shift                                        (4)
#define SYS_PFUNC_ETN0_etn_mdio_pud_sel_mask                                         (0x00000010)
#define SYS_PFUNC_ETN0_etn_mdio_pud_sel(data)                                        (0x00000010&((data)<<4))
#define SYS_PFUNC_ETN0_etn_mdio_pud_sel_src(data)                                    ((0x00000010&(data))>>4)
#define SYS_PFUNC_ETN0_get_etn_mdio_pud_sel(data)                                    ((0x00000010&(data))>>4)
#define SYS_PFUNC_ETN0_etn_rxc_smt_shift                                             (3)
#define SYS_PFUNC_ETN0_etn_rxc_smt_mask                                              (0x00000008)
#define SYS_PFUNC_ETN0_etn_rxc_smt(data)                                             (0x00000008&((data)<<3))
#define SYS_PFUNC_ETN0_etn_rxc_smt_src(data)                                         ((0x00000008&(data))>>3)
#define SYS_PFUNC_ETN0_get_etn_rxc_smt(data)                                         ((0x00000008&(data))>>3)
#define SYS_PFUNC_ETN0_etn_rxc_e2_shift                                              (2)
#define SYS_PFUNC_ETN0_etn_rxc_e2_mask                                               (0x00000004)
#define SYS_PFUNC_ETN0_etn_rxc_e2(data)                                              (0x00000004&((data)<<2))
#define SYS_PFUNC_ETN0_etn_rxc_e2_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PFUNC_ETN0_get_etn_rxc_e2(data)                                          ((0x00000004&(data))>>2)
#define SYS_PFUNC_ETN0_etn_rxc_pud_en_shift                                          (1)
#define SYS_PFUNC_ETN0_etn_rxc_pud_en_mask                                           (0x00000002)
#define SYS_PFUNC_ETN0_etn_rxc_pud_en(data)                                          (0x00000002&((data)<<1))
#define SYS_PFUNC_ETN0_etn_rxc_pud_en_src(data)                                      ((0x00000002&(data))>>1)
#define SYS_PFUNC_ETN0_get_etn_rxc_pud_en(data)                                      ((0x00000002&(data))>>1)
#define SYS_PFUNC_ETN0_etn_rxc_pud_sel_shift                                         (0)
#define SYS_PFUNC_ETN0_etn_rxc_pud_sel_mask                                          (0x00000001)
#define SYS_PFUNC_ETN0_etn_rxc_pud_sel(data)                                         (0x00000001&((data)<<0))
#define SYS_PFUNC_ETN0_etn_rxc_pud_sel_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_PFUNC_ETN0_get_etn_rxc_pud_sel(data)                                     ((0x00000001&(data))>>0)


#define SYS_PFUNC_ETN1                                                               0x180003C0
#define SYS_PFUNC_ETN1_reg_addr                                                      "0xB80003C0"
#define SYS_PFUNC_ETN1_reg                                                           0xB80003C0
#define set_SYS_PFUNC_ETN1_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_ETN1_reg)=data)
#define get_SYS_PFUNC_ETN1_reg   (*((volatile unsigned int*) SYS_PFUNC_ETN1_reg))
#define SYS_PFUNC_ETN1_inst_adr                                                      "0x00F0"
#define SYS_PFUNC_ETN1_inst                                                          0x00F0
#define SYS_PFUNC_ETN1_etn_gphy_clk25_smt_shift                                      (27)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_smt_mask                                       (0x08000000)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_smt(data)                                      (0x08000000&((data)<<27))
#define SYS_PFUNC_ETN1_etn_gphy_clk25_smt_src(data)                                  ((0x08000000&(data))>>27)
#define SYS_PFUNC_ETN1_get_etn_gphy_clk25_smt(data)                                  ((0x08000000&(data))>>27)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_e2_shift                                       (26)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_e2_mask                                        (0x04000000)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_e2(data)                                       (0x04000000&((data)<<26))
#define SYS_PFUNC_ETN1_etn_gphy_clk25_e2_src(data)                                   ((0x04000000&(data))>>26)
#define SYS_PFUNC_ETN1_get_etn_gphy_clk25_e2(data)                                   ((0x04000000&(data))>>26)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_pud_en_shift                                   (25)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_pud_en_mask                                    (0x02000000)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_pud_en(data)                                   (0x02000000&((data)<<25))
#define SYS_PFUNC_ETN1_etn_gphy_clk25_pud_en_src(data)                               ((0x02000000&(data))>>25)
#define SYS_PFUNC_ETN1_get_etn_gphy_clk25_pud_en(data)                               ((0x02000000&(data))>>25)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_pud_sel_shift                                  (24)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_pud_sel_mask                                   (0x01000000)
#define SYS_PFUNC_ETN1_etn_gphy_clk25_pud_sel(data)                                  (0x01000000&((data)<<24))
#define SYS_PFUNC_ETN1_etn_gphy_clk25_pud_sel_src(data)                              ((0x01000000&(data))>>24)
#define SYS_PFUNC_ETN1_get_etn_gphy_clk25_pud_sel(data)                              ((0x01000000&(data))>>24)
#define SYS_PFUNC_ETN1_etn_rxdv_smt_shift                                            (23)
#define SYS_PFUNC_ETN1_etn_rxdv_smt_mask                                             (0x00800000)
#define SYS_PFUNC_ETN1_etn_rxdv_smt(data)                                            (0x00800000&((data)<<23))
#define SYS_PFUNC_ETN1_etn_rxdv_smt_src(data)                                        ((0x00800000&(data))>>23)
#define SYS_PFUNC_ETN1_get_etn_rxdv_smt(data)                                        ((0x00800000&(data))>>23)
#define SYS_PFUNC_ETN1_etn_rxdv_e2_shift                                             (22)
#define SYS_PFUNC_ETN1_etn_rxdv_e2_mask                                              (0x00400000)
#define SYS_PFUNC_ETN1_etn_rxdv_e2(data)                                             (0x00400000&((data)<<22))
#define SYS_PFUNC_ETN1_etn_rxdv_e2_src(data)                                         ((0x00400000&(data))>>22)
#define SYS_PFUNC_ETN1_get_etn_rxdv_e2(data)                                         ((0x00400000&(data))>>22)
#define SYS_PFUNC_ETN1_etn_rxdv_pud_en_shift                                         (21)
#define SYS_PFUNC_ETN1_etn_rxdv_pud_en_mask                                          (0x00200000)
#define SYS_PFUNC_ETN1_etn_rxdv_pud_en(data)                                         (0x00200000&((data)<<21))
#define SYS_PFUNC_ETN1_etn_rxdv_pud_en_src(data)                                     ((0x00200000&(data))>>21)
#define SYS_PFUNC_ETN1_get_etn_rxdv_pud_en(data)                                     ((0x00200000&(data))>>21)
#define SYS_PFUNC_ETN1_etn_rxdv_pud_sel_shift                                        (20)
#define SYS_PFUNC_ETN1_etn_rxdv_pud_sel_mask                                         (0x00100000)
#define SYS_PFUNC_ETN1_etn_rxdv_pud_sel(data)                                        (0x00100000&((data)<<20))
#define SYS_PFUNC_ETN1_etn_rxdv_pud_sel_src(data)                                    ((0x00100000&(data))>>20)
#define SYS_PFUNC_ETN1_get_etn_rxdv_pud_sel(data)                                    ((0x00100000&(data))>>20)
#define SYS_PFUNC_ETN1_etn_mdc_smt_shift                                             (19)
#define SYS_PFUNC_ETN1_etn_mdc_smt_mask                                              (0x00080000)
#define SYS_PFUNC_ETN1_etn_mdc_smt(data)                                             (0x00080000&((data)<<19))
#define SYS_PFUNC_ETN1_etn_mdc_smt_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_PFUNC_ETN1_get_etn_mdc_smt(data)                                         ((0x00080000&(data))>>19)
#define SYS_PFUNC_ETN1_etn_mdc_e2_shift                                              (18)
#define SYS_PFUNC_ETN1_etn_mdc_e2_mask                                               (0x00040000)
#define SYS_PFUNC_ETN1_etn_mdc_e2(data)                                              (0x00040000&((data)<<18))
#define SYS_PFUNC_ETN1_etn_mdc_e2_src(data)                                          ((0x00040000&(data))>>18)
#define SYS_PFUNC_ETN1_get_etn_mdc_e2(data)                                          ((0x00040000&(data))>>18)
#define SYS_PFUNC_ETN1_etn_mdc_pud_en_shift                                          (17)
#define SYS_PFUNC_ETN1_etn_mdc_pud_en_mask                                           (0x00020000)
#define SYS_PFUNC_ETN1_etn_mdc_pud_en(data)                                          (0x00020000&((data)<<17))
#define SYS_PFUNC_ETN1_etn_mdc_pud_en_src(data)                                      ((0x00020000&(data))>>17)
#define SYS_PFUNC_ETN1_get_etn_mdc_pud_en(data)                                      ((0x00020000&(data))>>17)
#define SYS_PFUNC_ETN1_etn_mdc_pud_sel_shift                                         (16)
#define SYS_PFUNC_ETN1_etn_mdc_pud_sel_mask                                          (0x00010000)
#define SYS_PFUNC_ETN1_etn_mdc_pud_sel(data)                                         (0x00010000&((data)<<16))
#define SYS_PFUNC_ETN1_etn_mdc_pud_sel_src(data)                                     ((0x00010000&(data))>>16)
#define SYS_PFUNC_ETN1_get_etn_mdc_pud_sel(data)                                     ((0x00010000&(data))>>16)
#define SYS_PFUNC_ETN1_etn_rxd3_smt_shift                                            (15)
#define SYS_PFUNC_ETN1_etn_rxd3_smt_mask                                             (0x00008000)
#define SYS_PFUNC_ETN1_etn_rxd3_smt(data)                                            (0x00008000&((data)<<15))
#define SYS_PFUNC_ETN1_etn_rxd3_smt_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_PFUNC_ETN1_get_etn_rxd3_smt(data)                                        ((0x00008000&(data))>>15)
#define SYS_PFUNC_ETN1_etn_rxd3_e2_shift                                             (14)
#define SYS_PFUNC_ETN1_etn_rxd3_e2_mask                                              (0x00004000)
#define SYS_PFUNC_ETN1_etn_rxd3_e2(data)                                             (0x00004000&((data)<<14))
#define SYS_PFUNC_ETN1_etn_rxd3_e2_src(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_ETN1_get_etn_rxd3_e2(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_ETN1_etn_rxd3_pud_en_shift                                         (13)
#define SYS_PFUNC_ETN1_etn_rxd3_pud_en_mask                                          (0x00002000)
#define SYS_PFUNC_ETN1_etn_rxd3_pud_en(data)                                         (0x00002000&((data)<<13))
#define SYS_PFUNC_ETN1_etn_rxd3_pud_en_src(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_ETN1_get_etn_rxd3_pud_en(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_ETN1_etn_rxd3_pud_sel_shift                                        (12)
#define SYS_PFUNC_ETN1_etn_rxd3_pud_sel_mask                                         (0x00001000)
#define SYS_PFUNC_ETN1_etn_rxd3_pud_sel(data)                                        (0x00001000&((data)<<12))
#define SYS_PFUNC_ETN1_etn_rxd3_pud_sel_src(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_ETN1_get_etn_rxd3_pud_sel(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_ETN1_etn_rxd2_smt_shift                                            (11)
#define SYS_PFUNC_ETN1_etn_rxd2_smt_mask                                             (0x00000800)
#define SYS_PFUNC_ETN1_etn_rxd2_smt(data)                                            (0x00000800&((data)<<11))
#define SYS_PFUNC_ETN1_etn_rxd2_smt_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_ETN1_get_etn_rxd2_smt(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_ETN1_etn_rxd2_e2_shift                                             (10)
#define SYS_PFUNC_ETN1_etn_rxd2_e2_mask                                              (0x00000400)
#define SYS_PFUNC_ETN1_etn_rxd2_e2(data)                                             (0x00000400&((data)<<10))
#define SYS_PFUNC_ETN1_etn_rxd2_e2_src(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_ETN1_get_etn_rxd2_e2(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_ETN1_etn_rxd2_pud_en_shift                                         (9)
#define SYS_PFUNC_ETN1_etn_rxd2_pud_en_mask                                          (0x00000200)
#define SYS_PFUNC_ETN1_etn_rxd2_pud_en(data)                                         (0x00000200&((data)<<9))
#define SYS_PFUNC_ETN1_etn_rxd2_pud_en_src(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_ETN1_get_etn_rxd2_pud_en(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_ETN1_etn_rxd2_pud_sel_shift                                        (8)
#define SYS_PFUNC_ETN1_etn_rxd2_pud_sel_mask                                         (0x00000100)
#define SYS_PFUNC_ETN1_etn_rxd2_pud_sel(data)                                        (0x00000100&((data)<<8))
#define SYS_PFUNC_ETN1_etn_rxd2_pud_sel_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_ETN1_get_etn_rxd2_pud_sel(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_ETN1_etn_rxd1_smt_shift                                            (7)
#define SYS_PFUNC_ETN1_etn_rxd1_smt_mask                                             (0x00000080)
#define SYS_PFUNC_ETN1_etn_rxd1_smt(data)                                            (0x00000080&((data)<<7))
#define SYS_PFUNC_ETN1_etn_rxd1_smt_src(data)                                        ((0x00000080&(data))>>7)
#define SYS_PFUNC_ETN1_get_etn_rxd1_smt(data)                                        ((0x00000080&(data))>>7)
#define SYS_PFUNC_ETN1_etn_rxd1_e2_shift                                             (6)
#define SYS_PFUNC_ETN1_etn_rxd1_e2_mask                                              (0x00000040)
#define SYS_PFUNC_ETN1_etn_rxd1_e2(data)                                             (0x00000040&((data)<<6))
#define SYS_PFUNC_ETN1_etn_rxd1_e2_src(data)                                         ((0x00000040&(data))>>6)
#define SYS_PFUNC_ETN1_get_etn_rxd1_e2(data)                                         ((0x00000040&(data))>>6)
#define SYS_PFUNC_ETN1_etn_rxd1_pud_en_shift                                         (5)
#define SYS_PFUNC_ETN1_etn_rxd1_pud_en_mask                                          (0x00000020)
#define SYS_PFUNC_ETN1_etn_rxd1_pud_en(data)                                         (0x00000020&((data)<<5))
#define SYS_PFUNC_ETN1_etn_rxd1_pud_en_src(data)                                     ((0x00000020&(data))>>5)
#define SYS_PFUNC_ETN1_get_etn_rxd1_pud_en(data)                                     ((0x00000020&(data))>>5)
#define SYS_PFUNC_ETN1_etn_rxd1_pud_sel_shift                                        (4)
#define SYS_PFUNC_ETN1_etn_rxd1_pud_sel_mask                                         (0x00000010)
#define SYS_PFUNC_ETN1_etn_rxd1_pud_sel(data)                                        (0x00000010&((data)<<4))
#define SYS_PFUNC_ETN1_etn_rxd1_pud_sel_src(data)                                    ((0x00000010&(data))>>4)
#define SYS_PFUNC_ETN1_get_etn_rxd1_pud_sel(data)                                    ((0x00000010&(data))>>4)
#define SYS_PFUNC_ETN1_etn_rxd0_smt_shift                                            (3)
#define SYS_PFUNC_ETN1_etn_rxd0_smt_mask                                             (0x00000008)
#define SYS_PFUNC_ETN1_etn_rxd0_smt(data)                                            (0x00000008&((data)<<3))
#define SYS_PFUNC_ETN1_etn_rxd0_smt_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_PFUNC_ETN1_get_etn_rxd0_smt(data)                                        ((0x00000008&(data))>>3)
#define SYS_PFUNC_ETN1_etn_rxd0_e2_shift                                             (2)
#define SYS_PFUNC_ETN1_etn_rxd0_e2_mask                                              (0x00000004)
#define SYS_PFUNC_ETN1_etn_rxd0_e2(data)                                             (0x00000004&((data)<<2))
#define SYS_PFUNC_ETN1_etn_rxd0_e2_src(data)                                         ((0x00000004&(data))>>2)
#define SYS_PFUNC_ETN1_get_etn_rxd0_e2(data)                                         ((0x00000004&(data))>>2)
#define SYS_PFUNC_ETN1_etn_rxd0_pud_en_shift                                         (1)
#define SYS_PFUNC_ETN1_etn_rxd0_pud_en_mask                                          (0x00000002)
#define SYS_PFUNC_ETN1_etn_rxd0_pud_en(data)                                         (0x00000002&((data)<<1))
#define SYS_PFUNC_ETN1_etn_rxd0_pud_en_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PFUNC_ETN1_get_etn_rxd0_pud_en(data)                                     ((0x00000002&(data))>>1)
#define SYS_PFUNC_ETN1_etn_rxd0_pud_sel_shift                                        (0)
#define SYS_PFUNC_ETN1_etn_rxd0_pud_sel_mask                                         (0x00000001)
#define SYS_PFUNC_ETN1_etn_rxd0_pud_sel(data)                                        (0x00000001&((data)<<0))
#define SYS_PFUNC_ETN1_etn_rxd0_pud_sel_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PFUNC_ETN1_get_etn_rxd0_pud_sel(data)                                    ((0x00000001&(data))>>0)


#define SYS_PFUNC_PCMCIA0                                                            0x180003C4
#define SYS_PFUNC_PCMCIA0_reg_addr                                                   "0xB80003C4"
#define SYS_PFUNC_PCMCIA0_reg                                                        0xB80003C4
#define set_SYS_PFUNC_PCMCIA0_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA0_reg)=data)
#define get_SYS_PFUNC_PCMCIA0_reg   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA0_reg))
#define SYS_PFUNC_PCMCIA0_inst_adr                                                   "0x00F1"
#define SYS_PFUNC_PCMCIA0_inst                                                       0x00F1
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_smt_shift                                        (31)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_smt_mask                                         (0x80000000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_smt(data)                                        (0x80000000&((data)<<31))
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_smt_src(data)                                    ((0x80000000&(data))>>31)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a2_smt(data)                                    ((0x80000000&(data))>>31)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_e2_shift                                         (30)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_e2_mask                                          (0x40000000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_e2(data)                                         (0x40000000&((data)<<30))
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_e2_src(data)                                     ((0x40000000&(data))>>30)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a2_e2(data)                                     ((0x40000000&(data))>>30)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_pud_en_shift                                     (29)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_pud_en_mask                                      (0x20000000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_pud_en(data)                                     (0x20000000&((data)<<29))
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_pud_en_src(data)                                 ((0x20000000&(data))>>29)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a2_pud_en(data)                                 ((0x20000000&(data))>>29)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_pud_sel_shift                                    (28)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_pud_sel_mask                                     (0x10000000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_pud_sel(data)                                    (0x10000000&((data)<<28))
#define SYS_PFUNC_PCMCIA0_pcmcia_a2_pud_sel_src(data)                                ((0x10000000&(data))>>28)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a2_pud_sel(data)                                ((0x10000000&(data))>>28)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_smt_shift                                        (27)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_smt_mask                                         (0x08000000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_smt(data)                                        (0x08000000&((data)<<27))
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_smt_src(data)                                    ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a1_smt(data)                                    ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_e2_shift                                         (26)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_e2_mask                                          (0x04000000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_e2(data)                                         (0x04000000&((data)<<26))
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_e2_src(data)                                     ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a1_e2(data)                                     ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_pud_en_shift                                     (25)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_pud_en_mask                                      (0x02000000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_pud_en(data)                                     (0x02000000&((data)<<25))
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_pud_en_src(data)                                 ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a1_pud_en(data)                                 ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_pud_sel_shift                                    (24)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_pud_sel_mask                                     (0x01000000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_pud_sel(data)                                    (0x01000000&((data)<<24))
#define SYS_PFUNC_PCMCIA0_pcmcia_a1_pud_sel_src(data)                                ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a1_pud_sel(data)                                ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_smt_shift                                        (23)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_smt_mask                                         (0x00800000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_smt(data)                                        (0x00800000&((data)<<23))
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_smt_src(data)                                    ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a0_smt(data)                                    ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_e2_shift                                         (22)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_e2_mask                                          (0x00400000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_e2(data)                                         (0x00400000&((data)<<22))
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_e2_src(data)                                     ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a0_e2(data)                                     ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_pud_en_shift                                     (21)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_pud_en_mask                                      (0x00200000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_pud_en(data)                                     (0x00200000&((data)<<21))
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_pud_en_src(data)                                 ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a0_pud_en(data)                                 ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_pud_sel_shift                                    (20)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_pud_sel_mask                                     (0x00100000)
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_pud_sel(data)                                    (0x00100000&((data)<<20))
#define SYS_PFUNC_PCMCIA0_pcmcia_a0_pud_sel_src(data)                                ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_a0_pud_sel(data)                                ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_smt_shift                                        (19)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_smt_mask                                         (0x00080000)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_smt(data)                                        (0x00080000&((data)<<19))
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_smt_src(data)                                    ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d7_smt(data)                                    ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_e2_shift                                         (18)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_e2_mask                                          (0x00040000)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_e2(data)                                         (0x00040000&((data)<<18))
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_e2_src(data)                                     ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d7_e2(data)                                     ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_pud_en_shift                                     (17)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_pud_en_mask                                      (0x00020000)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_pud_en(data)                                     (0x00020000&((data)<<17))
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_pud_en_src(data)                                 ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d7_pud_en(data)                                 ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_pud_sel_shift                                    (16)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_pud_sel_mask                                     (0x00010000)
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_pud_sel(data)                                    (0x00010000&((data)<<16))
#define SYS_PFUNC_PCMCIA0_pcmcia_d7_pud_sel_src(data)                                ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d7_pud_sel(data)                                ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_smt_shift                                        (15)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_smt_mask                                         (0x00008000)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_smt(data)                                        (0x00008000&((data)<<15))
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_smt_src(data)                                    ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d6_smt(data)                                    ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_e2_shift                                         (14)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_e2_mask                                          (0x00004000)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_e2(data)                                         (0x00004000&((data)<<14))
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_e2_src(data)                                     ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d6_e2(data)                                     ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_pud_en_shift                                     (13)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_pud_en_mask                                      (0x00002000)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_pud_en(data)                                     (0x00002000&((data)<<13))
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_pud_en_src(data)                                 ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d6_pud_en(data)                                 ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_pud_sel_shift                                    (12)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_pud_sel_mask                                     (0x00001000)
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_pud_sel(data)                                    (0x00001000&((data)<<12))
#define SYS_PFUNC_PCMCIA0_pcmcia_d6_pud_sel_src(data)                                ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d6_pud_sel(data)                                ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_smt_shift                                        (11)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_smt_mask                                         (0x00000800)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_smt(data)                                        (0x00000800&((data)<<11))
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_smt_src(data)                                    ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d2_smt(data)                                    ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_e2_shift                                         (10)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_e2_mask                                          (0x00000400)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_e2(data)                                         (0x00000400&((data)<<10))
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_e2_src(data)                                     ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d2_e2(data)                                     ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_pud_en_shift                                     (9)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_pud_en_mask                                      (0x00000200)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_pud_en(data)                                     (0x00000200&((data)<<9))
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_pud_en_src(data)                                 ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d2_pud_en(data)                                 ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_pud_sel_shift                                    (8)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_pud_sel_mask                                     (0x00000100)
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_pud_sel(data)                                    (0x00000100&((data)<<8))
#define SYS_PFUNC_PCMCIA0_pcmcia_d2_pud_sel_src(data)                                ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d2_pud_sel(data)                                ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_smt_shift                                        (7)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_smt_mask                                         (0x00000080)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_smt(data)                                        (0x00000080&((data)<<7))
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_smt_src(data)                                    ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d1_smt(data)                                    ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_e2_shift                                         (6)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_e2_mask                                          (0x00000040)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_e2(data)                                         (0x00000040&((data)<<6))
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_e2_src(data)                                     ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d1_e2(data)                                     ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_pud_en_shift                                     (5)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_pud_en_mask                                      (0x00000020)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_pud_en(data)                                     (0x00000020&((data)<<5))
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_pud_en_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d1_pud_en(data)                                 ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_pud_sel_shift                                    (4)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_pud_sel_mask                                     (0x00000010)
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_pud_sel(data)                                    (0x00000010&((data)<<4))
#define SYS_PFUNC_PCMCIA0_pcmcia_d1_pud_sel_src(data)                                ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d1_pud_sel(data)                                ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_smt_shift                                        (3)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_smt_mask                                         (0x00000008)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_smt(data)                                        (0x00000008&((data)<<3))
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_smt_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d0_smt(data)                                    ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_e2_shift                                         (2)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_e2_mask                                          (0x00000004)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_e2(data)                                         (0x00000004&((data)<<2))
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_e2_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d0_e2(data)                                     ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_pud_en_shift                                     (1)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_pud_en_mask                                      (0x00000002)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_pud_en(data)                                     (0x00000002&((data)<<1))
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_pud_en_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d0_pud_en(data)                                 ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_pud_sel_shift                                    (0)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_pud_sel_mask                                     (0x00000001)
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_pud_sel(data)                                    (0x00000001&((data)<<0))
#define SYS_PFUNC_PCMCIA0_pcmcia_d0_pud_sel_src(data)                                ((0x00000001&(data))>>0)
#define SYS_PFUNC_PCMCIA0_get_pcmcia_d0_pud_sel(data)                                ((0x00000001&(data))>>0)


#define SYS_PFUNC_PCMCIA1                                                            0x180003C8
#define SYS_PFUNC_PCMCIA1_reg_addr                                                   "0xB80003C8"
#define SYS_PFUNC_PCMCIA1_reg                                                        0xB80003C8
#define set_SYS_PFUNC_PCMCIA1_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA1_reg)=data)
#define get_SYS_PFUNC_PCMCIA1_reg   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA1_reg))
#define SYS_PFUNC_PCMCIA1_inst_adr                                                   "0x00F2"
#define SYS_PFUNC_PCMCIA1_inst                                                       0x00F2
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_smt_shift                                       (31)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_smt_mask                                        (0x80000000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_smt(data)                                       (0x80000000&((data)<<31))
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_smt_src(data)                                   ((0x80000000&(data))>>31)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a10_smt(data)                                   ((0x80000000&(data))>>31)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_e2_shift                                        (30)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_e2_mask                                         (0x40000000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_e2(data)                                        (0x40000000&((data)<<30))
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_e2_src(data)                                    ((0x40000000&(data))>>30)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a10_e2(data)                                    ((0x40000000&(data))>>30)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_pud_en_shift                                    (29)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_pud_en_mask                                     (0x20000000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_pud_en(data)                                    (0x20000000&((data)<<29))
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_pud_en_src(data)                                ((0x20000000&(data))>>29)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a10_pud_en(data)                                ((0x20000000&(data))>>29)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_pud_sel_shift                                   (28)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_pud_sel_mask                                    (0x10000000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_pud_sel(data)                                   (0x10000000&((data)<<28))
#define SYS_PFUNC_PCMCIA1_pcmcia_a10_pud_sel_src(data)                               ((0x10000000&(data))>>28)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a10_pud_sel(data)                               ((0x10000000&(data))>>28)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_smt_shift                                        (27)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_smt_mask                                         (0x08000000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_smt(data)                                        (0x08000000&((data)<<27))
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_smt_src(data)                                    ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a9_smt(data)                                    ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_e2_shift                                         (26)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_e2_mask                                          (0x04000000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_e2(data)                                         (0x04000000&((data)<<26))
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_e2_src(data)                                     ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a9_e2(data)                                     ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_pud_en_shift                                     (25)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_pud_en_mask                                      (0x02000000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_pud_en(data)                                     (0x02000000&((data)<<25))
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_pud_en_src(data)                                 ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a9_pud_en(data)                                 ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_pud_sel_shift                                    (24)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_pud_sel_mask                                     (0x01000000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_pud_sel(data)                                    (0x01000000&((data)<<24))
#define SYS_PFUNC_PCMCIA1_pcmcia_a9_pud_sel_src(data)                                ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a9_pud_sel(data)                                ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_smt_shift                                        (23)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_smt_mask                                         (0x00800000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_smt(data)                                        (0x00800000&((data)<<23))
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_smt_src(data)                                    ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a8_smt(data)                                    ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_e2_shift                                         (22)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_e2_mask                                          (0x00400000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_e2(data)                                         (0x00400000&((data)<<22))
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_e2_src(data)                                     ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a8_e2(data)                                     ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_pud_en_shift                                     (21)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_pud_en_mask                                      (0x00200000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_pud_en(data)                                     (0x00200000&((data)<<21))
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_pud_en_src(data)                                 ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a8_pud_en(data)                                 ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_pud_sel_shift                                    (20)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_pud_sel_mask                                     (0x00100000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_pud_sel(data)                                    (0x00100000&((data)<<20))
#define SYS_PFUNC_PCMCIA1_pcmcia_a8_pud_sel_src(data)                                ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a8_pud_sel(data)                                ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_smt_shift                                        (19)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_smt_mask                                         (0x00080000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_smt(data)                                        (0x00080000&((data)<<19))
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_smt_src(data)                                    ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a7_smt(data)                                    ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_e2_shift                                         (18)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_e2_mask                                          (0x00040000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_e2(data)                                         (0x00040000&((data)<<18))
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_e2_src(data)                                     ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a7_e2(data)                                     ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_pud_en_shift                                     (17)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_pud_en_mask                                      (0x00020000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_pud_en(data)                                     (0x00020000&((data)<<17))
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_pud_en_src(data)                                 ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a7_pud_en(data)                                 ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_pud_sel_shift                                    (16)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_pud_sel_mask                                     (0x00010000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_pud_sel(data)                                    (0x00010000&((data)<<16))
#define SYS_PFUNC_PCMCIA1_pcmcia_a7_pud_sel_src(data)                                ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a7_pud_sel(data)                                ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_smt_shift                                        (15)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_smt_mask                                         (0x00008000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_smt(data)                                        (0x00008000&((data)<<15))
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_smt_src(data)                                    ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a6_smt(data)                                    ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_e2_shift                                         (14)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_e2_mask                                          (0x00004000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_e2(data)                                         (0x00004000&((data)<<14))
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_e2_src(data)                                     ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a6_e2(data)                                     ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_pud_en_shift                                     (13)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_pud_en_mask                                      (0x00002000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_pud_en(data)                                     (0x00002000&((data)<<13))
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_pud_en_src(data)                                 ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a6_pud_en(data)                                 ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_pud_sel_shift                                    (12)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_pud_sel_mask                                     (0x00001000)
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_pud_sel(data)                                    (0x00001000&((data)<<12))
#define SYS_PFUNC_PCMCIA1_pcmcia_a6_pud_sel_src(data)                                ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a6_pud_sel(data)                                ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_smt_shift                                        (11)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_smt_mask                                         (0x00000800)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_smt(data)                                        (0x00000800&((data)<<11))
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_smt_src(data)                                    ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a5_smt(data)                                    ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_e2_shift                                         (10)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_e2_mask                                          (0x00000400)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_e2(data)                                         (0x00000400&((data)<<10))
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_e2_src(data)                                     ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a5_e2(data)                                     ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_pud_en_shift                                     (9)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_pud_en_mask                                      (0x00000200)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_pud_en(data)                                     (0x00000200&((data)<<9))
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_pud_en_src(data)                                 ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a5_pud_en(data)                                 ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_pud_sel_shift                                    (8)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_pud_sel_mask                                     (0x00000100)
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_pud_sel(data)                                    (0x00000100&((data)<<8))
#define SYS_PFUNC_PCMCIA1_pcmcia_a5_pud_sel_src(data)                                ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a5_pud_sel(data)                                ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_smt_shift                                        (7)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_smt_mask                                         (0x00000080)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_smt(data)                                        (0x00000080&((data)<<7))
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_smt_src(data)                                    ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a4_smt(data)                                    ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_e2_shift                                         (6)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_e2_mask                                          (0x00000040)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_e2(data)                                         (0x00000040&((data)<<6))
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_e2_src(data)                                     ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a4_e2(data)                                     ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_pud_en_shift                                     (5)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_pud_en_mask                                      (0x00000020)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_pud_en(data)                                     (0x00000020&((data)<<5))
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_pud_en_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a4_pud_en(data)                                 ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_pud_sel_shift                                    (4)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_pud_sel_mask                                     (0x00000010)
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_pud_sel(data)                                    (0x00000010&((data)<<4))
#define SYS_PFUNC_PCMCIA1_pcmcia_a4_pud_sel_src(data)                                ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a4_pud_sel(data)                                ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_smt_shift                                        (3)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_smt_mask                                         (0x00000008)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_smt(data)                                        (0x00000008&((data)<<3))
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_smt_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a3_smt(data)                                    ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_e2_shift                                         (2)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_e2_mask                                          (0x00000004)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_e2(data)                                         (0x00000004&((data)<<2))
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_e2_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a3_e2(data)                                     ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_pud_en_shift                                     (1)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_pud_en_mask                                      (0x00000002)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_pud_en(data)                                     (0x00000002&((data)<<1))
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_pud_en_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a3_pud_en(data)                                 ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_pud_sel_shift                                    (0)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_pud_sel_mask                                     (0x00000001)
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_pud_sel(data)                                    (0x00000001&((data)<<0))
#define SYS_PFUNC_PCMCIA1_pcmcia_a3_pud_sel_src(data)                                ((0x00000001&(data))>>0)
#define SYS_PFUNC_PCMCIA1_get_pcmcia_a3_pud_sel(data)                                ((0x00000001&(data))>>0)


#define SYS_PFUNC_PCMCIA2                                                            0x180003CC
#define SYS_PFUNC_PCMCIA2_reg_addr                                                   "0xB80003CC"
#define SYS_PFUNC_PCMCIA2_reg                                                        0xB80003CC
#define set_SYS_PFUNC_PCMCIA2_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA2_reg)=data)
#define get_SYS_PFUNC_PCMCIA2_reg   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA2_reg))
#define SYS_PFUNC_PCMCIA2_inst_adr                                                   "0x00F3"
#define SYS_PFUNC_PCMCIA2_inst                                                       0x00F3
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_smt_shift                                 (31)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_smt_mask                                  (0x80000000)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_smt(data)                                 (0x80000000&((data)<<31))
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_smt_src(data)                             ((0x80000000&(data))>>31)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_inpack0_n_smt(data)                             ((0x80000000&(data))>>31)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_e2_shift                                  (30)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_e2_mask                                   (0x40000000)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_e2(data)                                  (0x40000000&((data)<<30))
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_e2_src(data)                              ((0x40000000&(data))>>30)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_inpack0_n_e2(data)                              ((0x40000000&(data))>>30)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_pud_en_shift                              (29)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_pud_en_mask                               (0x20000000)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_pud_en(data)                              (0x20000000&((data)<<29))
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_pud_en_src(data)                          ((0x20000000&(data))>>29)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_inpack0_n_pud_en(data)                          ((0x20000000&(data))>>29)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_pud_sel_shift                             (28)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_pud_sel_mask                              (0x10000000)
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_pud_sel(data)                             (0x10000000&((data)<<28))
#define SYS_PFUNC_PCMCIA2_pcmcia_inpack0_n_pud_sel_src(data)                         ((0x10000000&(data))>>28)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_inpack0_n_pud_sel(data)                         ((0x10000000&(data))>>28)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_smt_shift                                   (27)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_smt_mask                                    (0x08000000)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_smt(data)                                   (0x08000000&((data)<<27))
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_smt_src(data)                               ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_wait0_n_smt(data)                               ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_e2_shift                                    (26)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_e2_mask                                     (0x04000000)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_e2(data)                                    (0x04000000&((data)<<26))
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_e2_src(data)                                ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_wait0_n_e2(data)                                ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_pud_en_shift                                (25)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_pud_en_mask                                 (0x02000000)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_pud_en(data)                                (0x02000000&((data)<<25))
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_pud_en_src(data)                            ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_wait0_n_pud_en(data)                            ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_pud_sel_shift                               (24)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_pud_sel_mask                                (0x01000000)
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_pud_sel(data)                               (0x01000000&((data)<<24))
#define SYS_PFUNC_PCMCIA2_pcmcia_wait0_n_pud_sel_src(data)                           ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_wait0_n_pud_sel(data)                           ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_smt_shift                                    (23)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_smt_mask                                     (0x00800000)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_smt(data)                                    (0x00800000&((data)<<23))
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_smt_src(data)                                ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_reset0_smt(data)                                ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_e2_shift                                     (22)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_e2_mask                                      (0x00400000)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_e2(data)                                     (0x00400000&((data)<<22))
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_e2_src(data)                                 ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_reset0_e2(data)                                 ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_pud_en_shift                                 (21)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_pud_en_mask                                  (0x00200000)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_pud_en(data)                                 (0x00200000&((data)<<21))
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_pud_en_src(data)                             ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_reset0_pud_en(data)                             ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_pud_sel_shift                                (20)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_pud_sel_mask                                 (0x00100000)
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_pud_sel(data)                                (0x00100000&((data)<<20))
#define SYS_PFUNC_PCMCIA2_pcmcia_reset0_pud_sel_src(data)                            ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_reset0_pud_sel(data)                            ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_smt_shift                                     (19)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_smt_mask                                      (0x00080000)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_smt(data)                                     (0x00080000&((data)<<19))
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_smt_src(data)                                 ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_ireq0_smt(data)                                 ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_e2_shift                                      (18)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_e2_mask                                       (0x00040000)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_e2(data)                                      (0x00040000&((data)<<18))
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_e2_src(data)                                  ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_ireq0_e2(data)                                  ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_pud_en_shift                                  (17)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_pud_en_mask                                   (0x00020000)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_pud_en(data)                                  (0x00020000&((data)<<17))
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_pud_en_src(data)                              ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_ireq0_pud_en(data)                              ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_pud_sel_shift                                 (16)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_pud_sel_mask                                  (0x00010000)
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_pud_sel(data)                                 (0x00010000&((data)<<16))
#define SYS_PFUNC_PCMCIA2_pcmcia_ireq0_pud_sel_src(data)                             ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_ireq0_pud_sel(data)                             ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_smt_shift                                       (15)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_smt_mask                                        (0x00008000)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_smt(data)                                       (0x00008000&((data)<<15))
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_smt_src(data)                                   ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a14_smt(data)                                   ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_e2_shift                                        (14)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_e2_mask                                         (0x00004000)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_e2(data)                                        (0x00004000&((data)<<14))
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_e2_src(data)                                    ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a14_e2(data)                                    ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_pud_en_shift                                    (13)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_pud_en_mask                                     (0x00002000)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_pud_en(data)                                    (0x00002000&((data)<<13))
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_pud_en_src(data)                                ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a14_pud_en(data)                                ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_pud_sel_shift                                   (12)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_pud_sel_mask                                    (0x00001000)
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_pud_sel(data)                                   (0x00001000&((data)<<12))
#define SYS_PFUNC_PCMCIA2_pcmcia_a14_pud_sel_src(data)                               ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a14_pud_sel(data)                               ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_smt_shift                                       (11)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_smt_mask                                        (0x00000800)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_smt(data)                                       (0x00000800&((data)<<11))
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_smt_src(data)                                   ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a13_smt(data)                                   ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_e2_shift                                        (10)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_e2_mask                                         (0x00000400)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_e2(data)                                        (0x00000400&((data)<<10))
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_e2_src(data)                                    ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a13_e2(data)                                    ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_pud_en_shift                                    (9)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_pud_en_mask                                     (0x00000200)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_pud_en(data)                                    (0x00000200&((data)<<9))
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_pud_en_src(data)                                ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a13_pud_en(data)                                ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_pud_sel_shift                                   (8)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_pud_sel_mask                                    (0x00000100)
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_pud_sel(data)                                   (0x00000100&((data)<<8))
#define SYS_PFUNC_PCMCIA2_pcmcia_a13_pud_sel_src(data)                               ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a13_pud_sel(data)                               ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_smt_shift                                       (7)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_smt_mask                                        (0x00000080)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_smt(data)                                       (0x00000080&((data)<<7))
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_smt_src(data)                                   ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a12_smt(data)                                   ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_e2_shift                                        (6)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_e2_mask                                         (0x00000040)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_e2(data)                                        (0x00000040&((data)<<6))
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_e2_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a12_e2(data)                                    ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_pud_en_shift                                    (5)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_pud_en_mask                                     (0x00000020)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_pud_en(data)                                    (0x00000020&((data)<<5))
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_pud_en_src(data)                                ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a12_pud_en(data)                                ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_pud_sel_shift                                   (4)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_pud_sel_mask                                    (0x00000010)
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_pud_sel(data)                                   (0x00000010&((data)<<4))
#define SYS_PFUNC_PCMCIA2_pcmcia_a12_pud_sel_src(data)                               ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a12_pud_sel(data)                               ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_smt_shift                                       (3)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_smt_mask                                        (0x00000008)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_smt(data)                                       (0x00000008&((data)<<3))
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_smt_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a11_smt(data)                                   ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_e2_shift                                        (2)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_e2_mask                                         (0x00000004)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_e2(data)                                        (0x00000004&((data)<<2))
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_e2_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a11_e2(data)                                    ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_pud_en_shift                                    (1)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_pud_en_mask                                     (0x00000002)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_pud_en(data)                                    (0x00000002&((data)<<1))
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_pud_en_src(data)                                ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a11_pud_en(data)                                ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_pud_sel_shift                                   (0)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_pud_sel_mask                                    (0x00000001)
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_pud_sel(data)                                   (0x00000001&((data)<<0))
#define SYS_PFUNC_PCMCIA2_pcmcia_a11_pud_sel_src(data)                               ((0x00000001&(data))>>0)
#define SYS_PFUNC_PCMCIA2_get_pcmcia_a11_pud_sel(data)                               ((0x00000001&(data))>>0)


#define SYS_PFUNC_PCMCIA3                                                            0x180003D0
#define SYS_PFUNC_PCMCIA3_reg_addr                                                   "0xB80003D0"
#define SYS_PFUNC_PCMCIA3_reg                                                        0xB80003D0
#define set_SYS_PFUNC_PCMCIA3_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA3_reg)=data)
#define get_SYS_PFUNC_PCMCIA3_reg   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA3_reg))
#define SYS_PFUNC_PCMCIA3_inst_adr                                                   "0x00F4"
#define SYS_PFUNC_PCMCIA3_inst                                                       0x00F4
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_smt_shift                                      (31)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_smt_mask                                       (0x80000000)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_smt(data)                                      (0x80000000&((data)<<31))
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_smt_src(data)                                  ((0x80000000&(data))>>31)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_oe_n_smt(data)                                  ((0x80000000&(data))>>31)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_e2_shift                                       (30)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_e2_mask                                        (0x40000000)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_e2(data)                                       (0x40000000&((data)<<30))
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_e2_src(data)                                   ((0x40000000&(data))>>30)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_oe_n_e2(data)                                   ((0x40000000&(data))>>30)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_pud_en_shift                                   (29)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_pud_en_mask                                    (0x20000000)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_pud_en(data)                                   (0x20000000&((data)<<29))
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_pud_en_src(data)                               ((0x20000000&(data))>>29)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_oe_n_pud_en(data)                               ((0x20000000&(data))>>29)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_pud_sel_shift                                  (28)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_pud_sel_mask                                   (0x10000000)
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_pud_sel(data)                                  (0x10000000&((data)<<28))
#define SYS_PFUNC_PCMCIA3_pcmcia_oe_n_pud_sel_src(data)                              ((0x10000000&(data))>>28)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_oe_n_pud_sel(data)                              ((0x10000000&(data))>>28)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_smt_shift                                      (27)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_smt_mask                                       (0x08000000)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_smt(data)                                      (0x08000000&((data)<<27))
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_smt_src(data)                                  ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_we_n_smt(data)                                  ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_e2_shift                                       (26)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_e2_mask                                        (0x04000000)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_e2(data)                                       (0x04000000&((data)<<26))
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_e2_src(data)                                   ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_we_n_e2(data)                                   ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_pud_en_shift                                   (25)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_pud_en_mask                                    (0x02000000)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_pud_en(data)                                   (0x02000000&((data)<<25))
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_pud_en_src(data)                               ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_we_n_pud_en(data)                               ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_pud_sel_shift                                  (24)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_pud_sel_mask                                   (0x01000000)
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_pud_sel(data)                                  (0x01000000&((data)<<24))
#define SYS_PFUNC_PCMCIA3_pcmcia_we_n_pud_sel_src(data)                              ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_we_n_pud_sel(data)                              ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_smt_shift                                     (23)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_smt_mask                                      (0x00800000)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_smt(data)                                     (0x00800000&((data)<<23))
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_smt_src(data)                                 ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_reg_n_smt(data)                                 ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_e2_shift                                      (22)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_e2_mask                                       (0x00400000)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_e2(data)                                      (0x00400000&((data)<<22))
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_e2_src(data)                                  ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_reg_n_e2(data)                                  ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_pud_en_shift                                  (21)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_pud_en_mask                                   (0x00200000)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_pud_en(data)                                  (0x00200000&((data)<<21))
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_pud_en_src(data)                              ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_reg_n_pud_en(data)                              ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_pud_sel_shift                                 (20)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_pud_sel_mask                                  (0x00100000)
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_pud_sel(data)                                 (0x00100000&((data)<<20))
#define SYS_PFUNC_PCMCIA3_pcmcia_reg_n_pud_sel_src(data)                             ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_reg_n_pud_sel(data)                             ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_smt_shift                                    (19)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_smt_mask                                     (0x00080000)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_smt(data)                                    (0x00080000&((data)<<19))
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_smt_src(data)                                ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_iowr_n_smt(data)                                ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_e2_shift                                     (18)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_e2_mask                                      (0x00040000)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_e2(data)                                     (0x00040000&((data)<<18))
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_e2_src(data)                                 ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_iowr_n_e2(data)                                 ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_pud_en_shift                                 (17)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_pud_en_mask                                  (0x00020000)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_pud_en(data)                                 (0x00020000&((data)<<17))
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_pud_en_src(data)                             ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_iowr_n_pud_en(data)                             ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_pud_sel_shift                                (16)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_pud_sel_mask                                 (0x00010000)
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_pud_sel(data)                                (0x00010000&((data)<<16))
#define SYS_PFUNC_PCMCIA3_pcmcia_iowr_n_pud_sel_src(data)                            ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_iowr_n_pud_sel(data)                            ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_smt_shift                                    (15)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_smt_mask                                     (0x00008000)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_smt(data)                                    (0x00008000&((data)<<15))
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_smt_src(data)                                ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_iord_n_smt(data)                                ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_e2_shift                                     (14)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_e2_mask                                      (0x00004000)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_e2(data)                                     (0x00004000&((data)<<14))
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_e2_src(data)                                 ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_iord_n_e2(data)                                 ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_pud_en_shift                                 (13)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_pud_en_mask                                  (0x00002000)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_pud_en(data)                                 (0x00002000&((data)<<13))
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_pud_en_src(data)                             ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_iord_n_pud_en(data)                             ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_pud_sel_shift                                (12)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_pud_sel_mask                                 (0x00001000)
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_pud_sel(data)                                (0x00001000&((data)<<12))
#define SYS_PFUNC_PCMCIA3_pcmcia_iord_n_pud_sel_src(data)                            ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_iord_n_pud_sel(data)                            ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_smt_shift                                     (11)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_smt_mask                                      (0x00000800)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_smt(data)                                     (0x00000800&((data)<<11))
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_smt_src(data)                                 ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_ce2_n_smt(data)                                 ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_e2_shift                                      (10)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_e2_mask                                       (0x00000400)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_e2(data)                                      (0x00000400&((data)<<10))
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_e2_src(data)                                  ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_ce2_n_e2(data)                                  ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_pud_en_shift                                  (9)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_pud_en_mask                                   (0x00000200)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_pud_en(data)                                  (0x00000200&((data)<<9))
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_pud_en_src(data)                              ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_ce2_n_pud_en(data)                              ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_pud_sel_shift                                 (8)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_pud_sel_mask                                  (0x00000100)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_pud_sel(data)                                 (0x00000100&((data)<<8))
#define SYS_PFUNC_PCMCIA3_pcmcia_ce2_n_pud_sel_src(data)                             ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_ce2_n_pud_sel(data)                             ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_smt_shift                                     (7)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_smt_mask                                      (0x00000080)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_smt(data)                                     (0x00000080&((data)<<7))
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_smt_src(data)                                 ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_ce1_n_smt(data)                                 ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_e2_shift                                      (6)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_e2_mask                                       (0x00000040)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_e2(data)                                      (0x00000040&((data)<<6))
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_e2_src(data)                                  ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_ce1_n_e2(data)                                  ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_pud_en_shift                                  (5)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_pud_en_mask                                   (0x00000020)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_pud_en(data)                                  (0x00000020&((data)<<5))
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_pud_en_src(data)                              ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_ce1_n_pud_en(data)                              ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_pud_sel_shift                                 (4)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_pud_sel_mask                                  (0x00000010)
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_pud_sel(data)                                 (0x00000010&((data)<<4))
#define SYS_PFUNC_PCMCIA3_pcmcia_ce1_n_pud_sel_src(data)                             ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_ce1_n_pud_sel(data)                             ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_smt_shift                                     (3)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_smt_mask                                      (0x00000008)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_smt(data)                                     (0x00000008&((data)<<3))
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_smt_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_cd0_n_smt(data)                                 ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_e2_shift                                      (2)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_e2_mask                                       (0x00000004)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_e2(data)                                      (0x00000004&((data)<<2))
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_e2_src(data)                                  ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_cd0_n_e2(data)                                  ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_pud_en_shift                                  (1)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_pud_en_mask                                   (0x00000002)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_pud_en(data)                                  (0x00000002&((data)<<1))
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_pud_en_src(data)                              ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_cd0_n_pud_en(data)                              ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_pud_sel_shift                                 (0)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_pud_sel_mask                                  (0x00000001)
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_pud_sel(data)                                 (0x00000001&((data)<<0))
#define SYS_PFUNC_PCMCIA3_pcmcia_cd0_n_pud_sel_src(data)                             ((0x00000001&(data))>>0)
#define SYS_PFUNC_PCMCIA3_get_pcmcia_cd0_n_pud_sel(data)                             ((0x00000001&(data))>>0)


#define SYS_PFUNC_PCMCIA4                                                            0x180003D4
#define SYS_PFUNC_PCMCIA4_reg_addr                                                   "0xB80003D4"
#define SYS_PFUNC_PCMCIA4_reg                                                        0xB80003D4
#define set_SYS_PFUNC_PCMCIA4_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA4_reg)=data)
#define get_SYS_PFUNC_PCMCIA4_reg   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA4_reg))
#define SYS_PFUNC_PCMCIA4_inst_adr                                                   "0x00F5"
#define SYS_PFUNC_PCMCIA4_inst                                                       0x00F5
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_smt_shift                                 (27)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_smt_mask                                  (0x08000000)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_smt(data)                                 (0x08000000&((data)<<27))
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_smt_src(data)                             ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_inpack1_n_smt(data)                             ((0x08000000&(data))>>27)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_e2_shift                                  (26)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_e2_mask                                   (0x04000000)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_e2(data)                                  (0x04000000&((data)<<26))
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_e2_src(data)                              ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_inpack1_n_e2(data)                              ((0x04000000&(data))>>26)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_pud_en_shift                              (25)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_pud_en_mask                               (0x02000000)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_pud_en(data)                              (0x02000000&((data)<<25))
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_pud_en_src(data)                          ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_inpack1_n_pud_en(data)                          ((0x02000000&(data))>>25)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_pud_sel_shift                             (24)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_pud_sel_mask                              (0x01000000)
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_pud_sel(data)                             (0x01000000&((data)<<24))
#define SYS_PFUNC_PCMCIA4_pcmcia_inpack1_n_pud_sel_src(data)                         ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_inpack1_n_pud_sel(data)                         ((0x01000000&(data))>>24)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_smt_shift                                   (23)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_smt_mask                                    (0x00800000)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_smt(data)                                   (0x00800000&((data)<<23))
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_smt_src(data)                               ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_wait1_n_smt(data)                               ((0x00800000&(data))>>23)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_e2_shift                                    (22)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_e2_mask                                     (0x00400000)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_e2(data)                                    (0x00400000&((data)<<22))
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_e2_src(data)                                ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_wait1_n_e2(data)                                ((0x00400000&(data))>>22)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_pud_en_shift                                (21)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_pud_en_mask                                 (0x00200000)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_pud_en(data)                                (0x00200000&((data)<<21))
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_pud_en_src(data)                            ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_wait1_n_pud_en(data)                            ((0x00200000&(data))>>21)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_pud_sel_shift                               (20)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_pud_sel_mask                                (0x00100000)
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_pud_sel(data)                               (0x00100000&((data)<<20))
#define SYS_PFUNC_PCMCIA4_pcmcia_wait1_n_pud_sel_src(data)                           ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_wait1_n_pud_sel(data)                           ((0x00100000&(data))>>20)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_smt_shift                                    (19)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_smt_mask                                     (0x00080000)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_smt(data)                                    (0x00080000&((data)<<19))
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_smt_src(data)                                ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_reset1_smt(data)                                ((0x00080000&(data))>>19)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_e2_shift                                     (18)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_e2_mask                                      (0x00040000)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_e2(data)                                     (0x00040000&((data)<<18))
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_e2_src(data)                                 ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_reset1_e2(data)                                 ((0x00040000&(data))>>18)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_pud_en_shift                                 (17)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_pud_en_mask                                  (0x00020000)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_pud_en(data)                                 (0x00020000&((data)<<17))
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_pud_en_src(data)                             ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_reset1_pud_en(data)                             ((0x00020000&(data))>>17)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_pud_sel_shift                                (16)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_pud_sel_mask                                 (0x00010000)
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_pud_sel(data)                                (0x00010000&((data)<<16))
#define SYS_PFUNC_PCMCIA4_pcmcia_reset1_pud_sel_src(data)                            ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_reset1_pud_sel(data)                            ((0x00010000&(data))>>16)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_smt_shift                                     (15)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_smt_mask                                      (0x00008000)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_smt(data)                                     (0x00008000&((data)<<15))
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_smt_src(data)                                 ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ireq1_smt(data)                                 ((0x00008000&(data))>>15)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_e2_shift                                      (14)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_e2_mask                                       (0x00004000)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_e2(data)                                      (0x00004000&((data)<<14))
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_e2_src(data)                                  ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ireq1_e2(data)                                  ((0x00004000&(data))>>14)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_pud_en_shift                                  (13)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_pud_en_mask                                   (0x00002000)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_pud_en(data)                                  (0x00002000&((data)<<13))
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_pud_en_src(data)                              ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ireq1_pud_en(data)                              ((0x00002000&(data))>>13)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_pud_sel_shift                                 (12)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_pud_sel_mask                                  (0x00001000)
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_pud_sel(data)                                 (0x00001000&((data)<<12))
#define SYS_PFUNC_PCMCIA4_pcmcia_ireq1_pud_sel_src(data)                             ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ireq1_pud_sel(data)                             ((0x00001000&(data))>>12)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_smt_shift                                   (11)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_smt_mask                                    (0x00000800)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_smt(data)                                   (0x00000800&((data)<<11))
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_smt_src(data)                               ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ce2_1_n_smt(data)                               ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_e2_shift                                    (10)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_e2_mask                                     (0x00000400)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_e2(data)                                    (0x00000400&((data)<<10))
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_e2_src(data)                                ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ce2_1_n_e2(data)                                ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_pud_en_shift                                (9)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_pud_en_mask                                 (0x00000200)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_pud_en(data)                                (0x00000200&((data)<<9))
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_pud_en_src(data)                            ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ce2_1_n_pud_en(data)                            ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_pud_sel_shift                               (8)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_pud_sel_mask                                (0x00000100)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_pud_sel(data)                               (0x00000100&((data)<<8))
#define SYS_PFUNC_PCMCIA4_pcmcia_ce2_1_n_pud_sel_src(data)                           ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ce2_1_n_pud_sel(data)                           ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_smt_shift                                   (7)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_smt_mask                                    (0x00000080)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_smt(data)                                   (0x00000080&((data)<<7))
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_smt_src(data)                               ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ce1_1_n_smt(data)                               ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_e2_shift                                    (6)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_e2_mask                                     (0x00000040)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_e2(data)                                    (0x00000040&((data)<<6))
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_e2_src(data)                                ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ce1_1_n_e2(data)                                ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_pud_en_shift                                (5)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_pud_en_mask                                 (0x00000020)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_pud_en(data)                                (0x00000020&((data)<<5))
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_pud_en_src(data)                            ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ce1_1_n_pud_en(data)                            ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_pud_sel_shift                               (4)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_pud_sel_mask                                (0x00000010)
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_pud_sel(data)                               (0x00000010&((data)<<4))
#define SYS_PFUNC_PCMCIA4_pcmcia_ce1_1_n_pud_sel_src(data)                           ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_ce1_1_n_pud_sel(data)                           ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_smt_shift                                     (3)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_smt_mask                                      (0x00000008)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_smt(data)                                     (0x00000008&((data)<<3))
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_smt_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_cd1_n_smt(data)                                 ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_e2_shift                                      (2)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_e2_mask                                       (0x00000004)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_e2(data)                                      (0x00000004&((data)<<2))
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_e2_src(data)                                  ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_cd1_n_e2(data)                                  ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_pud_en_shift                                  (1)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_pud_en_mask                                   (0x00000002)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_pud_en(data)                                  (0x00000002&((data)<<1))
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_pud_en_src(data)                              ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_cd1_n_pud_en(data)                              ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_pud_sel_shift                                 (0)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_pud_sel_mask                                  (0x00000001)
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_pud_sel(data)                                 (0x00000001&((data)<<0))
#define SYS_PFUNC_PCMCIA4_pcmcia_cd1_n_pud_sel_src(data)                             ((0x00000001&(data))>>0)
#define SYS_PFUNC_PCMCIA4_get_pcmcia_cd1_n_pud_sel(data)                             ((0x00000001&(data))>>0)


#define SYS_PFUNC_PCMCIA5                                                            0x180003D8
#define SYS_PFUNC_PCMCIA5_reg_addr                                                   "0xB80003D8"
#define SYS_PFUNC_PCMCIA5_reg                                                        0xB80003D8
#define set_SYS_PFUNC_PCMCIA5_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA5_reg)=data)
#define get_SYS_PFUNC_PCMCIA5_reg   (*((volatile unsigned int*) SYS_PFUNC_PCMCIA5_reg))
#define SYS_PFUNC_PCMCIA5_inst_adr                                                   "0x00F6"
#define SYS_PFUNC_PCMCIA5_inst                                                       0x00F6
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_smt_shift                                        (11)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_smt_mask                                         (0x00000800)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_smt(data)                                        (0x00000800&((data)<<11))
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_smt_src(data)                                    ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d5_smt(data)                                    ((0x00000800&(data))>>11)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_e2_shift                                         (10)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_e2_mask                                          (0x00000400)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_e2(data)                                         (0x00000400&((data)<<10))
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_e2_src(data)                                     ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d5_e2(data)                                     ((0x00000400&(data))>>10)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_pud_en_shift                                     (9)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_pud_en_mask                                      (0x00000200)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_pud_en(data)                                     (0x00000200&((data)<<9))
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_pud_en_src(data)                                 ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d5_pud_en(data)                                 ((0x00000200&(data))>>9)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_pud_sel_shift                                    (8)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_pud_sel_mask                                     (0x00000100)
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_pud_sel(data)                                    (0x00000100&((data)<<8))
#define SYS_PFUNC_PCMCIA5_pcmcia_d5_pud_sel_src(data)                                ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d5_pud_sel(data)                                ((0x00000100&(data))>>8)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_smt_shift                                        (7)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_smt_mask                                         (0x00000080)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_smt(data)                                        (0x00000080&((data)<<7))
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_smt_src(data)                                    ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d4_smt(data)                                    ((0x00000080&(data))>>7)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_e2_shift                                         (6)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_e2_mask                                          (0x00000040)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_e2(data)                                         (0x00000040&((data)<<6))
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_e2_src(data)                                     ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d4_e2(data)                                     ((0x00000040&(data))>>6)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_pud_en_shift                                     (5)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_pud_en_mask                                      (0x00000020)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_pud_en(data)                                     (0x00000020&((data)<<5))
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_pud_en_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d4_pud_en(data)                                 ((0x00000020&(data))>>5)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_pud_sel_shift                                    (4)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_pud_sel_mask                                     (0x00000010)
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_pud_sel(data)                                    (0x00000010&((data)<<4))
#define SYS_PFUNC_PCMCIA5_pcmcia_d4_pud_sel_src(data)                                ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d4_pud_sel(data)                                ((0x00000010&(data))>>4)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_smt_shift                                        (3)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_smt_mask                                         (0x00000008)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_smt(data)                                        (0x00000008&((data)<<3))
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_smt_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d3_smt(data)                                    ((0x00000008&(data))>>3)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_e2_shift                                         (2)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_e2_mask                                          (0x00000004)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_e2(data)                                         (0x00000004&((data)<<2))
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_e2_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d3_e2(data)                                     ((0x00000004&(data))>>2)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_pud_en_shift                                     (1)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_pud_en_mask                                      (0x00000002)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_pud_en(data)                                     (0x00000002&((data)<<1))
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_pud_en_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d3_pud_en(data)                                 ((0x00000002&(data))>>1)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_pud_sel_shift                                    (0)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_pud_sel_mask                                     (0x00000001)
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_pud_sel(data)                                    (0x00000001&((data)<<0))
#define SYS_PFUNC_PCMCIA5_pcmcia_d3_pud_sel_src(data)                                ((0x00000001&(data))>>0)
#define SYS_PFUNC_PCMCIA5_get_pcmcia_d3_pud_sel(data)                                ((0x00000001&(data))>>0)


#define SYS_PFUNC_SYS                                                                0x180003DC
#define SYS_PFUNC_SYS_reg_addr                                                       "0xB80003DC"
#define SYS_PFUNC_SYS_reg                                                            0xB80003DC
#define set_SYS_PFUNC_SYS_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_SYS_reg)=data)
#define get_SYS_PFUNC_SYS_reg   (*((volatile unsigned int*) SYS_PFUNC_SYS_reg))
#define SYS_PFUNC_SYS_inst_adr                                                       "0x00F7"
#define SYS_PFUNC_SYS_inst                                                           0x00F7
#define SYS_PFUNC_SYS_gspi_cs_smt_shift                                              (31)
#define SYS_PFUNC_SYS_gspi_cs_smt_mask                                               (0x80000000)
#define SYS_PFUNC_SYS_gspi_cs_smt(data)                                              (0x80000000&((data)<<31))
#define SYS_PFUNC_SYS_gspi_cs_smt_src(data)                                          ((0x80000000&(data))>>31)
#define SYS_PFUNC_SYS_get_gspi_cs_smt(data)                                          ((0x80000000&(data))>>31)
#define SYS_PFUNC_SYS_gspi_cs_e2_shift                                               (30)
#define SYS_PFUNC_SYS_gspi_cs_e2_mask                                                (0x40000000)
#define SYS_PFUNC_SYS_gspi_cs_e2(data)                                               (0x40000000&((data)<<30))
#define SYS_PFUNC_SYS_gspi_cs_e2_src(data)                                           ((0x40000000&(data))>>30)
#define SYS_PFUNC_SYS_get_gspi_cs_e2(data)                                           ((0x40000000&(data))>>30)
#define SYS_PFUNC_SYS_gspi_cs_pud_en_shift                                           (29)
#define SYS_PFUNC_SYS_gspi_cs_pud_en_mask                                            (0x20000000)
#define SYS_PFUNC_SYS_gspi_cs_pud_en(data)                                           (0x20000000&((data)<<29))
#define SYS_PFUNC_SYS_gspi_cs_pud_en_src(data)                                       ((0x20000000&(data))>>29)
#define SYS_PFUNC_SYS_get_gspi_cs_pud_en(data)                                       ((0x20000000&(data))>>29)
#define SYS_PFUNC_SYS_gspi_cs_pud_sel_shift                                          (28)
#define SYS_PFUNC_SYS_gspi_cs_pud_sel_mask                                           (0x10000000)
#define SYS_PFUNC_SYS_gspi_cs_pud_sel(data)                                          (0x10000000&((data)<<28))
#define SYS_PFUNC_SYS_gspi_cs_pud_sel_src(data)                                      ((0x10000000&(data))>>28)
#define SYS_PFUNC_SYS_get_gspi_cs_pud_sel(data)                                      ((0x10000000&(data))>>28)
#define SYS_PFUNC_SYS_gspi_sck_smt_shift                                             (27)
#define SYS_PFUNC_SYS_gspi_sck_smt_mask                                              (0x08000000)
#define SYS_PFUNC_SYS_gspi_sck_smt(data)                                             (0x08000000&((data)<<27))
#define SYS_PFUNC_SYS_gspi_sck_smt_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_PFUNC_SYS_get_gspi_sck_smt(data)                                         ((0x08000000&(data))>>27)
#define SYS_PFUNC_SYS_gspi_sck_e2_shift                                              (26)
#define SYS_PFUNC_SYS_gspi_sck_e2_mask                                               (0x04000000)
#define SYS_PFUNC_SYS_gspi_sck_e2(data)                                              (0x04000000&((data)<<26))
#define SYS_PFUNC_SYS_gspi_sck_e2_src(data)                                          ((0x04000000&(data))>>26)
#define SYS_PFUNC_SYS_get_gspi_sck_e2(data)                                          ((0x04000000&(data))>>26)
#define SYS_PFUNC_SYS_gspi_sck_pud_en_shift                                          (25)
#define SYS_PFUNC_SYS_gspi_sck_pud_en_mask                                           (0x02000000)
#define SYS_PFUNC_SYS_gspi_sck_pud_en(data)                                          (0x02000000&((data)<<25))
#define SYS_PFUNC_SYS_gspi_sck_pud_en_src(data)                                      ((0x02000000&(data))>>25)
#define SYS_PFUNC_SYS_get_gspi_sck_pud_en(data)                                      ((0x02000000&(data))>>25)
#define SYS_PFUNC_SYS_gspi_sck_pud_sel_shift                                         (24)
#define SYS_PFUNC_SYS_gspi_sck_pud_sel_mask                                          (0x01000000)
#define SYS_PFUNC_SYS_gspi_sck_pud_sel(data)                                         (0x01000000&((data)<<24))
#define SYS_PFUNC_SYS_gspi_sck_pud_sel_src(data)                                     ((0x01000000&(data))>>24)
#define SYS_PFUNC_SYS_get_gspi_sck_pud_sel(data)                                     ((0x01000000&(data))>>24)
#define SYS_PFUNC_SYS_gspi_si_smt_shift                                              (23)
#define SYS_PFUNC_SYS_gspi_si_smt_mask                                               (0x00800000)
#define SYS_PFUNC_SYS_gspi_si_smt(data)                                              (0x00800000&((data)<<23))
#define SYS_PFUNC_SYS_gspi_si_smt_src(data)                                          ((0x00800000&(data))>>23)
#define SYS_PFUNC_SYS_get_gspi_si_smt(data)                                          ((0x00800000&(data))>>23)
#define SYS_PFUNC_SYS_gspi_si_e2_shift                                               (22)
#define SYS_PFUNC_SYS_gspi_si_e2_mask                                                (0x00400000)
#define SYS_PFUNC_SYS_gspi_si_e2(data)                                               (0x00400000&((data)<<22))
#define SYS_PFUNC_SYS_gspi_si_e2_src(data)                                           ((0x00400000&(data))>>22)
#define SYS_PFUNC_SYS_get_gspi_si_e2(data)                                           ((0x00400000&(data))>>22)
#define SYS_PFUNC_SYS_gspi_si_pud_en_shift                                           (21)
#define SYS_PFUNC_SYS_gspi_si_pud_en_mask                                            (0x00200000)
#define SYS_PFUNC_SYS_gspi_si_pud_en(data)                                           (0x00200000&((data)<<21))
#define SYS_PFUNC_SYS_gspi_si_pud_en_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_PFUNC_SYS_get_gspi_si_pud_en(data)                                       ((0x00200000&(data))>>21)
#define SYS_PFUNC_SYS_gspi_si_pud_sel_shift                                          (20)
#define SYS_PFUNC_SYS_gspi_si_pud_sel_mask                                           (0x00100000)
#define SYS_PFUNC_SYS_gspi_si_pud_sel(data)                                          (0x00100000&((data)<<20))
#define SYS_PFUNC_SYS_gspi_si_pud_sel_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_PFUNC_SYS_get_gspi_si_pud_sel(data)                                      ((0x00100000&(data))>>20)
#define SYS_PFUNC_SYS_gspi_so_smt_shift                                              (19)
#define SYS_PFUNC_SYS_gspi_so_smt_mask                                               (0x00080000)
#define SYS_PFUNC_SYS_gspi_so_smt(data)                                              (0x00080000&((data)<<19))
#define SYS_PFUNC_SYS_gspi_so_smt_src(data)                                          ((0x00080000&(data))>>19)
#define SYS_PFUNC_SYS_get_gspi_so_smt(data)                                          ((0x00080000&(data))>>19)
#define SYS_PFUNC_SYS_gspi_so_e2_shift                                               (18)
#define SYS_PFUNC_SYS_gspi_so_e2_mask                                                (0x00040000)
#define SYS_PFUNC_SYS_gspi_so_e2(data)                                               (0x00040000&((data)<<18))
#define SYS_PFUNC_SYS_gspi_so_e2_src(data)                                           ((0x00040000&(data))>>18)
#define SYS_PFUNC_SYS_get_gspi_so_e2(data)                                           ((0x00040000&(data))>>18)
#define SYS_PFUNC_SYS_gspi_so_pud_en_shift                                           (17)
#define SYS_PFUNC_SYS_gspi_so_pud_en_mask                                            (0x00020000)
#define SYS_PFUNC_SYS_gspi_so_pud_en(data)                                           (0x00020000&((data)<<17))
#define SYS_PFUNC_SYS_gspi_so_pud_en_src(data)                                       ((0x00020000&(data))>>17)
#define SYS_PFUNC_SYS_get_gspi_so_pud_en(data)                                       ((0x00020000&(data))>>17)
#define SYS_PFUNC_SYS_gspi_so_pud_sel_shift                                          (16)
#define SYS_PFUNC_SYS_gspi_so_pud_sel_mask                                           (0x00010000)
#define SYS_PFUNC_SYS_gspi_so_pud_sel(data)                                          (0x00010000&((data)<<16))
#define SYS_PFUNC_SYS_gspi_so_pud_sel_src(data)                                      ((0x00010000&(data))>>16)
#define SYS_PFUNC_SYS_get_gspi_so_pud_sel(data)                                      ((0x00010000&(data))>>16)
#define SYS_PFUNC_SYS_hdmi_hpd_smt_shift                                             (15)
#define SYS_PFUNC_SYS_hdmi_hpd_smt_mask                                              (0x00008000)
#define SYS_PFUNC_SYS_hdmi_hpd_smt(data)                                             (0x00008000&((data)<<15))
#define SYS_PFUNC_SYS_hdmi_hpd_smt_src(data)                                         ((0x00008000&(data))>>15)
#define SYS_PFUNC_SYS_get_hdmi_hpd_smt(data)                                         ((0x00008000&(data))>>15)
#define SYS_PFUNC_SYS_hdmi_hpd_e2_shift                                              (14)
#define SYS_PFUNC_SYS_hdmi_hpd_e2_mask                                               (0x00004000)
#define SYS_PFUNC_SYS_hdmi_hpd_e2(data)                                              (0x00004000&((data)<<14))
#define SYS_PFUNC_SYS_hdmi_hpd_e2_src(data)                                          ((0x00004000&(data))>>14)
#define SYS_PFUNC_SYS_get_hdmi_hpd_e2(data)                                          ((0x00004000&(data))>>14)
#define SYS_PFUNC_SYS_hdmi_hpd_pud_en_shift                                          (13)
#define SYS_PFUNC_SYS_hdmi_hpd_pud_en_mask                                           (0x00002000)
#define SYS_PFUNC_SYS_hdmi_hpd_pud_en(data)                                          (0x00002000&((data)<<13))
#define SYS_PFUNC_SYS_hdmi_hpd_pud_en_src(data)                                      ((0x00002000&(data))>>13)
#define SYS_PFUNC_SYS_get_hdmi_hpd_pud_en(data)                                      ((0x00002000&(data))>>13)
#define SYS_PFUNC_SYS_hdmi_hpd_pud_sel_shift                                         (12)
#define SYS_PFUNC_SYS_hdmi_hpd_pud_sel_mask                                          (0x00001000)
#define SYS_PFUNC_SYS_hdmi_hpd_pud_sel(data)                                         (0x00001000&((data)<<12))
#define SYS_PFUNC_SYS_hdmi_hpd_pud_sel_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_PFUNC_SYS_get_hdmi_hpd_pud_sel(data)                                     ((0x00001000&(data))>>12)
#define SYS_PFUNC_SYS_reset_n_pud_en_shift                                           (9)
#define SYS_PFUNC_SYS_reset_n_pud_en_mask                                            (0x00000200)
#define SYS_PFUNC_SYS_reset_n_pud_en(data)                                           (0x00000200&((data)<<9))
#define SYS_PFUNC_SYS_reset_n_pud_en_src(data)                                       ((0x00000200&(data))>>9)
#define SYS_PFUNC_SYS_get_reset_n_pud_en(data)                                       ((0x00000200&(data))>>9)
#define SYS_PFUNC_SYS_reset_n_pud_sel_shift                                          (8)
#define SYS_PFUNC_SYS_reset_n_pud_sel_mask                                           (0x00000100)
#define SYS_PFUNC_SYS_reset_n_pud_sel(data)                                          (0x00000100&((data)<<8))
#define SYS_PFUNC_SYS_reset_n_pud_sel_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_PFUNC_SYS_get_reset_n_pud_sel(data)                                      ((0x00000100&(data))>>8)
#define SYS_PFUNC_SYS_testmode_pud_en_shift                                          (5)
#define SYS_PFUNC_SYS_testmode_pud_en_mask                                           (0x00000020)
#define SYS_PFUNC_SYS_testmode_pud_en(data)                                          (0x00000020&((data)<<5))
#define SYS_PFUNC_SYS_testmode_pud_en_src(data)                                      ((0x00000020&(data))>>5)
#define SYS_PFUNC_SYS_get_testmode_pud_en(data)                                      ((0x00000020&(data))>>5)
#define SYS_PFUNC_SYS_testmode_pud_sel_shift                                         (4)
#define SYS_PFUNC_SYS_testmode_pud_sel_mask                                          (0x00000010)
#define SYS_PFUNC_SYS_testmode_pud_sel(data)                                         (0x00000010&((data)<<4))
#define SYS_PFUNC_SYS_testmode_pud_sel_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_PFUNC_SYS_get_testmode_pud_sel(data)                                     ((0x00000010&(data))>>4)
#define SYS_PFUNC_SYS_nflash_pud_en_shift                                            (1)
#define SYS_PFUNC_SYS_nflash_pud_en_mask                                             (0x00000002)
#define SYS_PFUNC_SYS_nflash_pud_en(data)                                            (0x00000002&((data)<<1))
#define SYS_PFUNC_SYS_nflash_pud_en_src(data)                                        ((0x00000002&(data))>>1)
#define SYS_PFUNC_SYS_get_nflash_pud_en(data)                                        ((0x00000002&(data))>>1)
#define SYS_PFUNC_SYS_nflash_pud_sel_shift                                           (0)
#define SYS_PFUNC_SYS_nflash_pud_sel_mask                                            (0x00000001)
#define SYS_PFUNC_SYS_nflash_pud_sel(data)                                           (0x00000001&((data)<<0))
#define SYS_PFUNC_SYS_nflash_pud_sel_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_PFUNC_SYS_get_nflash_pud_sel(data)                                       ((0x00000001&(data))>>0)


#define SYS_PFUNC_ETN_PHY                                                            0x180003E0
#define SYS_PFUNC_ETN_PHY_reg_addr                                                   "0xB80003E0"
#define SYS_PFUNC_ETN_PHY_reg                                                        0xB80003E0
#define set_SYS_PFUNC_ETN_PHY_reg(data)   (*((volatile unsigned int*) SYS_PFUNC_ETN_PHY_reg)=data)
#define get_SYS_PFUNC_ETN_PHY_reg   (*((volatile unsigned int*) SYS_PFUNC_ETN_PHY_reg))
#define SYS_PFUNC_ETN_PHY_inst_adr                                                   "0x00F8"
#define SYS_PFUNC_ETN_PHY_inst                                                       0x00F8
#define SYS_PFUNC_ETN_PHY_gpio3_sr_shift                                             (19)
#define SYS_PFUNC_ETN_PHY_gpio3_sr_mask                                              (0x00080000)
#define SYS_PFUNC_ETN_PHY_gpio3_sr(data)                                             (0x00080000&((data)<<19))
#define SYS_PFUNC_ETN_PHY_gpio3_sr_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_PFUNC_ETN_PHY_get_gpio3_sr(data)                                         ((0x00080000&(data))>>19)
#define SYS_PFUNC_ETN_PHY_gpio2_sr_shift                                             (18)
#define SYS_PFUNC_ETN_PHY_gpio2_sr_mask                                              (0x00040000)
#define SYS_PFUNC_ETN_PHY_gpio2_sr(data)                                             (0x00040000&((data)<<18))
#define SYS_PFUNC_ETN_PHY_gpio2_sr_src(data)                                         ((0x00040000&(data))>>18)
#define SYS_PFUNC_ETN_PHY_get_gpio2_sr(data)                                         ((0x00040000&(data))>>18)
#define SYS_PFUNC_ETN_PHY_gpio1_sr_shift                                             (17)
#define SYS_PFUNC_ETN_PHY_gpio1_sr_mask                                              (0x00020000)
#define SYS_PFUNC_ETN_PHY_gpio1_sr(data)                                             (0x00020000&((data)<<17))
#define SYS_PFUNC_ETN_PHY_gpio1_sr_src(data)                                         ((0x00020000&(data))>>17)
#define SYS_PFUNC_ETN_PHY_get_gpio1_sr(data)                                         ((0x00020000&(data))>>17)
#define SYS_PFUNC_ETN_PHY_gpio0_sr_shift                                             (16)
#define SYS_PFUNC_ETN_PHY_gpio0_sr_mask                                              (0x00010000)
#define SYS_PFUNC_ETN_PHY_gpio0_sr(data)                                             (0x00010000&((data)<<16))
#define SYS_PFUNC_ETN_PHY_gpio0_sr_src(data)                                         ((0x00010000&(data))>>16)
#define SYS_PFUNC_ETN_PHY_get_gpio0_sr(data)                                         ((0x00010000&(data))>>16)
#define SYS_PFUNC_ETN_PHY_gpio3_smt_shift                                            (15)
#define SYS_PFUNC_ETN_PHY_gpio3_smt_mask                                             (0x00008000)
#define SYS_PFUNC_ETN_PHY_gpio3_smt(data)                                            (0x00008000&((data)<<15))
#define SYS_PFUNC_ETN_PHY_gpio3_smt_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_PFUNC_ETN_PHY_get_gpio3_smt(data)                                        ((0x00008000&(data))>>15)
#define SYS_PFUNC_ETN_PHY_gpio3_e2_shift                                             (14)
#define SYS_PFUNC_ETN_PHY_gpio3_e2_mask                                              (0x00004000)
#define SYS_PFUNC_ETN_PHY_gpio3_e2(data)                                             (0x00004000&((data)<<14))
#define SYS_PFUNC_ETN_PHY_gpio3_e2_src(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_ETN_PHY_get_gpio3_e2(data)                                         ((0x00004000&(data))>>14)
#define SYS_PFUNC_ETN_PHY_gpio3_pud_en_shift                                         (13)
#define SYS_PFUNC_ETN_PHY_gpio3_pud_en_mask                                          (0x00002000)
#define SYS_PFUNC_ETN_PHY_gpio3_pud_en(data)                                         (0x00002000&((data)<<13))
#define SYS_PFUNC_ETN_PHY_gpio3_pud_en_src(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_ETN_PHY_get_gpio3_pud_en(data)                                     ((0x00002000&(data))>>13)
#define SYS_PFUNC_ETN_PHY_gpio3_pud_sel_shift                                        (12)
#define SYS_PFUNC_ETN_PHY_gpio3_pud_sel_mask                                         (0x00001000)
#define SYS_PFUNC_ETN_PHY_gpio3_pud_sel(data)                                        (0x00001000&((data)<<12))
#define SYS_PFUNC_ETN_PHY_gpio3_pud_sel_src(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_ETN_PHY_get_gpio3_pud_sel(data)                                    ((0x00001000&(data))>>12)
#define SYS_PFUNC_ETN_PHY_gpio2_smt_shift                                            (11)
#define SYS_PFUNC_ETN_PHY_gpio2_smt_mask                                             (0x00000800)
#define SYS_PFUNC_ETN_PHY_gpio2_smt(data)                                            (0x00000800&((data)<<11))
#define SYS_PFUNC_ETN_PHY_gpio2_smt_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_ETN_PHY_get_gpio2_smt(data)                                        ((0x00000800&(data))>>11)
#define SYS_PFUNC_ETN_PHY_gpio2_e2_shift                                             (10)
#define SYS_PFUNC_ETN_PHY_gpio2_e2_mask                                              (0x00000400)
#define SYS_PFUNC_ETN_PHY_gpio2_e2(data)                                             (0x00000400&((data)<<10))
#define SYS_PFUNC_ETN_PHY_gpio2_e2_src(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_ETN_PHY_get_gpio2_e2(data)                                         ((0x00000400&(data))>>10)
#define SYS_PFUNC_ETN_PHY_gpio2_pud_en_shift                                         (9)
#define SYS_PFUNC_ETN_PHY_gpio2_pud_en_mask                                          (0x00000200)
#define SYS_PFUNC_ETN_PHY_gpio2_pud_en(data)                                         (0x00000200&((data)<<9))
#define SYS_PFUNC_ETN_PHY_gpio2_pud_en_src(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_ETN_PHY_get_gpio2_pud_en(data)                                     ((0x00000200&(data))>>9)
#define SYS_PFUNC_ETN_PHY_gpio2_pud_sel_shift                                        (8)
#define SYS_PFUNC_ETN_PHY_gpio2_pud_sel_mask                                         (0x00000100)
#define SYS_PFUNC_ETN_PHY_gpio2_pud_sel(data)                                        (0x00000100&((data)<<8))
#define SYS_PFUNC_ETN_PHY_gpio2_pud_sel_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_ETN_PHY_get_gpio2_pud_sel(data)                                    ((0x00000100&(data))>>8)
#define SYS_PFUNC_ETN_PHY_gpio1_smt_shift                                            (7)
#define SYS_PFUNC_ETN_PHY_gpio1_smt_mask                                             (0x00000080)
#define SYS_PFUNC_ETN_PHY_gpio1_smt(data)                                            (0x00000080&((data)<<7))
#define SYS_PFUNC_ETN_PHY_gpio1_smt_src(data)                                        ((0x00000080&(data))>>7)
#define SYS_PFUNC_ETN_PHY_get_gpio1_smt(data)                                        ((0x00000080&(data))>>7)
#define SYS_PFUNC_ETN_PHY_gpio1_e2_shift                                             (6)
#define SYS_PFUNC_ETN_PHY_gpio1_e2_mask                                              (0x00000040)
#define SYS_PFUNC_ETN_PHY_gpio1_e2(data)                                             (0x00000040&((data)<<6))
#define SYS_PFUNC_ETN_PHY_gpio1_e2_src(data)                                         ((0x00000040&(data))>>6)
#define SYS_PFUNC_ETN_PHY_get_gpio1_e2(data)                                         ((0x00000040&(data))>>6)
#define SYS_PFUNC_ETN_PHY_gpio1_pud_en_shift                                         (5)
#define SYS_PFUNC_ETN_PHY_gpio1_pud_en_mask                                          (0x00000020)
#define SYS_PFUNC_ETN_PHY_gpio1_pud_en(data)                                         (0x00000020&((data)<<5))
#define SYS_PFUNC_ETN_PHY_gpio1_pud_en_src(data)                                     ((0x00000020&(data))>>5)
#define SYS_PFUNC_ETN_PHY_get_gpio1_pud_en(data)                                     ((0x00000020&(data))>>5)
#define SYS_PFUNC_ETN_PHY_gpio1_pud_sel_shift                                        (4)
#define SYS_PFUNC_ETN_PHY_gpio1_pud_sel_mask                                         (0x00000010)
#define SYS_PFUNC_ETN_PHY_gpio1_pud_sel(data)                                        (0x00000010&((data)<<4))
#define SYS_PFUNC_ETN_PHY_gpio1_pud_sel_src(data)                                    ((0x00000010&(data))>>4)
#define SYS_PFUNC_ETN_PHY_get_gpio1_pud_sel(data)                                    ((0x00000010&(data))>>4)
#define SYS_PFUNC_ETN_PHY_gpio0_smt_shift                                            (3)
#define SYS_PFUNC_ETN_PHY_gpio0_smt_mask                                             (0x00000008)
#define SYS_PFUNC_ETN_PHY_gpio0_smt(data)                                            (0x00000008&((data)<<3))
#define SYS_PFUNC_ETN_PHY_gpio0_smt_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_PFUNC_ETN_PHY_get_gpio0_smt(data)                                        ((0x00000008&(data))>>3)
#define SYS_PFUNC_ETN_PHY_gpio0_e2_shift                                             (2)
#define SYS_PFUNC_ETN_PHY_gpio0_e2_mask                                              (0x00000004)
#define SYS_PFUNC_ETN_PHY_gpio0_e2(data)                                             (0x00000004&((data)<<2))
#define SYS_PFUNC_ETN_PHY_gpio0_e2_src(data)                                         ((0x00000004&(data))>>2)
#define SYS_PFUNC_ETN_PHY_get_gpio0_e2(data)                                         ((0x00000004&(data))>>2)
#define SYS_PFUNC_ETN_PHY_gpio0_pud_en_shift                                         (1)
#define SYS_PFUNC_ETN_PHY_gpio0_pud_en_mask                                          (0x00000002)
#define SYS_PFUNC_ETN_PHY_gpio0_pud_en(data)                                         (0x00000002&((data)<<1))
#define SYS_PFUNC_ETN_PHY_gpio0_pud_en_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PFUNC_ETN_PHY_get_gpio0_pud_en(data)                                     ((0x00000002&(data))>>1)
#define SYS_PFUNC_ETN_PHY_gpio0_pud_sel_shift                                        (0)
#define SYS_PFUNC_ETN_PHY_gpio0_pud_sel_mask                                         (0x00000001)
#define SYS_PFUNC_ETN_PHY_gpio0_pud_sel(data)                                        (0x00000001&((data)<<0))
#define SYS_PFUNC_ETN_PHY_gpio0_pud_sel_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PFUNC_ETN_PHY_get_gpio0_pud_sel(data)                                    ((0x00000001&(data))>>0)


#define SYS_CRT_DEBUG                                                                0x18000400
#define SYS_CRT_DEBUG_reg_addr                                                       "0xB8000400"
#define SYS_CRT_DEBUG_reg                                                            0xB8000400
#define set_SYS_CRT_DEBUG_reg(data)   (*((volatile unsigned int*) SYS_CRT_DEBUG_reg)=data)
#define get_SYS_CRT_DEBUG_reg   (*((volatile unsigned int*) SYS_CRT_DEBUG_reg))
#define SYS_CRT_DEBUG_inst_adr                                                       "0x0000"
#define SYS_CRT_DEBUG_inst                                                           0x0000
#define SYS_CRT_DEBUG_crt_dbg_en_shift                                               (8)
#define SYS_CRT_DEBUG_crt_dbg_en_mask                                                (0x00000100)
#define SYS_CRT_DEBUG_crt_dbg_en(data)                                               (0x00000100&((data)<<8))
#define SYS_CRT_DEBUG_crt_dbg_en_src(data)                                           ((0x00000100&(data))>>8)
#define SYS_CRT_DEBUG_get_crt_dbg_en(data)                                           ((0x00000100&(data))>>8)
#define SYS_CRT_DEBUG_crt_dbg_sel0_shift                                             (4)
#define SYS_CRT_DEBUG_crt_dbg_sel0_mask                                              (0x000000F0)
#define SYS_CRT_DEBUG_crt_dbg_sel0(data)                                             (0x000000F0&((data)<<4))
#define SYS_CRT_DEBUG_crt_dbg_sel0_src(data)                                         ((0x000000F0&(data))>>4)
#define SYS_CRT_DEBUG_get_crt_dbg_sel0(data)                                         ((0x000000F0&(data))>>4)
#define SYS_CRT_DEBUG_crt_dbg_sel1_shift                                             (0)
#define SYS_CRT_DEBUG_crt_dbg_sel1_mask                                              (0x0000000F)
#define SYS_CRT_DEBUG_crt_dbg_sel1(data)                                             (0x0000000F&((data)<<0))
#define SYS_CRT_DEBUG_crt_dbg_sel1_src(data)                                         ((0x0000000F&(data))>>0)
#define SYS_CRT_DEBUG_get_crt_dbg_sel1(data)                                         ((0x0000000F&(data))>>0)


#define SYS_DEBUG                                                                    0x18000404
#define SYS_DEBUG_reg_addr                                                           "0xB8000404"
#define SYS_DEBUG_reg                                                                0xB8000404
#define set_SYS_DEBUG_reg(data)   (*((volatile unsigned int*) SYS_DEBUG_reg)=data)
#define get_SYS_DEBUG_reg   (*((volatile unsigned int*) SYS_DEBUG_reg))
#define SYS_DEBUG_inst_adr                                                           "0x0001"
#define SYS_DEBUG_inst                                                               0x0001
#define SYS_DEBUG_dbg_en_shift                                                       (14)
#define SYS_DEBUG_dbg_en_mask                                                        (0x00004000)
#define SYS_DEBUG_dbg_en(data)                                                       (0x00004000&((data)<<14))
#define SYS_DEBUG_dbg_en_src(data)                                                   ((0x00004000&(data))>>14)
#define SYS_DEBUG_get_dbg_en(data)                                                   ((0x00004000&(data))>>14)
#define SYS_DEBUG_dbg_loc_shift                                                      (12)
#define SYS_DEBUG_dbg_loc_mask                                                       (0x00003000)
#define SYS_DEBUG_dbg_loc(data)                                                      (0x00003000&((data)<<12))
#define SYS_DEBUG_dbg_loc_src(data)                                                  ((0x00003000&(data))>>12)
#define SYS_DEBUG_get_dbg_loc(data)                                                  ((0x00003000&(data))>>12)
#define SYS_DEBUG_dbg_sel0_shift                                                     (6)
#define SYS_DEBUG_dbg_sel0_mask                                                      (0x00000FC0)
#define SYS_DEBUG_dbg_sel0(data)                                                     (0x00000FC0&((data)<<6))
#define SYS_DEBUG_dbg_sel0_src(data)                                                 ((0x00000FC0&(data))>>6)
#define SYS_DEBUG_get_dbg_sel0(data)                                                 ((0x00000FC0&(data))>>6)
#define SYS_DEBUG_dbg_sel1_shift                                                     (0)
#define SYS_DEBUG_dbg_sel1_mask                                                      (0x0000003F)
#define SYS_DEBUG_dbg_sel1(data)                                                     (0x0000003F&((data)<<0))
#define SYS_DEBUG_dbg_sel1_src(data)                                                 ((0x0000003F&(data))>>0)
#define SYS_DEBUG_get_dbg_sel1(data)                                                 ((0x0000003F&(data))>>0)


#define SYS_DUMMY                                                                    0x18000450
#define SYS_DUMMY_reg_addr                                                           "0xB8000450"
#define SYS_DUMMY_reg                                                                0xB8000450
#define set_SYS_DUMMY_reg(data)   (*((volatile unsigned int*) SYS_DUMMY_reg)=data)
#define get_SYS_DUMMY_reg   (*((volatile unsigned int*) SYS_DUMMY_reg))
#define SYS_DUMMY_inst_adr                                                           "0x0014"
#define SYS_DUMMY_inst                                                               0x0014
#define SYS_DUMMY_dummy_reg_shift                                                    (0)
#define SYS_DUMMY_dummy_reg_mask                                                     (0xFFFFFFFF)
#define SYS_DUMMY_dummy_reg(data)                                                    (0xFFFFFFFF&((data)<<0))
#define SYS_DUMMY_dummy_reg_src(data)                                                ((0xFFFFFFFF&(data))>>0)
#define SYS_DUMMY_get_dummy_reg(data)                                                ((0xFFFFFFFF&(data))>>0)


#define SYS_CRT_BIST_MODE                                                            0x18000500
#define SYS_CRT_BIST_MODE_reg_addr                                                   "0xB8000500"
#define SYS_CRT_BIST_MODE_reg                                                        0xB8000500
#define set_SYS_CRT_BIST_MODE_reg(data)   (*((volatile unsigned int*) SYS_CRT_BIST_MODE_reg)=data)
#define get_SYS_CRT_BIST_MODE_reg   (*((volatile unsigned int*) SYS_CRT_BIST_MODE_reg))
#define SYS_CRT_BIST_MODE_inst_adr                                                   "0x0040"
#define SYS_CRT_BIST_MODE_inst                                                       0x0040
#define SYS_CRT_BIST_MODE_vo3_bist_test_mode_shift                                   (28)
#define SYS_CRT_BIST_MODE_vo3_bist_test_mode_mask                                    (0x10000000)
#define SYS_CRT_BIST_MODE_vo3_bist_test_mode(data)                                   (0x10000000&((data)<<28))
#define SYS_CRT_BIST_MODE_vo3_bist_test_mode_src(data)                               ((0x10000000&(data))>>28)
#define SYS_CRT_BIST_MODE_get_vo3_bist_test_mode(data)                               ((0x10000000&(data))>>28)
#define SYS_CRT_BIST_MODE_vo2_bist_test_mode_shift                                   (27)
#define SYS_CRT_BIST_MODE_vo2_bist_test_mode_mask                                    (0x08000000)
#define SYS_CRT_BIST_MODE_vo2_bist_test_mode(data)                                   (0x08000000&((data)<<27))
#define SYS_CRT_BIST_MODE_vo2_bist_test_mode_src(data)                               ((0x08000000&(data))>>27)
#define SYS_CRT_BIST_MODE_get_vo2_bist_test_mode(data)                               ((0x08000000&(data))>>27)
#define SYS_CRT_BIST_MODE_vo1_bist_test_mode_shift                                   (26)
#define SYS_CRT_BIST_MODE_vo1_bist_test_mode_mask                                    (0x04000000)
#define SYS_CRT_BIST_MODE_vo1_bist_test_mode(data)                                   (0x04000000&((data)<<26))
#define SYS_CRT_BIST_MODE_vo1_bist_test_mode_src(data)                               ((0x04000000&(data))>>26)
#define SYS_CRT_BIST_MODE_get_vo1_bist_test_mode(data)                               ((0x04000000&(data))>>26)
#define SYS_CRT_BIST_MODE_ve9_bist_test_mode_shift                                   (25)
#define SYS_CRT_BIST_MODE_ve9_bist_test_mode_mask                                    (0x02000000)
#define SYS_CRT_BIST_MODE_ve9_bist_test_mode(data)                                   (0x02000000&((data)<<25))
#define SYS_CRT_BIST_MODE_ve9_bist_test_mode_src(data)                               ((0x02000000&(data))>>25)
#define SYS_CRT_BIST_MODE_get_ve9_bist_test_mode(data)                               ((0x02000000&(data))>>25)
#define SYS_CRT_BIST_MODE_ve8_bist_test_mode_shift                                   (24)
#define SYS_CRT_BIST_MODE_ve8_bist_test_mode_mask                                    (0x01000000)
#define SYS_CRT_BIST_MODE_ve8_bist_test_mode(data)                                   (0x01000000&((data)<<24))
#define SYS_CRT_BIST_MODE_ve8_bist_test_mode_src(data)                               ((0x01000000&(data))>>24)
#define SYS_CRT_BIST_MODE_get_ve8_bist_test_mode(data)                               ((0x01000000&(data))>>24)
#define SYS_CRT_BIST_MODE_ve7_bist_test_mode_shift                                   (23)
#define SYS_CRT_BIST_MODE_ve7_bist_test_mode_mask                                    (0x00800000)
#define SYS_CRT_BIST_MODE_ve7_bist_test_mode(data)                                   (0x00800000&((data)<<23))
#define SYS_CRT_BIST_MODE_ve7_bist_test_mode_src(data)                               ((0x00800000&(data))>>23)
#define SYS_CRT_BIST_MODE_get_ve7_bist_test_mode(data)                               ((0x00800000&(data))>>23)
#define SYS_CRT_BIST_MODE_ve6_bist_test_mode_shift                                   (22)
#define SYS_CRT_BIST_MODE_ve6_bist_test_mode_mask                                    (0x00400000)
#define SYS_CRT_BIST_MODE_ve6_bist_test_mode(data)                                   (0x00400000&((data)<<22))
#define SYS_CRT_BIST_MODE_ve6_bist_test_mode_src(data)                               ((0x00400000&(data))>>22)
#define SYS_CRT_BIST_MODE_get_ve6_bist_test_mode(data)                               ((0x00400000&(data))>>22)
#define SYS_CRT_BIST_MODE_ve5_bist_test_mode_shift                                   (21)
#define SYS_CRT_BIST_MODE_ve5_bist_test_mode_mask                                    (0x00200000)
#define SYS_CRT_BIST_MODE_ve5_bist_test_mode(data)                                   (0x00200000&((data)<<21))
#define SYS_CRT_BIST_MODE_ve5_bist_test_mode_src(data)                               ((0x00200000&(data))>>21)
#define SYS_CRT_BIST_MODE_get_ve5_bist_test_mode(data)                               ((0x00200000&(data))>>21)
#define SYS_CRT_BIST_MODE_ve4_bist_test_mode_shift                                   (20)
#define SYS_CRT_BIST_MODE_ve4_bist_test_mode_mask                                    (0x00100000)
#define SYS_CRT_BIST_MODE_ve4_bist_test_mode(data)                                   (0x00100000&((data)<<20))
#define SYS_CRT_BIST_MODE_ve4_bist_test_mode_src(data)                               ((0x00100000&(data))>>20)
#define SYS_CRT_BIST_MODE_get_ve4_bist_test_mode(data)                               ((0x00100000&(data))>>20)
#define SYS_CRT_BIST_MODE_ve3_bist_test_mode_shift                                   (19)
#define SYS_CRT_BIST_MODE_ve3_bist_test_mode_mask                                    (0x00080000)
#define SYS_CRT_BIST_MODE_ve3_bist_test_mode(data)                                   (0x00080000&((data)<<19))
#define SYS_CRT_BIST_MODE_ve3_bist_test_mode_src(data)                               ((0x00080000&(data))>>19)
#define SYS_CRT_BIST_MODE_get_ve3_bist_test_mode(data)                               ((0x00080000&(data))>>19)
#define SYS_CRT_BIST_MODE_ve2_bist_test_mode_shift                                   (18)
#define SYS_CRT_BIST_MODE_ve2_bist_test_mode_mask                                    (0x00040000)
#define SYS_CRT_BIST_MODE_ve2_bist_test_mode(data)                                   (0x00040000&((data)<<18))
#define SYS_CRT_BIST_MODE_ve2_bist_test_mode_src(data)                               ((0x00040000&(data))>>18)
#define SYS_CRT_BIST_MODE_get_ve2_bist_test_mode(data)                               ((0x00040000&(data))>>18)
#define SYS_CRT_BIST_MODE_ve1_bist_test_mode_shift                                   (17)
#define SYS_CRT_BIST_MODE_ve1_bist_test_mode_mask                                    (0x00020000)
#define SYS_CRT_BIST_MODE_ve1_bist_test_mode(data)                                   (0x00020000&((data)<<17))
#define SYS_CRT_BIST_MODE_ve1_bist_test_mode_src(data)                               ((0x00020000&(data))>>17)
#define SYS_CRT_BIST_MODE_get_ve1_bist_test_mode(data)                               ((0x00020000&(data))>>17)
#define SYS_CRT_BIST_MODE_tp_bist_test_mode_shift                                    (16)
#define SYS_CRT_BIST_MODE_tp_bist_test_mode_mask                                     (0x00010000)
#define SYS_CRT_BIST_MODE_tp_bist_test_mode(data)                                    (0x00010000&((data)<<16))
#define SYS_CRT_BIST_MODE_tp_bist_test_mode_src(data)                                ((0x00010000&(data))>>16)
#define SYS_CRT_BIST_MODE_get_tp_bist_test_mode(data)                                ((0x00010000&(data))>>16)
#define SYS_CRT_BIST_MODE_se_bist_test_mode_shift                                    (15)
#define SYS_CRT_BIST_MODE_se_bist_test_mode_mask                                     (0x00008000)
#define SYS_CRT_BIST_MODE_se_bist_test_mode(data)                                    (0x00008000&((data)<<15))
#define SYS_CRT_BIST_MODE_se_bist_test_mode_src(data)                                ((0x00008000&(data))>>15)
#define SYS_CRT_BIST_MODE_get_se_bist_test_mode(data)                                ((0x00008000&(data))>>15)
#define SYS_CRT_BIST_MODE_sb2_bist_test_mode_shift                                   (14)
#define SYS_CRT_BIST_MODE_sb2_bist_test_mode_mask                                    (0x00004000)
#define SYS_CRT_BIST_MODE_sb2_bist_test_mode(data)                                   (0x00004000&((data)<<14))
#define SYS_CRT_BIST_MODE_sb2_bist_test_mode_src(data)                               ((0x00004000&(data))>>14)
#define SYS_CRT_BIST_MODE_get_sb2_bist_test_mode(data)                               ((0x00004000&(data))>>14)
#define SYS_CRT_BIST_MODE_pcie2_bist_test_mode_shift                                 (13)
#define SYS_CRT_BIST_MODE_pcie2_bist_test_mode_mask                                  (0x00002000)
#define SYS_CRT_BIST_MODE_pcie2_bist_test_mode(data)                                 (0x00002000&((data)<<13))
#define SYS_CRT_BIST_MODE_pcie2_bist_test_mode_src(data)                             ((0x00002000&(data))>>13)
#define SYS_CRT_BIST_MODE_get_pcie2_bist_test_mode(data)                             ((0x00002000&(data))>>13)
#define SYS_CRT_BIST_MODE_pcie1_bist_test_mode_shift                                 (12)
#define SYS_CRT_BIST_MODE_pcie1_bist_test_mode_mask                                  (0x00001000)
#define SYS_CRT_BIST_MODE_pcie1_bist_test_mode(data)                                 (0x00001000&((data)<<12))
#define SYS_CRT_BIST_MODE_pcie1_bist_test_mode_src(data)                             ((0x00001000&(data))>>12)
#define SYS_CRT_BIST_MODE_get_pcie1_bist_test_mode(data)                             ((0x00001000&(data))>>12)
#define SYS_CRT_BIST_MODE_hdmi_md_bist_test_mode_shift                               (11)
#define SYS_CRT_BIST_MODE_hdmi_md_bist_test_mode_mask                                (0x00000800)
#define SYS_CRT_BIST_MODE_hdmi_md_bist_test_mode(data)                               (0x00000800&((data)<<11))
#define SYS_CRT_BIST_MODE_hdmi_md_bist_test_mode_src(data)                           ((0x00000800&(data))>>11)
#define SYS_CRT_BIST_MODE_get_hdmi_md_bist_test_mode(data)                           ((0x00000800&(data))>>11)
#define SYS_CRT_BIST_MODE_vde_bist_test_mode_shift                                   (10)
#define SYS_CRT_BIST_MODE_vde_bist_test_mode_mask                                    (0x00000400)
#define SYS_CRT_BIST_MODE_vde_bist_test_mode(data)                                   (0x00000400&((data)<<10))
#define SYS_CRT_BIST_MODE_vde_bist_test_mode_src(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_BIST_MODE_get_vde_bist_test_mode(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_BIST_MODE_dc2_bist_test_mode_shift                                   (9)
#define SYS_CRT_BIST_MODE_dc2_bist_test_mode_mask                                    (0x00000200)
#define SYS_CRT_BIST_MODE_dc2_bist_test_mode(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_BIST_MODE_dc2_bist_test_mode_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_BIST_MODE_get_dc2_bist_test_mode(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_BIST_MODE_dc1_bist_test_mode_shift                                   (8)
#define SYS_CRT_BIST_MODE_dc1_bist_test_mode_mask                                    (0x00000100)
#define SYS_CRT_BIST_MODE_dc1_bist_test_mode(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_BIST_MODE_dc1_bist_test_mode_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_BIST_MODE_get_dc1_bist_test_mode(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_BIST_MODE_cr_nf_bist_test_mode_shift                                 (7)
#define SYS_CRT_BIST_MODE_cr_nf_bist_test_mode_mask                                  (0x00000080)
#define SYS_CRT_BIST_MODE_cr_nf_bist_test_mode(data)                                 (0x00000080&((data)<<7))
#define SYS_CRT_BIST_MODE_cr_nf_bist_test_mode_src(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_BIST_MODE_get_cr_nf_bist_test_mode(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_BIST_MODE_cp_sata_bist_test_mode_shift                               (6)
#define SYS_CRT_BIST_MODE_cp_sata_bist_test_mode_mask                                (0x00000040)
#define SYS_CRT_BIST_MODE_cp_sata_bist_test_mode(data)                               (0x00000040&((data)<<6))
#define SYS_CRT_BIST_MODE_cp_sata_bist_test_mode_src(data)                           ((0x00000040&(data))>>6)
#define SYS_CRT_BIST_MODE_get_cp_sata_bist_test_mode(data)                           ((0x00000040&(data))>>6)
#define SYS_CRT_BIST_MODE_ae_bist_test_mode_shift                                    (4)
#define SYS_CRT_BIST_MODE_ae_bist_test_mode_mask                                     (0x00000010)
#define SYS_CRT_BIST_MODE_ae_bist_test_mode(data)                                    (0x00000010&((data)<<4))
#define SYS_CRT_BIST_MODE_ae_bist_test_mode_src(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_BIST_MODE_get_ae_bist_test_mode(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_BIST_MODE_etn_bist_test_mode_shift                                   (3)
#define SYS_CRT_BIST_MODE_etn_bist_test_mode_mask                                    (0x00000008)
#define SYS_CRT_BIST_MODE_etn_bist_test_mode(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_BIST_MODE_etn_bist_test_mode_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_BIST_MODE_get_etn_bist_test_mode(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_BIST_MODE_aio2_bist_test_mode_shift                                  (2)
#define SYS_CRT_BIST_MODE_aio2_bist_test_mode_mask                                   (0x00000004)
#define SYS_CRT_BIST_MODE_aio2_bist_test_mode(data)                                  (0x00000004&((data)<<2))
#define SYS_CRT_BIST_MODE_aio2_bist_test_mode_src(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_BIST_MODE_get_aio2_bist_test_mode(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_BIST_MODE_aio1_bist_test_mode_shift                                  (1)
#define SYS_CRT_BIST_MODE_aio1_bist_test_mode_mask                                   (0x00000002)
#define SYS_CRT_BIST_MODE_aio1_bist_test_mode(data)                                  (0x00000002&((data)<<1))
#define SYS_CRT_BIST_MODE_aio1_bist_test_mode_src(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_BIST_MODE_get_aio1_bist_test_mode(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_BIST_MODE_write_data_shift                                           (0)
#define SYS_CRT_BIST_MODE_write_data_mask                                            (0x00000001)
#define SYS_CRT_BIST_MODE_write_data(data)                                           (0x00000001&((data)<<0))
#define SYS_CRT_BIST_MODE_write_data_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_CRT_BIST_MODE_get_write_data(data)                                       ((0x00000001&(data))>>0)


#define SYS_CRT_BIST_MODE2                                                           0x18000504
#define SYS_CRT_BIST_MODE2_reg_addr                                                  "0xB8000504"
#define SYS_CRT_BIST_MODE2_reg                                                       0xB8000504
#define set_SYS_CRT_BIST_MODE2_reg(data)   (*((volatile unsigned int*) SYS_CRT_BIST_MODE2_reg)=data)
#define get_SYS_CRT_BIST_MODE2_reg   (*((volatile unsigned int*) SYS_CRT_BIST_MODE2_reg))
#define SYS_CRT_BIST_MODE2_inst_adr                                                  "0x0041"
#define SYS_CRT_BIST_MODE2_inst                                                      0x0041
#define SYS_CRT_BIST_MODE2_usb_bist_test_mode_shift                                  (21)
#define SYS_CRT_BIST_MODE2_usb_bist_test_mode_mask                                   (0x00200000)
#define SYS_CRT_BIST_MODE2_usb_bist_test_mode(data)                                  (0x00200000&((data)<<21))
#define SYS_CRT_BIST_MODE2_usb_bist_test_mode_src(data)                              ((0x00200000&(data))>>21)
#define SYS_CRT_BIST_MODE2_get_usb_bist_test_mode(data)                              ((0x00200000&(data))>>21)
#define SYS_CRT_BIST_MODE2_gpu15_bist_test_mode_shift                                (20)
#define SYS_CRT_BIST_MODE2_gpu15_bist_test_mode_mask                                 (0x00100000)
#define SYS_CRT_BIST_MODE2_gpu15_bist_test_mode(data)                                (0x00100000&((data)<<20))
#define SYS_CRT_BIST_MODE2_gpu15_bist_test_mode_src(data)                            ((0x00100000&(data))>>20)
#define SYS_CRT_BIST_MODE2_get_gpu15_bist_test_mode(data)                            ((0x00100000&(data))>>20)
#define SYS_CRT_BIST_MODE2_gpu14_bist_test_mode_shift                                (19)
#define SYS_CRT_BIST_MODE2_gpu14_bist_test_mode_mask                                 (0x00080000)
#define SYS_CRT_BIST_MODE2_gpu14_bist_test_mode(data)                                (0x00080000&((data)<<19))
#define SYS_CRT_BIST_MODE2_gpu14_bist_test_mode_src(data)                            ((0x00080000&(data))>>19)
#define SYS_CRT_BIST_MODE2_get_gpu14_bist_test_mode(data)                            ((0x00080000&(data))>>19)
#define SYS_CRT_BIST_MODE2_gpu13_bist_test_mode_shift                                (18)
#define SYS_CRT_BIST_MODE2_gpu13_bist_test_mode_mask                                 (0x00040000)
#define SYS_CRT_BIST_MODE2_gpu13_bist_test_mode(data)                                (0x00040000&((data)<<18))
#define SYS_CRT_BIST_MODE2_gpu13_bist_test_mode_src(data)                            ((0x00040000&(data))>>18)
#define SYS_CRT_BIST_MODE2_get_gpu13_bist_test_mode(data)                            ((0x00040000&(data))>>18)
#define SYS_CRT_BIST_MODE2_gpu12_bist_test_mode_shift                                (17)
#define SYS_CRT_BIST_MODE2_gpu12_bist_test_mode_mask                                 (0x00020000)
#define SYS_CRT_BIST_MODE2_gpu12_bist_test_mode(data)                                (0x00020000&((data)<<17))
#define SYS_CRT_BIST_MODE2_gpu12_bist_test_mode_src(data)                            ((0x00020000&(data))>>17)
#define SYS_CRT_BIST_MODE2_get_gpu12_bist_test_mode(data)                            ((0x00020000&(data))>>17)
#define SYS_CRT_BIST_MODE2_gpu11_bist_test_mode_shift                                (16)
#define SYS_CRT_BIST_MODE2_gpu11_bist_test_mode_mask                                 (0x00010000)
#define SYS_CRT_BIST_MODE2_gpu11_bist_test_mode(data)                                (0x00010000&((data)<<16))
#define SYS_CRT_BIST_MODE2_gpu11_bist_test_mode_src(data)                            ((0x00010000&(data))>>16)
#define SYS_CRT_BIST_MODE2_get_gpu11_bist_test_mode(data)                            ((0x00010000&(data))>>16)
#define SYS_CRT_BIST_MODE2_gpu10_bist_test_mode_shift                                (15)
#define SYS_CRT_BIST_MODE2_gpu10_bist_test_mode_mask                                 (0x00008000)
#define SYS_CRT_BIST_MODE2_gpu10_bist_test_mode(data)                                (0x00008000&((data)<<15))
#define SYS_CRT_BIST_MODE2_gpu10_bist_test_mode_src(data)                            ((0x00008000&(data))>>15)
#define SYS_CRT_BIST_MODE2_get_gpu10_bist_test_mode(data)                            ((0x00008000&(data))>>15)
#define SYS_CRT_BIST_MODE2_gpu9_bist_test_mode_shift                                 (14)
#define SYS_CRT_BIST_MODE2_gpu9_bist_test_mode_mask                                  (0x00004000)
#define SYS_CRT_BIST_MODE2_gpu9_bist_test_mode(data)                                 (0x00004000&((data)<<14))
#define SYS_CRT_BIST_MODE2_gpu9_bist_test_mode_src(data)                             ((0x00004000&(data))>>14)
#define SYS_CRT_BIST_MODE2_get_gpu9_bist_test_mode(data)                             ((0x00004000&(data))>>14)
#define SYS_CRT_BIST_MODE2_gpu8_bist_test_mode_shift                                 (13)
#define SYS_CRT_BIST_MODE2_gpu8_bist_test_mode_mask                                  (0x00002000)
#define SYS_CRT_BIST_MODE2_gpu8_bist_test_mode(data)                                 (0x00002000&((data)<<13))
#define SYS_CRT_BIST_MODE2_gpu8_bist_test_mode_src(data)                             ((0x00002000&(data))>>13)
#define SYS_CRT_BIST_MODE2_get_gpu8_bist_test_mode(data)                             ((0x00002000&(data))>>13)
#define SYS_CRT_BIST_MODE2_gpu7_bist_test_mode_shift                                 (12)
#define SYS_CRT_BIST_MODE2_gpu7_bist_test_mode_mask                                  (0x00001000)
#define SYS_CRT_BIST_MODE2_gpu7_bist_test_mode(data)                                 (0x00001000&((data)<<12))
#define SYS_CRT_BIST_MODE2_gpu7_bist_test_mode_src(data)                             ((0x00001000&(data))>>12)
#define SYS_CRT_BIST_MODE2_get_gpu7_bist_test_mode(data)                             ((0x00001000&(data))>>12)
#define SYS_CRT_BIST_MODE2_gpu6_bist_test_mode_shift                                 (11)
#define SYS_CRT_BIST_MODE2_gpu6_bist_test_mode_mask                                  (0x00000800)
#define SYS_CRT_BIST_MODE2_gpu6_bist_test_mode(data)                                 (0x00000800&((data)<<11))
#define SYS_CRT_BIST_MODE2_gpu6_bist_test_mode_src(data)                             ((0x00000800&(data))>>11)
#define SYS_CRT_BIST_MODE2_get_gpu6_bist_test_mode(data)                             ((0x00000800&(data))>>11)
#define SYS_CRT_BIST_MODE2_gpu5_bist_test_mode_shift                                 (10)
#define SYS_CRT_BIST_MODE2_gpu5_bist_test_mode_mask                                  (0x00000400)
#define SYS_CRT_BIST_MODE2_gpu5_bist_test_mode(data)                                 (0x00000400&((data)<<10))
#define SYS_CRT_BIST_MODE2_gpu5_bist_test_mode_src(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_BIST_MODE2_get_gpu5_bist_test_mode(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_BIST_MODE2_gpu4_bist_test_mode_shift                                 (9)
#define SYS_CRT_BIST_MODE2_gpu4_bist_test_mode_mask                                  (0x00000200)
#define SYS_CRT_BIST_MODE2_gpu4_bist_test_mode(data)                                 (0x00000200&((data)<<9))
#define SYS_CRT_BIST_MODE2_gpu4_bist_test_mode_src(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_BIST_MODE2_get_gpu4_bist_test_mode(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_BIST_MODE2_gpu3_bist_test_mode_shift                                 (8)
#define SYS_CRT_BIST_MODE2_gpu3_bist_test_mode_mask                                  (0x00000100)
#define SYS_CRT_BIST_MODE2_gpu3_bist_test_mode(data)                                 (0x00000100&((data)<<8))
#define SYS_CRT_BIST_MODE2_gpu3_bist_test_mode_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_BIST_MODE2_get_gpu3_bist_test_mode(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_BIST_MODE2_gpu2_bist_test_mode_shift                                 (7)
#define SYS_CRT_BIST_MODE2_gpu2_bist_test_mode_mask                                  (0x00000080)
#define SYS_CRT_BIST_MODE2_gpu2_bist_test_mode(data)                                 (0x00000080&((data)<<7))
#define SYS_CRT_BIST_MODE2_gpu2_bist_test_mode_src(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_BIST_MODE2_get_gpu2_bist_test_mode(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_BIST_MODE2_gpu1_bist_test_mode_shift                                 (6)
#define SYS_CRT_BIST_MODE2_gpu1_bist_test_mode_mask                                  (0x00000040)
#define SYS_CRT_BIST_MODE2_gpu1_bist_test_mode(data)                                 (0x00000040&((data)<<6))
#define SYS_CRT_BIST_MODE2_gpu1_bist_test_mode_src(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_BIST_MODE2_get_gpu1_bist_test_mode(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_BIST_MODE2_scpu_dc_bist_test_mode_shift                              (4)
#define SYS_CRT_BIST_MODE2_scpu_dc_bist_test_mode_mask                               (0x00000010)
#define SYS_CRT_BIST_MODE2_scpu_dc_bist_test_mode(data)                              (0x00000010&((data)<<4))
#define SYS_CRT_BIST_MODE2_scpu_dc_bist_test_mode_src(data)                          ((0x00000010&(data))>>4)
#define SYS_CRT_BIST_MODE2_get_scpu_dc_bist_test_mode(data)                          ((0x00000010&(data))>>4)
#define SYS_CRT_BIST_MODE2_scpu_ic_bist_test_mode_shift                              (3)
#define SYS_CRT_BIST_MODE2_scpu_ic_bist_test_mode_mask                               (0x00000008)
#define SYS_CRT_BIST_MODE2_scpu_ic_bist_test_mode(data)                              (0x00000008&((data)<<3))
#define SYS_CRT_BIST_MODE2_scpu_ic_bist_test_mode_src(data)                          ((0x00000008&(data))>>3)
#define SYS_CRT_BIST_MODE2_get_scpu_ic_bist_test_mode(data)                          ((0x00000008&(data))>>3)
#define SYS_CRT_BIST_MODE2_vcpu_bist_test_mode_shift                                 (2)
#define SYS_CRT_BIST_MODE2_vcpu_bist_test_mode_mask                                  (0x00000004)
#define SYS_CRT_BIST_MODE2_vcpu_bist_test_mode(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_BIST_MODE2_vcpu_bist_test_mode_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_BIST_MODE2_get_vcpu_bist_test_mode(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_BIST_MODE2_acpu_bist_test_mode_shift                                 (1)
#define SYS_CRT_BIST_MODE2_acpu_bist_test_mode_mask                                  (0x00000002)
#define SYS_CRT_BIST_MODE2_acpu_bist_test_mode(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_BIST_MODE2_acpu_bist_test_mode_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_BIST_MODE2_get_acpu_bist_test_mode(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_BIST_MODE2_write_data_shift                                          (0)
#define SYS_CRT_BIST_MODE2_write_data_mask                                           (0x00000001)
#define SYS_CRT_BIST_MODE2_write_data(data)                                          (0x00000001&((data)<<0))
#define SYS_CRT_BIST_MODE2_write_data_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_CRT_BIST_MODE2_get_write_data(data)                                      ((0x00000001&(data))>>0)


#define SYS_CRT_BIST_EN                                                              0x18000508
#define SYS_CRT_BIST_EN_reg_addr                                                     "0xB8000508"
#define SYS_CRT_BIST_EN_reg                                                          0xB8000508
#define set_SYS_CRT_BIST_EN_reg(data)   (*((volatile unsigned int*) SYS_CRT_BIST_EN_reg)=data)
#define get_SYS_CRT_BIST_EN_reg   (*((volatile unsigned int*) SYS_CRT_BIST_EN_reg))
#define SYS_CRT_BIST_EN_inst_adr                                                     "0x0044"
#define SYS_CRT_BIST_EN_inst                                                         0x0044
#define SYS_CRT_BIST_EN_vo3_bist_en_shift                                            (28)
#define SYS_CRT_BIST_EN_vo3_bist_en_mask                                             (0x10000000)
#define SYS_CRT_BIST_EN_vo3_bist_en(data)                                            (0x10000000&((data)<<28))
#define SYS_CRT_BIST_EN_vo3_bist_en_src(data)                                        ((0x10000000&(data))>>28)
#define SYS_CRT_BIST_EN_get_vo3_bist_en(data)                                        ((0x10000000&(data))>>28)
#define SYS_CRT_BIST_EN_vo2_bist_en_shift                                            (27)
#define SYS_CRT_BIST_EN_vo2_bist_en_mask                                             (0x08000000)
#define SYS_CRT_BIST_EN_vo2_bist_en(data)                                            (0x08000000&((data)<<27))
#define SYS_CRT_BIST_EN_vo2_bist_en_src(data)                                        ((0x08000000&(data))>>27)
#define SYS_CRT_BIST_EN_get_vo2_bist_en(data)                                        ((0x08000000&(data))>>27)
#define SYS_CRT_BIST_EN_vo1_bist_en_shift                                            (26)
#define SYS_CRT_BIST_EN_vo1_bist_en_mask                                             (0x04000000)
#define SYS_CRT_BIST_EN_vo1_bist_en(data)                                            (0x04000000&((data)<<26))
#define SYS_CRT_BIST_EN_vo1_bist_en_src(data)                                        ((0x04000000&(data))>>26)
#define SYS_CRT_BIST_EN_get_vo1_bist_en(data)                                        ((0x04000000&(data))>>26)
#define SYS_CRT_BIST_EN_ve9_bist_en_shift                                            (25)
#define SYS_CRT_BIST_EN_ve9_bist_en_mask                                             (0x02000000)
#define SYS_CRT_BIST_EN_ve9_bist_en(data)                                            (0x02000000&((data)<<25))
#define SYS_CRT_BIST_EN_ve9_bist_en_src(data)                                        ((0x02000000&(data))>>25)
#define SYS_CRT_BIST_EN_get_ve9_bist_en(data)                                        ((0x02000000&(data))>>25)
#define SYS_CRT_BIST_EN_ve8_bist_en_shift                                            (24)
#define SYS_CRT_BIST_EN_ve8_bist_en_mask                                             (0x01000000)
#define SYS_CRT_BIST_EN_ve8_bist_en(data)                                            (0x01000000&((data)<<24))
#define SYS_CRT_BIST_EN_ve8_bist_en_src(data)                                        ((0x01000000&(data))>>24)
#define SYS_CRT_BIST_EN_get_ve8_bist_en(data)                                        ((0x01000000&(data))>>24)
#define SYS_CRT_BIST_EN_ve7_bist_en_shift                                            (23)
#define SYS_CRT_BIST_EN_ve7_bist_en_mask                                             (0x00800000)
#define SYS_CRT_BIST_EN_ve7_bist_en(data)                                            (0x00800000&((data)<<23))
#define SYS_CRT_BIST_EN_ve7_bist_en_src(data)                                        ((0x00800000&(data))>>23)
#define SYS_CRT_BIST_EN_get_ve7_bist_en(data)                                        ((0x00800000&(data))>>23)
#define SYS_CRT_BIST_EN_ve6_bist_en_shift                                            (22)
#define SYS_CRT_BIST_EN_ve6_bist_en_mask                                             (0x00400000)
#define SYS_CRT_BIST_EN_ve6_bist_en(data)                                            (0x00400000&((data)<<22))
#define SYS_CRT_BIST_EN_ve6_bist_en_src(data)                                        ((0x00400000&(data))>>22)
#define SYS_CRT_BIST_EN_get_ve6_bist_en(data)                                        ((0x00400000&(data))>>22)
#define SYS_CRT_BIST_EN_ve5_bist_en_shift                                            (21)
#define SYS_CRT_BIST_EN_ve5_bist_en_mask                                             (0x00200000)
#define SYS_CRT_BIST_EN_ve5_bist_en(data)                                            (0x00200000&((data)<<21))
#define SYS_CRT_BIST_EN_ve5_bist_en_src(data)                                        ((0x00200000&(data))>>21)
#define SYS_CRT_BIST_EN_get_ve5_bist_en(data)                                        ((0x00200000&(data))>>21)
#define SYS_CRT_BIST_EN_ve4_bist_en_shift                                            (20)
#define SYS_CRT_BIST_EN_ve4_bist_en_mask                                             (0x00100000)
#define SYS_CRT_BIST_EN_ve4_bist_en(data)                                            (0x00100000&((data)<<20))
#define SYS_CRT_BIST_EN_ve4_bist_en_src(data)                                        ((0x00100000&(data))>>20)
#define SYS_CRT_BIST_EN_get_ve4_bist_en(data)                                        ((0x00100000&(data))>>20)
#define SYS_CRT_BIST_EN_ve3_bist_en_shift                                            (19)
#define SYS_CRT_BIST_EN_ve3_bist_en_mask                                             (0x00080000)
#define SYS_CRT_BIST_EN_ve3_bist_en(data)                                            (0x00080000&((data)<<19))
#define SYS_CRT_BIST_EN_ve3_bist_en_src(data)                                        ((0x00080000&(data))>>19)
#define SYS_CRT_BIST_EN_get_ve3_bist_en(data)                                        ((0x00080000&(data))>>19)
#define SYS_CRT_BIST_EN_ve2_bist_en_shift                                            (18)
#define SYS_CRT_BIST_EN_ve2_bist_en_mask                                             (0x00040000)
#define SYS_CRT_BIST_EN_ve2_bist_en(data)                                            (0x00040000&((data)<<18))
#define SYS_CRT_BIST_EN_ve2_bist_en_src(data)                                        ((0x00040000&(data))>>18)
#define SYS_CRT_BIST_EN_get_ve2_bist_en(data)                                        ((0x00040000&(data))>>18)
#define SYS_CRT_BIST_EN_ve1_bist_en_shift                                            (17)
#define SYS_CRT_BIST_EN_ve1_bist_en_mask                                             (0x00020000)
#define SYS_CRT_BIST_EN_ve1_bist_en(data)                                            (0x00020000&((data)<<17))
#define SYS_CRT_BIST_EN_ve1_bist_en_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_CRT_BIST_EN_get_ve1_bist_en(data)                                        ((0x00020000&(data))>>17)
#define SYS_CRT_BIST_EN_tp_bist_en_shift                                             (16)
#define SYS_CRT_BIST_EN_tp_bist_en_mask                                              (0x00010000)
#define SYS_CRT_BIST_EN_tp_bist_en(data)                                             (0x00010000&((data)<<16))
#define SYS_CRT_BIST_EN_tp_bist_en_src(data)                                         ((0x00010000&(data))>>16)
#define SYS_CRT_BIST_EN_get_tp_bist_en(data)                                         ((0x00010000&(data))>>16)
#define SYS_CRT_BIST_EN_se_bist_en_shift                                             (15)
#define SYS_CRT_BIST_EN_se_bist_en_mask                                              (0x00008000)
#define SYS_CRT_BIST_EN_se_bist_en(data)                                             (0x00008000&((data)<<15))
#define SYS_CRT_BIST_EN_se_bist_en_src(data)                                         ((0x00008000&(data))>>15)
#define SYS_CRT_BIST_EN_get_se_bist_en(data)                                         ((0x00008000&(data))>>15)
#define SYS_CRT_BIST_EN_sb2_rom_bist_en_shift                                        (14)
#define SYS_CRT_BIST_EN_sb2_rom_bist_en_mask                                         (0x00004000)
#define SYS_CRT_BIST_EN_sb2_rom_bist_en(data)                                        (0x00004000&((data)<<14))
#define SYS_CRT_BIST_EN_sb2_rom_bist_en_src(data)                                    ((0x00004000&(data))>>14)
#define SYS_CRT_BIST_EN_get_sb2_rom_bist_en(data)                                    ((0x00004000&(data))>>14)
#define SYS_CRT_BIST_EN_pcie2_bist_en_shift                                          (13)
#define SYS_CRT_BIST_EN_pcie2_bist_en_mask                                           (0x00002000)
#define SYS_CRT_BIST_EN_pcie2_bist_en(data)                                          (0x00002000&((data)<<13))
#define SYS_CRT_BIST_EN_pcie2_bist_en_src(data)                                      ((0x00002000&(data))>>13)
#define SYS_CRT_BIST_EN_get_pcie2_bist_en(data)                                      ((0x00002000&(data))>>13)
#define SYS_CRT_BIST_EN_pcie1_bist_en_shift                                          (12)
#define SYS_CRT_BIST_EN_pcie1_bist_en_mask                                           (0x00001000)
#define SYS_CRT_BIST_EN_pcie1_bist_en(data)                                          (0x00001000&((data)<<12))
#define SYS_CRT_BIST_EN_pcie1_bist_en_src(data)                                      ((0x00001000&(data))>>12)
#define SYS_CRT_BIST_EN_get_pcie1_bist_en(data)                                      ((0x00001000&(data))>>12)
#define SYS_CRT_BIST_EN_hdmi_md_bist_en_shift                                        (11)
#define SYS_CRT_BIST_EN_hdmi_md_bist_en_mask                                         (0x00000800)
#define SYS_CRT_BIST_EN_hdmi_md_bist_en(data)                                        (0x00000800&((data)<<11))
#define SYS_CRT_BIST_EN_hdmi_md_bist_en_src(data)                                    ((0x00000800&(data))>>11)
#define SYS_CRT_BIST_EN_get_hdmi_md_bist_en(data)                                    ((0x00000800&(data))>>11)
#define SYS_CRT_BIST_EN_vde_bist_en_shift                                            (10)
#define SYS_CRT_BIST_EN_vde_bist_en_mask                                             (0x00000400)
#define SYS_CRT_BIST_EN_vde_bist_en(data)                                            (0x00000400&((data)<<10))
#define SYS_CRT_BIST_EN_vde_bist_en_src(data)                                        ((0x00000400&(data))>>10)
#define SYS_CRT_BIST_EN_get_vde_bist_en(data)                                        ((0x00000400&(data))>>10)
#define SYS_CRT_BIST_EN_dc2_bist_en_shift                                            (9)
#define SYS_CRT_BIST_EN_dc2_bist_en_mask                                             (0x00000200)
#define SYS_CRT_BIST_EN_dc2_bist_en(data)                                            (0x00000200&((data)<<9))
#define SYS_CRT_BIST_EN_dc2_bist_en_src(data)                                        ((0x00000200&(data))>>9)
#define SYS_CRT_BIST_EN_get_dc2_bist_en(data)                                        ((0x00000200&(data))>>9)
#define SYS_CRT_BIST_EN_dc1_bist_en_shift                                            (8)
#define SYS_CRT_BIST_EN_dc1_bist_en_mask                                             (0x00000100)
#define SYS_CRT_BIST_EN_dc1_bist_en(data)                                            (0x00000100&((data)<<8))
#define SYS_CRT_BIST_EN_dc1_bist_en_src(data)                                        ((0x00000100&(data))>>8)
#define SYS_CRT_BIST_EN_get_dc1_bist_en(data)                                        ((0x00000100&(data))>>8)
#define SYS_CRT_BIST_EN_cr_nf_bist_en_shift                                          (7)
#define SYS_CRT_BIST_EN_cr_nf_bist_en_mask                                           (0x00000080)
#define SYS_CRT_BIST_EN_cr_nf_bist_en(data)                                          (0x00000080&((data)<<7))
#define SYS_CRT_BIST_EN_cr_nf_bist_en_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_CRT_BIST_EN_get_cr_nf_bist_en(data)                                      ((0x00000080&(data))>>7)
#define SYS_CRT_BIST_EN_cp_sata_bist_en_shift                                        (6)
#define SYS_CRT_BIST_EN_cp_sata_bist_en_mask                                         (0x00000040)
#define SYS_CRT_BIST_EN_cp_sata_bist_en(data)                                        (0x00000040&((data)<<6))
#define SYS_CRT_BIST_EN_cp_sata_bist_en_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_CRT_BIST_EN_get_cp_sata_bist_en(data)                                    ((0x00000040&(data))>>6)
#define SYS_CRT_BIST_EN_ae_rom_bist_en_shift                                         (5)
#define SYS_CRT_BIST_EN_ae_rom_bist_en_mask                                          (0x00000020)
#define SYS_CRT_BIST_EN_ae_rom_bist_en(data)                                         (0x00000020&((data)<<5))
#define SYS_CRT_BIST_EN_ae_rom_bist_en_src(data)                                     ((0x00000020&(data))>>5)
#define SYS_CRT_BIST_EN_get_ae_rom_bist_en(data)                                     ((0x00000020&(data))>>5)
#define SYS_CRT_BIST_EN_ae_bist_en_shift                                             (4)
#define SYS_CRT_BIST_EN_ae_bist_en_mask                                              (0x00000010)
#define SYS_CRT_BIST_EN_ae_bist_en(data)                                             (0x00000010&((data)<<4))
#define SYS_CRT_BIST_EN_ae_bist_en_src(data)                                         ((0x00000010&(data))>>4)
#define SYS_CRT_BIST_EN_get_ae_bist_en(data)                                         ((0x00000010&(data))>>4)
#define SYS_CRT_BIST_EN_etn_bist_en_shift                                            (3)
#define SYS_CRT_BIST_EN_etn_bist_en_mask                                             (0x00000008)
#define SYS_CRT_BIST_EN_etn_bist_en(data)                                            (0x00000008&((data)<<3))
#define SYS_CRT_BIST_EN_etn_bist_en_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_CRT_BIST_EN_get_etn_bist_en(data)                                        ((0x00000008&(data))>>3)
#define SYS_CRT_BIST_EN_aio2_bist_en_shift                                           (2)
#define SYS_CRT_BIST_EN_aio2_bist_en_mask                                            (0x00000004)
#define SYS_CRT_BIST_EN_aio2_bist_en(data)                                           (0x00000004&((data)<<2))
#define SYS_CRT_BIST_EN_aio2_bist_en_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_CRT_BIST_EN_get_aio2_bist_en(data)                                       ((0x00000004&(data))>>2)
#define SYS_CRT_BIST_EN_aio1_bist_en_shift                                           (1)
#define SYS_CRT_BIST_EN_aio1_bist_en_mask                                            (0x00000002)
#define SYS_CRT_BIST_EN_aio1_bist_en(data)                                           (0x00000002&((data)<<1))
#define SYS_CRT_BIST_EN_aio1_bist_en_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_CRT_BIST_EN_get_aio1_bist_en(data)                                       ((0x00000002&(data))>>1)
#define SYS_CRT_BIST_EN_write_data_shift                                             (0)
#define SYS_CRT_BIST_EN_write_data_mask                                              (0x00000001)
#define SYS_CRT_BIST_EN_write_data(data)                                             (0x00000001&((data)<<0))
#define SYS_CRT_BIST_EN_write_data_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_CRT_BIST_EN_get_write_data(data)                                         ((0x00000001&(data))>>0)


#define SYS_CRT_BIST_EN2                                                             0x1800050c
#define SYS_CRT_BIST_EN2_reg_addr                                                    "0xB800050c"
#define SYS_CRT_BIST_EN2_reg                                                         0xB800050c
#define set_SYS_CRT_BIST_EN2_reg(data)   (*((volatile unsigned int*) SYS_CRT_BIST_EN2_reg)=data)
#define get_SYS_CRT_BIST_EN2_reg   (*((volatile unsigned int*) SYS_CRT_BIST_EN2_reg))
#define SYS_CRT_BIST_EN2_inst_adr                                                    "0x0045"
#define SYS_CRT_BIST_EN2_inst                                                        0x0045
#define SYS_CRT_BIST_EN2_usb_bist_en_shift                                           (21)
#define SYS_CRT_BIST_EN2_usb_bist_en_mask                                            (0x00200000)
#define SYS_CRT_BIST_EN2_usb_bist_en(data)                                           (0x00200000&((data)<<21))
#define SYS_CRT_BIST_EN2_usb_bist_en_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_CRT_BIST_EN2_get_usb_bist_en(data)                                       ((0x00200000&(data))>>21)
#define SYS_CRT_BIST_EN2_gpu15_bist_en_shift                                         (20)
#define SYS_CRT_BIST_EN2_gpu15_bist_en_mask                                          (0x00100000)
#define SYS_CRT_BIST_EN2_gpu15_bist_en(data)                                         (0x00100000&((data)<<20))
#define SYS_CRT_BIST_EN2_gpu15_bist_en_src(data)                                     ((0x00100000&(data))>>20)
#define SYS_CRT_BIST_EN2_get_gpu15_bist_en(data)                                     ((0x00100000&(data))>>20)
#define SYS_CRT_BIST_EN2_gpu14_bist_en_shift                                         (19)
#define SYS_CRT_BIST_EN2_gpu14_bist_en_mask                                          (0x00080000)
#define SYS_CRT_BIST_EN2_gpu14_bist_en(data)                                         (0x00080000&((data)<<19))
#define SYS_CRT_BIST_EN2_gpu14_bist_en_src(data)                                     ((0x00080000&(data))>>19)
#define SYS_CRT_BIST_EN2_get_gpu14_bist_en(data)                                     ((0x00080000&(data))>>19)
#define SYS_CRT_BIST_EN2_gpu13_bist_en_shift                                         (18)
#define SYS_CRT_BIST_EN2_gpu13_bist_en_mask                                          (0x00040000)
#define SYS_CRT_BIST_EN2_gpu13_bist_en(data)                                         (0x00040000&((data)<<18))
#define SYS_CRT_BIST_EN2_gpu13_bist_en_src(data)                                     ((0x00040000&(data))>>18)
#define SYS_CRT_BIST_EN2_get_gpu13_bist_en(data)                                     ((0x00040000&(data))>>18)
#define SYS_CRT_BIST_EN2_gpu12_bist_en_shift                                         (17)
#define SYS_CRT_BIST_EN2_gpu12_bist_en_mask                                          (0x00020000)
#define SYS_CRT_BIST_EN2_gpu12_bist_en(data)                                         (0x00020000&((data)<<17))
#define SYS_CRT_BIST_EN2_gpu12_bist_en_src(data)                                     ((0x00020000&(data))>>17)
#define SYS_CRT_BIST_EN2_get_gpu12_bist_en(data)                                     ((0x00020000&(data))>>17)
#define SYS_CRT_BIST_EN2_gpu11_bist_en_shift                                         (16)
#define SYS_CRT_BIST_EN2_gpu11_bist_en_mask                                          (0x00010000)
#define SYS_CRT_BIST_EN2_gpu11_bist_en(data)                                         (0x00010000&((data)<<16))
#define SYS_CRT_BIST_EN2_gpu11_bist_en_src(data)                                     ((0x00010000&(data))>>16)
#define SYS_CRT_BIST_EN2_get_gpu11_bist_en(data)                                     ((0x00010000&(data))>>16)
#define SYS_CRT_BIST_EN2_gpu10_bist_en_shift                                         (15)
#define SYS_CRT_BIST_EN2_gpu10_bist_en_mask                                          (0x00008000)
#define SYS_CRT_BIST_EN2_gpu10_bist_en(data)                                         (0x00008000&((data)<<15))
#define SYS_CRT_BIST_EN2_gpu10_bist_en_src(data)                                     ((0x00008000&(data))>>15)
#define SYS_CRT_BIST_EN2_get_gpu10_bist_en(data)                                     ((0x00008000&(data))>>15)
#define SYS_CRT_BIST_EN2_gpu9_bist_en_shift                                          (14)
#define SYS_CRT_BIST_EN2_gpu9_bist_en_mask                                           (0x00004000)
#define SYS_CRT_BIST_EN2_gpu9_bist_en(data)                                          (0x00004000&((data)<<14))
#define SYS_CRT_BIST_EN2_gpu9_bist_en_src(data)                                      ((0x00004000&(data))>>14)
#define SYS_CRT_BIST_EN2_get_gpu9_bist_en(data)                                      ((0x00004000&(data))>>14)
#define SYS_CRT_BIST_EN2_gpu8_bist_en_shift                                          (13)
#define SYS_CRT_BIST_EN2_gpu8_bist_en_mask                                           (0x00002000)
#define SYS_CRT_BIST_EN2_gpu8_bist_en(data)                                          (0x00002000&((data)<<13))
#define SYS_CRT_BIST_EN2_gpu8_bist_en_src(data)                                      ((0x00002000&(data))>>13)
#define SYS_CRT_BIST_EN2_get_gpu8_bist_en(data)                                      ((0x00002000&(data))>>13)
#define SYS_CRT_BIST_EN2_gpu7_bist_en_shift                                          (12)
#define SYS_CRT_BIST_EN2_gpu7_bist_en_mask                                           (0x00001000)
#define SYS_CRT_BIST_EN2_gpu7_bist_en(data)                                          (0x00001000&((data)<<12))
#define SYS_CRT_BIST_EN2_gpu7_bist_en_src(data)                                      ((0x00001000&(data))>>12)
#define SYS_CRT_BIST_EN2_get_gpu7_bist_en(data)                                      ((0x00001000&(data))>>12)
#define SYS_CRT_BIST_EN2_gpu6_bist_en_shift                                          (11)
#define SYS_CRT_BIST_EN2_gpu6_bist_en_mask                                           (0x00000800)
#define SYS_CRT_BIST_EN2_gpu6_bist_en(data)                                          (0x00000800&((data)<<11))
#define SYS_CRT_BIST_EN2_gpu6_bist_en_src(data)                                      ((0x00000800&(data))>>11)
#define SYS_CRT_BIST_EN2_get_gpu6_bist_en(data)                                      ((0x00000800&(data))>>11)
#define SYS_CRT_BIST_EN2_gpu5_bist_en_shift                                          (10)
#define SYS_CRT_BIST_EN2_gpu5_bist_en_mask                                           (0x00000400)
#define SYS_CRT_BIST_EN2_gpu5_bist_en(data)                                          (0x00000400&((data)<<10))
#define SYS_CRT_BIST_EN2_gpu5_bist_en_src(data)                                      ((0x00000400&(data))>>10)
#define SYS_CRT_BIST_EN2_get_gpu5_bist_en(data)                                      ((0x00000400&(data))>>10)
#define SYS_CRT_BIST_EN2_gpu4_bist_en_shift                                          (9)
#define SYS_CRT_BIST_EN2_gpu4_bist_en_mask                                           (0x00000200)
#define SYS_CRT_BIST_EN2_gpu4_bist_en(data)                                          (0x00000200&((data)<<9))
#define SYS_CRT_BIST_EN2_gpu4_bist_en_src(data)                                      ((0x00000200&(data))>>9)
#define SYS_CRT_BIST_EN2_get_gpu4_bist_en(data)                                      ((0x00000200&(data))>>9)
#define SYS_CRT_BIST_EN2_gpu3_bist_en_shift                                          (8)
#define SYS_CRT_BIST_EN2_gpu3_bist_en_mask                                           (0x00000100)
#define SYS_CRT_BIST_EN2_gpu3_bist_en(data)                                          (0x00000100&((data)<<8))
#define SYS_CRT_BIST_EN2_gpu3_bist_en_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_CRT_BIST_EN2_get_gpu3_bist_en(data)                                      ((0x00000100&(data))>>8)
#define SYS_CRT_BIST_EN2_gpu2_bist_en_shift                                          (7)
#define SYS_CRT_BIST_EN2_gpu2_bist_en_mask                                           (0x00000080)
#define SYS_CRT_BIST_EN2_gpu2_bist_en(data)                                          (0x00000080&((data)<<7))
#define SYS_CRT_BIST_EN2_gpu2_bist_en_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_CRT_BIST_EN2_get_gpu2_bist_en(data)                                      ((0x00000080&(data))>>7)
#define SYS_CRT_BIST_EN2_gpu1_bist_en_shift                                          (6)
#define SYS_CRT_BIST_EN2_gpu1_bist_en_mask                                           (0x00000040)
#define SYS_CRT_BIST_EN2_gpu1_bist_en(data)                                          (0x00000040&((data)<<6))
#define SYS_CRT_BIST_EN2_gpu1_bist_en_src(data)                                      ((0x00000040&(data))>>6)
#define SYS_CRT_BIST_EN2_get_gpu1_bist_en(data)                                      ((0x00000040&(data))>>6)
#define SYS_CRT_BIST_EN2_scpu_dc_bist_en_shift                                       (4)
#define SYS_CRT_BIST_EN2_scpu_dc_bist_en_mask                                        (0x00000010)
#define SYS_CRT_BIST_EN2_scpu_dc_bist_en(data)                                       (0x00000010&((data)<<4))
#define SYS_CRT_BIST_EN2_scpu_dc_bist_en_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_CRT_BIST_EN2_get_scpu_dc_bist_en(data)                                   ((0x00000010&(data))>>4)
#define SYS_CRT_BIST_EN2_scpu_ic_bist_en_shift                                       (3)
#define SYS_CRT_BIST_EN2_scpu_ic_bist_en_mask                                        (0x00000008)
#define SYS_CRT_BIST_EN2_scpu_ic_bist_en(data)                                       (0x00000008&((data)<<3))
#define SYS_CRT_BIST_EN2_scpu_ic_bist_en_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_CRT_BIST_EN2_get_scpu_ic_bist_en(data)                                   ((0x00000008&(data))>>3)
#define SYS_CRT_BIST_EN2_vcpu_bist_en_shift                                          (2)
#define SYS_CRT_BIST_EN2_vcpu_bist_en_mask                                           (0x00000004)
#define SYS_CRT_BIST_EN2_vcpu_bist_en(data)                                          (0x00000004&((data)<<2))
#define SYS_CRT_BIST_EN2_vcpu_bist_en_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_CRT_BIST_EN2_get_vcpu_bist_en(data)                                      ((0x00000004&(data))>>2)
#define SYS_CRT_BIST_EN2_acpu_bist_en_shift                                          (1)
#define SYS_CRT_BIST_EN2_acpu_bist_en_mask                                           (0x00000002)
#define SYS_CRT_BIST_EN2_acpu_bist_en(data)                                          (0x00000002&((data)<<1))
#define SYS_CRT_BIST_EN2_acpu_bist_en_src(data)                                      ((0x00000002&(data))>>1)
#define SYS_CRT_BIST_EN2_get_acpu_bist_en(data)                                      ((0x00000002&(data))>>1)
#define SYS_CRT_BIST_EN2_write_data_shift                                            (0)
#define SYS_CRT_BIST_EN2_write_data_mask                                             (0x00000001)
#define SYS_CRT_BIST_EN2_write_data(data)                                            (0x00000001&((data)<<0))
#define SYS_CRT_BIST_EN2_write_data_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_CRT_BIST_EN2_get_write_data(data)                                        ((0x00000001&(data))>>0)


#define SYS_CRT_AIO1_BIST_ST                                                         0x18000518
#define SYS_CRT_AIO1_BIST_ST_reg_addr                                                "0xB8000518"
#define SYS_CRT_AIO1_BIST_ST_reg                                                     0xB8000518
#define set_SYS_CRT_AIO1_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_AIO1_BIST_ST_reg)=data)
#define get_SYS_CRT_AIO1_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_AIO1_BIST_ST_reg))
#define SYS_CRT_AIO1_BIST_ST_inst_adr                                                "0x0046"
#define SYS_CRT_AIO1_BIST_ST_inst                                                    0x0046
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_fail1_shift                                   (2)
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_AIO1_BIST_ST_get_aio1_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_fail0_shift                                   (1)
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_AIO1_BIST_ST_get_aio1_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_done_shift                                    (0)
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_done_mask                                     (0x00000001)
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_AIO1_BIST_ST_aio1_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_AIO1_BIST_ST_get_aio1_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_AIO2_BIST_ST                                                         0x1800051C
#define SYS_CRT_AIO2_BIST_ST_reg_addr                                                "0xB800051C"
#define SYS_CRT_AIO2_BIST_ST_reg                                                     0xB800051C
#define set_SYS_CRT_AIO2_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_AIO2_BIST_ST_reg)=data)
#define get_SYS_CRT_AIO2_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_AIO2_BIST_ST_reg))
#define SYS_CRT_AIO2_BIST_ST_inst_adr                                                "0x0047"
#define SYS_CRT_AIO2_BIST_ST_inst                                                    0x0047
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail2_shift                                   (3)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_AIO2_BIST_ST_get_aio2_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail1_shift                                   (2)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_AIO2_BIST_ST_get_aio2_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail0_shift                                   (1)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_AIO2_BIST_ST_get_aio2_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_done_shift                                    (0)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_done_mask                                     (0x00000001)
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_AIO2_BIST_ST_aio2_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_AIO2_BIST_ST_get_aio2_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_ETN_BIST_ST                                                          0x18000520
#define SYS_CRT_ETN_BIST_ST_reg_addr                                                 "0xB8000520"
#define SYS_CRT_ETN_BIST_ST_reg                                                      0xB8000520
#define set_SYS_CRT_ETN_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_ETN_BIST_ST_reg)=data)
#define get_SYS_CRT_ETN_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_ETN_BIST_ST_reg))
#define SYS_CRT_ETN_BIST_ST_inst_adr                                                 "0x0048"
#define SYS_CRT_ETN_BIST_ST_inst                                                     0x0048
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail2_shift                                     (3)
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_ETN_BIST_ST_get_etn_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail1_shift                                     (2)
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_ETN_BIST_ST_get_etn_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail0_shift                                     (1)
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_ETN_BIST_ST_etn_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_ETN_BIST_ST_get_etn_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_ETN_BIST_ST_etn_bist_done_shift                                      (0)
#define SYS_CRT_ETN_BIST_ST_etn_bist_done_mask                                       (0x00000001)
#define SYS_CRT_ETN_BIST_ST_etn_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_ETN_BIST_ST_etn_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_ETN_BIST_ST_get_etn_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_AE1_BIST_ST                                                          0x18000524
#define SYS_CRT_AE1_BIST_ST_reg_addr                                                 "0xB8000524"
#define SYS_CRT_AE1_BIST_ST_reg                                                      0xB8000524
#define set_SYS_CRT_AE1_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_AE1_BIST_ST_reg)=data)
#define get_SYS_CRT_AE1_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_AE1_BIST_ST_reg))
#define SYS_CRT_AE1_BIST_ST_inst_adr                                                 "0x0049"
#define SYS_CRT_AE1_BIST_ST_inst                                                     0x0049
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail3_shift                                      (4)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail3_mask                                       (0x00000010)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail3(data)                                      (0x00000010&((data)<<4))
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail3_src(data)                                  ((0x00000010&(data))>>4)
#define SYS_CRT_AE1_BIST_ST_get_ae_bist_fail3(data)                                  ((0x00000010&(data))>>4)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail2_shift                                      (3)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail2_mask                                       (0x00000008)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail2(data)                                      (0x00000008&((data)<<3))
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail2_src(data)                                  ((0x00000008&(data))>>3)
#define SYS_CRT_AE1_BIST_ST_get_ae_bist_fail2(data)                                  ((0x00000008&(data))>>3)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail1_shift                                      (2)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail1_mask                                       (0x00000004)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail1(data)                                      (0x00000004&((data)<<2))
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail1_src(data)                                  ((0x00000004&(data))>>2)
#define SYS_CRT_AE1_BIST_ST_get_ae_bist_fail1(data)                                  ((0x00000004&(data))>>2)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail0_shift                                      (1)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail0_mask                                       (0x00000002)
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail0(data)                                      (0x00000002&((data)<<1))
#define SYS_CRT_AE1_BIST_ST_ae_bist_fail0_src(data)                                  ((0x00000002&(data))>>1)
#define SYS_CRT_AE1_BIST_ST_get_ae_bist_fail0(data)                                  ((0x00000002&(data))>>1)
#define SYS_CRT_AE1_BIST_ST_ae_bist_done_shift                                       (0)
#define SYS_CRT_AE1_BIST_ST_ae_bist_done_mask                                        (0x00000001)
#define SYS_CRT_AE1_BIST_ST_ae_bist_done(data)                                       (0x00000001&((data)<<0))
#define SYS_CRT_AE1_BIST_ST_ae_bist_done_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_CRT_AE1_BIST_ST_get_ae_bist_done(data)                                   ((0x00000001&(data))>>0)


#define SYS_CRT_AE2_BIST_ST1                                                         0x18000528
#define SYS_CRT_AE2_BIST_ST1_reg_addr                                                "0xB8000528"
#define SYS_CRT_AE2_BIST_ST1_reg                                                     0xB8000528
#define set_SYS_CRT_AE2_BIST_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_AE2_BIST_ST1_reg)=data)
#define get_SYS_CRT_AE2_BIST_ST1_reg   (*((volatile unsigned int*) SYS_CRT_AE2_BIST_ST1_reg))
#define SYS_CRT_AE2_BIST_ST1_inst_adr                                                "0x004A"
#define SYS_CRT_AE2_BIST_ST1_inst                                                    0x004A
#define SYS_CRT_AE2_BIST_ST1_ae_rom_bist_fail_shift                                  (1)
#define SYS_CRT_AE2_BIST_ST1_ae_rom_bist_fail_mask                                   (0x00000002)
#define SYS_CRT_AE2_BIST_ST1_ae_rom_bist_fail(data)                                  (0x00000002&((data)<<1))
#define SYS_CRT_AE2_BIST_ST1_ae_rom_bist_fail_src(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_AE2_BIST_ST1_get_ae_rom_bist_fail(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_AE2_BIST_ST1_ae_rom_bist_done_shift                                  (0)
#define SYS_CRT_AE2_BIST_ST1_ae_rom_bist_done_mask                                   (0x00000001)
#define SYS_CRT_AE2_BIST_ST1_ae_rom_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_AE2_BIST_ST1_ae_rom_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_AE2_BIST_ST1_get_ae_rom_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_AE2_BIST_ST2                                                         0x1800052C
#define SYS_CRT_AE2_BIST_ST2_reg_addr                                                "0xB800052C"
#define SYS_CRT_AE2_BIST_ST2_reg                                                     0xB800052C
#define set_SYS_CRT_AE2_BIST_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_AE2_BIST_ST2_reg)=data)
#define get_SYS_CRT_AE2_BIST_ST2_reg   (*((volatile unsigned int*) SYS_CRT_AE2_BIST_ST2_reg))
#define SYS_CRT_AE2_BIST_ST2_inst_adr                                                "0x004B"
#define SYS_CRT_AE2_BIST_ST2_inst                                                    0x004B
#define SYS_CRT_AE2_BIST_ST2_ae_rom_bist_crc_lo_shift                                (0)
#define SYS_CRT_AE2_BIST_ST2_ae_rom_bist_crc_lo_mask                                 (0xFFFFFFFF)
#define SYS_CRT_AE2_BIST_ST2_ae_rom_bist_crc_lo(data)                                (0xFFFFFFFF&((data)<<0))
#define SYS_CRT_AE2_BIST_ST2_ae_rom_bist_crc_lo_src(data)                            ((0xFFFFFFFF&(data))>>0)
#define SYS_CRT_AE2_BIST_ST2_get_ae_rom_bist_crc_lo(data)                            ((0xFFFFFFFF&(data))>>0)


#define SYS_CRT_AE2_BIST_ST3                                                         0x18000530
#define SYS_CRT_AE2_BIST_ST3_reg_addr                                                "0xB8000530"
#define SYS_CRT_AE2_BIST_ST3_reg                                                     0xB8000530
#define set_SYS_CRT_AE2_BIST_ST3_reg(data)   (*((volatile unsigned int*) SYS_CRT_AE2_BIST_ST3_reg)=data)
#define get_SYS_CRT_AE2_BIST_ST3_reg   (*((volatile unsigned int*) SYS_CRT_AE2_BIST_ST3_reg))
#define SYS_CRT_AE2_BIST_ST3_inst_adr                                                "0x004C"
#define SYS_CRT_AE2_BIST_ST3_inst                                                    0x004C
#define SYS_CRT_AE2_BIST_ST3_ae_rom_bist_crc_hi_shift                                (0)
#define SYS_CRT_AE2_BIST_ST3_ae_rom_bist_crc_hi_mask                                 (0xFFFFFFFF)
#define SYS_CRT_AE2_BIST_ST3_ae_rom_bist_crc_hi(data)                                (0xFFFFFFFF&((data)<<0))
#define SYS_CRT_AE2_BIST_ST3_ae_rom_bist_crc_hi_src(data)                            ((0xFFFFFFFF&(data))>>0)
#define SYS_CRT_AE2_BIST_ST3_get_ae_rom_bist_crc_hi(data)                            ((0xFFFFFFFF&(data))>>0)


#define SYS_CRT_CP_SATA_BIST_ST                                                      0x18000534
#define SYS_CRT_CP_SATA_BIST_ST_reg_addr                                             "0xB8000534"
#define SYS_CRT_CP_SATA_BIST_ST_reg                                                  0xB8000534
#define set_SYS_CRT_CP_SATA_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_CP_SATA_BIST_ST_reg)=data)
#define get_SYS_CRT_CP_SATA_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_CP_SATA_BIST_ST_reg))
#define SYS_CRT_CP_SATA_BIST_ST_inst_adr                                             "0x004D"
#define SYS_CRT_CP_SATA_BIST_ST_inst                                                 0x004D
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail6_shift                             (7)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail6_mask                              (0x00000080)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail6(data)                             (0x00000080&((data)<<7))
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail6_src(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_CP_SATA_BIST_ST_get_cp_sata_bist_fail6(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail5_shift                             (6)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_CP_SATA_BIST_ST_get_cp_sata_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail4_shift                             (5)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_CP_SATA_BIST_ST_get_cp_sata_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail3_shift                             (4)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_CP_SATA_BIST_ST_get_cp_sata_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail2_shift                             (3)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_CP_SATA_BIST_ST_get_cp_sata_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail1_shift                             (2)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_CP_SATA_BIST_ST_get_cp_sata_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail0_shift                             (1)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_CP_SATA_BIST_ST_get_cp_sata_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_done_shift                              (0)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_done_mask                               (0x00000001)
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_CP_SATA_BIST_ST_cp_sata_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_CP_SATA_BIST_ST_get_cp_sata_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_CR_NF_BIST_ST                                                        0x18000538
#define SYS_CRT_CR_NF_BIST_ST_reg_addr                                               "0xB8000538"
#define SYS_CRT_CR_NF_BIST_ST_reg                                                    0xB8000538
#define set_SYS_CRT_CR_NF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_CR_NF_BIST_ST_reg)=data)
#define get_SYS_CRT_CR_NF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_CR_NF_BIST_ST_reg))
#define SYS_CRT_CR_NF_BIST_ST_inst_adr                                               "0x004E"
#define SYS_CRT_CR_NF_BIST_ST_inst                                                   0x004E
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail4_shift                                 (5)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail4_mask                                  (0x00000020)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail4(data)                                 (0x00000020&((data)<<5))
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail4_src(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_CR_NF_BIST_ST_get_cr_nf_bist_fail4(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail3_shift                                 (4)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail3_mask                                  (0x00000010)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail3(data)                                 (0x00000010&((data)<<4))
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail3_src(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_CR_NF_BIST_ST_get_cr_nf_bist_fail3(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail2_shift                                 (3)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail2_mask                                  (0x00000008)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail2(data)                                 (0x00000008&((data)<<3))
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail2_src(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_CR_NF_BIST_ST_get_cr_nf_bist_fail2(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail1_shift                                 (2)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_CR_NF_BIST_ST_get_cr_nf_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail0_shift                                 (1)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_CR_NF_BIST_ST_get_cr_nf_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_done_shift                                  (0)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_done_mask                                   (0x00000001)
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_CR_NF_BIST_ST_cr_nf_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_CR_NF_BIST_ST_get_cr_nf_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_DC1_BIST_ST                                                          0x1800053C
#define SYS_CRT_DC1_BIST_ST_reg_addr                                                 "0xB800053C"
#define SYS_CRT_DC1_BIST_ST_reg                                                      0xB800053C
#define set_SYS_CRT_DC1_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_DC1_BIST_ST_reg)=data)
#define get_SYS_CRT_DC1_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_DC1_BIST_ST_reg))
#define SYS_CRT_DC1_BIST_ST_inst_adr                                                 "0x004F"
#define SYS_CRT_DC1_BIST_ST_inst                                                     0x004F
#define SYS_CRT_DC1_BIST_ST_dc1_bist_fail1_shift                                     (2)
#define SYS_CRT_DC1_BIST_ST_dc1_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_DC1_BIST_ST_dc1_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_DC1_BIST_ST_dc1_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_DC1_BIST_ST_get_dc1_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_DC1_BIST_ST_dc1_bist_fail0_shift                                     (1)
#define SYS_CRT_DC1_BIST_ST_dc1_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_DC1_BIST_ST_dc1_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_DC1_BIST_ST_dc1_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_DC1_BIST_ST_get_dc1_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_DC1_BIST_ST_dc1_bist_done_shift                                      (0)
#define SYS_CRT_DC1_BIST_ST_dc1_bist_done_mask                                       (0x00000001)
#define SYS_CRT_DC1_BIST_ST_dc1_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_DC1_BIST_ST_dc1_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_DC1_BIST_ST_get_dc1_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_DC2_BIST_ST                                                          0x18000540
#define SYS_CRT_DC2_BIST_ST_reg_addr                                                 "0xB8000540"
#define SYS_CRT_DC2_BIST_ST_reg                                                      0xB8000540
#define set_SYS_CRT_DC2_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_DC2_BIST_ST_reg)=data)
#define get_SYS_CRT_DC2_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_DC2_BIST_ST_reg))
#define SYS_CRT_DC2_BIST_ST_inst_adr                                                 "0x0050"
#define SYS_CRT_DC2_BIST_ST_inst                                                     0x0050
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail2_shift                                     (3)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_DC2_BIST_ST_get_dc2_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail1_shift                                     (2)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_DC2_BIST_ST_get_dc2_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail0_shift                                     (1)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_DC2_BIST_ST_dc2_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_DC2_BIST_ST_get_dc2_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_done_shift                                      (0)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_done_mask                                       (0x00000001)
#define SYS_CRT_DC2_BIST_ST_dc2_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_DC2_BIST_ST_dc2_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_DC2_BIST_ST_get_dc2_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VDE_BIST_ST                                                          0x18000544
#define SYS_CRT_VDE_BIST_ST_reg_addr                                                 "0xB8000544"
#define SYS_CRT_VDE_BIST_ST_reg                                                      0xB8000544
#define set_SYS_CRT_VDE_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VDE_BIST_ST_reg)=data)
#define get_SYS_CRT_VDE_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VDE_BIST_ST_reg))
#define SYS_CRT_VDE_BIST_ST_inst_adr                                                 "0x0051"
#define SYS_CRT_VDE_BIST_ST_inst                                                     0x0051
#define SYS_CRT_VDE_BIST_ST_vde_bist_fail_shift                                      (1)
#define SYS_CRT_VDE_BIST_ST_vde_bist_fail_mask                                       (0x00000002)
#define SYS_CRT_VDE_BIST_ST_vde_bist_fail(data)                                      (0x00000002&((data)<<1))
#define SYS_CRT_VDE_BIST_ST_vde_bist_fail_src(data)                                  ((0x00000002&(data))>>1)
#define SYS_CRT_VDE_BIST_ST_get_vde_bist_fail(data)                                  ((0x00000002&(data))>>1)
#define SYS_CRT_VDE_BIST_ST_vde_bist_done_shift                                      (0)
#define SYS_CRT_VDE_BIST_ST_vde_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VDE_BIST_ST_vde_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VDE_BIST_ST_vde_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VDE_BIST_ST_get_vde_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_HDMI_MD_BIST_ST                                                      0x18000548
#define SYS_CRT_HDMI_MD_BIST_ST_reg_addr                                             "0xB8000548"
#define SYS_CRT_HDMI_MD_BIST_ST_reg                                                  0xB8000548
#define set_SYS_CRT_HDMI_MD_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_HDMI_MD_BIST_ST_reg)=data)
#define get_SYS_CRT_HDMI_MD_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_HDMI_MD_BIST_ST_reg))
#define SYS_CRT_HDMI_MD_BIST_ST_inst_adr                                             "0x0052"
#define SYS_CRT_HDMI_MD_BIST_ST_inst                                                 0x0052
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail3_shift                             (4)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_HDMI_MD_BIST_ST_get_hdmi_md_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail2_shift                             (3)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_HDMI_MD_BIST_ST_get_hdmi_md_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail1_shift                             (2)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_HDMI_MD_BIST_ST_get_hdmi_md_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail0_shift                             (1)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_HDMI_MD_BIST_ST_get_hdmi_md_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_done_shift                              (0)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_done_mask                               (0x00000001)
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_HDMI_MD_BIST_ST_hdmi_md_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_HDMI_MD_BIST_ST_get_hdmi_md_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_PCIE1_BIST_ST                                                        0x1800054C
#define SYS_CRT_PCIE1_BIST_ST_reg_addr                                               "0xB800054C"
#define SYS_CRT_PCIE1_BIST_ST_reg                                                    0xB800054C
#define set_SYS_CRT_PCIE1_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_PCIE1_BIST_ST_reg)=data)
#define get_SYS_CRT_PCIE1_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_PCIE1_BIST_ST_reg))
#define SYS_CRT_PCIE1_BIST_ST_inst_adr                                               "0x0053"
#define SYS_CRT_PCIE1_BIST_ST_inst                                                   0x0053
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_fail1_shift                                 (2)
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_PCIE1_BIST_ST_get_pcie1_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_fail0_shift                                 (1)
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_PCIE1_BIST_ST_get_pcie1_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_done_shift                                  (0)
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_done_mask                                   (0x00000001)
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_PCIE1_BIST_ST_pcie1_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_PCIE1_BIST_ST_get_pcie1_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_PCIE2_BIST_ST                                                        0x18000550
#define SYS_CRT_PCIE2_BIST_ST_reg_addr                                               "0xB8000550"
#define SYS_CRT_PCIE2_BIST_ST_reg                                                    0xB8000550
#define set_SYS_CRT_PCIE2_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_PCIE2_BIST_ST_reg)=data)
#define get_SYS_CRT_PCIE2_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_PCIE2_BIST_ST_reg))
#define SYS_CRT_PCIE2_BIST_ST_inst_adr                                               "0x0054"
#define SYS_CRT_PCIE2_BIST_ST_inst                                                   0x0054
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail3_shift                                 (4)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail3_mask                                  (0x00000010)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail3(data)                                 (0x00000010&((data)<<4))
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail3_src(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_PCIE2_BIST_ST_get_pcie2_bist_fail3(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail2_shift                                 (3)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail2_mask                                  (0x00000008)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail2(data)                                 (0x00000008&((data)<<3))
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail2_src(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_PCIE2_BIST_ST_get_pcie2_bist_fail2(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail1_shift                                 (2)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_PCIE2_BIST_ST_get_pcie2_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail0_shift                                 (1)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_PCIE2_BIST_ST_get_pcie2_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_done_shift                                  (0)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_done_mask                                   (0x00000001)
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_PCIE2_BIST_ST_pcie2_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_PCIE2_BIST_ST_get_pcie2_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_SB2_BIST_ST1                                                         0x18000554
#define SYS_CRT_SB2_BIST_ST1_reg_addr                                                "0xB8000554"
#define SYS_CRT_SB2_BIST_ST1_reg                                                     0xB8000554
#define set_SYS_CRT_SB2_BIST_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_SB2_BIST_ST1_reg)=data)
#define get_SYS_CRT_SB2_BIST_ST1_reg   (*((volatile unsigned int*) SYS_CRT_SB2_BIST_ST1_reg))
#define SYS_CRT_SB2_BIST_ST1_inst_adr                                                "0x0055"
#define SYS_CRT_SB2_BIST_ST1_inst                                                    0x0055
#define SYS_CRT_SB2_BIST_ST1_sb2_rom_bist_fail_shift                                 (1)
#define SYS_CRT_SB2_BIST_ST1_sb2_rom_bist_fail_mask                                  (0x00000002)
#define SYS_CRT_SB2_BIST_ST1_sb2_rom_bist_fail(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_SB2_BIST_ST1_sb2_rom_bist_fail_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_SB2_BIST_ST1_get_sb2_rom_bist_fail(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_SB2_BIST_ST1_sb2_rom_bist_done_shift                                 (0)
#define SYS_CRT_SB2_BIST_ST1_sb2_rom_bist_done_mask                                  (0x00000001)
#define SYS_CRT_SB2_BIST_ST1_sb2_rom_bist_done(data)                                 (0x00000001&((data)<<0))
#define SYS_CRT_SB2_BIST_ST1_sb2_rom_bist_done_src(data)                             ((0x00000001&(data))>>0)
#define SYS_CRT_SB2_BIST_ST1_get_sb2_rom_bist_done(data)                             ((0x00000001&(data))>>0)


#define SYS_CRT_SB2_BIST_ST2                                                         0x18000558
#define SYS_CRT_SB2_BIST_ST2_reg_addr                                                "0xB8000558"
#define SYS_CRT_SB2_BIST_ST2_reg                                                     0xB8000558
#define set_SYS_CRT_SB2_BIST_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_SB2_BIST_ST2_reg)=data)
#define get_SYS_CRT_SB2_BIST_ST2_reg   (*((volatile unsigned int*) SYS_CRT_SB2_BIST_ST2_reg))
#define SYS_CRT_SB2_BIST_ST2_inst_adr                                                "0x0056"
#define SYS_CRT_SB2_BIST_ST2_inst                                                    0x0056
#define SYS_CRT_SB2_BIST_ST2_sb2_rom_bist_crc_shift                                  (0)
#define SYS_CRT_SB2_BIST_ST2_sb2_rom_bist_crc_mask                                   (0x0000FFFF)
#define SYS_CRT_SB2_BIST_ST2_sb2_rom_bist_crc(data)                                  (0x0000FFFF&((data)<<0))
#define SYS_CRT_SB2_BIST_ST2_sb2_rom_bist_crc_src(data)                              ((0x0000FFFF&(data))>>0)
#define SYS_CRT_SB2_BIST_ST2_get_sb2_rom_bist_crc(data)                              ((0x0000FFFF&(data))>>0)


#define SYS_CRT_SE_BIST_ST                                                           0x1800055C
#define SYS_CRT_SE_BIST_ST_reg_addr                                                  "0xB800055C"
#define SYS_CRT_SE_BIST_ST_reg                                                       0xB800055C
#define set_SYS_CRT_SE_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SE_BIST_ST_reg)=data)
#define get_SYS_CRT_SE_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_SE_BIST_ST_reg))
#define SYS_CRT_SE_BIST_ST_inst_adr                                                  "0x0057"
#define SYS_CRT_SE_BIST_ST_inst                                                      0x0057
#define SYS_CRT_SE_BIST_ST_se_bist_fail10_shift                                      (11)
#define SYS_CRT_SE_BIST_ST_se_bist_fail10_mask                                       (0x00000800)
#define SYS_CRT_SE_BIST_ST_se_bist_fail10(data)                                      (0x00000800&((data)<<11))
#define SYS_CRT_SE_BIST_ST_se_bist_fail10_src(data)                                  ((0x00000800&(data))>>11)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail10(data)                                  ((0x00000800&(data))>>11)
#define SYS_CRT_SE_BIST_ST_se_bist_fail9_shift                                       (10)
#define SYS_CRT_SE_BIST_ST_se_bist_fail9_mask                                        (0x00000400)
#define SYS_CRT_SE_BIST_ST_se_bist_fail9(data)                                       (0x00000400&((data)<<10))
#define SYS_CRT_SE_BIST_ST_se_bist_fail9_src(data)                                   ((0x00000400&(data))>>10)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail9(data)                                   ((0x00000400&(data))>>10)
#define SYS_CRT_SE_BIST_ST_se_bist_fail8_shift                                       (9)
#define SYS_CRT_SE_BIST_ST_se_bist_fail8_mask                                        (0x00000200)
#define SYS_CRT_SE_BIST_ST_se_bist_fail8(data)                                       (0x00000200&((data)<<9))
#define SYS_CRT_SE_BIST_ST_se_bist_fail8_src(data)                                   ((0x00000200&(data))>>9)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail8(data)                                   ((0x00000200&(data))>>9)
#define SYS_CRT_SE_BIST_ST_se_bist_fail7_shift                                       (8)
#define SYS_CRT_SE_BIST_ST_se_bist_fail7_mask                                        (0x00000100)
#define SYS_CRT_SE_BIST_ST_se_bist_fail7(data)                                       (0x00000100&((data)<<8))
#define SYS_CRT_SE_BIST_ST_se_bist_fail7_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail7(data)                                   ((0x00000100&(data))>>8)
#define SYS_CRT_SE_BIST_ST_se_bist_fail6_shift                                       (7)
#define SYS_CRT_SE_BIST_ST_se_bist_fail6_mask                                        (0x00000080)
#define SYS_CRT_SE_BIST_ST_se_bist_fail6(data)                                       (0x00000080&((data)<<7))
#define SYS_CRT_SE_BIST_ST_se_bist_fail6_src(data)                                   ((0x00000080&(data))>>7)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail6(data)                                   ((0x00000080&(data))>>7)
#define SYS_CRT_SE_BIST_ST_se_bist_fail5_shift                                       (6)
#define SYS_CRT_SE_BIST_ST_se_bist_fail5_mask                                        (0x00000040)
#define SYS_CRT_SE_BIST_ST_se_bist_fail5(data)                                       (0x00000040&((data)<<6))
#define SYS_CRT_SE_BIST_ST_se_bist_fail5_src(data)                                   ((0x00000040&(data))>>6)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail5(data)                                   ((0x00000040&(data))>>6)
#define SYS_CRT_SE_BIST_ST_se_bist_fail4_shift                                       (5)
#define SYS_CRT_SE_BIST_ST_se_bist_fail4_mask                                        (0x00000020)
#define SYS_CRT_SE_BIST_ST_se_bist_fail4(data)                                       (0x00000020&((data)<<5))
#define SYS_CRT_SE_BIST_ST_se_bist_fail4_src(data)                                   ((0x00000020&(data))>>5)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail4(data)                                   ((0x00000020&(data))>>5)
#define SYS_CRT_SE_BIST_ST_se_bist_fail3_shift                                       (4)
#define SYS_CRT_SE_BIST_ST_se_bist_fail3_mask                                        (0x00000010)
#define SYS_CRT_SE_BIST_ST_se_bist_fail3(data)                                       (0x00000010&((data)<<4))
#define SYS_CRT_SE_BIST_ST_se_bist_fail3_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail3(data)                                   ((0x00000010&(data))>>4)
#define SYS_CRT_SE_BIST_ST_se_bist_fail2_shift                                       (3)
#define SYS_CRT_SE_BIST_ST_se_bist_fail2_mask                                        (0x00000008)
#define SYS_CRT_SE_BIST_ST_se_bist_fail2(data)                                       (0x00000008&((data)<<3))
#define SYS_CRT_SE_BIST_ST_se_bist_fail2_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail2(data)                                   ((0x00000008&(data))>>3)
#define SYS_CRT_SE_BIST_ST_se_bist_fail1_shift                                       (2)
#define SYS_CRT_SE_BIST_ST_se_bist_fail1_mask                                        (0x00000004)
#define SYS_CRT_SE_BIST_ST_se_bist_fail1(data)                                       (0x00000004&((data)<<2))
#define SYS_CRT_SE_BIST_ST_se_bist_fail1_src(data)                                   ((0x00000004&(data))>>2)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail1(data)                                   ((0x00000004&(data))>>2)
#define SYS_CRT_SE_BIST_ST_se_bist_fail0_shift                                       (1)
#define SYS_CRT_SE_BIST_ST_se_bist_fail0_mask                                        (0x00000002)
#define SYS_CRT_SE_BIST_ST_se_bist_fail0(data)                                       (0x00000002&((data)<<1))
#define SYS_CRT_SE_BIST_ST_se_bist_fail0_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_CRT_SE_BIST_ST_get_se_bist_fail0(data)                                   ((0x00000002&(data))>>1)
#define SYS_CRT_SE_BIST_ST_se_bist_done_shift                                        (0)
#define SYS_CRT_SE_BIST_ST_se_bist_done_mask                                         (0x00000001)
#define SYS_CRT_SE_BIST_ST_se_bist_done(data)                                        (0x00000001&((data)<<0))
#define SYS_CRT_SE_BIST_ST_se_bist_done_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_CRT_SE_BIST_ST_get_se_bist_done(data)                                    ((0x00000001&(data))>>0)


#define SYS_CRT_TP_BIST_ST                                                           0x18000560
#define SYS_CRT_TP_BIST_ST_reg_addr                                                  "0xB8000560"
#define SYS_CRT_TP_BIST_ST_reg                                                       0xB8000560
#define set_SYS_CRT_TP_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_TP_BIST_ST_reg)=data)
#define get_SYS_CRT_TP_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_TP_BIST_ST_reg))
#define SYS_CRT_TP_BIST_ST_inst_adr                                                  "0x0058"
#define SYS_CRT_TP_BIST_ST_inst                                                      0x0058
#define SYS_CRT_TP_BIST_ST_tp_bist_fail4_shift                                       (5)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail4_mask                                        (0x00000020)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail4(data)                                       (0x00000020&((data)<<5))
#define SYS_CRT_TP_BIST_ST_tp_bist_fail4_src(data)                                   ((0x00000020&(data))>>5)
#define SYS_CRT_TP_BIST_ST_get_tp_bist_fail4(data)                                   ((0x00000020&(data))>>5)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail3_shift                                       (4)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail3_mask                                        (0x00000010)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail3(data)                                       (0x00000010&((data)<<4))
#define SYS_CRT_TP_BIST_ST_tp_bist_fail3_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_CRT_TP_BIST_ST_get_tp_bist_fail3(data)                                   ((0x00000010&(data))>>4)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail2_shift                                       (3)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail2_mask                                        (0x00000008)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail2(data)                                       (0x00000008&((data)<<3))
#define SYS_CRT_TP_BIST_ST_tp_bist_fail2_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_CRT_TP_BIST_ST_get_tp_bist_fail2(data)                                   ((0x00000008&(data))>>3)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail1_shift                                       (2)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail1_mask                                        (0x00000004)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail1(data)                                       (0x00000004&((data)<<2))
#define SYS_CRT_TP_BIST_ST_tp_bist_fail1_src(data)                                   ((0x00000004&(data))>>2)
#define SYS_CRT_TP_BIST_ST_get_tp_bist_fail1(data)                                   ((0x00000004&(data))>>2)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail0_shift                                       (1)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail0_mask                                        (0x00000002)
#define SYS_CRT_TP_BIST_ST_tp_bist_fail0(data)                                       (0x00000002&((data)<<1))
#define SYS_CRT_TP_BIST_ST_tp_bist_fail0_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_CRT_TP_BIST_ST_get_tp_bist_fail0(data)                                   ((0x00000002&(data))>>1)
#define SYS_CRT_TP_BIST_ST_tp_bist_done_shift                                        (0)
#define SYS_CRT_TP_BIST_ST_tp_bist_done_mask                                         (0x00000001)
#define SYS_CRT_TP_BIST_ST_tp_bist_done(data)                                        (0x00000001&((data)<<0))
#define SYS_CRT_TP_BIST_ST_tp_bist_done_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_CRT_TP_BIST_ST_get_tp_bist_done(data)                                    ((0x00000001&(data))>>0)


#define SYS_CRT_VE1_BIST_ST                                                          0x18000564
#define SYS_CRT_VE1_BIST_ST_reg_addr                                                 "0xB8000564"
#define SYS_CRT_VE1_BIST_ST_reg                                                      0xB8000564
#define set_SYS_CRT_VE1_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE1_BIST_ST_reg)=data)
#define get_SYS_CRT_VE1_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE1_BIST_ST_reg))
#define SYS_CRT_VE1_BIST_ST_inst_adr                                                 "0x0059"
#define SYS_CRT_VE1_BIST_ST_inst                                                     0x0059
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail5_shift                                     (6)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail5_mask                                      (0x00000040)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail5(data)                                     (0x00000040&((data)<<6))
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail5_src(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE1_BIST_ST_get_ve1_bist_fail5(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail4_shift                                     (5)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail4_mask                                      (0x00000020)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail4(data)                                     (0x00000020&((data)<<5))
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail4_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE1_BIST_ST_get_ve1_bist_fail4(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail3_shift                                     (4)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE1_BIST_ST_get_ve1_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail2_shift                                     (3)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE1_BIST_ST_get_ve1_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail1_shift                                     (2)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE1_BIST_ST_get_ve1_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail0_shift                                     (1)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE1_BIST_ST_ve1_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE1_BIST_ST_get_ve1_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_done_shift                                      (0)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE1_BIST_ST_ve1_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE1_BIST_ST_ve1_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE1_BIST_ST_get_ve1_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VE2_BIST_ST                                                          0x18000568
#define SYS_CRT_VE2_BIST_ST_reg_addr                                                 "0xB8000568"
#define SYS_CRT_VE2_BIST_ST_reg                                                      0xB8000568
#define set_SYS_CRT_VE2_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE2_BIST_ST_reg)=data)
#define get_SYS_CRT_VE2_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE2_BIST_ST_reg))
#define SYS_CRT_VE2_BIST_ST_inst_adr                                                 "0x005A"
#define SYS_CRT_VE2_BIST_ST_inst                                                     0x005A
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail8_shift                                     (9)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail8_mask                                      (0x00000200)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail8(data)                                     (0x00000200&((data)<<9))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail8_src(data)                                 ((0x00000200&(data))>>9)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail8(data)                                 ((0x00000200&(data))>>9)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail7_shift                                     (8)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail7_mask                                      (0x00000100)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail7(data)                                     (0x00000100&((data)<<8))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail7_src(data)                                 ((0x00000100&(data))>>8)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail7(data)                                 ((0x00000100&(data))>>8)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail6_shift                                     (7)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail6_mask                                      (0x00000080)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail6(data)                                     (0x00000080&((data)<<7))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail6_src(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail6(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail5_shift                                     (6)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail5_mask                                      (0x00000040)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail5(data)                                     (0x00000040&((data)<<6))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail5_src(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail5(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail4_shift                                     (5)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail4_mask                                      (0x00000020)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail4(data)                                     (0x00000020&((data)<<5))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail4_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail4(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail3_shift                                     (4)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail2_shift                                     (3)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail1_shift                                     (2)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail0_shift                                     (1)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_done_shift                                      (0)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE2_BIST_ST_ve2_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE2_BIST_ST_ve2_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE2_BIST_ST_get_ve2_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VE3_BIST_ST                                                          0x1800056C
#define SYS_CRT_VE3_BIST_ST_reg_addr                                                 "0xB800056C"
#define SYS_CRT_VE3_BIST_ST_reg                                                      0xB800056C
#define set_SYS_CRT_VE3_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE3_BIST_ST_reg)=data)
#define get_SYS_CRT_VE3_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE3_BIST_ST_reg))
#define SYS_CRT_VE3_BIST_ST_inst_adr                                                 "0x005B"
#define SYS_CRT_VE3_BIST_ST_inst                                                     0x005B
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail3_shift                                     (4)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE3_BIST_ST_get_ve3_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail2_shift                                     (3)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE3_BIST_ST_get_ve3_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail1_shift                                     (2)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE3_BIST_ST_get_ve3_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail0_shift                                     (1)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE3_BIST_ST_ve3_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE3_BIST_ST_get_ve3_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_done_shift                                      (0)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE3_BIST_ST_ve3_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE3_BIST_ST_ve3_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE3_BIST_ST_get_ve3_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VE4_BIST_ST                                                          0x18000570
#define SYS_CRT_VE4_BIST_ST_reg_addr                                                 "0xB8000570"
#define SYS_CRT_VE4_BIST_ST_reg                                                      0xB8000570
#define set_SYS_CRT_VE4_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE4_BIST_ST_reg)=data)
#define get_SYS_CRT_VE4_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE4_BIST_ST_reg))
#define SYS_CRT_VE4_BIST_ST_inst_adr                                                 "0x005C"
#define SYS_CRT_VE4_BIST_ST_inst                                                     0x005C
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail6_shift                                     (7)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail6_mask                                      (0x00000080)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail6(data)                                     (0x00000080&((data)<<7))
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail6_src(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VE4_BIST_ST_get_ve4_bist_fail6(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail5_shift                                     (6)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail5_mask                                      (0x00000040)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail5(data)                                     (0x00000040&((data)<<6))
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail5_src(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE4_BIST_ST_get_ve4_bist_fail5(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail4_shift                                     (5)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail4_mask                                      (0x00000020)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail4(data)                                     (0x00000020&((data)<<5))
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail4_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE4_BIST_ST_get_ve4_bist_fail4(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail3_shift                                     (4)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE4_BIST_ST_get_ve4_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail2_shift                                     (3)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE4_BIST_ST_get_ve4_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail1_shift                                     (2)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE4_BIST_ST_get_ve4_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail0_shift                                     (1)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE4_BIST_ST_ve4_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE4_BIST_ST_get_ve4_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_done_shift                                      (0)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE4_BIST_ST_ve4_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE4_BIST_ST_ve4_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE4_BIST_ST_get_ve4_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VE5_BIST_ST                                                          0x18000574
#define SYS_CRT_VE5_BIST_ST_reg_addr                                                 "0xB8000574"
#define SYS_CRT_VE5_BIST_ST_reg                                                      0xB8000574
#define set_SYS_CRT_VE5_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE5_BIST_ST_reg)=data)
#define get_SYS_CRT_VE5_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE5_BIST_ST_reg))
#define SYS_CRT_VE5_BIST_ST_inst_adr                                                 "0x005D"
#define SYS_CRT_VE5_BIST_ST_inst                                                     0x005D
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail4_shift                                     (5)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail4_mask                                      (0x00000020)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail4(data)                                     (0x00000020&((data)<<5))
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail4_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE5_BIST_ST_get_ve5_bist_fail4(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail3_shift                                     (4)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE5_BIST_ST_get_ve5_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail2_shift                                     (3)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE5_BIST_ST_get_ve5_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail1_shift                                     (2)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE5_BIST_ST_get_ve5_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail0_shift                                     (1)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE5_BIST_ST_ve5_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE5_BIST_ST_get_ve5_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_done_shift                                      (0)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE5_BIST_ST_ve5_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE5_BIST_ST_ve5_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE5_BIST_ST_get_ve5_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VE6_BIST_ST                                                          0x18000578
#define SYS_CRT_VE6_BIST_ST_reg_addr                                                 "0xB8000578"
#define SYS_CRT_VE6_BIST_ST_reg                                                      0xB8000578
#define set_SYS_CRT_VE6_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE6_BIST_ST_reg)=data)
#define get_SYS_CRT_VE6_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE6_BIST_ST_reg))
#define SYS_CRT_VE6_BIST_ST_inst_adr                                                 "0x005E"
#define SYS_CRT_VE6_BIST_ST_inst                                                     0x005E
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail7_shift                                     (8)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail7_mask                                      (0x00000100)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail7(data)                                     (0x00000100&((data)<<8))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail7_src(data)                                 ((0x00000100&(data))>>8)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_fail7(data)                                 ((0x00000100&(data))>>8)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail6_shift                                     (7)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail6_mask                                      (0x00000080)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail6(data)                                     (0x00000080&((data)<<7))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail6_src(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_fail6(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail5_shift                                     (6)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail5_mask                                      (0x00000040)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail5(data)                                     (0x00000040&((data)<<6))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail5_src(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_fail5(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail4_shift                                     (5)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail4_mask                                      (0x00000020)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail4(data)                                     (0x00000020&((data)<<5))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail4_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_fail4(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail3_shift                                     (4)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail2_shift                                     (3)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail1_shift                                     (2)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail0_shift                                     (1)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_done_shift                                      (0)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE6_BIST_ST_ve6_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE6_BIST_ST_ve6_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE6_BIST_ST_get_ve6_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VE7_BIST_ST                                                          0x1800057C
#define SYS_CRT_VE7_BIST_ST_reg_addr                                                 "0xB800057C"
#define SYS_CRT_VE7_BIST_ST_reg                                                      0xB800057C
#define set_SYS_CRT_VE7_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE7_BIST_ST_reg)=data)
#define get_SYS_CRT_VE7_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE7_BIST_ST_reg))
#define SYS_CRT_VE7_BIST_ST_inst_adr                                                 "0x005F"
#define SYS_CRT_VE7_BIST_ST_inst                                                     0x005F
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail3_shift                                     (4)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE7_BIST_ST_get_ve7_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail2_shift                                     (3)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE7_BIST_ST_get_ve7_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail1_shift                                     (2)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE7_BIST_ST_get_ve7_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail0_shift                                     (1)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE7_BIST_ST_ve7_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE7_BIST_ST_get_ve7_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_done_shift                                      (0)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE7_BIST_ST_ve7_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE7_BIST_ST_ve7_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE7_BIST_ST_get_ve7_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VE8_BIST_ST                                                          0x18000580
#define SYS_CRT_VE8_BIST_ST_reg_addr                                                 "0xB8000580"
#define SYS_CRT_VE8_BIST_ST_reg                                                      0xB8000580
#define set_SYS_CRT_VE8_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE8_BIST_ST_reg)=data)
#define get_SYS_CRT_VE8_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE8_BIST_ST_reg))
#define SYS_CRT_VE8_BIST_ST_inst_adr                                                 "0x0060"
#define SYS_CRT_VE8_BIST_ST_inst                                                     0x0060
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail9_shift                                     (10)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail9_mask                                      (0x00000400)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail9(data)                                     (0x00000400&((data)<<10))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail9_src(data)                                 ((0x00000400&(data))>>10)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail9(data)                                 ((0x00000400&(data))>>10)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail8_shift                                     (9)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail8_mask                                      (0x00000200)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail8(data)                                     (0x00000200&((data)<<9))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail8_src(data)                                 ((0x00000200&(data))>>9)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail8(data)                                 ((0x00000200&(data))>>9)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail7_shift                                     (8)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail7_mask                                      (0x00000100)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail7(data)                                     (0x00000100&((data)<<8))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail7_src(data)                                 ((0x00000100&(data))>>8)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail7(data)                                 ((0x00000100&(data))>>8)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail6_shift                                     (7)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail6_mask                                      (0x00000080)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail6(data)                                     (0x00000080&((data)<<7))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail6_src(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail6(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail5_shift                                     (6)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail5_mask                                      (0x00000040)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail5(data)                                     (0x00000040&((data)<<6))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail5_src(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail5(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail4_shift                                     (5)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail4_mask                                      (0x00000020)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail4(data)                                     (0x00000020&((data)<<5))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail4_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail4(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail3_shift                                     (4)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail2_shift                                     (3)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail1_shift                                     (2)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail0_shift                                     (1)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_done_shift                                      (0)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE8_BIST_ST_ve8_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE8_BIST_ST_ve8_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE8_BIST_ST_get_ve8_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VE9_BIST_ST                                                          0x18000584
#define SYS_CRT_VE9_BIST_ST_reg_addr                                                 "0xB8000584"
#define SYS_CRT_VE9_BIST_ST_reg                                                      0xB8000584
#define set_SYS_CRT_VE9_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE9_BIST_ST_reg)=data)
#define get_SYS_CRT_VE9_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE9_BIST_ST_reg))
#define SYS_CRT_VE9_BIST_ST_inst_adr                                                 "0x0061"
#define SYS_CRT_VE9_BIST_ST_inst                                                     0x0061
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail2_shift                                     (3)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE9_BIST_ST_get_ve9_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail1_shift                                     (2)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE9_BIST_ST_get_ve9_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail0_shift                                     (1)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VE9_BIST_ST_ve9_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE9_BIST_ST_get_ve9_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_done_shift                                      (0)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VE9_BIST_ST_ve9_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VE9_BIST_ST_ve9_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VE9_BIST_ST_get_ve9_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VO1_BIST_ST                                                          0x18000588
#define SYS_CRT_VO1_BIST_ST_reg_addr                                                 "0xB8000588"
#define SYS_CRT_VO1_BIST_ST_reg                                                      0xB8000588
#define set_SYS_CRT_VO1_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO1_BIST_ST_reg)=data)
#define get_SYS_CRT_VO1_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VO1_BIST_ST_reg))
#define SYS_CRT_VO1_BIST_ST_inst_adr                                                 "0x0062"
#define SYS_CRT_VO1_BIST_ST_inst                                                     0x0062
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail5_shift                                     (6)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail5_mask                                      (0x00000040)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail5(data)                                     (0x00000040&((data)<<6))
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail5_src(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VO1_BIST_ST_get_vo1_bist_fail5(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail4_shift                                     (5)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail4_mask                                      (0x00000020)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail4(data)                                     (0x00000020&((data)<<5))
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail4_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VO1_BIST_ST_get_vo1_bist_fail4(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail3_shift                                     (4)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VO1_BIST_ST_get_vo1_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail2_shift                                     (3)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VO1_BIST_ST_get_vo1_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail1_shift                                     (2)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VO1_BIST_ST_get_vo1_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail0_shift                                     (1)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VO1_BIST_ST_vo1_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VO1_BIST_ST_get_vo1_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_done_shift                                      (0)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VO1_BIST_ST_vo1_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VO1_BIST_ST_vo1_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VO1_BIST_ST_get_vo1_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VO2_BIST_ST                                                          0x1800058C
#define SYS_CRT_VO2_BIST_ST_reg_addr                                                 "0xB800058C"
#define SYS_CRT_VO2_BIST_ST_reg                                                      0xB800058C
#define set_SYS_CRT_VO2_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO2_BIST_ST_reg)=data)
#define get_SYS_CRT_VO2_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VO2_BIST_ST_reg))
#define SYS_CRT_VO2_BIST_ST_inst_adr                                                 "0x0063"
#define SYS_CRT_VO2_BIST_ST_inst                                                     0x0063
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail6_shift                                     (7)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail6_mask                                      (0x00000080)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail6(data)                                     (0x00000080&((data)<<7))
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail6_src(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VO2_BIST_ST_get_vo2_bist_fail6(data)                                 ((0x00000080&(data))>>7)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail5_shift                                     (6)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail5_mask                                      (0x00000040)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail5(data)                                     (0x00000040&((data)<<6))
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail5_src(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VO2_BIST_ST_get_vo2_bist_fail5(data)                                 ((0x00000040&(data))>>6)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail4_shift                                     (5)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail4_mask                                      (0x00000020)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail4(data)                                     (0x00000020&((data)<<5))
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail4_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VO2_BIST_ST_get_vo2_bist_fail4(data)                                 ((0x00000020&(data))>>5)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail3_shift                                     (4)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail3_mask                                      (0x00000010)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail3(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail3_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VO2_BIST_ST_get_vo2_bist_fail3(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail2_shift                                     (3)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail2_mask                                      (0x00000008)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail2(data)                                     (0x00000008&((data)<<3))
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VO2_BIST_ST_get_vo2_bist_fail2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail1_shift                                     (2)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VO2_BIST_ST_get_vo2_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail0_shift                                     (1)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VO2_BIST_ST_vo2_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VO2_BIST_ST_get_vo2_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_done_shift                                      (0)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VO2_BIST_ST_vo2_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VO2_BIST_ST_vo2_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VO2_BIST_ST_get_vo2_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_VO3_BIST_ST                                                          0x18000590
#define SYS_CRT_VO3_BIST_ST_reg_addr                                                 "0xB8000590"
#define SYS_CRT_VO3_BIST_ST_reg                                                      0xB8000590
#define set_SYS_CRT_VO3_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO3_BIST_ST_reg)=data)
#define get_SYS_CRT_VO3_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VO3_BIST_ST_reg))
#define SYS_CRT_VO3_BIST_ST_inst_adr                                                 "0x0064"
#define SYS_CRT_VO3_BIST_ST_inst                                                     0x0064
#define SYS_CRT_VO3_BIST_ST_vo3_bist_fail1_shift                                     (2)
#define SYS_CRT_VO3_BIST_ST_vo3_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_VO3_BIST_ST_vo3_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_VO3_BIST_ST_vo3_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VO3_BIST_ST_get_vo3_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_VO3_BIST_ST_vo3_bist_fail0_shift                                     (1)
#define SYS_CRT_VO3_BIST_ST_vo3_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_VO3_BIST_ST_vo3_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_VO3_BIST_ST_vo3_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VO3_BIST_ST_get_vo3_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_VO3_BIST_ST_vo3_bist_done_shift                                      (0)
#define SYS_CRT_VO3_BIST_ST_vo3_bist_done_mask                                       (0x00000001)
#define SYS_CRT_VO3_BIST_ST_vo3_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_VO3_BIST_ST_vo3_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_VO3_BIST_ST_get_vo3_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_ACPU_BIST_ST                                                         0x18000594
#define SYS_CRT_ACPU_BIST_ST_reg_addr                                                "0xB8000594"
#define SYS_CRT_ACPU_BIST_ST_reg                                                     0xB8000594
#define set_SYS_CRT_ACPU_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_ACPU_BIST_ST_reg)=data)
#define get_SYS_CRT_ACPU_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_ACPU_BIST_ST_reg))
#define SYS_CRT_ACPU_BIST_ST_inst_adr                                                "0x0065"
#define SYS_CRT_ACPU_BIST_ST_inst                                                    0x0065
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail3_shift                                   (4)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_ACPU_BIST_ST_get_acpu_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail2_shift                                   (3)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_ACPU_BIST_ST_get_acpu_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail1_shift                                   (2)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_ACPU_BIST_ST_get_acpu_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail0_shift                                   (1)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_ACPU_BIST_ST_get_acpu_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_done_shift                                    (0)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_done_mask                                     (0x00000001)
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_ACPU_BIST_ST_acpu_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_ACPU_BIST_ST_get_acpu_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_VCPU_BIST_ST                                                         0x18000598
#define SYS_CRT_VCPU_BIST_ST_reg_addr                                                "0xB8000598"
#define SYS_CRT_VCPU_BIST_ST_reg                                                     0xB8000598
#define set_SYS_CRT_VCPU_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VCPU_BIST_ST_reg)=data)
#define get_SYS_CRT_VCPU_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VCPU_BIST_ST_reg))
#define SYS_CRT_VCPU_BIST_ST_inst_adr                                                "0x0066"
#define SYS_CRT_VCPU_BIST_ST_inst                                                    0x0066
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail2_shift                                   (3)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_VCPU_BIST_ST_get_vcpu_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail1_shift                                   (2)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_VCPU_BIST_ST_get_vcpu_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail0_shift                                   (1)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_VCPU_BIST_ST_get_vcpu_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_done_shift                                    (0)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_done_mask                                     (0x00000001)
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_VCPU_BIST_ST_vcpu_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_VCPU_BIST_ST_get_vcpu_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_IC_BIST_ST                                                      0x1800059C
#define SYS_CRT_SCPU_IC_BIST_ST_reg_addr                                             "0xB800059C"
#define SYS_CRT_SCPU_IC_BIST_ST_reg                                                  0xB800059C
#define set_SYS_CRT_SCPU_IC_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_BIST_ST_reg)=data)
#define get_SYS_CRT_SCPU_IC_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_BIST_ST_reg))
#define SYS_CRT_SCPU_IC_BIST_ST_inst_adr                                             "0x0067"
#define SYS_CRT_SCPU_IC_BIST_ST_inst                                                 0x0067
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_fail1_shift                             (2)
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_IC_BIST_ST_get_scpu_ic_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_fail0_shift                             (1)
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_IC_BIST_ST_get_scpu_ic_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_done_shift                              (0)
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_done_mask                               (0x00000001)
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_IC_BIST_ST_scpu_ic_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_IC_BIST_ST_get_scpu_ic_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_DC_BIST_ST                                                      0x180005A0
#define SYS_CRT_SCPU_DC_BIST_ST_reg_addr                                             "0xB80005A0"
#define SYS_CRT_SCPU_DC_BIST_ST_reg                                                  0xB80005A0
#define set_SYS_CRT_SCPU_DC_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC_BIST_ST_reg)=data)
#define get_SYS_CRT_SCPU_DC_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC_BIST_ST_reg))
#define SYS_CRT_SCPU_DC_BIST_ST_inst_adr                                             "0x0068"
#define SYS_CRT_SCPU_DC_BIST_ST_inst                                                 0x0068
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail11_shift                            (12)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail11_mask                             (0x00001000)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail11(data)                            (0x00001000&((data)<<12))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail11_src(data)                        ((0x00001000&(data))>>12)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail11(data)                        ((0x00001000&(data))>>12)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail10_shift                            (11)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail10_mask                             (0x00000800)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail10(data)                            (0x00000800&((data)<<11))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail10_src(data)                        ((0x00000800&(data))>>11)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail10(data)                        ((0x00000800&(data))>>11)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail9_shift                             (10)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail9_mask                              (0x00000400)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail9(data)                             (0x00000400&((data)<<10))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail9_src(data)                         ((0x00000400&(data))>>10)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail9(data)                         ((0x00000400&(data))>>10)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail8_shift                             (9)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail8_mask                              (0x00000200)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail8(data)                             (0x00000200&((data)<<9))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail8_src(data)                         ((0x00000200&(data))>>9)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail8(data)                         ((0x00000200&(data))>>9)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail7_shift                             (8)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail7_mask                              (0x00000100)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail7(data)                             (0x00000100&((data)<<8))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail7_src(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail7(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail6_shift                             (7)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail6_mask                              (0x00000080)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail6(data)                             (0x00000080&((data)<<7))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail6_src(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail6(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail5_shift                             (6)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail4_shift                             (5)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail3_shift                             (4)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail2_shift                             (3)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail1_shift                             (2)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail0_shift                             (1)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_done_shift                              (0)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_done_mask                               (0x00000001)
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_DC_BIST_ST_scpu_dc_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_DC_BIST_ST_get_scpu_dc_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_GPU1_BIST_ST                                                         0x180005A4
#define SYS_CRT_GPU1_BIST_ST_reg_addr                                                "0xB80005A4"
#define SYS_CRT_GPU1_BIST_ST_reg                                                     0xB80005A4
#define set_SYS_CRT_GPU1_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU1_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU1_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU1_BIST_ST_reg))
#define SYS_CRT_GPU1_BIST_ST_inst_adr                                                "0x0069"
#define SYS_CRT_GPU1_BIST_ST_inst                                                    0x0069
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail8_shift                                   (9)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail8_mask                                    (0x00000200)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail8(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail8_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail8(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_done_shift                                    (0)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU1_BIST_ST_gpu1_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU1_BIST_ST_get_gpu1_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU2_BIST_ST                                                         0x180005A8
#define SYS_CRT_GPU2_BIST_ST_reg_addr                                                "0xB80005A8"
#define SYS_CRT_GPU2_BIST_ST_reg                                                     0xB80005A8
#define set_SYS_CRT_GPU2_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU2_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU2_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU2_BIST_ST_reg))
#define SYS_CRT_GPU2_BIST_ST_inst_adr                                                "0x006A"
#define SYS_CRT_GPU2_BIST_ST_inst                                                    0x006A
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail9_shift                                   (10)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail9_mask                                    (0x00000400)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail9(data)                                   (0x00000400&((data)<<10))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail9_src(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail9(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail8_shift                                   (9)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail8_mask                                    (0x00000200)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail8(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail8_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail8(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_done_shift                                    (0)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU2_BIST_ST_gpu2_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU2_BIST_ST_get_gpu2_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU3_BIST_ST                                                         0x180005AC
#define SYS_CRT_GPU3_BIST_ST_reg_addr                                                "0xB80005AC"
#define SYS_CRT_GPU3_BIST_ST_reg                                                     0xB80005AC
#define set_SYS_CRT_GPU3_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU3_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU3_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU3_BIST_ST_reg))
#define SYS_CRT_GPU3_BIST_ST_inst_adr                                                "0x006B"
#define SYS_CRT_GPU3_BIST_ST_inst                                                    0x006B
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail10_shift                                  (11)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail10_mask                                   (0x00000800)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail10(data)                                  (0x00000800&((data)<<11))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail10_src(data)                              ((0x00000800&(data))>>11)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail10(data)                              ((0x00000800&(data))>>11)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail9_shift                                   (10)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail9_mask                                    (0x00000400)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail9(data)                                   (0x00000400&((data)<<10))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail9_src(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail9(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail8_shift                                   (9)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail8_mask                                    (0x00000200)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail8(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail8_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail8(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_done_shift                                    (0)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU3_BIST_ST_gpu3_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU3_BIST_ST_get_gpu3_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU4_BIST_ST                                                         0x180005B0
#define SYS_CRT_GPU4_BIST_ST_reg_addr                                                "0xB80005B0"
#define SYS_CRT_GPU4_BIST_ST_reg                                                     0xB80005B0
#define set_SYS_CRT_GPU4_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU4_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU4_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU4_BIST_ST_reg))
#define SYS_CRT_GPU4_BIST_ST_inst_adr                                                "0x006C"
#define SYS_CRT_GPU4_BIST_ST_inst                                                    0x006C
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail9_shift                                   (10)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail9_mask                                    (0x00000400)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail9(data)                                   (0x00000400&((data)<<10))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail9_src(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail9(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail8_shift                                   (9)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail8_mask                                    (0x00000200)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail8(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail8_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail8(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_done_shift                                    (0)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU4_BIST_ST_gpu4_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU4_BIST_ST_get_gpu4_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU5_BIST_ST                                                         0x180005B4
#define SYS_CRT_GPU5_BIST_ST_reg_addr                                                "0xB80005B4"
#define SYS_CRT_GPU5_BIST_ST_reg                                                     0xB80005B4
#define set_SYS_CRT_GPU5_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU5_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU5_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU5_BIST_ST_reg))
#define SYS_CRT_GPU5_BIST_ST_inst_adr                                                "0x006D"
#define SYS_CRT_GPU5_BIST_ST_inst                                                    0x006D
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail9_shift                                   (10)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail9_mask                                    (0x00000400)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail9(data)                                   (0x00000400&((data)<<10))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail9_src(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail9(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail8_shift                                   (9)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail8_mask                                    (0x00000200)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail8(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail8_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail8(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_done_shift                                    (0)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU5_BIST_ST_gpu5_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU5_BIST_ST_get_gpu5_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU6_BIST_ST                                                         0x180005B8
#define SYS_CRT_GPU6_BIST_ST_reg_addr                                                "0xB80005B8"
#define SYS_CRT_GPU6_BIST_ST_reg                                                     0xB80005B8
#define set_SYS_CRT_GPU6_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU6_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU6_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU6_BIST_ST_reg))
#define SYS_CRT_GPU6_BIST_ST_inst_adr                                                "0x006E"
#define SYS_CRT_GPU6_BIST_ST_inst                                                    0x006E
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_done_shift                                    (0)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU6_BIST_ST_gpu6_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU6_BIST_ST_get_gpu6_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU7_BIST_ST                                                         0x180005BC
#define SYS_CRT_GPU7_BIST_ST_reg_addr                                                "0xB80005BC"
#define SYS_CRT_GPU7_BIST_ST_reg                                                     0xB80005BC
#define set_SYS_CRT_GPU7_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU7_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU7_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU7_BIST_ST_reg))
#define SYS_CRT_GPU7_BIST_ST_inst_adr                                                "0x006F"
#define SYS_CRT_GPU7_BIST_ST_inst                                                    0x006F
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail11_shift                                  (12)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail11_mask                                   (0x00001000)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail11(data)                                  (0x00001000&((data)<<12))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail11_src(data)                              ((0x00001000&(data))>>12)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail11(data)                              ((0x00001000&(data))>>12)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail10_shift                                  (11)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail10_mask                                   (0x00000800)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail10(data)                                  (0x00000800&((data)<<11))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail10_src(data)                              ((0x00000800&(data))>>11)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail10(data)                              ((0x00000800&(data))>>11)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail9_shift                                   (10)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail9_mask                                    (0x00000400)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail9(data)                                   (0x00000400&((data)<<10))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail9_src(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail9(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail8_shift                                   (9)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail8_mask                                    (0x00000200)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail8(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail8_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail8(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_done_shift                                    (0)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU7_BIST_ST_gpu7_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU7_BIST_ST_get_gpu7_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU8_BIST_ST                                                         0x180005C0
#define SYS_CRT_GPU8_BIST_ST_reg_addr                                                "0xB80005C0"
#define SYS_CRT_GPU8_BIST_ST_reg                                                     0xB80005C0
#define set_SYS_CRT_GPU8_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU8_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU8_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU8_BIST_ST_reg))
#define SYS_CRT_GPU8_BIST_ST_inst_adr                                                "0x0070"
#define SYS_CRT_GPU8_BIST_ST_inst                                                    0x0070
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail10_shift                                  (11)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail10_mask                                   (0x00000800)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail10(data)                                  (0x00000800&((data)<<11))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail10_src(data)                              ((0x00000800&(data))>>11)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail10(data)                              ((0x00000800&(data))>>11)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail9_shift                                   (10)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail9_mask                                    (0x00000400)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail9(data)                                   (0x00000400&((data)<<10))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail9_src(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail9(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail8_shift                                   (9)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail8_mask                                    (0x00000200)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail8(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail8_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail8(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_done_shift                                    (0)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU8_BIST_ST_gpu8_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU8_BIST_ST_get_gpu8_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU9_BIST_ST                                                         0x180005C4
#define SYS_CRT_GPU9_BIST_ST_reg_addr                                                "0xB80005C4"
#define SYS_CRT_GPU9_BIST_ST_reg                                                     0xB80005C4
#define set_SYS_CRT_GPU9_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU9_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU9_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU9_BIST_ST_reg))
#define SYS_CRT_GPU9_BIST_ST_inst_adr                                                "0x0071"
#define SYS_CRT_GPU9_BIST_ST_inst                                                    0x0071
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail9_shift                                   (10)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail9_mask                                    (0x00000400)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail9(data)                                   (0x00000400&((data)<<10))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail9_src(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail9(data)                               ((0x00000400&(data))>>10)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail8_shift                                   (9)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail8_mask                                    (0x00000200)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail8(data)                                   (0x00000200&((data)<<9))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail8_src(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail8(data)                               ((0x00000200&(data))>>9)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail7_shift                                   (8)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail7_mask                                    (0x00000100)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail7(data)                                   (0x00000100&((data)<<8))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail7_src(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail7(data)                               ((0x00000100&(data))>>8)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail6_shift                                   (7)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail6_mask                                    (0x00000080)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail6(data)                                   (0x00000080&((data)<<7))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail6_src(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail6(data)                               ((0x00000080&(data))>>7)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail5_shift                                   (6)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail5_mask                                    (0x00000040)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail5(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail5_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail5(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail4_shift                                   (5)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail4_mask                                    (0x00000020)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail4(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail4_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail4(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail3_shift                                   (4)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail3_mask                                    (0x00000010)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail3(data)                                   (0x00000010&((data)<<4))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail3_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail3(data)                               ((0x00000010&(data))>>4)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail2_shift                                   (3)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail2_mask                                    (0x00000008)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail2(data)                                   (0x00000008&((data)<<3))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail2_src(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail2(data)                               ((0x00000008&(data))>>3)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail1_shift                                   (2)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail1_mask                                    (0x00000004)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail1(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail1_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail1(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail0_shift                                   (1)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail0_mask                                    (0x00000002)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail0(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_fail0_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_fail0(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_done_shift                                    (0)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_done_mask                                     (0x00000001)
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_done(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_GPU9_BIST_ST_gpu9_bist_done_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_GPU9_BIST_ST_get_gpu9_bist_done(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_GPU10_BIST_ST                                                        0x180005C8
#define SYS_CRT_GPU10_BIST_ST_reg_addr                                               "0xB80005C8"
#define SYS_CRT_GPU10_BIST_ST_reg                                                    0xB80005C8
#define set_SYS_CRT_GPU10_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU10_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU10_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU10_BIST_ST_reg))
#define SYS_CRT_GPU10_BIST_ST_inst_adr                                               "0x0072"
#define SYS_CRT_GPU10_BIST_ST_inst                                                   0x0072
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail9_shift                                 (10)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail9_mask                                  (0x00000400)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail9(data)                                 (0x00000400&((data)<<10))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail9_src(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail9(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail8_shift                                 (9)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail8_mask                                  (0x00000200)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail8(data)                                 (0x00000200&((data)<<9))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail8_src(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail8(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail7_shift                                 (8)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail7_mask                                  (0x00000100)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail7(data)                                 (0x00000100&((data)<<8))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail7_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail7(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail6_shift                                 (7)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail6_mask                                  (0x00000080)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail6(data)                                 (0x00000080&((data)<<7))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail6_src(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail6(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail5_shift                                 (6)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail5_mask                                  (0x00000040)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail5(data)                                 (0x00000040&((data)<<6))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail5_src(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail5(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail4_shift                                 (5)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail4_mask                                  (0x00000020)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail4(data)                                 (0x00000020&((data)<<5))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail4_src(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail4(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail3_shift                                 (4)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail3_mask                                  (0x00000010)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail3(data)                                 (0x00000010&((data)<<4))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail3_src(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail3(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail2_shift                                 (3)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail2_mask                                  (0x00000008)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail2(data)                                 (0x00000008&((data)<<3))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail2_src(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail2(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail1_shift                                 (2)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail0_shift                                 (1)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_done_shift                                  (0)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_done_mask                                   (0x00000001)
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_GPU10_BIST_ST_gpu10_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_GPU10_BIST_ST_get_gpu10_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_GPU11_BIST_ST                                                        0x180005CC
#define SYS_CRT_GPU11_BIST_ST_reg_addr                                               "0xB80005CC"
#define SYS_CRT_GPU11_BIST_ST_reg                                                    0xB80005CC
#define set_SYS_CRT_GPU11_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU11_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU11_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU11_BIST_ST_reg))
#define SYS_CRT_GPU11_BIST_ST_inst_adr                                               "0x0073"
#define SYS_CRT_GPU11_BIST_ST_inst                                                   0x0073
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail9_shift                                 (10)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail9_mask                                  (0x00000400)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail9(data)                                 (0x00000400&((data)<<10))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail9_src(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail9(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail8_shift                                 (9)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail8_mask                                  (0x00000200)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail8(data)                                 (0x00000200&((data)<<9))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail8_src(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail8(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail7_shift                                 (8)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail7_mask                                  (0x00000100)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail7(data)                                 (0x00000100&((data)<<8))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail7_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail7(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail6_shift                                 (7)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail6_mask                                  (0x00000080)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail6(data)                                 (0x00000080&((data)<<7))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail6_src(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail6(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail5_shift                                 (6)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail5_mask                                  (0x00000040)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail5(data)                                 (0x00000040&((data)<<6))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail5_src(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail5(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail4_shift                                 (5)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail4_mask                                  (0x00000020)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail4(data)                                 (0x00000020&((data)<<5))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail4_src(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail4(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail3_shift                                 (4)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail3_mask                                  (0x00000010)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail3(data)                                 (0x00000010&((data)<<4))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail3_src(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail3(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail2_shift                                 (3)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail2_mask                                  (0x00000008)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail2(data)                                 (0x00000008&((data)<<3))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail2_src(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail2(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail1_shift                                 (2)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail0_shift                                 (1)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_done_shift                                  (0)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_done_mask                                   (0x00000001)
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_GPU11_BIST_ST_gpu11_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_GPU11_BIST_ST_get_gpu11_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_GPU12_BIST_ST                                                        0x180005D0
#define SYS_CRT_GPU12_BIST_ST_reg_addr                                               "0xB80005D0"
#define SYS_CRT_GPU12_BIST_ST_reg                                                    0xB80005D0
#define set_SYS_CRT_GPU12_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU12_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU12_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU12_BIST_ST_reg))
#define SYS_CRT_GPU12_BIST_ST_inst_adr                                               "0x0074"
#define SYS_CRT_GPU12_BIST_ST_inst                                                   0x0074
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail9_shift                                 (10)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail9_mask                                  (0x00000400)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail9(data)                                 (0x00000400&((data)<<10))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail9_src(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail9(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail8_shift                                 (9)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail8_mask                                  (0x00000200)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail8(data)                                 (0x00000200&((data)<<9))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail8_src(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail8(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail7_shift                                 (8)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail7_mask                                  (0x00000100)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail7(data)                                 (0x00000100&((data)<<8))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail7_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail7(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail6_shift                                 (7)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail6_mask                                  (0x00000080)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail6(data)                                 (0x00000080&((data)<<7))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail6_src(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail6(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail5_shift                                 (6)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail5_mask                                  (0x00000040)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail5(data)                                 (0x00000040&((data)<<6))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail5_src(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail5(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail4_shift                                 (5)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail4_mask                                  (0x00000020)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail4(data)                                 (0x00000020&((data)<<5))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail4_src(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail4(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail3_shift                                 (4)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail3_mask                                  (0x00000010)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail3(data)                                 (0x00000010&((data)<<4))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail3_src(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail3(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail2_shift                                 (3)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail2_mask                                  (0x00000008)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail2(data)                                 (0x00000008&((data)<<3))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail2_src(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail2(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail1_shift                                 (2)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail0_shift                                 (1)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_done_shift                                  (0)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_done_mask                                   (0x00000001)
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_GPU12_BIST_ST_gpu12_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_GPU12_BIST_ST_get_gpu12_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_GPU13_BIST_ST                                                        0x180005D4
#define SYS_CRT_GPU13_BIST_ST_reg_addr                                               "0xB80005D4"
#define SYS_CRT_GPU13_BIST_ST_reg                                                    0xB80005D4
#define set_SYS_CRT_GPU13_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU13_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU13_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU13_BIST_ST_reg))
#define SYS_CRT_GPU13_BIST_ST_inst_adr                                               "0x0075"
#define SYS_CRT_GPU13_BIST_ST_inst                                                   0x0075
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail9_shift                                 (10)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail9_mask                                  (0x00000400)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail9(data)                                 (0x00000400&((data)<<10))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail9_src(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail9(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail8_shift                                 (9)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail8_mask                                  (0x00000200)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail8(data)                                 (0x00000200&((data)<<9))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail8_src(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail8(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail7_shift                                 (8)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail7_mask                                  (0x00000100)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail7(data)                                 (0x00000100&((data)<<8))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail7_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail7(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail6_shift                                 (7)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail6_mask                                  (0x00000080)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail6(data)                                 (0x00000080&((data)<<7))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail6_src(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail6(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail5_shift                                 (6)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail5_mask                                  (0x00000040)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail5(data)                                 (0x00000040&((data)<<6))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail5_src(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail5(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail4_shift                                 (5)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail4_mask                                  (0x00000020)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail4(data)                                 (0x00000020&((data)<<5))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail4_src(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail4(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail3_shift                                 (4)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail3_mask                                  (0x00000010)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail3(data)                                 (0x00000010&((data)<<4))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail3_src(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail3(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail2_shift                                 (3)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail2_mask                                  (0x00000008)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail2(data)                                 (0x00000008&((data)<<3))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail2_src(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail2(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail1_shift                                 (2)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail0_shift                                 (1)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_done_shift                                  (0)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_done_mask                                   (0x00000001)
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_GPU13_BIST_ST_gpu13_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_GPU13_BIST_ST_get_gpu13_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_GPU14_BIST_ST                                                        0x180005D8
#define SYS_CRT_GPU14_BIST_ST_reg_addr                                               "0xB80005D8"
#define SYS_CRT_GPU14_BIST_ST_reg                                                    0xB80005D8
#define set_SYS_CRT_GPU14_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU14_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU14_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU14_BIST_ST_reg))
#define SYS_CRT_GPU14_BIST_ST_inst_adr                                               "0x0076"
#define SYS_CRT_GPU14_BIST_ST_inst                                                   0x0076
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail9_shift                                 (10)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail9_mask                                  (0x00000400)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail9(data)                                 (0x00000400&((data)<<10))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail9_src(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail9(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail8_shift                                 (9)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail8_mask                                  (0x00000200)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail8(data)                                 (0x00000200&((data)<<9))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail8_src(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail8(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail7_shift                                 (8)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail7_mask                                  (0x00000100)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail7(data)                                 (0x00000100&((data)<<8))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail7_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail7(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail6_shift                                 (7)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail6_mask                                  (0x00000080)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail6(data)                                 (0x00000080&((data)<<7))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail6_src(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail6(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail5_shift                                 (6)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail5_mask                                  (0x00000040)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail5(data)                                 (0x00000040&((data)<<6))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail5_src(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail5(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail4_shift                                 (5)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail4_mask                                  (0x00000020)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail4(data)                                 (0x00000020&((data)<<5))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail4_src(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail4(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail3_shift                                 (4)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail3_mask                                  (0x00000010)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail3(data)                                 (0x00000010&((data)<<4))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail3_src(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail3(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail2_shift                                 (3)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail2_mask                                  (0x00000008)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail2(data)                                 (0x00000008&((data)<<3))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail2_src(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail2(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail1_shift                                 (2)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail0_shift                                 (1)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_done_shift                                  (0)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_done_mask                                   (0x00000001)
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_GPU14_BIST_ST_gpu14_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_GPU14_BIST_ST_get_gpu14_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_GPU15_BIST_ST                                                        0x180005DC
#define SYS_CRT_GPU15_BIST_ST_reg_addr                                               "0xB80005DC"
#define SYS_CRT_GPU15_BIST_ST_reg                                                    0xB80005DC
#define set_SYS_CRT_GPU15_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU15_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU15_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU15_BIST_ST_reg))
#define SYS_CRT_GPU15_BIST_ST_inst_adr                                               "0x0077"
#define SYS_CRT_GPU15_BIST_ST_inst                                                   0x0077
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail9_shift                                 (10)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail9_mask                                  (0x00000400)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail9(data)                                 (0x00000400&((data)<<10))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail9_src(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail9(data)                             ((0x00000400&(data))>>10)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail8_shift                                 (9)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail8_mask                                  (0x00000200)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail8(data)                                 (0x00000200&((data)<<9))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail8_src(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail8(data)                             ((0x00000200&(data))>>9)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail7_shift                                 (8)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail7_mask                                  (0x00000100)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail7(data)                                 (0x00000100&((data)<<8))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail7_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail7(data)                             ((0x00000100&(data))>>8)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail6_shift                                 (7)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail6_mask                                  (0x00000080)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail6(data)                                 (0x00000080&((data)<<7))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail6_src(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail6(data)                             ((0x00000080&(data))>>7)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail5_shift                                 (6)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail5_mask                                  (0x00000040)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail5(data)                                 (0x00000040&((data)<<6))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail5_src(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail5(data)                             ((0x00000040&(data))>>6)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail4_shift                                 (5)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail4_mask                                  (0x00000020)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail4(data)                                 (0x00000020&((data)<<5))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail4_src(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail4(data)                             ((0x00000020&(data))>>5)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail3_shift                                 (4)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail3_mask                                  (0x00000010)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail3(data)                                 (0x00000010&((data)<<4))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail3_src(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail3(data)                             ((0x00000010&(data))>>4)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail2_shift                                 (3)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail2_mask                                  (0x00000008)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail2(data)                                 (0x00000008&((data)<<3))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail2_src(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail2(data)                             ((0x00000008&(data))>>3)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail1_shift                                 (2)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail1_mask                                  (0x00000004)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail1(data)                                 (0x00000004&((data)<<2))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail1_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail1(data)                             ((0x00000004&(data))>>2)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail0_shift                                 (1)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail0_mask                                  (0x00000002)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail0(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_fail0_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_fail0(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_done_shift                                  (0)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_done_mask                                   (0x00000001)
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_done(data)                                  (0x00000001&((data)<<0))
#define SYS_CRT_GPU15_BIST_ST_gpu15_bist_done_src(data)                              ((0x00000001&(data))>>0)
#define SYS_CRT_GPU15_BIST_ST_get_gpu15_bist_done(data)                              ((0x00000001&(data))>>0)


#define SYS_CRT_USB_BIST_ST                                                          0x180005E0
#define SYS_CRT_USB_BIST_ST_reg_addr                                                 "0xB80005E0"
#define SYS_CRT_USB_BIST_ST_reg                                                      0xB80005E0
#define set_SYS_CRT_USB_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_USB_BIST_ST_reg)=data)
#define get_SYS_CRT_USB_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_USB_BIST_ST_reg))
#define SYS_CRT_USB_BIST_ST_inst_adr                                                 "0x0078"
#define SYS_CRT_USB_BIST_ST_inst                                                     0x0078
#define SYS_CRT_USB_BIST_ST_usb_bist_fail1_shift                                     (2)
#define SYS_CRT_USB_BIST_ST_usb_bist_fail1_mask                                      (0x00000004)
#define SYS_CRT_USB_BIST_ST_usb_bist_fail1(data)                                     (0x00000004&((data)<<2))
#define SYS_CRT_USB_BIST_ST_usb_bist_fail1_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_USB_BIST_ST_get_usb_bist_fail1(data)                                 ((0x00000004&(data))>>2)
#define SYS_CRT_USB_BIST_ST_usb_bist_fail0_shift                                     (1)
#define SYS_CRT_USB_BIST_ST_usb_bist_fail0_mask                                      (0x00000002)
#define SYS_CRT_USB_BIST_ST_usb_bist_fail0(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_USB_BIST_ST_usb_bist_fail0_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_USB_BIST_ST_get_usb_bist_fail0(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_USB_BIST_ST_usb_bist_done_shift                                      (0)
#define SYS_CRT_USB_BIST_ST_usb_bist_done_mask                                       (0x00000001)
#define SYS_CRT_USB_BIST_ST_usb_bist_done(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_USB_BIST_ST_usb_bist_done_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_USB_BIST_ST_get_usb_bist_done(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_DRF_START_PAUSE                                                      0x18000600
#define SYS_CRT_DRF_START_PAUSE_reg_addr                                             "0xB8000600"
#define SYS_CRT_DRF_START_PAUSE_reg                                                  0xB8000600
#define set_SYS_CRT_DRF_START_PAUSE_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_START_PAUSE_reg)=data)
#define get_SYS_CRT_DRF_START_PAUSE_reg   (*((volatile unsigned int*) SYS_CRT_DRF_START_PAUSE_reg))
#define SYS_CRT_DRF_START_PAUSE_inst_adr                                             "0x0080"
#define SYS_CRT_DRF_START_PAUSE_inst                                                 0x0080
#define SYS_CRT_DRF_START_PAUSE_vo3_drf_start_pause_shift                            (27)
#define SYS_CRT_DRF_START_PAUSE_vo3_drf_start_pause_mask                             (0x08000000)
#define SYS_CRT_DRF_START_PAUSE_vo3_drf_start_pause(data)                            (0x08000000&((data)<<27))
#define SYS_CRT_DRF_START_PAUSE_vo3_drf_start_pause_src(data)                        ((0x08000000&(data))>>27)
#define SYS_CRT_DRF_START_PAUSE_get_vo3_drf_start_pause(data)                        ((0x08000000&(data))>>27)
#define SYS_CRT_DRF_START_PAUSE_vo2_drf_start_pause_shift                            (26)
#define SYS_CRT_DRF_START_PAUSE_vo2_drf_start_pause_mask                             (0x04000000)
#define SYS_CRT_DRF_START_PAUSE_vo2_drf_start_pause(data)                            (0x04000000&((data)<<26))
#define SYS_CRT_DRF_START_PAUSE_vo2_drf_start_pause_src(data)                        ((0x04000000&(data))>>26)
#define SYS_CRT_DRF_START_PAUSE_get_vo2_drf_start_pause(data)                        ((0x04000000&(data))>>26)
#define SYS_CRT_DRF_START_PAUSE_vo1_drf_start_pause_shift                            (25)
#define SYS_CRT_DRF_START_PAUSE_vo1_drf_start_pause_mask                             (0x02000000)
#define SYS_CRT_DRF_START_PAUSE_vo1_drf_start_pause(data)                            (0x02000000&((data)<<25))
#define SYS_CRT_DRF_START_PAUSE_vo1_drf_start_pause_src(data)                        ((0x02000000&(data))>>25)
#define SYS_CRT_DRF_START_PAUSE_get_vo1_drf_start_pause(data)                        ((0x02000000&(data))>>25)
#define SYS_CRT_DRF_START_PAUSE_ve9_drf_start_pause_shift                            (24)
#define SYS_CRT_DRF_START_PAUSE_ve9_drf_start_pause_mask                             (0x01000000)
#define SYS_CRT_DRF_START_PAUSE_ve9_drf_start_pause(data)                            (0x01000000&((data)<<24))
#define SYS_CRT_DRF_START_PAUSE_ve9_drf_start_pause_src(data)                        ((0x01000000&(data))>>24)
#define SYS_CRT_DRF_START_PAUSE_get_ve9_drf_start_pause(data)                        ((0x01000000&(data))>>24)
#define SYS_CRT_DRF_START_PAUSE_ve8_drf_start_pause_shift                            (23)
#define SYS_CRT_DRF_START_PAUSE_ve8_drf_start_pause_mask                             (0x00800000)
#define SYS_CRT_DRF_START_PAUSE_ve8_drf_start_pause(data)                            (0x00800000&((data)<<23))
#define SYS_CRT_DRF_START_PAUSE_ve8_drf_start_pause_src(data)                        ((0x00800000&(data))>>23)
#define SYS_CRT_DRF_START_PAUSE_get_ve8_drf_start_pause(data)                        ((0x00800000&(data))>>23)
#define SYS_CRT_DRF_START_PAUSE_ve7_drf_start_pause_shift                            (22)
#define SYS_CRT_DRF_START_PAUSE_ve7_drf_start_pause_mask                             (0x00400000)
#define SYS_CRT_DRF_START_PAUSE_ve7_drf_start_pause(data)                            (0x00400000&((data)<<22))
#define SYS_CRT_DRF_START_PAUSE_ve7_drf_start_pause_src(data)                        ((0x00400000&(data))>>22)
#define SYS_CRT_DRF_START_PAUSE_get_ve7_drf_start_pause(data)                        ((0x00400000&(data))>>22)
#define SYS_CRT_DRF_START_PAUSE_ve6_drf_start_pause_shift                            (21)
#define SYS_CRT_DRF_START_PAUSE_ve6_drf_start_pause_mask                             (0x00200000)
#define SYS_CRT_DRF_START_PAUSE_ve6_drf_start_pause(data)                            (0x00200000&((data)<<21))
#define SYS_CRT_DRF_START_PAUSE_ve6_drf_start_pause_src(data)                        ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_START_PAUSE_get_ve6_drf_start_pause(data)                        ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_START_PAUSE_ve5_drf_start_pause_shift                            (20)
#define SYS_CRT_DRF_START_PAUSE_ve5_drf_start_pause_mask                             (0x00100000)
#define SYS_CRT_DRF_START_PAUSE_ve5_drf_start_pause(data)                            (0x00100000&((data)<<20))
#define SYS_CRT_DRF_START_PAUSE_ve5_drf_start_pause_src(data)                        ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_START_PAUSE_get_ve5_drf_start_pause(data)                        ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_START_PAUSE_ve4_drf_start_pause_shift                            (19)
#define SYS_CRT_DRF_START_PAUSE_ve4_drf_start_pause_mask                             (0x00080000)
#define SYS_CRT_DRF_START_PAUSE_ve4_drf_start_pause(data)                            (0x00080000&((data)<<19))
#define SYS_CRT_DRF_START_PAUSE_ve4_drf_start_pause_src(data)                        ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_START_PAUSE_get_ve4_drf_start_pause(data)                        ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_START_PAUSE_ve3_drf_start_pause_shift                            (18)
#define SYS_CRT_DRF_START_PAUSE_ve3_drf_start_pause_mask                             (0x00040000)
#define SYS_CRT_DRF_START_PAUSE_ve3_drf_start_pause(data)                            (0x00040000&((data)<<18))
#define SYS_CRT_DRF_START_PAUSE_ve3_drf_start_pause_src(data)                        ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_START_PAUSE_get_ve3_drf_start_pause(data)                        ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_START_PAUSE_ve2_drf_start_pause_shift                            (17)
#define SYS_CRT_DRF_START_PAUSE_ve2_drf_start_pause_mask                             (0x00020000)
#define SYS_CRT_DRF_START_PAUSE_ve2_drf_start_pause(data)                            (0x00020000&((data)<<17))
#define SYS_CRT_DRF_START_PAUSE_ve2_drf_start_pause_src(data)                        ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_START_PAUSE_get_ve2_drf_start_pause(data)                        ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_START_PAUSE_ve1_drf_start_pause_shift                            (16)
#define SYS_CRT_DRF_START_PAUSE_ve1_drf_start_pause_mask                             (0x00010000)
#define SYS_CRT_DRF_START_PAUSE_ve1_drf_start_pause(data)                            (0x00010000&((data)<<16))
#define SYS_CRT_DRF_START_PAUSE_ve1_drf_start_pause_src(data)                        ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_START_PAUSE_get_ve1_drf_start_pause(data)                        ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_START_PAUSE_tp_drf_start_pause_shift                             (15)
#define SYS_CRT_DRF_START_PAUSE_tp_drf_start_pause_mask                              (0x00008000)
#define SYS_CRT_DRF_START_PAUSE_tp_drf_start_pause(data)                             (0x00008000&((data)<<15))
#define SYS_CRT_DRF_START_PAUSE_tp_drf_start_pause_src(data)                         ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_START_PAUSE_get_tp_drf_start_pause(data)                         ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_START_PAUSE_se_drf_start_pause_shift                             (14)
#define SYS_CRT_DRF_START_PAUSE_se_drf_start_pause_mask                              (0x00004000)
#define SYS_CRT_DRF_START_PAUSE_se_drf_start_pause(data)                             (0x00004000&((data)<<14))
#define SYS_CRT_DRF_START_PAUSE_se_drf_start_pause_src(data)                         ((0x00004000&(data))>>14)
#define SYS_CRT_DRF_START_PAUSE_get_se_drf_start_pause(data)                         ((0x00004000&(data))>>14)
#define SYS_CRT_DRF_START_PAUSE_pcie2_drf_start_pause_shift                          (12)
#define SYS_CRT_DRF_START_PAUSE_pcie2_drf_start_pause_mask                           (0x00001000)
#define SYS_CRT_DRF_START_PAUSE_pcie2_drf_start_pause(data)                          (0x00001000&((data)<<12))
#define SYS_CRT_DRF_START_PAUSE_pcie2_drf_start_pause_src(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_START_PAUSE_get_pcie2_drf_start_pause(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_START_PAUSE_pcie1_drf_start_pause_shift                          (11)
#define SYS_CRT_DRF_START_PAUSE_pcie1_drf_start_pause_mask                           (0x00000800)
#define SYS_CRT_DRF_START_PAUSE_pcie1_drf_start_pause(data)                          (0x00000800&((data)<<11))
#define SYS_CRT_DRF_START_PAUSE_pcie1_drf_start_pause_src(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_START_PAUSE_get_pcie1_drf_start_pause(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_START_PAUSE_hdmi_md_drf_start_pause_shift                        (10)
#define SYS_CRT_DRF_START_PAUSE_hdmi_md_drf_start_pause_mask                         (0x00000400)
#define SYS_CRT_DRF_START_PAUSE_hdmi_md_drf_start_pause(data)                        (0x00000400&((data)<<10))
#define SYS_CRT_DRF_START_PAUSE_hdmi_md_drf_start_pause_src(data)                    ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_START_PAUSE_get_hdmi_md_drf_start_pause(data)                    ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_START_PAUSE_vde_drf_start_pause_shift                            (9)
#define SYS_CRT_DRF_START_PAUSE_vde_drf_start_pause_mask                             (0x00000200)
#define SYS_CRT_DRF_START_PAUSE_vde_drf_start_pause(data)                            (0x00000200&((data)<<9))
#define SYS_CRT_DRF_START_PAUSE_vde_drf_start_pause_src(data)                        ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_START_PAUSE_get_vde_drf_start_pause(data)                        ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_START_PAUSE_dc2_drf_start_pause_shift                            (8)
#define SYS_CRT_DRF_START_PAUSE_dc2_drf_start_pause_mask                             (0x00000100)
#define SYS_CRT_DRF_START_PAUSE_dc2_drf_start_pause(data)                            (0x00000100&((data)<<8))
#define SYS_CRT_DRF_START_PAUSE_dc2_drf_start_pause_src(data)                        ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_START_PAUSE_get_dc2_drf_start_pause(data)                        ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_START_PAUSE_dc1_drf_start_pause_shift                            (7)
#define SYS_CRT_DRF_START_PAUSE_dc1_drf_start_pause_mask                             (0x00000080)
#define SYS_CRT_DRF_START_PAUSE_dc1_drf_start_pause(data)                            (0x00000080&((data)<<7))
#define SYS_CRT_DRF_START_PAUSE_dc1_drf_start_pause_src(data)                        ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_START_PAUSE_get_dc1_drf_start_pause(data)                        ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_START_PAUSE_cr_nf_drf_start_pause_shift                          (6)
#define SYS_CRT_DRF_START_PAUSE_cr_nf_drf_start_pause_mask                           (0x00000040)
#define SYS_CRT_DRF_START_PAUSE_cr_nf_drf_start_pause(data)                          (0x00000040&((data)<<6))
#define SYS_CRT_DRF_START_PAUSE_cr_nf_drf_start_pause_src(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_START_PAUSE_get_cr_nf_drf_start_pause(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_START_PAUSE_cp_sata_drf_start_pause_shift                        (5)
#define SYS_CRT_DRF_START_PAUSE_cp_sata_drf_start_pause_mask                         (0x00000020)
#define SYS_CRT_DRF_START_PAUSE_cp_sata_drf_start_pause(data)                        (0x00000020&((data)<<5))
#define SYS_CRT_DRF_START_PAUSE_cp_sata_drf_start_pause_src(data)                    ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_START_PAUSE_get_cp_sata_drf_start_pause(data)                    ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_START_PAUSE_ae_drf_start_pause_shift                             (3)
#define SYS_CRT_DRF_START_PAUSE_ae_drf_start_pause_mask                              (0x00000008)
#define SYS_CRT_DRF_START_PAUSE_ae_drf_start_pause(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_DRF_START_PAUSE_ae_drf_start_pause_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_START_PAUSE_get_ae_drf_start_pause(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_START_PAUSE_etn_drf_start_pause_shift                            (2)
#define SYS_CRT_DRF_START_PAUSE_etn_drf_start_pause_mask                             (0x00000004)
#define SYS_CRT_DRF_START_PAUSE_etn_drf_start_pause(data)                            (0x00000004&((data)<<2))
#define SYS_CRT_DRF_START_PAUSE_etn_drf_start_pause_src(data)                        ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_START_PAUSE_get_etn_drf_start_pause(data)                        ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_START_PAUSE_aio2_drf_start_pause_shift                           (1)
#define SYS_CRT_DRF_START_PAUSE_aio2_drf_start_pause_mask                            (0x00000002)
#define SYS_CRT_DRF_START_PAUSE_aio2_drf_start_pause(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_DRF_START_PAUSE_aio2_drf_start_pause_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_START_PAUSE_get_aio2_drf_start_pause(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_START_PAUSE_aio1_drf_start_pause_shift                           (0)
#define SYS_CRT_DRF_START_PAUSE_aio1_drf_start_pause_mask                            (0x00000001)
#define SYS_CRT_DRF_START_PAUSE_aio1_drf_start_pause(data)                           (0x00000001&((data)<<0))
#define SYS_CRT_DRF_START_PAUSE_aio1_drf_start_pause_src(data)                       ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_START_PAUSE_get_aio1_drf_start_pause(data)                       ((0x00000001&(data))>>0)


#define SYS_CRT_DRF_START_PAUSE2                                                     0x18000604
#define SYS_CRT_DRF_START_PAUSE2_reg_addr                                            "0xB8000604"
#define SYS_CRT_DRF_START_PAUSE2_reg                                                 0xB8000604
#define set_SYS_CRT_DRF_START_PAUSE2_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_START_PAUSE2_reg)=data)
#define get_SYS_CRT_DRF_START_PAUSE2_reg   (*((volatile unsigned int*) SYS_CRT_DRF_START_PAUSE2_reg))
#define SYS_CRT_DRF_START_PAUSE2_inst_adr                                            "0x0081"
#define SYS_CRT_DRF_START_PAUSE2_inst                                                0x0081
#define SYS_CRT_DRF_START_PAUSE2_usb_drf_start_pause_shift                           (20)
#define SYS_CRT_DRF_START_PAUSE2_usb_drf_start_pause_mask                            (0x00100000)
#define SYS_CRT_DRF_START_PAUSE2_usb_drf_start_pause(data)                           (0x00100000&((data)<<20))
#define SYS_CRT_DRF_START_PAUSE2_usb_drf_start_pause_src(data)                       ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_START_PAUSE2_get_usb_drf_start_pause(data)                       ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_START_PAUSE2_gpu15_drf_start_pause_shift                         (19)
#define SYS_CRT_DRF_START_PAUSE2_gpu15_drf_start_pause_mask                          (0x00080000)
#define SYS_CRT_DRF_START_PAUSE2_gpu15_drf_start_pause(data)                         (0x00080000&((data)<<19))
#define SYS_CRT_DRF_START_PAUSE2_gpu15_drf_start_pause_src(data)                     ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu15_drf_start_pause(data)                     ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_START_PAUSE2_gpu14_drf_start_pause_shift                         (18)
#define SYS_CRT_DRF_START_PAUSE2_gpu14_drf_start_pause_mask                          (0x00040000)
#define SYS_CRT_DRF_START_PAUSE2_gpu14_drf_start_pause(data)                         (0x00040000&((data)<<18))
#define SYS_CRT_DRF_START_PAUSE2_gpu14_drf_start_pause_src(data)                     ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu14_drf_start_pause(data)                     ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_START_PAUSE2_gpu13_drf_start_pause_shift                         (17)
#define SYS_CRT_DRF_START_PAUSE2_gpu13_drf_start_pause_mask                          (0x00020000)
#define SYS_CRT_DRF_START_PAUSE2_gpu13_drf_start_pause(data)                         (0x00020000&((data)<<17))
#define SYS_CRT_DRF_START_PAUSE2_gpu13_drf_start_pause_src(data)                     ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu13_drf_start_pause(data)                     ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_START_PAUSE2_gpu12_drf_start_pause_shift                         (16)
#define SYS_CRT_DRF_START_PAUSE2_gpu12_drf_start_pause_mask                          (0x00010000)
#define SYS_CRT_DRF_START_PAUSE2_gpu12_drf_start_pause(data)                         (0x00010000&((data)<<16))
#define SYS_CRT_DRF_START_PAUSE2_gpu12_drf_start_pause_src(data)                     ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu12_drf_start_pause(data)                     ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_START_PAUSE2_gpu11_drf_start_pause_shift                         (15)
#define SYS_CRT_DRF_START_PAUSE2_gpu11_drf_start_pause_mask                          (0x00008000)
#define SYS_CRT_DRF_START_PAUSE2_gpu11_drf_start_pause(data)                         (0x00008000&((data)<<15))
#define SYS_CRT_DRF_START_PAUSE2_gpu11_drf_start_pause_src(data)                     ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu11_drf_start_pause(data)                     ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_START_PAUSE2_gpu10_drf_start_pause_shift                         (14)
#define SYS_CRT_DRF_START_PAUSE2_gpu10_drf_start_pause_mask                          (0x00004000)
#define SYS_CRT_DRF_START_PAUSE2_gpu10_drf_start_pause(data)                         (0x00004000&((data)<<14))
#define SYS_CRT_DRF_START_PAUSE2_gpu10_drf_start_pause_src(data)                     ((0x00004000&(data))>>14)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu10_drf_start_pause(data)                     ((0x00004000&(data))>>14)
#define SYS_CRT_DRF_START_PAUSE2_gpu9_drf_start_pause_shift                          (13)
#define SYS_CRT_DRF_START_PAUSE2_gpu9_drf_start_pause_mask                           (0x00002000)
#define SYS_CRT_DRF_START_PAUSE2_gpu9_drf_start_pause(data)                          (0x00002000&((data)<<13))
#define SYS_CRT_DRF_START_PAUSE2_gpu9_drf_start_pause_src(data)                      ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu9_drf_start_pause(data)                      ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_START_PAUSE2_gpu8_drf_start_pause_shift                          (12)
#define SYS_CRT_DRF_START_PAUSE2_gpu8_drf_start_pause_mask                           (0x00001000)
#define SYS_CRT_DRF_START_PAUSE2_gpu8_drf_start_pause(data)                          (0x00001000&((data)<<12))
#define SYS_CRT_DRF_START_PAUSE2_gpu8_drf_start_pause_src(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu8_drf_start_pause(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_START_PAUSE2_gpu7_drf_start_pause_shift                          (11)
#define SYS_CRT_DRF_START_PAUSE2_gpu7_drf_start_pause_mask                           (0x00000800)
#define SYS_CRT_DRF_START_PAUSE2_gpu7_drf_start_pause(data)                          (0x00000800&((data)<<11))
#define SYS_CRT_DRF_START_PAUSE2_gpu7_drf_start_pause_src(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu7_drf_start_pause(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_START_PAUSE2_gpu6_drf_start_pause_shift                          (10)
#define SYS_CRT_DRF_START_PAUSE2_gpu6_drf_start_pause_mask                           (0x00000400)
#define SYS_CRT_DRF_START_PAUSE2_gpu6_drf_start_pause(data)                          (0x00000400&((data)<<10))
#define SYS_CRT_DRF_START_PAUSE2_gpu6_drf_start_pause_src(data)                      ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu6_drf_start_pause(data)                      ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_START_PAUSE2_gpu5_drf_start_pause_shift                          (9)
#define SYS_CRT_DRF_START_PAUSE2_gpu5_drf_start_pause_mask                           (0x00000200)
#define SYS_CRT_DRF_START_PAUSE2_gpu5_drf_start_pause(data)                          (0x00000200&((data)<<9))
#define SYS_CRT_DRF_START_PAUSE2_gpu5_drf_start_pause_src(data)                      ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu5_drf_start_pause(data)                      ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_START_PAUSE2_gpu4_drf_start_pause_shift                          (8)
#define SYS_CRT_DRF_START_PAUSE2_gpu4_drf_start_pause_mask                           (0x00000100)
#define SYS_CRT_DRF_START_PAUSE2_gpu4_drf_start_pause(data)                          (0x00000100&((data)<<8))
#define SYS_CRT_DRF_START_PAUSE2_gpu4_drf_start_pause_src(data)                      ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu4_drf_start_pause(data)                      ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_START_PAUSE2_gpu3_drf_start_pause_shift                          (7)
#define SYS_CRT_DRF_START_PAUSE2_gpu3_drf_start_pause_mask                           (0x00000080)
#define SYS_CRT_DRF_START_PAUSE2_gpu3_drf_start_pause(data)                          (0x00000080&((data)<<7))
#define SYS_CRT_DRF_START_PAUSE2_gpu3_drf_start_pause_src(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu3_drf_start_pause(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_START_PAUSE2_gpu2_drf_start_pause_shift                          (6)
#define SYS_CRT_DRF_START_PAUSE2_gpu2_drf_start_pause_mask                           (0x00000040)
#define SYS_CRT_DRF_START_PAUSE2_gpu2_drf_start_pause(data)                          (0x00000040&((data)<<6))
#define SYS_CRT_DRF_START_PAUSE2_gpu2_drf_start_pause_src(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu2_drf_start_pause(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_START_PAUSE2_gpu1_drf_start_pause_shift                          (5)
#define SYS_CRT_DRF_START_PAUSE2_gpu1_drf_start_pause_mask                           (0x00000020)
#define SYS_CRT_DRF_START_PAUSE2_gpu1_drf_start_pause(data)                          (0x00000020&((data)<<5))
#define SYS_CRT_DRF_START_PAUSE2_gpu1_drf_start_pause_src(data)                      ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_START_PAUSE2_get_gpu1_drf_start_pause(data)                      ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_START_PAUSE2_scpu_dc_drf_start_pause_shift                       (3)
#define SYS_CRT_DRF_START_PAUSE2_scpu_dc_drf_start_pause_mask                        (0x00000008)
#define SYS_CRT_DRF_START_PAUSE2_scpu_dc_drf_start_pause(data)                       (0x00000008&((data)<<3))
#define SYS_CRT_DRF_START_PAUSE2_scpu_dc_drf_start_pause_src(data)                   ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_START_PAUSE2_get_scpu_dc_drf_start_pause(data)                   ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_START_PAUSE2_scpu_ic_drf_start_pause_shift                       (2)
#define SYS_CRT_DRF_START_PAUSE2_scpu_ic_drf_start_pause_mask                        (0x00000004)
#define SYS_CRT_DRF_START_PAUSE2_scpu_ic_drf_start_pause(data)                       (0x00000004&((data)<<2))
#define SYS_CRT_DRF_START_PAUSE2_scpu_ic_drf_start_pause_src(data)                   ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_START_PAUSE2_get_scpu_ic_drf_start_pause(data)                   ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_START_PAUSE2_vcpu_drf_start_pause_shift                          (1)
#define SYS_CRT_DRF_START_PAUSE2_vcpu_drf_start_pause_mask                           (0x00000002)
#define SYS_CRT_DRF_START_PAUSE2_vcpu_drf_start_pause(data)                          (0x00000002&((data)<<1))
#define SYS_CRT_DRF_START_PAUSE2_vcpu_drf_start_pause_src(data)                      ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_START_PAUSE2_get_vcpu_drf_start_pause(data)                      ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_START_PAUSE2_acpu_drf_start_pause_shift                          (0)
#define SYS_CRT_DRF_START_PAUSE2_acpu_drf_start_pause_mask                           (0x00000001)
#define SYS_CRT_DRF_START_PAUSE2_acpu_drf_start_pause(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_DRF_START_PAUSE2_acpu_drf_start_pause_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_START_PAUSE2_get_acpu_drf_start_pause(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_DRF_TEST_RESUME                                                      0x18000510
#define SYS_CRT_DRF_TEST_RESUME_reg_addr                                             "0xB8000510"
#define SYS_CRT_DRF_TEST_RESUME_reg                                                  0xB8000510
#define set_SYS_CRT_DRF_TEST_RESUME_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_TEST_RESUME_reg)=data)
#define get_SYS_CRT_DRF_TEST_RESUME_reg   (*((volatile unsigned int*) SYS_CRT_DRF_TEST_RESUME_reg))
#define SYS_CRT_DRF_TEST_RESUME_inst_adr                                             "0x0082"
#define SYS_CRT_DRF_TEST_RESUME_inst                                                 0x0082
#define SYS_CRT_DRF_TEST_RESUME_vo3_drf_test_resume_shift                            (28)
#define SYS_CRT_DRF_TEST_RESUME_vo3_drf_test_resume_mask                             (0x10000000)
#define SYS_CRT_DRF_TEST_RESUME_vo3_drf_test_resume(data)                            (0x10000000&((data)<<28))
#define SYS_CRT_DRF_TEST_RESUME_vo3_drf_test_resume_src(data)                        ((0x10000000&(data))>>28)
#define SYS_CRT_DRF_TEST_RESUME_get_vo3_drf_test_resume(data)                        ((0x10000000&(data))>>28)
#define SYS_CRT_DRF_TEST_RESUME_vo2_drf_test_resume_shift                            (27)
#define SYS_CRT_DRF_TEST_RESUME_vo2_drf_test_resume_mask                             (0x08000000)
#define SYS_CRT_DRF_TEST_RESUME_vo2_drf_test_resume(data)                            (0x08000000&((data)<<27))
#define SYS_CRT_DRF_TEST_RESUME_vo2_drf_test_resume_src(data)                        ((0x08000000&(data))>>27)
#define SYS_CRT_DRF_TEST_RESUME_get_vo2_drf_test_resume(data)                        ((0x08000000&(data))>>27)
#define SYS_CRT_DRF_TEST_RESUME_vo1_drf_test_resume_shift                            (26)
#define SYS_CRT_DRF_TEST_RESUME_vo1_drf_test_resume_mask                             (0x04000000)
#define SYS_CRT_DRF_TEST_RESUME_vo1_drf_test_resume(data)                            (0x04000000&((data)<<26))
#define SYS_CRT_DRF_TEST_RESUME_vo1_drf_test_resume_src(data)                        ((0x04000000&(data))>>26)
#define SYS_CRT_DRF_TEST_RESUME_get_vo1_drf_test_resume(data)                        ((0x04000000&(data))>>26)
#define SYS_CRT_DRF_TEST_RESUME_ve9_drf_test_resume_shift                            (25)
#define SYS_CRT_DRF_TEST_RESUME_ve9_drf_test_resume_mask                             (0x02000000)
#define SYS_CRT_DRF_TEST_RESUME_ve9_drf_test_resume(data)                            (0x02000000&((data)<<25))
#define SYS_CRT_DRF_TEST_RESUME_ve9_drf_test_resume_src(data)                        ((0x02000000&(data))>>25)
#define SYS_CRT_DRF_TEST_RESUME_get_ve9_drf_test_resume(data)                        ((0x02000000&(data))>>25)
#define SYS_CRT_DRF_TEST_RESUME_ve8_drf_test_resume_shift                            (24)
#define SYS_CRT_DRF_TEST_RESUME_ve8_drf_test_resume_mask                             (0x01000000)
#define SYS_CRT_DRF_TEST_RESUME_ve8_drf_test_resume(data)                            (0x01000000&((data)<<24))
#define SYS_CRT_DRF_TEST_RESUME_ve8_drf_test_resume_src(data)                        ((0x01000000&(data))>>24)
#define SYS_CRT_DRF_TEST_RESUME_get_ve8_drf_test_resume(data)                        ((0x01000000&(data))>>24)
#define SYS_CRT_DRF_TEST_RESUME_ve7_drf_test_resume_shift                            (23)
#define SYS_CRT_DRF_TEST_RESUME_ve7_drf_test_resume_mask                             (0x00800000)
#define SYS_CRT_DRF_TEST_RESUME_ve7_drf_test_resume(data)                            (0x00800000&((data)<<23))
#define SYS_CRT_DRF_TEST_RESUME_ve7_drf_test_resume_src(data)                        ((0x00800000&(data))>>23)
#define SYS_CRT_DRF_TEST_RESUME_get_ve7_drf_test_resume(data)                        ((0x00800000&(data))>>23)
#define SYS_CRT_DRF_TEST_RESUME_ve6_drf_test_resume_shift                            (22)
#define SYS_CRT_DRF_TEST_RESUME_ve6_drf_test_resume_mask                             (0x00400000)
#define SYS_CRT_DRF_TEST_RESUME_ve6_drf_test_resume(data)                            (0x00400000&((data)<<22))
#define SYS_CRT_DRF_TEST_RESUME_ve6_drf_test_resume_src(data)                        ((0x00400000&(data))>>22)
#define SYS_CRT_DRF_TEST_RESUME_get_ve6_drf_test_resume(data)                        ((0x00400000&(data))>>22)
#define SYS_CRT_DRF_TEST_RESUME_ve5_drf_test_resume_shift                            (21)
#define SYS_CRT_DRF_TEST_RESUME_ve5_drf_test_resume_mask                             (0x00200000)
#define SYS_CRT_DRF_TEST_RESUME_ve5_drf_test_resume(data)                            (0x00200000&((data)<<21))
#define SYS_CRT_DRF_TEST_RESUME_ve5_drf_test_resume_src(data)                        ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_TEST_RESUME_get_ve5_drf_test_resume(data)                        ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_TEST_RESUME_ve4_drf_test_resume_shift                            (20)
#define SYS_CRT_DRF_TEST_RESUME_ve4_drf_test_resume_mask                             (0x00100000)
#define SYS_CRT_DRF_TEST_RESUME_ve4_drf_test_resume(data)                            (0x00100000&((data)<<20))
#define SYS_CRT_DRF_TEST_RESUME_ve4_drf_test_resume_src(data)                        ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_TEST_RESUME_get_ve4_drf_test_resume(data)                        ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_TEST_RESUME_ve3_drf_test_resume_shift                            (19)
#define SYS_CRT_DRF_TEST_RESUME_ve3_drf_test_resume_mask                             (0x00080000)
#define SYS_CRT_DRF_TEST_RESUME_ve3_drf_test_resume(data)                            (0x00080000&((data)<<19))
#define SYS_CRT_DRF_TEST_RESUME_ve3_drf_test_resume_src(data)                        ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_TEST_RESUME_get_ve3_drf_test_resume(data)                        ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_TEST_RESUME_ve2_drf_test_resume_shift                            (18)
#define SYS_CRT_DRF_TEST_RESUME_ve2_drf_test_resume_mask                             (0x00040000)
#define SYS_CRT_DRF_TEST_RESUME_ve2_drf_test_resume(data)                            (0x00040000&((data)<<18))
#define SYS_CRT_DRF_TEST_RESUME_ve2_drf_test_resume_src(data)                        ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_TEST_RESUME_get_ve2_drf_test_resume(data)                        ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_TEST_RESUME_ve1_drf_test_resume_shift                            (17)
#define SYS_CRT_DRF_TEST_RESUME_ve1_drf_test_resume_mask                             (0x00020000)
#define SYS_CRT_DRF_TEST_RESUME_ve1_drf_test_resume(data)                            (0x00020000&((data)<<17))
#define SYS_CRT_DRF_TEST_RESUME_ve1_drf_test_resume_src(data)                        ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_TEST_RESUME_get_ve1_drf_test_resume(data)                        ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_TEST_RESUME_tp_drf_test_resume_shift                             (16)
#define SYS_CRT_DRF_TEST_RESUME_tp_drf_test_resume_mask                              (0x00010000)
#define SYS_CRT_DRF_TEST_RESUME_tp_drf_test_resume(data)                             (0x00010000&((data)<<16))
#define SYS_CRT_DRF_TEST_RESUME_tp_drf_test_resume_src(data)                         ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_TEST_RESUME_get_tp_drf_test_resume(data)                         ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_TEST_RESUME_se_drf_test_resume_shift                             (15)
#define SYS_CRT_DRF_TEST_RESUME_se_drf_test_resume_mask                              (0x00008000)
#define SYS_CRT_DRF_TEST_RESUME_se_drf_test_resume(data)                             (0x00008000&((data)<<15))
#define SYS_CRT_DRF_TEST_RESUME_se_drf_test_resume_src(data)                         ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_TEST_RESUME_get_se_drf_test_resume(data)                         ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_TEST_RESUME_pcie2_drf_test_resume_shift                          (13)
#define SYS_CRT_DRF_TEST_RESUME_pcie2_drf_test_resume_mask                           (0x00002000)
#define SYS_CRT_DRF_TEST_RESUME_pcie2_drf_test_resume(data)                          (0x00002000&((data)<<13))
#define SYS_CRT_DRF_TEST_RESUME_pcie2_drf_test_resume_src(data)                      ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_TEST_RESUME_get_pcie2_drf_test_resume(data)                      ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_TEST_RESUME_pcie1_drf_test_resume_shift                          (12)
#define SYS_CRT_DRF_TEST_RESUME_pcie1_drf_test_resume_mask                           (0x00001000)
#define SYS_CRT_DRF_TEST_RESUME_pcie1_drf_test_resume(data)                          (0x00001000&((data)<<12))
#define SYS_CRT_DRF_TEST_RESUME_pcie1_drf_test_resume_src(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_TEST_RESUME_get_pcie1_drf_test_resume(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_TEST_RESUME_hdmi_md_drf_test_resume_shift                        (11)
#define SYS_CRT_DRF_TEST_RESUME_hdmi_md_drf_test_resume_mask                         (0x00000800)
#define SYS_CRT_DRF_TEST_RESUME_hdmi_md_drf_test_resume(data)                        (0x00000800&((data)<<11))
#define SYS_CRT_DRF_TEST_RESUME_hdmi_md_drf_test_resume_src(data)                    ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_TEST_RESUME_get_hdmi_md_drf_test_resume(data)                    ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_TEST_RESUME_vde_drf_test_resume_shift                            (10)
#define SYS_CRT_DRF_TEST_RESUME_vde_drf_test_resume_mask                             (0x00000400)
#define SYS_CRT_DRF_TEST_RESUME_vde_drf_test_resume(data)                            (0x00000400&((data)<<10))
#define SYS_CRT_DRF_TEST_RESUME_vde_drf_test_resume_src(data)                        ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_TEST_RESUME_get_vde_drf_test_resume(data)                        ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_TEST_RESUME_dc2_drf_test_resume_shift                            (9)
#define SYS_CRT_DRF_TEST_RESUME_dc2_drf_test_resume_mask                             (0x00000200)
#define SYS_CRT_DRF_TEST_RESUME_dc2_drf_test_resume(data)                            (0x00000200&((data)<<9))
#define SYS_CRT_DRF_TEST_RESUME_dc2_drf_test_resume_src(data)                        ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_TEST_RESUME_get_dc2_drf_test_resume(data)                        ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_TEST_RESUME_dc1_drf_test_resume_shift                            (8)
#define SYS_CRT_DRF_TEST_RESUME_dc1_drf_test_resume_mask                             (0x00000100)
#define SYS_CRT_DRF_TEST_RESUME_dc1_drf_test_resume(data)                            (0x00000100&((data)<<8))
#define SYS_CRT_DRF_TEST_RESUME_dc1_drf_test_resume_src(data)                        ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_TEST_RESUME_get_dc1_drf_test_resume(data)                        ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_TEST_RESUME_cr_nf_drf_test_resume_shift                          (7)
#define SYS_CRT_DRF_TEST_RESUME_cr_nf_drf_test_resume_mask                           (0x00000080)
#define SYS_CRT_DRF_TEST_RESUME_cr_nf_drf_test_resume(data)                          (0x00000080&((data)<<7))
#define SYS_CRT_DRF_TEST_RESUME_cr_nf_drf_test_resume_src(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_TEST_RESUME_get_cr_nf_drf_test_resume(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_TEST_RESUME_cp_sata_drf_test_resume_shift                        (6)
#define SYS_CRT_DRF_TEST_RESUME_cp_sata_drf_test_resume_mask                         (0x00000040)
#define SYS_CRT_DRF_TEST_RESUME_cp_sata_drf_test_resume(data)                        (0x00000040&((data)<<6))
#define SYS_CRT_DRF_TEST_RESUME_cp_sata_drf_test_resume_src(data)                    ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_TEST_RESUME_get_cp_sata_drf_test_resume(data)                    ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_TEST_RESUME_ae_drf_test_resume_shift                             (4)
#define SYS_CRT_DRF_TEST_RESUME_ae_drf_test_resume_mask                              (0x00000010)
#define SYS_CRT_DRF_TEST_RESUME_ae_drf_test_resume(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_DRF_TEST_RESUME_ae_drf_test_resume_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_TEST_RESUME_get_ae_drf_test_resume(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_TEST_RESUME_etn_drf_test_resume_shift                            (3)
#define SYS_CRT_DRF_TEST_RESUME_etn_drf_test_resume_mask                             (0x00000008)
#define SYS_CRT_DRF_TEST_RESUME_etn_drf_test_resume(data)                            (0x00000008&((data)<<3))
#define SYS_CRT_DRF_TEST_RESUME_etn_drf_test_resume_src(data)                        ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_TEST_RESUME_get_etn_drf_test_resume(data)                        ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_TEST_RESUME_aio2_drf_test_resume_shift                           (2)
#define SYS_CRT_DRF_TEST_RESUME_aio2_drf_test_resume_mask                            (0x00000004)
#define SYS_CRT_DRF_TEST_RESUME_aio2_drf_test_resume(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_DRF_TEST_RESUME_aio2_drf_test_resume_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_TEST_RESUME_get_aio2_drf_test_resume(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_TEST_RESUME_aio1_drf_test_resume_shift                           (1)
#define SYS_CRT_DRF_TEST_RESUME_aio1_drf_test_resume_mask                            (0x00000002)
#define SYS_CRT_DRF_TEST_RESUME_aio1_drf_test_resume(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_DRF_TEST_RESUME_aio1_drf_test_resume_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_TEST_RESUME_get_aio1_drf_test_resume(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_TEST_RESUME_write_data_shift                                     (0)
#define SYS_CRT_DRF_TEST_RESUME_write_data_mask                                      (0x00000001)
#define SYS_CRT_DRF_TEST_RESUME_write_data(data)                                     (0x00000001&((data)<<0))
#define SYS_CRT_DRF_TEST_RESUME_write_data_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_TEST_RESUME_get_write_data(data)                                 ((0x00000001&(data))>>0)


#define SYS_CRT_DRF_TEST_RESUME2                                                     0x18000514
#define SYS_CRT_DRF_TEST_RESUME2_reg_addr                                            "0xB8000514"
#define SYS_CRT_DRF_TEST_RESUME2_reg                                                 0xB8000514
#define set_SYS_CRT_DRF_TEST_RESUME2_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_TEST_RESUME2_reg)=data)
#define get_SYS_CRT_DRF_TEST_RESUME2_reg   (*((volatile unsigned int*) SYS_CRT_DRF_TEST_RESUME2_reg))
#define SYS_CRT_DRF_TEST_RESUME2_inst_adr                                            "0x0083"
#define SYS_CRT_DRF_TEST_RESUME2_inst                                                0x0083
#define SYS_CRT_DRF_TEST_RESUME2_usb_drf_test_resume_shift                           (21)
#define SYS_CRT_DRF_TEST_RESUME2_usb_drf_test_resume_mask                            (0x00200000)
#define SYS_CRT_DRF_TEST_RESUME2_usb_drf_test_resume(data)                           (0x00200000&((data)<<21))
#define SYS_CRT_DRF_TEST_RESUME2_usb_drf_test_resume_src(data)                       ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_TEST_RESUME2_get_usb_drf_test_resume(data)                       ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_TEST_RESUME2_gpu15_drf_test_resume_shift                         (20)
#define SYS_CRT_DRF_TEST_RESUME2_gpu15_drf_test_resume_mask                          (0x00100000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu15_drf_test_resume(data)                         (0x00100000&((data)<<20))
#define SYS_CRT_DRF_TEST_RESUME2_gpu15_drf_test_resume_src(data)                     ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu15_drf_test_resume(data)                     ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_TEST_RESUME2_gpu14_drf_test_resume_shift                         (19)
#define SYS_CRT_DRF_TEST_RESUME2_gpu14_drf_test_resume_mask                          (0x00080000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu14_drf_test_resume(data)                         (0x00080000&((data)<<19))
#define SYS_CRT_DRF_TEST_RESUME2_gpu14_drf_test_resume_src(data)                     ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu14_drf_test_resume(data)                     ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_TEST_RESUME2_gpu13_drf_test_resume_shift                         (18)
#define SYS_CRT_DRF_TEST_RESUME2_gpu13_drf_test_resume_mask                          (0x00040000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu13_drf_test_resume(data)                         (0x00040000&((data)<<18))
#define SYS_CRT_DRF_TEST_RESUME2_gpu13_drf_test_resume_src(data)                     ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu13_drf_test_resume(data)                     ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_TEST_RESUME2_gpu12_drf_test_resume_shift                         (17)
#define SYS_CRT_DRF_TEST_RESUME2_gpu12_drf_test_resume_mask                          (0x00020000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu12_drf_test_resume(data)                         (0x00020000&((data)<<17))
#define SYS_CRT_DRF_TEST_RESUME2_gpu12_drf_test_resume_src(data)                     ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu12_drf_test_resume(data)                     ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_TEST_RESUME2_gpu11_drf_test_resume_shift                         (16)
#define SYS_CRT_DRF_TEST_RESUME2_gpu11_drf_test_resume_mask                          (0x00010000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu11_drf_test_resume(data)                         (0x00010000&((data)<<16))
#define SYS_CRT_DRF_TEST_RESUME2_gpu11_drf_test_resume_src(data)                     ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu11_drf_test_resume(data)                     ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_TEST_RESUME2_gpu10_drf_test_resume_shift                         (15)
#define SYS_CRT_DRF_TEST_RESUME2_gpu10_drf_test_resume_mask                          (0x00008000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu10_drf_test_resume(data)                         (0x00008000&((data)<<15))
#define SYS_CRT_DRF_TEST_RESUME2_gpu10_drf_test_resume_src(data)                     ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu10_drf_test_resume(data)                     ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_TEST_RESUME2_gpu9_drf_test_resume_shift                          (14)
#define SYS_CRT_DRF_TEST_RESUME2_gpu9_drf_test_resume_mask                           (0x00004000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu9_drf_test_resume(data)                          (0x00004000&((data)<<14))
#define SYS_CRT_DRF_TEST_RESUME2_gpu9_drf_test_resume_src(data)                      ((0x00004000&(data))>>14)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu9_drf_test_resume(data)                      ((0x00004000&(data))>>14)
#define SYS_CRT_DRF_TEST_RESUME2_gpu8_drf_test_resume_shift                          (13)
#define SYS_CRT_DRF_TEST_RESUME2_gpu8_drf_test_resume_mask                           (0x00002000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu8_drf_test_resume(data)                          (0x00002000&((data)<<13))
#define SYS_CRT_DRF_TEST_RESUME2_gpu8_drf_test_resume_src(data)                      ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu8_drf_test_resume(data)                      ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_TEST_RESUME2_gpu7_drf_test_resume_shift                          (12)
#define SYS_CRT_DRF_TEST_RESUME2_gpu7_drf_test_resume_mask                           (0x00001000)
#define SYS_CRT_DRF_TEST_RESUME2_gpu7_drf_test_resume(data)                          (0x00001000&((data)<<12))
#define SYS_CRT_DRF_TEST_RESUME2_gpu7_drf_test_resume_src(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu7_drf_test_resume(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_TEST_RESUME2_gpu6_drf_test_resume_shift                          (11)
#define SYS_CRT_DRF_TEST_RESUME2_gpu6_drf_test_resume_mask                           (0x00000800)
#define SYS_CRT_DRF_TEST_RESUME2_gpu6_drf_test_resume(data)                          (0x00000800&((data)<<11))
#define SYS_CRT_DRF_TEST_RESUME2_gpu6_drf_test_resume_src(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu6_drf_test_resume(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_TEST_RESUME2_gpu5_drf_test_resume_shift                          (10)
#define SYS_CRT_DRF_TEST_RESUME2_gpu5_drf_test_resume_mask                           (0x00000400)
#define SYS_CRT_DRF_TEST_RESUME2_gpu5_drf_test_resume(data)                          (0x00000400&((data)<<10))
#define SYS_CRT_DRF_TEST_RESUME2_gpu5_drf_test_resume_src(data)                      ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu5_drf_test_resume(data)                      ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_TEST_RESUME2_gpu4_drf_test_resume_shift                          (9)
#define SYS_CRT_DRF_TEST_RESUME2_gpu4_drf_test_resume_mask                           (0x00000200)
#define SYS_CRT_DRF_TEST_RESUME2_gpu4_drf_test_resume(data)                          (0x00000200&((data)<<9))
#define SYS_CRT_DRF_TEST_RESUME2_gpu4_drf_test_resume_src(data)                      ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu4_drf_test_resume(data)                      ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_TEST_RESUME2_gpu3_drf_test_resume_shift                          (8)
#define SYS_CRT_DRF_TEST_RESUME2_gpu3_drf_test_resume_mask                           (0x00000100)
#define SYS_CRT_DRF_TEST_RESUME2_gpu3_drf_test_resume(data)                          (0x00000100&((data)<<8))
#define SYS_CRT_DRF_TEST_RESUME2_gpu3_drf_test_resume_src(data)                      ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu3_drf_test_resume(data)                      ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_TEST_RESUME2_gpu2_drf_test_resume_shift                          (7)
#define SYS_CRT_DRF_TEST_RESUME2_gpu2_drf_test_resume_mask                           (0x00000080)
#define SYS_CRT_DRF_TEST_RESUME2_gpu2_drf_test_resume(data)                          (0x00000080&((data)<<7))
#define SYS_CRT_DRF_TEST_RESUME2_gpu2_drf_test_resume_src(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu2_drf_test_resume(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_TEST_RESUME2_gpu1_drf_test_resume_shift                          (6)
#define SYS_CRT_DRF_TEST_RESUME2_gpu1_drf_test_resume_mask                           (0x00000040)
#define SYS_CRT_DRF_TEST_RESUME2_gpu1_drf_test_resume(data)                          (0x00000040&((data)<<6))
#define SYS_CRT_DRF_TEST_RESUME2_gpu1_drf_test_resume_src(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_TEST_RESUME2_get_gpu1_drf_test_resume(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_TEST_RESUME2_scpu_dc_drf_test_resume_shift                       (4)
#define SYS_CRT_DRF_TEST_RESUME2_scpu_dc_drf_test_resume_mask                        (0x00000010)
#define SYS_CRT_DRF_TEST_RESUME2_scpu_dc_drf_test_resume(data)                       (0x00000010&((data)<<4))
#define SYS_CRT_DRF_TEST_RESUME2_scpu_dc_drf_test_resume_src(data)                   ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_TEST_RESUME2_get_scpu_dc_drf_test_resume(data)                   ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_TEST_RESUME2_scpu_ic_drf_test_resume_shift                       (3)
#define SYS_CRT_DRF_TEST_RESUME2_scpu_ic_drf_test_resume_mask                        (0x00000008)
#define SYS_CRT_DRF_TEST_RESUME2_scpu_ic_drf_test_resume(data)                       (0x00000008&((data)<<3))
#define SYS_CRT_DRF_TEST_RESUME2_scpu_ic_drf_test_resume_src(data)                   ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_TEST_RESUME2_get_scpu_ic_drf_test_resume(data)                   ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_TEST_RESUME2_vcpu_drf_test_resume_shift                          (2)
#define SYS_CRT_DRF_TEST_RESUME2_vcpu_drf_test_resume_mask                           (0x00000004)
#define SYS_CRT_DRF_TEST_RESUME2_vcpu_drf_test_resume(data)                          (0x00000004&((data)<<2))
#define SYS_CRT_DRF_TEST_RESUME2_vcpu_drf_test_resume_src(data)                      ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_TEST_RESUME2_get_vcpu_drf_test_resume(data)                      ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_TEST_RESUME2_acpu_drf_test_resume_shift                          (1)
#define SYS_CRT_DRF_TEST_RESUME2_acpu_drf_test_resume_mask                           (0x00000002)
#define SYS_CRT_DRF_TEST_RESUME2_acpu_drf_test_resume(data)                          (0x00000002&((data)<<1))
#define SYS_CRT_DRF_TEST_RESUME2_acpu_drf_test_resume_src(data)                      ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_TEST_RESUME2_get_acpu_drf_test_resume(data)                      ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_TEST_RESUME2_write_data_shift                                    (0)
#define SYS_CRT_DRF_TEST_RESUME2_write_data_mask                                     (0x00000001)
#define SYS_CRT_DRF_TEST_RESUME2_write_data(data)                                    (0x00000001&((data)<<0))
#define SYS_CRT_DRF_TEST_RESUME2_write_data_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_TEST_RESUME2_get_write_data(data)                                ((0x00000001&(data))>>0)


#define SYS_CRT_DRF_BIST_EN                                                          0x18000610
#define SYS_CRT_DRF_BIST_EN_reg_addr                                                 "0xB8000610"
#define SYS_CRT_DRF_BIST_EN_reg                                                      0xB8000610
#define set_SYS_CRT_DRF_BIST_EN_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_BIST_EN_reg)=data)
#define get_SYS_CRT_DRF_BIST_EN_reg   (*((volatile unsigned int*) SYS_CRT_DRF_BIST_EN_reg))
#define SYS_CRT_DRF_BIST_EN_inst_adr                                                 "0x0084"
#define SYS_CRT_DRF_BIST_EN_inst                                                     0x0084
#define SYS_CRT_DRF_BIST_EN_vo3_drf_bist_en_shift                                    (28)
#define SYS_CRT_DRF_BIST_EN_vo3_drf_bist_en_mask                                     (0x10000000)
#define SYS_CRT_DRF_BIST_EN_vo3_drf_bist_en(data)                                    (0x10000000&((data)<<28))
#define SYS_CRT_DRF_BIST_EN_vo3_drf_bist_en_src(data)                                ((0x10000000&(data))>>28)
#define SYS_CRT_DRF_BIST_EN_get_vo3_drf_bist_en(data)                                ((0x10000000&(data))>>28)
#define SYS_CRT_DRF_BIST_EN_vo2_drf_bist_en_shift                                    (27)
#define SYS_CRT_DRF_BIST_EN_vo2_drf_bist_en_mask                                     (0x08000000)
#define SYS_CRT_DRF_BIST_EN_vo2_drf_bist_en(data)                                    (0x08000000&((data)<<27))
#define SYS_CRT_DRF_BIST_EN_vo2_drf_bist_en_src(data)                                ((0x08000000&(data))>>27)
#define SYS_CRT_DRF_BIST_EN_get_vo2_drf_bist_en(data)                                ((0x08000000&(data))>>27)
#define SYS_CRT_DRF_BIST_EN_vo1_drf_bist_en_shift                                    (26)
#define SYS_CRT_DRF_BIST_EN_vo1_drf_bist_en_mask                                     (0x04000000)
#define SYS_CRT_DRF_BIST_EN_vo1_drf_bist_en(data)                                    (0x04000000&((data)<<26))
#define SYS_CRT_DRF_BIST_EN_vo1_drf_bist_en_src(data)                                ((0x04000000&(data))>>26)
#define SYS_CRT_DRF_BIST_EN_get_vo1_drf_bist_en(data)                                ((0x04000000&(data))>>26)
#define SYS_CRT_DRF_BIST_EN_ve9_drf_bist_en_shift                                    (25)
#define SYS_CRT_DRF_BIST_EN_ve9_drf_bist_en_mask                                     (0x02000000)
#define SYS_CRT_DRF_BIST_EN_ve9_drf_bist_en(data)                                    (0x02000000&((data)<<25))
#define SYS_CRT_DRF_BIST_EN_ve9_drf_bist_en_src(data)                                ((0x02000000&(data))>>25)
#define SYS_CRT_DRF_BIST_EN_get_ve9_drf_bist_en(data)                                ((0x02000000&(data))>>25)
#define SYS_CRT_DRF_BIST_EN_ve8_drf_bist_en_shift                                    (24)
#define SYS_CRT_DRF_BIST_EN_ve8_drf_bist_en_mask                                     (0x01000000)
#define SYS_CRT_DRF_BIST_EN_ve8_drf_bist_en(data)                                    (0x01000000&((data)<<24))
#define SYS_CRT_DRF_BIST_EN_ve8_drf_bist_en_src(data)                                ((0x01000000&(data))>>24)
#define SYS_CRT_DRF_BIST_EN_get_ve8_drf_bist_en(data)                                ((0x01000000&(data))>>24)
#define SYS_CRT_DRF_BIST_EN_ve7_drf_bist_en_shift                                    (23)
#define SYS_CRT_DRF_BIST_EN_ve7_drf_bist_en_mask                                     (0x00800000)
#define SYS_CRT_DRF_BIST_EN_ve7_drf_bist_en(data)                                    (0x00800000&((data)<<23))
#define SYS_CRT_DRF_BIST_EN_ve7_drf_bist_en_src(data)                                ((0x00800000&(data))>>23)
#define SYS_CRT_DRF_BIST_EN_get_ve7_drf_bist_en(data)                                ((0x00800000&(data))>>23)
#define SYS_CRT_DRF_BIST_EN_ve6_drf_bist_en_shift                                    (22)
#define SYS_CRT_DRF_BIST_EN_ve6_drf_bist_en_mask                                     (0x00400000)
#define SYS_CRT_DRF_BIST_EN_ve6_drf_bist_en(data)                                    (0x00400000&((data)<<22))
#define SYS_CRT_DRF_BIST_EN_ve6_drf_bist_en_src(data)                                ((0x00400000&(data))>>22)
#define SYS_CRT_DRF_BIST_EN_get_ve6_drf_bist_en(data)                                ((0x00400000&(data))>>22)
#define SYS_CRT_DRF_BIST_EN_ve5_drf_bist_en_shift                                    (21)
#define SYS_CRT_DRF_BIST_EN_ve5_drf_bist_en_mask                                     (0x00200000)
#define SYS_CRT_DRF_BIST_EN_ve5_drf_bist_en(data)                                    (0x00200000&((data)<<21))
#define SYS_CRT_DRF_BIST_EN_ve5_drf_bist_en_src(data)                                ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_BIST_EN_get_ve5_drf_bist_en(data)                                ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_BIST_EN_ve4_drf_bist_en_shift                                    (20)
#define SYS_CRT_DRF_BIST_EN_ve4_drf_bist_en_mask                                     (0x00100000)
#define SYS_CRT_DRF_BIST_EN_ve4_drf_bist_en(data)                                    (0x00100000&((data)<<20))
#define SYS_CRT_DRF_BIST_EN_ve4_drf_bist_en_src(data)                                ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_BIST_EN_get_ve4_drf_bist_en(data)                                ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_BIST_EN_ve3_drf_bist_en_shift                                    (19)
#define SYS_CRT_DRF_BIST_EN_ve3_drf_bist_en_mask                                     (0x00080000)
#define SYS_CRT_DRF_BIST_EN_ve3_drf_bist_en(data)                                    (0x00080000&((data)<<19))
#define SYS_CRT_DRF_BIST_EN_ve3_drf_bist_en_src(data)                                ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_BIST_EN_get_ve3_drf_bist_en(data)                                ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_BIST_EN_ve2_drf_bist_en_shift                                    (18)
#define SYS_CRT_DRF_BIST_EN_ve2_drf_bist_en_mask                                     (0x00040000)
#define SYS_CRT_DRF_BIST_EN_ve2_drf_bist_en(data)                                    (0x00040000&((data)<<18))
#define SYS_CRT_DRF_BIST_EN_ve2_drf_bist_en_src(data)                                ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_BIST_EN_get_ve2_drf_bist_en(data)                                ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_BIST_EN_ve1_drf_bist_en_shift                                    (17)
#define SYS_CRT_DRF_BIST_EN_ve1_drf_bist_en_mask                                     (0x00020000)
#define SYS_CRT_DRF_BIST_EN_ve1_drf_bist_en(data)                                    (0x00020000&((data)<<17))
#define SYS_CRT_DRF_BIST_EN_ve1_drf_bist_en_src(data)                                ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_BIST_EN_get_ve1_drf_bist_en(data)                                ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_BIST_EN_tp_drf_bist_en_shift                                     (16)
#define SYS_CRT_DRF_BIST_EN_tp_drf_bist_en_mask                                      (0x00010000)
#define SYS_CRT_DRF_BIST_EN_tp_drf_bist_en(data)                                     (0x00010000&((data)<<16))
#define SYS_CRT_DRF_BIST_EN_tp_drf_bist_en_src(data)                                 ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_BIST_EN_get_tp_drf_bist_en(data)                                 ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_BIST_EN_se_drf_bist_en_shift                                     (15)
#define SYS_CRT_DRF_BIST_EN_se_drf_bist_en_mask                                      (0x00008000)
#define SYS_CRT_DRF_BIST_EN_se_drf_bist_en(data)                                     (0x00008000&((data)<<15))
#define SYS_CRT_DRF_BIST_EN_se_drf_bist_en_src(data)                                 ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_BIST_EN_get_se_drf_bist_en(data)                                 ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_BIST_EN_pcie2_drf_bist_en_shift                                  (13)
#define SYS_CRT_DRF_BIST_EN_pcie2_drf_bist_en_mask                                   (0x00002000)
#define SYS_CRT_DRF_BIST_EN_pcie2_drf_bist_en(data)                                  (0x00002000&((data)<<13))
#define SYS_CRT_DRF_BIST_EN_pcie2_drf_bist_en_src(data)                              ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_BIST_EN_get_pcie2_drf_bist_en(data)                              ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_BIST_EN_pcie1_drf_bist_en_shift                                  (12)
#define SYS_CRT_DRF_BIST_EN_pcie1_drf_bist_en_mask                                   (0x00001000)
#define SYS_CRT_DRF_BIST_EN_pcie1_drf_bist_en(data)                                  (0x00001000&((data)<<12))
#define SYS_CRT_DRF_BIST_EN_pcie1_drf_bist_en_src(data)                              ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_BIST_EN_get_pcie1_drf_bist_en(data)                              ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_BIST_EN_hdmi_md_drf_bist_en_shift                                (11)
#define SYS_CRT_DRF_BIST_EN_hdmi_md_drf_bist_en_mask                                 (0x00000800)
#define SYS_CRT_DRF_BIST_EN_hdmi_md_drf_bist_en(data)                                (0x00000800&((data)<<11))
#define SYS_CRT_DRF_BIST_EN_hdmi_md_drf_bist_en_src(data)                            ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BIST_EN_get_hdmi_md_drf_bist_en(data)                            ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BIST_EN_vde_drf_bist_en_shift                                    (10)
#define SYS_CRT_DRF_BIST_EN_vde_drf_bist_en_mask                                     (0x00000400)
#define SYS_CRT_DRF_BIST_EN_vde_drf_bist_en(data)                                    (0x00000400&((data)<<10))
#define SYS_CRT_DRF_BIST_EN_vde_drf_bist_en_src(data)                                ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_BIST_EN_get_vde_drf_bist_en(data)                                ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_BIST_EN_dc2_drf_bist_en_shift                                    (9)
#define SYS_CRT_DRF_BIST_EN_dc2_drf_bist_en_mask                                     (0x00000200)
#define SYS_CRT_DRF_BIST_EN_dc2_drf_bist_en(data)                                    (0x00000200&((data)<<9))
#define SYS_CRT_DRF_BIST_EN_dc2_drf_bist_en_src(data)                                ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_BIST_EN_get_dc2_drf_bist_en(data)                                ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_BIST_EN_dc1_drf_bist_en_shift                                    (8)
#define SYS_CRT_DRF_BIST_EN_dc1_drf_bist_en_mask                                     (0x00000100)
#define SYS_CRT_DRF_BIST_EN_dc1_drf_bist_en(data)                                    (0x00000100&((data)<<8))
#define SYS_CRT_DRF_BIST_EN_dc1_drf_bist_en_src(data)                                ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BIST_EN_get_dc1_drf_bist_en(data)                                ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BIST_EN_cr_nf_drf_bist_en_shift                                  (7)
#define SYS_CRT_DRF_BIST_EN_cr_nf_drf_bist_en_mask                                   (0x00000080)
#define SYS_CRT_DRF_BIST_EN_cr_nf_drf_bist_en(data)                                  (0x00000080&((data)<<7))
#define SYS_CRT_DRF_BIST_EN_cr_nf_drf_bist_en_src(data)                              ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BIST_EN_get_cr_nf_drf_bist_en(data)                              ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BIST_EN_cp_sata_drf_bist_en_shift                                (6)
#define SYS_CRT_DRF_BIST_EN_cp_sata_drf_bist_en_mask                                 (0x00000040)
#define SYS_CRT_DRF_BIST_EN_cp_sata_drf_bist_en(data)                                (0x00000040&((data)<<6))
#define SYS_CRT_DRF_BIST_EN_cp_sata_drf_bist_en_src(data)                            ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BIST_EN_get_cp_sata_drf_bist_en(data)                            ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BIST_EN_ae_drf_bist_en_shift                                     (4)
#define SYS_CRT_DRF_BIST_EN_ae_drf_bist_en_mask                                      (0x00000010)
#define SYS_CRT_DRF_BIST_EN_ae_drf_bist_en(data)                                     (0x00000010&((data)<<4))
#define SYS_CRT_DRF_BIST_EN_ae_drf_bist_en_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BIST_EN_get_ae_drf_bist_en(data)                                 ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BIST_EN_etn_drf_bist_en_shift                                    (3)
#define SYS_CRT_DRF_BIST_EN_etn_drf_bist_en_mask                                     (0x00000008)
#define SYS_CRT_DRF_BIST_EN_etn_drf_bist_en(data)                                    (0x00000008&((data)<<3))
#define SYS_CRT_DRF_BIST_EN_etn_drf_bist_en_src(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BIST_EN_get_etn_drf_bist_en(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BIST_EN_aio2_drf_bist_en_shift                                   (2)
#define SYS_CRT_DRF_BIST_EN_aio2_drf_bist_en_mask                                    (0x00000004)
#define SYS_CRT_DRF_BIST_EN_aio2_drf_bist_en(data)                                   (0x00000004&((data)<<2))
#define SYS_CRT_DRF_BIST_EN_aio2_drf_bist_en_src(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BIST_EN_get_aio2_drf_bist_en(data)                               ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BIST_EN_aio1_drf_bist_en_shift                                   (1)
#define SYS_CRT_DRF_BIST_EN_aio1_drf_bist_en_mask                                    (0x00000002)
#define SYS_CRT_DRF_BIST_EN_aio1_drf_bist_en(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_DRF_BIST_EN_aio1_drf_bist_en_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BIST_EN_get_aio1_drf_bist_en(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BIST_EN_write_data_shift                                         (0)
#define SYS_CRT_DRF_BIST_EN_write_data_mask                                          (0x00000001)
#define SYS_CRT_DRF_BIST_EN_write_data(data)                                         (0x00000001&((data)<<0))
#define SYS_CRT_DRF_BIST_EN_write_data_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_BIST_EN_get_write_data(data)                                     ((0x00000001&(data))>>0)


#define SYS_CRT_DRF_BIST_EN2                                                         0x18000614
#define SYS_CRT_DRF_BIST_EN2_reg_addr                                                "0xB8000614"
#define SYS_CRT_DRF_BIST_EN2_reg                                                     0xB8000614
#define set_SYS_CRT_DRF_BIST_EN2_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_BIST_EN2_reg)=data)
#define get_SYS_CRT_DRF_BIST_EN2_reg   (*((volatile unsigned int*) SYS_CRT_DRF_BIST_EN2_reg))
#define SYS_CRT_DRF_BIST_EN2_inst_adr                                                "0x0085"
#define SYS_CRT_DRF_BIST_EN2_inst                                                    0x0085
#define SYS_CRT_DRF_BIST_EN2_usb_drf_bist_en_shift                                   (21)
#define SYS_CRT_DRF_BIST_EN2_usb_drf_bist_en_mask                                    (0x00200000)
#define SYS_CRT_DRF_BIST_EN2_usb_drf_bist_en(data)                                   (0x00200000&((data)<<21))
#define SYS_CRT_DRF_BIST_EN2_usb_drf_bist_en_src(data)                               ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_BIST_EN2_get_usb_drf_bist_en(data)                               ((0x00200000&(data))>>21)
#define SYS_CRT_DRF_BIST_EN2_gpu15_drf_bist_en_shift                                 (20)
#define SYS_CRT_DRF_BIST_EN2_gpu15_drf_bist_en_mask                                  (0x00100000)
#define SYS_CRT_DRF_BIST_EN2_gpu15_drf_bist_en(data)                                 (0x00100000&((data)<<20))
#define SYS_CRT_DRF_BIST_EN2_gpu15_drf_bist_en_src(data)                             ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_BIST_EN2_get_gpu15_drf_bist_en(data)                             ((0x00100000&(data))>>20)
#define SYS_CRT_DRF_BIST_EN2_gpu14_drf_bist_en_shift                                 (19)
#define SYS_CRT_DRF_BIST_EN2_gpu14_drf_bist_en_mask                                  (0x00080000)
#define SYS_CRT_DRF_BIST_EN2_gpu14_drf_bist_en(data)                                 (0x00080000&((data)<<19))
#define SYS_CRT_DRF_BIST_EN2_gpu14_drf_bist_en_src(data)                             ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_BIST_EN2_get_gpu14_drf_bist_en(data)                             ((0x00080000&(data))>>19)
#define SYS_CRT_DRF_BIST_EN2_gpu13_drf_bist_en_shift                                 (18)
#define SYS_CRT_DRF_BIST_EN2_gpu13_drf_bist_en_mask                                  (0x00040000)
#define SYS_CRT_DRF_BIST_EN2_gpu13_drf_bist_en(data)                                 (0x00040000&((data)<<18))
#define SYS_CRT_DRF_BIST_EN2_gpu13_drf_bist_en_src(data)                             ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_BIST_EN2_get_gpu13_drf_bist_en(data)                             ((0x00040000&(data))>>18)
#define SYS_CRT_DRF_BIST_EN2_gpu12_drf_bist_en_shift                                 (17)
#define SYS_CRT_DRF_BIST_EN2_gpu12_drf_bist_en_mask                                  (0x00020000)
#define SYS_CRT_DRF_BIST_EN2_gpu12_drf_bist_en(data)                                 (0x00020000&((data)<<17))
#define SYS_CRT_DRF_BIST_EN2_gpu12_drf_bist_en_src(data)                             ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_BIST_EN2_get_gpu12_drf_bist_en(data)                             ((0x00020000&(data))>>17)
#define SYS_CRT_DRF_BIST_EN2_gpu11_drf_bist_en_shift                                 (16)
#define SYS_CRT_DRF_BIST_EN2_gpu11_drf_bist_en_mask                                  (0x00010000)
#define SYS_CRT_DRF_BIST_EN2_gpu11_drf_bist_en(data)                                 (0x00010000&((data)<<16))
#define SYS_CRT_DRF_BIST_EN2_gpu11_drf_bist_en_src(data)                             ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_BIST_EN2_get_gpu11_drf_bist_en(data)                             ((0x00010000&(data))>>16)
#define SYS_CRT_DRF_BIST_EN2_gpu10_drf_bist_en_shift                                 (15)
#define SYS_CRT_DRF_BIST_EN2_gpu10_drf_bist_en_mask                                  (0x00008000)
#define SYS_CRT_DRF_BIST_EN2_gpu10_drf_bist_en(data)                                 (0x00008000&((data)<<15))
#define SYS_CRT_DRF_BIST_EN2_gpu10_drf_bist_en_src(data)                             ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_BIST_EN2_get_gpu10_drf_bist_en(data)                             ((0x00008000&(data))>>15)
#define SYS_CRT_DRF_BIST_EN2_gpu9_drf_bist_en_shift                                  (14)
#define SYS_CRT_DRF_BIST_EN2_gpu9_drf_bist_en_mask                                   (0x00004000)
#define SYS_CRT_DRF_BIST_EN2_gpu9_drf_bist_en(data)                                  (0x00004000&((data)<<14))
#define SYS_CRT_DRF_BIST_EN2_gpu9_drf_bist_en_src(data)                              ((0x00004000&(data))>>14)
#define SYS_CRT_DRF_BIST_EN2_get_gpu9_drf_bist_en(data)                              ((0x00004000&(data))>>14)
#define SYS_CRT_DRF_BIST_EN2_gpu8_drf_bist_en_shift                                  (13)
#define SYS_CRT_DRF_BIST_EN2_gpu8_drf_bist_en_mask                                   (0x00002000)
#define SYS_CRT_DRF_BIST_EN2_gpu8_drf_bist_en(data)                                  (0x00002000&((data)<<13))
#define SYS_CRT_DRF_BIST_EN2_gpu8_drf_bist_en_src(data)                              ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_BIST_EN2_get_gpu8_drf_bist_en(data)                              ((0x00002000&(data))>>13)
#define SYS_CRT_DRF_BIST_EN2_gpu7_drf_bist_en_shift                                  (12)
#define SYS_CRT_DRF_BIST_EN2_gpu7_drf_bist_en_mask                                   (0x00001000)
#define SYS_CRT_DRF_BIST_EN2_gpu7_drf_bist_en(data)                                  (0x00001000&((data)<<12))
#define SYS_CRT_DRF_BIST_EN2_gpu7_drf_bist_en_src(data)                              ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_BIST_EN2_get_gpu7_drf_bist_en(data)                              ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_BIST_EN2_gpu6_drf_bist_en_shift                                  (11)
#define SYS_CRT_DRF_BIST_EN2_gpu6_drf_bist_en_mask                                   (0x00000800)
#define SYS_CRT_DRF_BIST_EN2_gpu6_drf_bist_en(data)                                  (0x00000800&((data)<<11))
#define SYS_CRT_DRF_BIST_EN2_gpu6_drf_bist_en_src(data)                              ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BIST_EN2_get_gpu6_drf_bist_en(data)                              ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BIST_EN2_gpu5_drf_bist_en_shift                                  (10)
#define SYS_CRT_DRF_BIST_EN2_gpu5_drf_bist_en_mask                                   (0x00000400)
#define SYS_CRT_DRF_BIST_EN2_gpu5_drf_bist_en(data)                                  (0x00000400&((data)<<10))
#define SYS_CRT_DRF_BIST_EN2_gpu5_drf_bist_en_src(data)                              ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_BIST_EN2_get_gpu5_drf_bist_en(data)                              ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_BIST_EN2_gpu4_drf_bist_en_shift                                  (9)
#define SYS_CRT_DRF_BIST_EN2_gpu4_drf_bist_en_mask                                   (0x00000200)
#define SYS_CRT_DRF_BIST_EN2_gpu4_drf_bist_en(data)                                  (0x00000200&((data)<<9))
#define SYS_CRT_DRF_BIST_EN2_gpu4_drf_bist_en_src(data)                              ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_BIST_EN2_get_gpu4_drf_bist_en(data)                              ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_BIST_EN2_gpu3_drf_bist_en_shift                                  (8)
#define SYS_CRT_DRF_BIST_EN2_gpu3_drf_bist_en_mask                                   (0x00000100)
#define SYS_CRT_DRF_BIST_EN2_gpu3_drf_bist_en(data)                                  (0x00000100&((data)<<8))
#define SYS_CRT_DRF_BIST_EN2_gpu3_drf_bist_en_src(data)                              ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BIST_EN2_get_gpu3_drf_bist_en(data)                              ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BIST_EN2_gpu2_drf_bist_en_shift                                  (7)
#define SYS_CRT_DRF_BIST_EN2_gpu2_drf_bist_en_mask                                   (0x00000080)
#define SYS_CRT_DRF_BIST_EN2_gpu2_drf_bist_en(data)                                  (0x00000080&((data)<<7))
#define SYS_CRT_DRF_BIST_EN2_gpu2_drf_bist_en_src(data)                              ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BIST_EN2_get_gpu2_drf_bist_en(data)                              ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BIST_EN2_gpu1_drf_bist_en_shift                                  (6)
#define SYS_CRT_DRF_BIST_EN2_gpu1_drf_bist_en_mask                                   (0x00000040)
#define SYS_CRT_DRF_BIST_EN2_gpu1_drf_bist_en(data)                                  (0x00000040&((data)<<6))
#define SYS_CRT_DRF_BIST_EN2_gpu1_drf_bist_en_src(data)                              ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BIST_EN2_get_gpu1_drf_bist_en(data)                              ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BIST_EN2_scpu_dc_drf_bist_en_shift                               (4)
#define SYS_CRT_DRF_BIST_EN2_scpu_dc_drf_bist_en_mask                                (0x00000010)
#define SYS_CRT_DRF_BIST_EN2_scpu_dc_drf_bist_en(data)                               (0x00000010&((data)<<4))
#define SYS_CRT_DRF_BIST_EN2_scpu_dc_drf_bist_en_src(data)                           ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BIST_EN2_get_scpu_dc_drf_bist_en(data)                           ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BIST_EN2_scpu_ic_drf_bist_en_shift                               (3)
#define SYS_CRT_DRF_BIST_EN2_scpu_ic_drf_bist_en_mask                                (0x00000008)
#define SYS_CRT_DRF_BIST_EN2_scpu_ic_drf_bist_en(data)                               (0x00000008&((data)<<3))
#define SYS_CRT_DRF_BIST_EN2_scpu_ic_drf_bist_en_src(data)                           ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BIST_EN2_get_scpu_ic_drf_bist_en(data)                           ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BIST_EN2_vcpu_drf_bist_en_shift                                  (2)
#define SYS_CRT_DRF_BIST_EN2_vcpu_drf_bist_en_mask                                   (0x00000004)
#define SYS_CRT_DRF_BIST_EN2_vcpu_drf_bist_en(data)                                  (0x00000004&((data)<<2))
#define SYS_CRT_DRF_BIST_EN2_vcpu_drf_bist_en_src(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BIST_EN2_get_vcpu_drf_bist_en(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BIST_EN2_acpu_drf_bist_en_shift                                  (1)
#define SYS_CRT_DRF_BIST_EN2_acpu_drf_bist_en_mask                                   (0x00000002)
#define SYS_CRT_DRF_BIST_EN2_acpu_drf_bist_en(data)                                  (0x00000002&((data)<<1))
#define SYS_CRT_DRF_BIST_EN2_acpu_drf_bist_en_src(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BIST_EN2_get_acpu_drf_bist_en(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BIST_EN2_write_data_shift                                        (0)
#define SYS_CRT_DRF_BIST_EN2_write_data_mask                                         (0x00000001)
#define SYS_CRT_DRF_BIST_EN2_write_data(data)                                        (0x00000001&((data)<<0))
#define SYS_CRT_DRF_BIST_EN2_write_data_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_BIST_EN2_get_write_data(data)                                    ((0x00000001&(data))>>0)


#define SYS_CRT_AIO1_DRF_BIST_ST                                                     0x18000618
#define SYS_CRT_AIO1_DRF_BIST_ST_reg_addr                                            "0xB8000618"
#define SYS_CRT_AIO1_DRF_BIST_ST_reg                                                 0xB8000618
#define set_SYS_CRT_AIO1_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_AIO1_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_AIO1_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_AIO1_DRF_BIST_ST_reg))
#define SYS_CRT_AIO1_DRF_BIST_ST_inst_adr                                            "0x0086"
#define SYS_CRT_AIO1_DRF_BIST_ST_inst                                                0x0086
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_fail1_shift                           (2)
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_AIO1_DRF_BIST_ST_get_aio1_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_fail0_shift                           (1)
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_AIO1_DRF_BIST_ST_get_aio1_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_done_shift                            (0)
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_AIO1_DRF_BIST_ST_aio1_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_AIO1_DRF_BIST_ST_get_aio1_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_AIO2_DRF_BIST_ST                                                     0x1800061C
#define SYS_CRT_AIO2_DRF_BIST_ST_reg_addr                                            "0xB800061C"
#define SYS_CRT_AIO2_DRF_BIST_ST_reg                                                 0xB800061C
#define set_SYS_CRT_AIO2_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_AIO2_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_AIO2_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_AIO2_DRF_BIST_ST_reg))
#define SYS_CRT_AIO2_DRF_BIST_ST_inst_adr                                            "0x0087"
#define SYS_CRT_AIO2_DRF_BIST_ST_inst                                                0x0087
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail2_shift                           (3)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_AIO2_DRF_BIST_ST_get_aio2_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail1_shift                           (2)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_AIO2_DRF_BIST_ST_get_aio2_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail0_shift                           (1)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_AIO2_DRF_BIST_ST_get_aio2_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_done_shift                            (0)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_AIO2_DRF_BIST_ST_aio2_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_AIO2_DRF_BIST_ST_get_aio2_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_ETN_DRF_BIST_ST                                                      0x18000620
#define SYS_CRT_ETN_DRF_BIST_ST_reg_addr                                             "0xB8000620"
#define SYS_CRT_ETN_DRF_BIST_ST_reg                                                  0xB8000620
#define set_SYS_CRT_ETN_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_ETN_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_ETN_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_ETN_DRF_BIST_ST_reg))
#define SYS_CRT_ETN_DRF_BIST_ST_inst_adr                                             "0x0088"
#define SYS_CRT_ETN_DRF_BIST_ST_inst                                                 0x0088
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail2_shift                             (3)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_ETN_DRF_BIST_ST_get_etn_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail1_shift                             (2)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_ETN_DRF_BIST_ST_get_etn_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail0_shift                             (1)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_ETN_DRF_BIST_ST_get_etn_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_done_shift                              (0)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_ETN_DRF_BIST_ST_etn_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_ETN_DRF_BIST_ST_get_etn_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_AE1_DRF_BIST_ST                                                      0x18000624
#define SYS_CRT_AE1_DRF_BIST_ST_reg_addr                                             "0xB8000624"
#define SYS_CRT_AE1_DRF_BIST_ST_reg                                                  0xB8000624
#define set_SYS_CRT_AE1_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_AE1_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_AE1_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_AE1_DRF_BIST_ST_reg))
#define SYS_CRT_AE1_DRF_BIST_ST_inst_adr                                             "0x0089"
#define SYS_CRT_AE1_DRF_BIST_ST_inst                                                 0x0089
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail3_shift                              (4)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail3_mask                               (0x00000010)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail3(data)                              (0x00000010&((data)<<4))
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail3_src(data)                          ((0x00000010&(data))>>4)
#define SYS_CRT_AE1_DRF_BIST_ST_get_ae_drf_bist_fail3(data)                          ((0x00000010&(data))>>4)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail2_shift                              (3)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail2_mask                               (0x00000008)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail2(data)                              (0x00000008&((data)<<3))
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail2_src(data)                          ((0x00000008&(data))>>3)
#define SYS_CRT_AE1_DRF_BIST_ST_get_ae_drf_bist_fail2(data)                          ((0x00000008&(data))>>3)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail1_shift                              (2)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail1_mask                               (0x00000004)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail1(data)                              (0x00000004&((data)<<2))
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail1_src(data)                          ((0x00000004&(data))>>2)
#define SYS_CRT_AE1_DRF_BIST_ST_get_ae_drf_bist_fail1(data)                          ((0x00000004&(data))>>2)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail0_shift                              (1)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail0_mask                               (0x00000002)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail0(data)                              (0x00000002&((data)<<1))
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_fail0_src(data)                          ((0x00000002&(data))>>1)
#define SYS_CRT_AE1_DRF_BIST_ST_get_ae_drf_bist_fail0(data)                          ((0x00000002&(data))>>1)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_done_shift                               (0)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_done_mask                                (0x00000001)
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_done(data)                               (0x00000001&((data)<<0))
#define SYS_CRT_AE1_DRF_BIST_ST_ae_drf_bist_done_src(data)                           ((0x00000001&(data))>>0)
#define SYS_CRT_AE1_DRF_BIST_ST_get_ae_drf_bist_done(data)                           ((0x00000001&(data))>>0)


#define SYS_CRT_CP_SATA_DRF_BIST_ST                                                  0x18000634
#define SYS_CRT_CP_SATA_DRF_BIST_ST_reg_addr                                         "0xB8000634"
#define SYS_CRT_CP_SATA_DRF_BIST_ST_reg                                              0xB8000634
#define set_SYS_CRT_CP_SATA_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_CP_SATA_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_CP_SATA_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_CP_SATA_DRF_BIST_ST_reg))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_inst_adr                                         "0x008D"
#define SYS_CRT_CP_SATA_DRF_BIST_ST_inst                                             0x008D
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail6_shift                     (7)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail6_mask                      (0x00000080)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail6(data)                     (0x00000080&((data)<<7))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail6_src(data)                 ((0x00000080&(data))>>7)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_get_cp_sata_drf_bist_fail6(data)                 ((0x00000080&(data))>>7)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail5_shift                     (6)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail5_mask                      (0x00000040)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail5(data)                     (0x00000040&((data)<<6))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail5_src(data)                 ((0x00000040&(data))>>6)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_get_cp_sata_drf_bist_fail5(data)                 ((0x00000040&(data))>>6)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail4_shift                     (5)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail4_mask                      (0x00000020)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail4(data)                     (0x00000020&((data)<<5))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail4_src(data)                 ((0x00000020&(data))>>5)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_get_cp_sata_drf_bist_fail4(data)                 ((0x00000020&(data))>>5)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail3_shift                     (4)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail3_mask                      (0x00000010)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail3(data)                     (0x00000010&((data)<<4))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail3_src(data)                 ((0x00000010&(data))>>4)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_get_cp_sata_drf_bist_fail3(data)                 ((0x00000010&(data))>>4)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail2_shift                     (3)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail2_mask                      (0x00000008)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail2(data)                     (0x00000008&((data)<<3))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail2_src(data)                 ((0x00000008&(data))>>3)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_get_cp_sata_drf_bist_fail2(data)                 ((0x00000008&(data))>>3)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail1_shift                     (2)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail1_mask                      (0x00000004)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail1(data)                     (0x00000004&((data)<<2))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail1_src(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_get_cp_sata_drf_bist_fail1(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail0_shift                     (1)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail0_mask                      (0x00000002)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail0(data)                     (0x00000002&((data)<<1))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_fail0_src(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_get_cp_sata_drf_bist_fail0(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_done_shift                      (0)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_done_mask                       (0x00000001)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_done(data)                      (0x00000001&((data)<<0))
#define SYS_CRT_CP_SATA_DRF_BIST_ST_cp_sata_drf_bist_done_src(data)                  ((0x00000001&(data))>>0)
#define SYS_CRT_CP_SATA_DRF_BIST_ST_get_cp_sata_drf_bist_done(data)                  ((0x00000001&(data))>>0)


#define SYS_CRT_CR_NF_DRF_BIST_ST                                                    0x18000638
#define SYS_CRT_CR_NF_DRF_BIST_ST_reg_addr                                           "0xB8000638"
#define SYS_CRT_CR_NF_DRF_BIST_ST_reg                                                0xB8000638
#define set_SYS_CRT_CR_NF_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_CR_NF_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_CR_NF_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_CR_NF_DRF_BIST_ST_reg))
#define SYS_CRT_CR_NF_DRF_BIST_ST_inst_adr                                           "0x008E"
#define SYS_CRT_CR_NF_DRF_BIST_ST_inst                                               0x008E
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail4_shift                         (5)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail4_mask                          (0x00000020)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail4(data)                         (0x00000020&((data)<<5))
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail4_src(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_CR_NF_DRF_BIST_ST_get_cr_nf_drf_bist_fail4(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail3_shift                         (4)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail3_mask                          (0x00000010)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail3(data)                         (0x00000010&((data)<<4))
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail3_src(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_CR_NF_DRF_BIST_ST_get_cr_nf_drf_bist_fail3(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail2_shift                         (3)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail2_mask                          (0x00000008)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail2(data)                         (0x00000008&((data)<<3))
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail2_src(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_CR_NF_DRF_BIST_ST_get_cr_nf_drf_bist_fail2(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail1_shift                         (2)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_CR_NF_DRF_BIST_ST_get_cr_nf_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail0_shift                         (1)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_CR_NF_DRF_BIST_ST_get_cr_nf_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_done_shift                          (0)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_CR_NF_DRF_BIST_ST_cr_nf_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_CR_NF_DRF_BIST_ST_get_cr_nf_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_DC1_DRF_BIST_ST                                                      0x1800063C
#define SYS_CRT_DC1_DRF_BIST_ST_reg_addr                                             "0xB800063C"
#define SYS_CRT_DC1_DRF_BIST_ST_reg                                                  0xB800063C
#define set_SYS_CRT_DC1_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_DC1_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_DC1_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_DC1_DRF_BIST_ST_reg))
#define SYS_CRT_DC1_DRF_BIST_ST_inst_adr                                             "0x008F"
#define SYS_CRT_DC1_DRF_BIST_ST_inst                                                 0x008F
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_fail1_shift                             (2)
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_DC1_DRF_BIST_ST_get_dc1_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_fail0_shift                             (1)
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_DC1_DRF_BIST_ST_get_dc1_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_done_shift                              (0)
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_DC1_DRF_BIST_ST_dc1_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_DC1_DRF_BIST_ST_get_dc1_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_DC2_DRF_BIST_ST                                                      0x18000640
#define SYS_CRT_DC2_DRF_BIST_ST_reg_addr                                             "0xB8000640"
#define SYS_CRT_DC2_DRF_BIST_ST_reg                                                  0xB8000640
#define set_SYS_CRT_DC2_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_DC2_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_DC2_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_DC2_DRF_BIST_ST_reg))
#define SYS_CRT_DC2_DRF_BIST_ST_inst_adr                                             "0x0090"
#define SYS_CRT_DC2_DRF_BIST_ST_inst                                                 0x0090
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail2_shift                             (3)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_DC2_DRF_BIST_ST_get_dc2_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail1_shift                             (2)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_DC2_DRF_BIST_ST_get_dc2_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail0_shift                             (1)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_DC2_DRF_BIST_ST_get_dc2_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_done_shift                              (0)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_DC2_DRF_BIST_ST_dc2_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_DC2_DRF_BIST_ST_get_dc2_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VDE_DRF_BIST_ST                                                      0x18000644
#define SYS_CRT_VDE_DRF_BIST_ST_reg_addr                                             "0xB8000644"
#define SYS_CRT_VDE_DRF_BIST_ST_reg                                                  0xB8000644
#define set_SYS_CRT_VDE_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VDE_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VDE_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VDE_DRF_BIST_ST_reg))
#define SYS_CRT_VDE_DRF_BIST_ST_inst_adr                                             "0x0091"
#define SYS_CRT_VDE_DRF_BIST_ST_inst                                                 0x0091
#define SYS_CRT_VDE_DRF_BIST_ST_vde_drf_bist_fail_shift                              (1)
#define SYS_CRT_VDE_DRF_BIST_ST_vde_drf_bist_fail_mask                               (0x00000002)
#define SYS_CRT_VDE_DRF_BIST_ST_vde_drf_bist_fail(data)                              (0x00000002&((data)<<1))
#define SYS_CRT_VDE_DRF_BIST_ST_vde_drf_bist_fail_src(data)                          ((0x00000002&(data))>>1)
#define SYS_CRT_VDE_DRF_BIST_ST_get_vde_drf_bist_fail(data)                          ((0x00000002&(data))>>1)
#define SYS_CRT_VDE_DRF_BIST_ST_vde_drf_bist_done_shift                              (0)
#define SYS_CRT_VDE_DRF_BIST_ST_vde_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VDE_DRF_BIST_ST_vde_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VDE_DRF_BIST_ST_vde_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VDE_DRF_BIST_ST_get_vde_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_HDMI_MD_DRF_BIST_ST                                                  0x18000648
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_reg_addr                                         "0xB8000648"
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_reg                                              0xB8000648
#define set_SYS_CRT_HDMI_MD_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_HDMI_MD_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_HDMI_MD_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_HDMI_MD_DRF_BIST_ST_reg))
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_inst_adr                                         "0x0092"
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_inst                                             0x0092
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail3_shift                     (4)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail3_mask                      (0x00000010)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail3(data)                     (0x00000010&((data)<<4))
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail3_src(data)                 ((0x00000010&(data))>>4)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_get_hdmi_md_drf_bist_fail3(data)                 ((0x00000010&(data))>>4)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail2_shift                     (3)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail2_mask                      (0x00000008)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail2(data)                     (0x00000008&((data)<<3))
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail2_src(data)                 ((0x00000008&(data))>>3)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_get_hdmi_md_drf_bist_fail2(data)                 ((0x00000008&(data))>>3)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail1_shift                     (2)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail1_mask                      (0x00000004)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail1(data)                     (0x00000004&((data)<<2))
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail1_src(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_get_hdmi_md_drf_bist_fail1(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail0_shift                     (1)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail0_mask                      (0x00000002)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail0(data)                     (0x00000002&((data)<<1))
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_fail0_src(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_get_hdmi_md_drf_bist_fail0(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_done_shift                      (0)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_done_mask                       (0x00000001)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_done(data)                      (0x00000001&((data)<<0))
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_hdmi_md_drf_bist_done_src(data)                  ((0x00000001&(data))>>0)
#define SYS_CRT_HDMI_MD_DRF_BIST_ST_get_hdmi_md_drf_bist_done(data)                  ((0x00000001&(data))>>0)


#define SYS_CRT_PCIE1_DRF_BIST_ST                                                    0x1800064C
#define SYS_CRT_PCIE1_DRF_BIST_ST_reg_addr                                           "0xB800064C"
#define SYS_CRT_PCIE1_DRF_BIST_ST_reg                                                0xB800064C
#define set_SYS_CRT_PCIE1_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_PCIE1_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_PCIE1_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_PCIE1_DRF_BIST_ST_reg))
#define SYS_CRT_PCIE1_DRF_BIST_ST_inst_adr                                           "0x0093"
#define SYS_CRT_PCIE1_DRF_BIST_ST_inst                                               0x0093
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_fail1_shift                         (2)
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_PCIE1_DRF_BIST_ST_get_pcie1_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_fail0_shift                         (1)
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_PCIE1_DRF_BIST_ST_get_pcie1_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_done_shift                          (0)
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_PCIE1_DRF_BIST_ST_pcie1_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_PCIE1_DRF_BIST_ST_get_pcie1_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_PCIE2_DRF_BIST_ST                                                    0x18000650
#define SYS_CRT_PCIE2_DRF_BIST_ST_reg_addr                                           "0xB8000650"
#define SYS_CRT_PCIE2_DRF_BIST_ST_reg                                                0xB8000650
#define set_SYS_CRT_PCIE2_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_PCIE2_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_PCIE2_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_PCIE2_DRF_BIST_ST_reg))
#define SYS_CRT_PCIE2_DRF_BIST_ST_inst_adr                                           "0x0094"
#define SYS_CRT_PCIE2_DRF_BIST_ST_inst                                               0x0094
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail3_shift                         (4)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail3_mask                          (0x00000010)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail3(data)                         (0x00000010&((data)<<4))
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail3_src(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_PCIE2_DRF_BIST_ST_get_pcie2_drf_bist_fail3(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail2_shift                         (3)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail2_mask                          (0x00000008)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail2(data)                         (0x00000008&((data)<<3))
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail2_src(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_PCIE2_DRF_BIST_ST_get_pcie2_drf_bist_fail2(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail1_shift                         (2)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_PCIE2_DRF_BIST_ST_get_pcie2_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail0_shift                         (1)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_PCIE2_DRF_BIST_ST_get_pcie2_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_done_shift                          (0)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_PCIE2_DRF_BIST_ST_pcie2_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_PCIE2_DRF_BIST_ST_get_pcie2_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_SE_DRF_BIST_ST                                                       0x1800065C
#define SYS_CRT_SE_DRF_BIST_ST_reg_addr                                              "0xB800065C"
#define SYS_CRT_SE_DRF_BIST_ST_reg                                                   0xB800065C
#define set_SYS_CRT_SE_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SE_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_SE_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_SE_DRF_BIST_ST_reg))
#define SYS_CRT_SE_DRF_BIST_ST_inst_adr                                              "0x0097"
#define SYS_CRT_SE_DRF_BIST_ST_inst                                                  0x0097
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail10_shift                              (11)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail10_mask                               (0x00000800)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail10(data)                              (0x00000800&((data)<<11))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail10_src(data)                          ((0x00000800&(data))>>11)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail10(data)                          ((0x00000800&(data))>>11)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail9_shift                               (10)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail9_mask                                (0x00000400)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail9(data)                               (0x00000400&((data)<<10))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail9_src(data)                           ((0x00000400&(data))>>10)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail9(data)                           ((0x00000400&(data))>>10)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail8_shift                               (9)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail8_mask                                (0x00000200)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail8(data)                               (0x00000200&((data)<<9))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail8_src(data)                           ((0x00000200&(data))>>9)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail8(data)                           ((0x00000200&(data))>>9)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail7_shift                               (8)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail7_mask                                (0x00000100)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail7(data)                               (0x00000100&((data)<<8))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail7_src(data)                           ((0x00000100&(data))>>8)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail7(data)                           ((0x00000100&(data))>>8)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail6_shift                               (7)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail6_mask                                (0x00000080)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail6(data)                               (0x00000080&((data)<<7))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail6_src(data)                           ((0x00000080&(data))>>7)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail6(data)                           ((0x00000080&(data))>>7)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail5_shift                               (6)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail5_mask                                (0x00000040)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail5(data)                               (0x00000040&((data)<<6))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail5_src(data)                           ((0x00000040&(data))>>6)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail5(data)                           ((0x00000040&(data))>>6)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail4_shift                               (5)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail4_mask                                (0x00000020)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail4(data)                               (0x00000020&((data)<<5))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail4_src(data)                           ((0x00000020&(data))>>5)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail4(data)                           ((0x00000020&(data))>>5)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail3_shift                               (4)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail3_mask                                (0x00000010)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail3(data)                               (0x00000010&((data)<<4))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail3_src(data)                           ((0x00000010&(data))>>4)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail3(data)                           ((0x00000010&(data))>>4)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail2_shift                               (3)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail2_mask                                (0x00000008)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail2(data)                               (0x00000008&((data)<<3))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail2_src(data)                           ((0x00000008&(data))>>3)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail2(data)                           ((0x00000008&(data))>>3)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail1_shift                               (2)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail1_mask                                (0x00000004)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail1(data)                               (0x00000004&((data)<<2))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail1_src(data)                           ((0x00000004&(data))>>2)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail1(data)                           ((0x00000004&(data))>>2)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail0_shift                               (1)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail0_mask                                (0x00000002)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail0(data)                               (0x00000002&((data)<<1))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_fail0_src(data)                           ((0x00000002&(data))>>1)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_fail0(data)                           ((0x00000002&(data))>>1)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_done_shift                                (0)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_done_mask                                 (0x00000001)
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_done(data)                                (0x00000001&((data)<<0))
#define SYS_CRT_SE_DRF_BIST_ST_se_drf_bist_done_src(data)                            ((0x00000001&(data))>>0)
#define SYS_CRT_SE_DRF_BIST_ST_get_se_drf_bist_done(data)                            ((0x00000001&(data))>>0)


#define SYS_CRT_TP_DRF_BIST_ST                                                       0x18000660
#define SYS_CRT_TP_DRF_BIST_ST_reg_addr                                              "0xB8000660"
#define SYS_CRT_TP_DRF_BIST_ST_reg                                                   0xB8000660
#define set_SYS_CRT_TP_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_TP_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_TP_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_TP_DRF_BIST_ST_reg))
#define SYS_CRT_TP_DRF_BIST_ST_inst_adr                                              "0x0098"
#define SYS_CRT_TP_DRF_BIST_ST_inst                                                  0x0098
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail4_shift                               (5)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail4_mask                                (0x00000020)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail4(data)                               (0x00000020&((data)<<5))
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail4_src(data)                           ((0x00000020&(data))>>5)
#define SYS_CRT_TP_DRF_BIST_ST_get_tp_drf_bist_fail4(data)                           ((0x00000020&(data))>>5)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail3_shift                               (4)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail3_mask                                (0x00000010)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail3(data)                               (0x00000010&((data)<<4))
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail3_src(data)                           ((0x00000010&(data))>>4)
#define SYS_CRT_TP_DRF_BIST_ST_get_tp_drf_bist_fail3(data)                           ((0x00000010&(data))>>4)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail2_shift                               (3)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail2_mask                                (0x00000008)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail2(data)                               (0x00000008&((data)<<3))
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail2_src(data)                           ((0x00000008&(data))>>3)
#define SYS_CRT_TP_DRF_BIST_ST_get_tp_drf_bist_fail2(data)                           ((0x00000008&(data))>>3)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail1_shift                               (2)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail1_mask                                (0x00000004)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail1(data)                               (0x00000004&((data)<<2))
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail1_src(data)                           ((0x00000004&(data))>>2)
#define SYS_CRT_TP_DRF_BIST_ST_get_tp_drf_bist_fail1(data)                           ((0x00000004&(data))>>2)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail0_shift                               (1)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail0_mask                                (0x00000002)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail0(data)                               (0x00000002&((data)<<1))
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_fail0_src(data)                           ((0x00000002&(data))>>1)
#define SYS_CRT_TP_DRF_BIST_ST_get_tp_drf_bist_fail0(data)                           ((0x00000002&(data))>>1)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_done_shift                                (0)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_done_mask                                 (0x00000001)
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_done(data)                                (0x00000001&((data)<<0))
#define SYS_CRT_TP_DRF_BIST_ST_tp_drf_bist_done_src(data)                            ((0x00000001&(data))>>0)
#define SYS_CRT_TP_DRF_BIST_ST_get_tp_drf_bist_done(data)                            ((0x00000001&(data))>>0)


#define SYS_CRT_VE1_DRF_BIST_ST                                                      0x18000664
#define SYS_CRT_VE1_DRF_BIST_ST_reg_addr                                             "0xB8000664"
#define SYS_CRT_VE1_DRF_BIST_ST_reg                                                  0xB8000664
#define set_SYS_CRT_VE1_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE1_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE1_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE1_DRF_BIST_ST_reg))
#define SYS_CRT_VE1_DRF_BIST_ST_inst_adr                                             "0x0099"
#define SYS_CRT_VE1_DRF_BIST_ST_inst                                                 0x0099
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail5_shift                             (6)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE1_DRF_BIST_ST_get_ve1_drf_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail4_shift                             (5)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE1_DRF_BIST_ST_get_ve1_drf_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE1_DRF_BIST_ST_get_ve1_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE1_DRF_BIST_ST_get_ve1_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE1_DRF_BIST_ST_get_ve1_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE1_DRF_BIST_ST_get_ve1_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_done_shift                              (0)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE1_DRF_BIST_ST_ve1_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE1_DRF_BIST_ST_get_ve1_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VE2_DRF_BIST_ST                                                      0x18000668
#define SYS_CRT_VE2_DRF_BIST_ST_reg_addr                                             "0xB8000668"
#define SYS_CRT_VE2_DRF_BIST_ST_reg                                                  0xB8000668
#define set_SYS_CRT_VE2_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE2_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE2_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE2_DRF_BIST_ST_reg))
#define SYS_CRT_VE2_DRF_BIST_ST_inst_adr                                             "0x009A"
#define SYS_CRT_VE2_DRF_BIST_ST_inst                                                 0x009A
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail8_shift                             (9)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail8_mask                              (0x00000200)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail8(data)                             (0x00000200&((data)<<9))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail8_src(data)                         ((0x00000200&(data))>>9)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail8(data)                         ((0x00000200&(data))>>9)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail7_shift                             (8)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail7_mask                              (0x00000100)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail7(data)                             (0x00000100&((data)<<8))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail7_src(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail7(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail6_shift                             (7)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail6_mask                              (0x00000080)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail6(data)                             (0x00000080&((data)<<7))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail6_src(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail6(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail5_shift                             (6)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail4_shift                             (5)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_done_shift                              (0)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE2_DRF_BIST_ST_ve2_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE2_DRF_BIST_ST_get_ve2_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VE3_DRF_BIST_ST                                                      0x1800066C
#define SYS_CRT_VE3_DRF_BIST_ST_reg_addr                                             "0xB800066C"
#define SYS_CRT_VE3_DRF_BIST_ST_reg                                                  0xB800066C
#define set_SYS_CRT_VE3_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE3_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE3_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE3_DRF_BIST_ST_reg))
#define SYS_CRT_VE3_DRF_BIST_ST_inst_adr                                             "0x009B"
#define SYS_CRT_VE3_DRF_BIST_ST_inst                                                 0x009B
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE3_DRF_BIST_ST_get_ve3_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE3_DRF_BIST_ST_get_ve3_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE3_DRF_BIST_ST_get_ve3_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE3_DRF_BIST_ST_get_ve3_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_done_shift                              (0)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE3_DRF_BIST_ST_ve3_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE3_DRF_BIST_ST_get_ve3_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VE4_DRF_BIST_ST                                                      0x18000670
#define SYS_CRT_VE4_DRF_BIST_ST_reg_addr                                             "0xB8000670"
#define SYS_CRT_VE4_DRF_BIST_ST_reg                                                  0xB8000670
#define set_SYS_CRT_VE4_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE4_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE4_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE4_DRF_BIST_ST_reg))
#define SYS_CRT_VE4_DRF_BIST_ST_inst_adr                                             "0x009C"
#define SYS_CRT_VE4_DRF_BIST_ST_inst                                                 0x009C
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail6_shift                             (7)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail6_mask                              (0x00000080)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail6(data)                             (0x00000080&((data)<<7))
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail6_src(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VE4_DRF_BIST_ST_get_ve4_drf_bist_fail6(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail5_shift                             (6)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE4_DRF_BIST_ST_get_ve4_drf_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail4_shift                             (5)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE4_DRF_BIST_ST_get_ve4_drf_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE4_DRF_BIST_ST_get_ve4_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE4_DRF_BIST_ST_get_ve4_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE4_DRF_BIST_ST_get_ve4_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE4_DRF_BIST_ST_get_ve4_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_done_shift                              (0)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE4_DRF_BIST_ST_ve4_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE4_DRF_BIST_ST_get_ve4_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VE5_DRF_BIST_ST                                                      0x18000674
#define SYS_CRT_VE5_DRF_BIST_ST_reg_addr                                             "0xB8000674"
#define SYS_CRT_VE5_DRF_BIST_ST_reg                                                  0xB8000674
#define set_SYS_CRT_VE5_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE5_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE5_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE5_DRF_BIST_ST_reg))
#define SYS_CRT_VE5_DRF_BIST_ST_inst_adr                                             "0x009D"
#define SYS_CRT_VE5_DRF_BIST_ST_inst                                                 0x009D
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail4_shift                             (5)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE5_DRF_BIST_ST_get_ve5_drf_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE5_DRF_BIST_ST_get_ve5_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE5_DRF_BIST_ST_get_ve5_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE5_DRF_BIST_ST_get_ve5_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE5_DRF_BIST_ST_get_ve5_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_done_shift                              (0)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE5_DRF_BIST_ST_ve5_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE5_DRF_BIST_ST_get_ve5_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VE6_DRF_BIST_ST                                                      0x18000678
#define SYS_CRT_VE6_DRF_BIST_ST_reg_addr                                             "0xB8000678"
#define SYS_CRT_VE6_DRF_BIST_ST_reg                                                  0xB8000678
#define set_SYS_CRT_VE6_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE6_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE6_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE6_DRF_BIST_ST_reg))
#define SYS_CRT_VE6_DRF_BIST_ST_inst_adr                                             "0x009E"
#define SYS_CRT_VE6_DRF_BIST_ST_inst                                                 0x009E
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail7_shift                             (8)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail7_mask                              (0x00000100)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail7(data)                             (0x00000100&((data)<<8))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail7_src(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_fail7(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail6_shift                             (7)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail6_mask                              (0x00000080)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail6(data)                             (0x00000080&((data)<<7))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail6_src(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_fail6(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail5_shift                             (6)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail4_shift                             (5)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_done_shift                              (0)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE6_DRF_BIST_ST_ve6_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE6_DRF_BIST_ST_get_ve6_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VE7_DRF_BIST_ST                                                      0x1800067C
#define SYS_CRT_VE7_DRF_BIST_ST_reg_addr                                             "0xB800067C"
#define SYS_CRT_VE7_DRF_BIST_ST_reg                                                  0xB800067C
#define set_SYS_CRT_VE7_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE7_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE7_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE7_DRF_BIST_ST_reg))
#define SYS_CRT_VE7_DRF_BIST_ST_inst_adr                                             "0x009F"
#define SYS_CRT_VE7_DRF_BIST_ST_inst                                                 0x009F
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE7_DRF_BIST_ST_get_ve7_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE7_DRF_BIST_ST_get_ve7_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE7_DRF_BIST_ST_get_ve7_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE7_DRF_BIST_ST_get_ve7_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_done_shift                              (0)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE7_DRF_BIST_ST_ve7_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE7_DRF_BIST_ST_get_ve7_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VE8_DRF_BIST_ST                                                      0x18000680
#define SYS_CRT_VE8_DRF_BIST_ST_reg_addr                                             "0xB8000680"
#define SYS_CRT_VE8_DRF_BIST_ST_reg                                                  0xB8000680
#define set_SYS_CRT_VE8_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE8_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE8_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE8_DRF_BIST_ST_reg))
#define SYS_CRT_VE8_DRF_BIST_ST_inst_adr                                             "0x00A0"
#define SYS_CRT_VE8_DRF_BIST_ST_inst                                                 0x00A0
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail9_shift                             (10)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail9_mask                              (0x00000400)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail9(data)                             (0x00000400&((data)<<10))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail9_src(data)                         ((0x00000400&(data))>>10)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail9(data)                         ((0x00000400&(data))>>10)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail8_shift                             (9)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail8_mask                              (0x00000200)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail8(data)                             (0x00000200&((data)<<9))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail8_src(data)                         ((0x00000200&(data))>>9)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail8(data)                         ((0x00000200&(data))>>9)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail7_shift                             (8)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail7_mask                              (0x00000100)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail7(data)                             (0x00000100&((data)<<8))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail7_src(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail7(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail6_shift                             (7)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail6_mask                              (0x00000080)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail6(data)                             (0x00000080&((data)<<7))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail6_src(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail6(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail5_shift                             (6)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail4_shift                             (5)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_done_shift                              (0)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE8_DRF_BIST_ST_ve8_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE8_DRF_BIST_ST_get_ve8_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VE9_DRF_BIST_ST                                                      0x18000684
#define SYS_CRT_VE9_DRF_BIST_ST_reg_addr                                             "0xB8000684"
#define SYS_CRT_VE9_DRF_BIST_ST_reg                                                  0xB8000684
#define set_SYS_CRT_VE9_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VE9_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VE9_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VE9_DRF_BIST_ST_reg))
#define SYS_CRT_VE9_DRF_BIST_ST_inst_adr                                             "0x00A1"
#define SYS_CRT_VE9_DRF_BIST_ST_inst                                                 0x00A1
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE9_DRF_BIST_ST_get_ve9_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE9_DRF_BIST_ST_get_ve9_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE9_DRF_BIST_ST_get_ve9_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_done_shift                              (0)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VE9_DRF_BIST_ST_ve9_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VE9_DRF_BIST_ST_get_ve9_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VO1_DRF_BIST_ST                                                      0x18000688
#define SYS_CRT_VO1_DRF_BIST_ST_reg_addr                                             "0xB8000688"
#define SYS_CRT_VO1_DRF_BIST_ST_reg                                                  0xB8000688
#define set_SYS_CRT_VO1_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO1_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VO1_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VO1_DRF_BIST_ST_reg))
#define SYS_CRT_VO1_DRF_BIST_ST_inst_adr                                             "0x00A2"
#define SYS_CRT_VO1_DRF_BIST_ST_inst                                                 0x00A2
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail5_shift                             (6)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VO1_DRF_BIST_ST_get_vo1_drf_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail4_shift                             (5)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VO1_DRF_BIST_ST_get_vo1_drf_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VO1_DRF_BIST_ST_get_vo1_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VO1_DRF_BIST_ST_get_vo1_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO1_DRF_BIST_ST_get_vo1_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO1_DRF_BIST_ST_get_vo1_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_done_shift                              (0)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VO1_DRF_BIST_ST_vo1_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VO1_DRF_BIST_ST_get_vo1_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VO2_DRF_BIST_ST                                                      0x1800068C
#define SYS_CRT_VO2_DRF_BIST_ST_reg_addr                                             "0xB800068C"
#define SYS_CRT_VO2_DRF_BIST_ST_reg                                                  0xB800068C
#define set_SYS_CRT_VO2_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO2_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VO2_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VO2_DRF_BIST_ST_reg))
#define SYS_CRT_VO2_DRF_BIST_ST_inst_adr                                             "0x00A3"
#define SYS_CRT_VO2_DRF_BIST_ST_inst                                                 0x00A3
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail6_shift                             (7)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail6_mask                              (0x00000080)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail6(data)                             (0x00000080&((data)<<7))
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail6_src(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VO2_DRF_BIST_ST_get_vo2_drf_bist_fail6(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail5_shift                             (6)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail5_mask                              (0x00000040)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VO2_DRF_BIST_ST_get_vo2_drf_bist_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail4_shift                             (5)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail4_mask                              (0x00000020)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VO2_DRF_BIST_ST_get_vo2_drf_bist_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail3_shift                             (4)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail3_mask                              (0x00000010)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VO2_DRF_BIST_ST_get_vo2_drf_bist_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail2_shift                             (3)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail2_mask                              (0x00000008)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VO2_DRF_BIST_ST_get_vo2_drf_bist_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO2_DRF_BIST_ST_get_vo2_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO2_DRF_BIST_ST_get_vo2_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_done_shift                              (0)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VO2_DRF_BIST_ST_vo2_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VO2_DRF_BIST_ST_get_vo2_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VO3_DRF_BIST_ST                                                      0x18000690
#define SYS_CRT_VO3_DRF_BIST_ST_reg_addr                                             "0xB8000690"
#define SYS_CRT_VO3_DRF_BIST_ST_reg                                                  0xB8000690
#define set_SYS_CRT_VO3_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO3_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VO3_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VO3_DRF_BIST_ST_reg))
#define SYS_CRT_VO3_DRF_BIST_ST_inst_adr                                             "0x00A4"
#define SYS_CRT_VO3_DRF_BIST_ST_inst                                                 0x00A4
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_fail1_shift                             (2)
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO3_DRF_BIST_ST_get_vo3_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_fail0_shift                             (1)
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO3_DRF_BIST_ST_get_vo3_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_done_shift                              (0)
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VO3_DRF_BIST_ST_vo3_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VO3_DRF_BIST_ST_get_vo3_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_ACPU_DRF_BIST_ST                                                     0x18000694
#define SYS_CRT_ACPU_DRF_BIST_ST_reg_addr                                            "0xB8000694"
#define SYS_CRT_ACPU_DRF_BIST_ST_reg                                                 0xB8000694
#define set_SYS_CRT_ACPU_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_ACPU_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_ACPU_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_ACPU_DRF_BIST_ST_reg))
#define SYS_CRT_ACPU_DRF_BIST_ST_inst_adr                                            "0x00A5"
#define SYS_CRT_ACPU_DRF_BIST_ST_inst                                                0x00A5
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail3_shift                           (4)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_ACPU_DRF_BIST_ST_get_acpu_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail2_shift                           (3)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_ACPU_DRF_BIST_ST_get_acpu_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail1_shift                           (2)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_ACPU_DRF_BIST_ST_get_acpu_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail0_shift                           (1)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_ACPU_DRF_BIST_ST_get_acpu_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_done_shift                            (0)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_ACPU_DRF_BIST_ST_acpu_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_ACPU_DRF_BIST_ST_get_acpu_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_VCPU_DRF_BIST_ST                                                     0x18000698
#define SYS_CRT_VCPU_DRF_BIST_ST_reg_addr                                            "0xB8000698"
#define SYS_CRT_VCPU_DRF_BIST_ST_reg                                                 0xB8000698
#define set_SYS_CRT_VCPU_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VCPU_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_VCPU_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_VCPU_DRF_BIST_ST_reg))
#define SYS_CRT_VCPU_DRF_BIST_ST_inst_adr                                            "0x00A6"
#define SYS_CRT_VCPU_DRF_BIST_ST_inst                                                0x00A6
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail2_shift                           (3)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_VCPU_DRF_BIST_ST_get_vcpu_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail1_shift                           (2)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_VCPU_DRF_BIST_ST_get_vcpu_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail0_shift                           (1)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_VCPU_DRF_BIST_ST_get_vcpu_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_done_shift                            (0)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_VCPU_DRF_BIST_ST_vcpu_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_VCPU_DRF_BIST_ST_get_vcpu_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_IC_DRF_BIST_ST                                                  0x1800069C
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_reg_addr                                         "0xB800069C"
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_reg                                              0xB800069C
#define set_SYS_CRT_SCPU_IC_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_SCPU_IC_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_DRF_BIST_ST_reg))
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_inst_adr                                         "0x00A7"
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_inst                                             0x00A7
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_fail1_shift                     (2)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_fail1_mask                      (0x00000004)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_fail1(data)                     (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_fail1_src(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_get_scpu_ic_drf_bist_fail1(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_fail0_shift                     (1)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_fail0_mask                      (0x00000002)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_fail0(data)                     (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_fail0_src(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_get_scpu_ic_drf_bist_fail0(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_done_shift                      (0)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_done_mask                       (0x00000001)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_done(data)                      (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_scpu_ic_drf_bist_done_src(data)                  ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_IC_DRF_BIST_ST_get_scpu_ic_drf_bist_done(data)                  ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_DC_DRF_BIST_ST                                                  0x180006A0
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_reg_addr                                         "0xB80006A0"
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_reg                                              0xB80006A0
#define set_SYS_CRT_SCPU_DC_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_SCPU_DC_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC_DRF_BIST_ST_reg))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_inst_adr                                         "0x00A8"
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_inst                                             0x00A8
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail11_shift                    (12)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail11_mask                     (0x00001000)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail11(data)                    (0x00001000&((data)<<12))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail11_src(data)                ((0x00001000&(data))>>12)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail11(data)                ((0x00001000&(data))>>12)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail10_shift                    (11)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail10_mask                     (0x00000800)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail10(data)                    (0x00000800&((data)<<11))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail10_src(data)                ((0x00000800&(data))>>11)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail10(data)                ((0x00000800&(data))>>11)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail9_shift                     (10)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail9_mask                      (0x00000400)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail9(data)                     (0x00000400&((data)<<10))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail9_src(data)                 ((0x00000400&(data))>>10)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail9(data)                 ((0x00000400&(data))>>10)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail8_shift                     (9)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail8_mask                      (0x00000200)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail8(data)                     (0x00000200&((data)<<9))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail8_src(data)                 ((0x00000200&(data))>>9)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail8(data)                 ((0x00000200&(data))>>9)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail7_shift                     (8)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail7_mask                      (0x00000100)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail7(data)                     (0x00000100&((data)<<8))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail7_src(data)                 ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail7(data)                 ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail6_shift                     (7)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail6_mask                      (0x00000080)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail6(data)                     (0x00000080&((data)<<7))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail6_src(data)                 ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail6(data)                 ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail5_shift                     (6)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail5_mask                      (0x00000040)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail5(data)                     (0x00000040&((data)<<6))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail5_src(data)                 ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail5(data)                 ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail4_shift                     (5)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail4_mask                      (0x00000020)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail4(data)                     (0x00000020&((data)<<5))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail4_src(data)                 ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail4(data)                 ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail3_shift                     (4)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail3_mask                      (0x00000010)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail3(data)                     (0x00000010&((data)<<4))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail3_src(data)                 ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail3(data)                 ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail2_shift                     (3)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail2_mask                      (0x00000008)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail2(data)                     (0x00000008&((data)<<3))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail2_src(data)                 ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail2(data)                 ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail1_shift                     (2)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail1_mask                      (0x00000004)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail1(data)                     (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail1_src(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail1(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail0_shift                     (1)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail0_mask                      (0x00000002)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail0(data)                     (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_fail0_src(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_fail0(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_done_shift                      (0)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_done_mask                       (0x00000001)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_done(data)                      (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_scpu_dc_drf_bist_done_src(data)                  ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_DC_DRF_BIST_ST_get_scpu_dc_drf_bist_done(data)                  ((0x00000001&(data))>>0)


#define SYS_CRT_GPU1_DRF_BIST_ST                                                     0x180006A4
#define SYS_CRT_GPU1_DRF_BIST_ST_reg_addr                                            "0xB80006A4"
#define SYS_CRT_GPU1_DRF_BIST_ST_reg                                                 0xB80006A4
#define set_SYS_CRT_GPU1_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU1_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU1_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU1_DRF_BIST_ST_reg))
#define SYS_CRT_GPU1_DRF_BIST_ST_inst_adr                                            "0x00A9"
#define SYS_CRT_GPU1_DRF_BIST_ST_inst                                                0x00A9
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail8_shift                           (9)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail8_mask                            (0x00000200)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail8(data)                           (0x00000200&((data)<<9))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail8_src(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail8(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU1_DRF_BIST_ST_gpu1_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU1_DRF_BIST_ST_get_gpu1_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU2_DRF_BIST_ST                                                     0x180006A8
#define SYS_CRT_GPU2_DRF_BIST_ST_reg_addr                                            "0xB80006A8"
#define SYS_CRT_GPU2_DRF_BIST_ST_reg                                                 0xB80006A8
#define set_SYS_CRT_GPU2_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU2_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU2_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU2_DRF_BIST_ST_reg))
#define SYS_CRT_GPU2_DRF_BIST_ST_inst_adr                                            "0x00AA"
#define SYS_CRT_GPU2_DRF_BIST_ST_inst                                                0x00AA
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail9_shift                           (10)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail9_mask                            (0x00000400)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail9(data)                           (0x00000400&((data)<<10))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail9_src(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail9(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail8_shift                           (9)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail8_mask                            (0x00000200)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail8(data)                           (0x00000200&((data)<<9))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail8_src(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail8(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU2_DRF_BIST_ST_gpu2_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU2_DRF_BIST_ST_get_gpu2_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU3_DRF_BIST_ST                                                     0x180006AC
#define SYS_CRT_GPU3_DRF_BIST_ST_reg_addr                                            "0xB80006AC"
#define SYS_CRT_GPU3_DRF_BIST_ST_reg                                                 0xB80006AC
#define set_SYS_CRT_GPU3_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU3_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU3_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU3_DRF_BIST_ST_reg))
#define SYS_CRT_GPU3_DRF_BIST_ST_inst_adr                                            "0x00AB"
#define SYS_CRT_GPU3_DRF_BIST_ST_inst                                                0x00AB
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail10_shift                          (11)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail10_mask                           (0x00000800)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail10(data)                          (0x00000800&((data)<<11))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail10_src(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail10(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail9_shift                           (10)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail9_mask                            (0x00000400)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail9(data)                           (0x00000400&((data)<<10))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail9_src(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail9(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail8_shift                           (9)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail8_mask                            (0x00000200)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail8(data)                           (0x00000200&((data)<<9))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail8_src(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail8(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU3_DRF_BIST_ST_gpu3_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU3_DRF_BIST_ST_get_gpu3_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU4_DRF_BIST_ST                                                     0x180006B0
#define SYS_CRT_GPU4_DRF_BIST_ST_reg_addr                                            "0xB80006B0"
#define SYS_CRT_GPU4_DRF_BIST_ST_reg                                                 0xB80006B0
#define set_SYS_CRT_GPU4_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU4_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU4_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU4_DRF_BIST_ST_reg))
#define SYS_CRT_GPU4_DRF_BIST_ST_inst_adr                                            "0x00AC"
#define SYS_CRT_GPU4_DRF_BIST_ST_inst                                                0x00AC
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail9_shift                           (10)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail9_mask                            (0x00000400)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail9(data)                           (0x00000400&((data)<<10))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail9_src(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail9(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail8_shift                           (9)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail8_mask                            (0x00000200)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail8(data)                           (0x00000200&((data)<<9))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail8_src(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail8(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU4_DRF_BIST_ST_gpu4_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU4_DRF_BIST_ST_get_gpu4_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU5_DRF_BIST_ST                                                     0x180006B4
#define SYS_CRT_GPU5_DRF_BIST_ST_reg_addr                                            "0xB80006B4"
#define SYS_CRT_GPU5_DRF_BIST_ST_reg                                                 0xB80006B4
#define set_SYS_CRT_GPU5_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU5_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU5_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU5_DRF_BIST_ST_reg))
#define SYS_CRT_GPU5_DRF_BIST_ST_inst_adr                                            "0x00AD"
#define SYS_CRT_GPU5_DRF_BIST_ST_inst                                                0x00AD
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail9_shift                           (10)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail9_mask                            (0x00000400)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail9(data)                           (0x00000400&((data)<<10))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail9_src(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail9(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail8_shift                           (9)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail8_mask                            (0x00000200)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail8(data)                           (0x00000200&((data)<<9))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail8_src(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail8(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU5_DRF_BIST_ST_gpu5_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU5_DRF_BIST_ST_get_gpu5_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU6_DRF_BIST_ST                                                     0x180006B8
#define SYS_CRT_GPU6_DRF_BIST_ST_reg_addr                                            "0xB80006B8"
#define SYS_CRT_GPU6_DRF_BIST_ST_reg                                                 0xB80006B8
#define set_SYS_CRT_GPU6_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU6_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU6_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU6_DRF_BIST_ST_reg))
#define SYS_CRT_GPU6_DRF_BIST_ST_inst_adr                                            "0x00AE"
#define SYS_CRT_GPU6_DRF_BIST_ST_inst                                                0x00AE
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU6_DRF_BIST_ST_gpu6_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU6_DRF_BIST_ST_get_gpu6_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU7_DRF_BIST_ST                                                     0x180006BC
#define SYS_CRT_GPU7_DRF_BIST_ST_reg_addr                                            "0xB80006BC"
#define SYS_CRT_GPU7_DRF_BIST_ST_reg                                                 0xB80006BC
#define set_SYS_CRT_GPU7_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU7_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU7_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU7_DRF_BIST_ST_reg))
#define SYS_CRT_GPU7_DRF_BIST_ST_inst_adr                                            "0x00AF"
#define SYS_CRT_GPU7_DRF_BIST_ST_inst                                                0x00AF
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail11_shift                          (12)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail11_mask                           (0x00001000)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail11(data)                          (0x00001000&((data)<<12))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail11_src(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail11(data)                      ((0x00001000&(data))>>12)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail10_shift                          (11)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail10_mask                           (0x00000800)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail10(data)                          (0x00000800&((data)<<11))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail10_src(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail10(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail9_shift                           (10)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail9_mask                            (0x00000400)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail9(data)                           (0x00000400&((data)<<10))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail9_src(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail9(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail8_shift                           (9)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail8_mask                            (0x00000200)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail8(data)                           (0x00000200&((data)<<9))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail8_src(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail8(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU7_DRF_BIST_ST_gpu7_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU7_DRF_BIST_ST_get_gpu7_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU8_DRF_BIST_ST                                                     0x180006C0
#define SYS_CRT_GPU8_DRF_BIST_ST_reg_addr                                            "0xB80006C0"
#define SYS_CRT_GPU8_DRF_BIST_ST_reg                                                 0xB80006C0
#define set_SYS_CRT_GPU8_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU8_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU8_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU8_DRF_BIST_ST_reg))
#define SYS_CRT_GPU8_DRF_BIST_ST_inst_adr                                            "0x00B0"
#define SYS_CRT_GPU8_DRF_BIST_ST_inst                                                0x00B0
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail10_shift                          (11)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail10_mask                           (0x00000800)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail10(data)                          (0x00000800&((data)<<11))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail10_src(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail10(data)                      ((0x00000800&(data))>>11)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail9_shift                           (10)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail9_mask                            (0x00000400)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail9(data)                           (0x00000400&((data)<<10))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail9_src(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail9(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail8_shift                           (9)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail8_mask                            (0x00000200)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail8(data)                           (0x00000200&((data)<<9))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail8_src(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail8(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU8_DRF_BIST_ST_gpu8_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU8_DRF_BIST_ST_get_gpu8_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU9_DRF_BIST_ST                                                     0x180006C4
#define SYS_CRT_GPU9_DRF_BIST_ST_reg_addr                                            "0xB80006C4"
#define SYS_CRT_GPU9_DRF_BIST_ST_reg                                                 0xB80006C4
#define set_SYS_CRT_GPU9_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU9_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU9_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU9_DRF_BIST_ST_reg))
#define SYS_CRT_GPU9_DRF_BIST_ST_inst_adr                                            "0x00B1"
#define SYS_CRT_GPU9_DRF_BIST_ST_inst                                                0x00B1
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail9_shift                           (10)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail9_mask                            (0x00000400)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail9(data)                           (0x00000400&((data)<<10))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail9_src(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail9(data)                       ((0x00000400&(data))>>10)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail8_shift                           (9)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail8_mask                            (0x00000200)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail8(data)                           (0x00000200&((data)<<9))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail8_src(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail8(data)                       ((0x00000200&(data))>>9)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail7_shift                           (8)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail7_mask                            (0x00000100)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail6_shift                           (7)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail6_mask                            (0x00000080)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail5_shift                           (6)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail5_mask                            (0x00000040)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail4_shift                           (5)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail4_mask                            (0x00000020)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail3_shift                           (4)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail2_shift                           (3)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail1_shift                           (2)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail0_shift                           (1)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_done_shift                            (0)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_done_mask                             (0x00000001)
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU9_DRF_BIST_ST_gpu9_drf_bist_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU9_DRF_BIST_ST_get_gpu9_drf_bist_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU10_DRF_BIST_ST                                                    0x180006C8
#define SYS_CRT_GPU10_DRF_BIST_ST_reg_addr                                           "0xB80006C8"
#define SYS_CRT_GPU10_DRF_BIST_ST_reg                                                0xB80006C8
#define set_SYS_CRT_GPU10_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU10_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU10_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU10_DRF_BIST_ST_reg))
#define SYS_CRT_GPU10_DRF_BIST_ST_inst_adr                                           "0x00B2"
#define SYS_CRT_GPU10_DRF_BIST_ST_inst                                               0x00B2
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail9_shift                         (10)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail9_mask                          (0x00000400)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail9(data)                         (0x00000400&((data)<<10))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail9_src(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail9(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail8_shift                         (9)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail8_mask                          (0x00000200)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail8(data)                         (0x00000200&((data)<<9))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail8_src(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail8(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail7_shift                         (8)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail7_mask                          (0x00000100)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail7(data)                         (0x00000100&((data)<<8))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail7_src(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail7(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail6_shift                         (7)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail6_mask                          (0x00000080)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail6(data)                         (0x00000080&((data)<<7))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail6_src(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail6(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail5_shift                         (6)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail5_mask                          (0x00000040)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail5(data)                         (0x00000040&((data)<<6))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail5_src(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail5(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail4_shift                         (5)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail4_mask                          (0x00000020)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail4(data)                         (0x00000020&((data)<<5))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail4_src(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail4(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail3_shift                         (4)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail3_mask                          (0x00000010)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail3(data)                         (0x00000010&((data)<<4))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail3_src(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail3(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail2_shift                         (3)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail2_mask                          (0x00000008)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail2(data)                         (0x00000008&((data)<<3))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail2_src(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail2(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail1_shift                         (2)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail0_shift                         (1)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_done_shift                          (0)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_GPU10_DRF_BIST_ST_gpu10_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_GPU10_DRF_BIST_ST_get_gpu10_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_GPU11_DRF_BIST_ST                                                    0x180006CC
#define SYS_CRT_GPU11_DRF_BIST_ST_reg_addr                                           "0xB80006CC"
#define SYS_CRT_GPU11_DRF_BIST_ST_reg                                                0xB80006CC
#define set_SYS_CRT_GPU11_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU11_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU11_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU11_DRF_BIST_ST_reg))
#define SYS_CRT_GPU11_DRF_BIST_ST_inst_adr                                           "0x00B3"
#define SYS_CRT_GPU11_DRF_BIST_ST_inst                                               0x00B3
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail9_shift                         (10)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail9_mask                          (0x00000400)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail9(data)                         (0x00000400&((data)<<10))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail9_src(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail9(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail8_shift                         (9)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail8_mask                          (0x00000200)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail8(data)                         (0x00000200&((data)<<9))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail8_src(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail8(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail7_shift                         (8)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail7_mask                          (0x00000100)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail7(data)                         (0x00000100&((data)<<8))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail7_src(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail7(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail6_shift                         (7)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail6_mask                          (0x00000080)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail6(data)                         (0x00000080&((data)<<7))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail6_src(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail6(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail5_shift                         (6)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail5_mask                          (0x00000040)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail5(data)                         (0x00000040&((data)<<6))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail5_src(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail5(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail4_shift                         (5)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail4_mask                          (0x00000020)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail4(data)                         (0x00000020&((data)<<5))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail4_src(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail4(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail3_shift                         (4)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail3_mask                          (0x00000010)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail3(data)                         (0x00000010&((data)<<4))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail3_src(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail3(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail2_shift                         (3)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail2_mask                          (0x00000008)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail2(data)                         (0x00000008&((data)<<3))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail2_src(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail2(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail1_shift                         (2)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail0_shift                         (1)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_done_shift                          (0)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_GPU11_DRF_BIST_ST_gpu11_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_GPU11_DRF_BIST_ST_get_gpu11_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_GPU12_DRF_BIST_ST                                                    0x180006D0
#define SYS_CRT_GPU12_DRF_BIST_ST_reg_addr                                           "0xB80006D0"
#define SYS_CRT_GPU12_DRF_BIST_ST_reg                                                0xB80006D0
#define set_SYS_CRT_GPU12_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU12_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU12_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU12_DRF_BIST_ST_reg))
#define SYS_CRT_GPU12_DRF_BIST_ST_inst_adr                                           "0x00B4"
#define SYS_CRT_GPU12_DRF_BIST_ST_inst                                               0x00B4
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail9_shift                         (10)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail9_mask                          (0x00000400)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail9(data)                         (0x00000400&((data)<<10))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail9_src(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail9(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail8_shift                         (9)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail8_mask                          (0x00000200)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail8(data)                         (0x00000200&((data)<<9))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail8_src(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail8(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail7_shift                         (8)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail7_mask                          (0x00000100)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail7(data)                         (0x00000100&((data)<<8))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail7_src(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail7(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail6_shift                         (7)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail6_mask                          (0x00000080)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail6(data)                         (0x00000080&((data)<<7))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail6_src(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail6(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail5_shift                         (6)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail5_mask                          (0x00000040)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail5(data)                         (0x00000040&((data)<<6))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail5_src(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail5(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail4_shift                         (5)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail4_mask                          (0x00000020)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail4(data)                         (0x00000020&((data)<<5))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail4_src(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail4(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail3_shift                         (4)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail3_mask                          (0x00000010)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail3(data)                         (0x00000010&((data)<<4))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail3_src(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail3(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail2_shift                         (3)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail2_mask                          (0x00000008)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail2(data)                         (0x00000008&((data)<<3))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail2_src(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail2(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail1_shift                         (2)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail0_shift                         (1)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_done_shift                          (0)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_GPU12_DRF_BIST_ST_gpu12_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_GPU12_DRF_BIST_ST_get_gpu12_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_GPU13_DRF_BIST_ST                                                    0x180006D4
#define SYS_CRT_GPU13_DRF_BIST_ST_reg_addr                                           "0xB80006D4"
#define SYS_CRT_GPU13_DRF_BIST_ST_reg                                                0xB80006D4
#define set_SYS_CRT_GPU13_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU13_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU13_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU13_DRF_BIST_ST_reg))
#define SYS_CRT_GPU13_DRF_BIST_ST_inst_adr                                           "0x00B5"
#define SYS_CRT_GPU13_DRF_BIST_ST_inst                                               0x00B5
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail9_shift                         (10)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail9_mask                          (0x00000400)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail9(data)                         (0x00000400&((data)<<10))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail9_src(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail9(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail8_shift                         (9)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail8_mask                          (0x00000200)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail8(data)                         (0x00000200&((data)<<9))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail8_src(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail8(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail7_shift                         (8)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail7_mask                          (0x00000100)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail7(data)                         (0x00000100&((data)<<8))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail7_src(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail7(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail6_shift                         (7)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail6_mask                          (0x00000080)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail6(data)                         (0x00000080&((data)<<7))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail6_src(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail6(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail5_shift                         (6)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail5_mask                          (0x00000040)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail5(data)                         (0x00000040&((data)<<6))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail5_src(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail5(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail4_shift                         (5)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail4_mask                          (0x00000020)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail4(data)                         (0x00000020&((data)<<5))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail4_src(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail4(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail3_shift                         (4)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail3_mask                          (0x00000010)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail3(data)                         (0x00000010&((data)<<4))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail3_src(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail3(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail2_shift                         (3)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail2_mask                          (0x00000008)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail2(data)                         (0x00000008&((data)<<3))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail2_src(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail2(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail1_shift                         (2)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail0_shift                         (1)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_done_shift                          (0)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_GPU13_DRF_BIST_ST_gpu13_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_GPU13_DRF_BIST_ST_get_gpu13_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_GPU14_DRF_BIST_ST                                                    0x180006D8
#define SYS_CRT_GPU14_DRF_BIST_ST_reg_addr                                           "0xB80006D8"
#define SYS_CRT_GPU14_DRF_BIST_ST_reg                                                0xB80006D8
#define set_SYS_CRT_GPU14_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU14_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU14_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU14_DRF_BIST_ST_reg))
#define SYS_CRT_GPU14_DRF_BIST_ST_inst_adr                                           "0x00B6"
#define SYS_CRT_GPU14_DRF_BIST_ST_inst                                               0x00B6
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail9_shift                         (10)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail9_mask                          (0x00000400)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail9(data)                         (0x00000400&((data)<<10))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail9_src(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail9(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail8_shift                         (9)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail8_mask                          (0x00000200)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail8(data)                         (0x00000200&((data)<<9))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail8_src(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail8(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail7_shift                         (8)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail7_mask                          (0x00000100)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail7(data)                         (0x00000100&((data)<<8))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail7_src(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail7(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail6_shift                         (7)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail6_mask                          (0x00000080)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail6(data)                         (0x00000080&((data)<<7))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail6_src(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail6(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail5_shift                         (6)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail5_mask                          (0x00000040)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail5(data)                         (0x00000040&((data)<<6))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail5_src(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail5(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail4_shift                         (5)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail4_mask                          (0x00000020)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail4(data)                         (0x00000020&((data)<<5))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail4_src(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail4(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail3_shift                         (4)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail3_mask                          (0x00000010)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail3(data)                         (0x00000010&((data)<<4))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail3_src(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail3(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail2_shift                         (3)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail2_mask                          (0x00000008)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail2(data)                         (0x00000008&((data)<<3))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail2_src(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail2(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail1_shift                         (2)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail0_shift                         (1)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_done_shift                          (0)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_GPU14_DRF_BIST_ST_gpu14_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_GPU14_DRF_BIST_ST_get_gpu14_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_GPU15_DRF_BIST_ST                                                    0x180006DC
#define SYS_CRT_GPU15_DRF_BIST_ST_reg_addr                                           "0xB80006DC"
#define SYS_CRT_GPU15_DRF_BIST_ST_reg                                                0xB80006DC
#define set_SYS_CRT_GPU15_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU15_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_GPU15_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU15_DRF_BIST_ST_reg))
#define SYS_CRT_GPU15_DRF_BIST_ST_inst_adr                                           "0x00B7"
#define SYS_CRT_GPU15_DRF_BIST_ST_inst                                               0x00B7
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail9_shift                         (10)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail9_mask                          (0x00000400)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail9(data)                         (0x00000400&((data)<<10))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail9_src(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail9(data)                     ((0x00000400&(data))>>10)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail8_shift                         (9)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail8_mask                          (0x00000200)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail8(data)                         (0x00000200&((data)<<9))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail8_src(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail8(data)                     ((0x00000200&(data))>>9)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail7_shift                         (8)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail7_mask                          (0x00000100)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail7(data)                         (0x00000100&((data)<<8))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail7_src(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail7(data)                     ((0x00000100&(data))>>8)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail6_shift                         (7)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail6_mask                          (0x00000080)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail6(data)                         (0x00000080&((data)<<7))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail6_src(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail6(data)                     ((0x00000080&(data))>>7)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail5_shift                         (6)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail5_mask                          (0x00000040)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail5(data)                         (0x00000040&((data)<<6))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail5_src(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail5(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail4_shift                         (5)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail4_mask                          (0x00000020)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail4(data)                         (0x00000020&((data)<<5))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail4_src(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail4(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail3_shift                         (4)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail3_mask                          (0x00000010)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail3(data)                         (0x00000010&((data)<<4))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail3_src(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail3(data)                     ((0x00000010&(data))>>4)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail2_shift                         (3)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail2_mask                          (0x00000008)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail2(data)                         (0x00000008&((data)<<3))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail2_src(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail2(data)                     ((0x00000008&(data))>>3)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail1_shift                         (2)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail1_mask                          (0x00000004)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail1(data)                         (0x00000004&((data)<<2))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail1_src(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail1(data)                     ((0x00000004&(data))>>2)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail0_shift                         (1)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail0_mask                          (0x00000002)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail0(data)                         (0x00000002&((data)<<1))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_fail0_src(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_fail0(data)                     ((0x00000002&(data))>>1)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_done_shift                          (0)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_done_mask                           (0x00000001)
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_done(data)                          (0x00000001&((data)<<0))
#define SYS_CRT_GPU15_DRF_BIST_ST_gpu15_drf_bist_done_src(data)                      ((0x00000001&(data))>>0)
#define SYS_CRT_GPU15_DRF_BIST_ST_get_gpu15_drf_bist_done(data)                      ((0x00000001&(data))>>0)


#define SYS_CRT_USB_DRF_BIST_ST                                                      0x180006E0
#define SYS_CRT_USB_DRF_BIST_ST_reg_addr                                             "0xB80006E0"
#define SYS_CRT_USB_DRF_BIST_ST_reg                                                  0xB80006E0
#define set_SYS_CRT_USB_DRF_BIST_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_USB_DRF_BIST_ST_reg)=data)
#define get_SYS_CRT_USB_DRF_BIST_ST_reg   (*((volatile unsigned int*) SYS_CRT_USB_DRF_BIST_ST_reg))
#define SYS_CRT_USB_DRF_BIST_ST_inst_adr                                             "0x00B8"
#define SYS_CRT_USB_DRF_BIST_ST_inst                                                 0x00B8
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_fail1_shift                             (2)
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_fail1_mask                              (0x00000004)
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_USB_DRF_BIST_ST_get_usb_drf_bist_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_fail0_shift                             (1)
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_fail0_mask                              (0x00000002)
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_USB_DRF_BIST_ST_get_usb_drf_bist_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_done_shift                              (0)
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_done_mask                               (0x00000001)
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_USB_DRF_BIST_ST_usb_drf_bist_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_USB_DRF_BIST_ST_get_usb_drf_bist_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_BISR_RSTN                                                            0x18000700
#define SYS_CRT_BISR_RSTN_reg_addr                                                   "0xB8000700"
#define SYS_CRT_BISR_RSTN_reg                                                        0xB8000700
#define set_SYS_CRT_BISR_RSTN_reg(data)   (*((volatile unsigned int*) SYS_CRT_BISR_RSTN_reg)=data)
#define get_SYS_CRT_BISR_RSTN_reg   (*((volatile unsigned int*) SYS_CRT_BISR_RSTN_reg))
#define SYS_CRT_BISR_RSTN_inst_adr                                                   "0x00C0"
#define SYS_CRT_BISR_RSTN_inst                                                       0x00C0
#define SYS_CRT_BISR_RSTN_gpu2_bisr_pwr_rstn_shift                                   (12)
#define SYS_CRT_BISR_RSTN_gpu2_bisr_pwr_rstn_mask                                    (0x00001000)
#define SYS_CRT_BISR_RSTN_gpu2_bisr_pwr_rstn(data)                                   (0x00001000&((data)<<12))
#define SYS_CRT_BISR_RSTN_gpu2_bisr_pwr_rstn_src(data)                               ((0x00001000&(data))>>12)
#define SYS_CRT_BISR_RSTN_get_gpu2_bisr_pwr_rstn(data)                               ((0x00001000&(data))>>12)
#define SYS_CRT_BISR_RSTN_gpu1_bisr_pwr_rstn_shift                                   (11)
#define SYS_CRT_BISR_RSTN_gpu1_bisr_pwr_rstn_mask                                    (0x00000800)
#define SYS_CRT_BISR_RSTN_gpu1_bisr_pwr_rstn(data)                                   (0x00000800&((data)<<11))
#define SYS_CRT_BISR_RSTN_gpu1_bisr_pwr_rstn_src(data)                               ((0x00000800&(data))>>11)
#define SYS_CRT_BISR_RSTN_get_gpu1_bisr_pwr_rstn(data)                               ((0x00000800&(data))>>11)
#define SYS_CRT_BISR_RSTN_scpu_ic_bisr_pwr_rstn_shift                                (9)
#define SYS_CRT_BISR_RSTN_scpu_ic_bisr_pwr_rstn_mask                                 (0x00000200)
#define SYS_CRT_BISR_RSTN_scpu_ic_bisr_pwr_rstn(data)                                (0x00000200&((data)<<9))
#define SYS_CRT_BISR_RSTN_scpu_ic_bisr_pwr_rstn_src(data)                            ((0x00000200&(data))>>9)
#define SYS_CRT_BISR_RSTN_get_scpu_ic_bisr_pwr_rstn(data)                            ((0x00000200&(data))>>9)
#define SYS_CRT_BISR_RSTN_scpu_dc1_bisr_pwr_rstn_shift                               (8)
#define SYS_CRT_BISR_RSTN_scpu_dc1_bisr_pwr_rstn_mask                                (0x00000100)
#define SYS_CRT_BISR_RSTN_scpu_dc1_bisr_pwr_rstn(data)                               (0x00000100&((data)<<8))
#define SYS_CRT_BISR_RSTN_scpu_dc1_bisr_pwr_rstn_src(data)                           ((0x00000100&(data))>>8)
#define SYS_CRT_BISR_RSTN_get_scpu_dc1_bisr_pwr_rstn(data)                           ((0x00000100&(data))>>8)
#define SYS_CRT_BISR_RSTN_scpu_dc0_bisr_pwr_rstn_shift                               (7)
#define SYS_CRT_BISR_RSTN_scpu_dc0_bisr_pwr_rstn_mask                                (0x00000080)
#define SYS_CRT_BISR_RSTN_scpu_dc0_bisr_pwr_rstn(data)                               (0x00000080&((data)<<7))
#define SYS_CRT_BISR_RSTN_scpu_dc0_bisr_pwr_rstn_src(data)                           ((0x00000080&(data))>>7)
#define SYS_CRT_BISR_RSTN_get_scpu_dc0_bisr_pwr_rstn(data)                           ((0x00000080&(data))>>7)
#define SYS_CRT_BISR_RSTN_vcpu_bisr_pwr_rstn_shift                                   (6)
#define SYS_CRT_BISR_RSTN_vcpu_bisr_pwr_rstn_mask                                    (0x00000040)
#define SYS_CRT_BISR_RSTN_vcpu_bisr_pwr_rstn(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_BISR_RSTN_vcpu_bisr_pwr_rstn_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_BISR_RSTN_get_vcpu_bisr_pwr_rstn(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_BISR_RSTN_acpu_bisr_pwr_rstn_shift                                   (5)
#define SYS_CRT_BISR_RSTN_acpu_bisr_pwr_rstn_mask                                    (0x00000020)
#define SYS_CRT_BISR_RSTN_acpu_bisr_pwr_rstn(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_BISR_RSTN_acpu_bisr_pwr_rstn_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_BISR_RSTN_get_acpu_bisr_pwr_rstn(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_BISR_RSTN_vo2_bisr_pwr_rstn_shift                                    (4)
#define SYS_CRT_BISR_RSTN_vo2_bisr_pwr_rstn_mask                                     (0x00000010)
#define SYS_CRT_BISR_RSTN_vo2_bisr_pwr_rstn(data)                                    (0x00000010&((data)<<4))
#define SYS_CRT_BISR_RSTN_vo2_bisr_pwr_rstn_src(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_BISR_RSTN_get_vo2_bisr_pwr_rstn(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_BISR_RSTN_vo1_bisr_pwr_rstn_shift                                    (3)
#define SYS_CRT_BISR_RSTN_vo1_bisr_pwr_rstn_mask                                     (0x00000008)
#define SYS_CRT_BISR_RSTN_vo1_bisr_pwr_rstn(data)                                    (0x00000008&((data)<<3))
#define SYS_CRT_BISR_RSTN_vo1_bisr_pwr_rstn_src(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_BISR_RSTN_get_vo1_bisr_pwr_rstn(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_BISR_RSTN_usb_bisr_pwr_rstn_shift                                    (2)
#define SYS_CRT_BISR_RSTN_usb_bisr_pwr_rstn_mask                                     (0x00000004)
#define SYS_CRT_BISR_RSTN_usb_bisr_pwr_rstn(data)                                    (0x00000004&((data)<<2))
#define SYS_CRT_BISR_RSTN_usb_bisr_pwr_rstn_src(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_BISR_RSTN_get_usb_bisr_pwr_rstn(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_BISR_RSTN_se_bisr_pwr_rstn_shift                                     (1)
#define SYS_CRT_BISR_RSTN_se_bisr_pwr_rstn_mask                                      (0x00000002)
#define SYS_CRT_BISR_RSTN_se_bisr_pwr_rstn(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_BISR_RSTN_se_bisr_pwr_rstn_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_BISR_RSTN_get_se_bisr_pwr_rstn(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_BISR_RSTN_write_data_shift                                           (0)
#define SYS_CRT_BISR_RSTN_write_data_mask                                            (0x00000001)
#define SYS_CRT_BISR_RSTN_write_data(data)                                           (0x00000001&((data)<<0))
#define SYS_CRT_BISR_RSTN_write_data_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_CRT_BISR_RSTN_get_write_data(data)                                       ((0x00000001&(data))>>0)


#define SYS_CRT_BISR_RUN1_RSTN                                                       0x18000704
#define SYS_CRT_BISR_RUN1_RSTN_reg_addr                                              "0xB8000704"
#define SYS_CRT_BISR_RUN1_RSTN_reg                                                   0xB8000704
#define set_SYS_CRT_BISR_RUN1_RSTN_reg(data)   (*((volatile unsigned int*) SYS_CRT_BISR_RUN1_RSTN_reg)=data)
#define get_SYS_CRT_BISR_RUN1_RSTN_reg   (*((volatile unsigned int*) SYS_CRT_BISR_RUN1_RSTN_reg))
#define SYS_CRT_BISR_RUN1_RSTN_inst_adr                                              "0x00C1"
#define SYS_CRT_BISR_RUN1_RSTN_inst                                                  0x00C1
#define SYS_CRT_BISR_RUN1_RSTN_gpu2_bisr_run1_pwr_rstn_shift                         (12)
#define SYS_CRT_BISR_RUN1_RSTN_gpu2_bisr_run1_pwr_rstn_mask                          (0x00001000)
#define SYS_CRT_BISR_RUN1_RSTN_gpu2_bisr_run1_pwr_rstn(data)                         (0x00001000&((data)<<12))
#define SYS_CRT_BISR_RUN1_RSTN_gpu2_bisr_run1_pwr_rstn_src(data)                     ((0x00001000&(data))>>12)
#define SYS_CRT_BISR_RUN1_RSTN_get_gpu2_bisr_run1_pwr_rstn(data)                     ((0x00001000&(data))>>12)
#define SYS_CRT_BISR_RUN1_RSTN_gpu1_bisr_run1_pwr_rstn_shift                         (11)
#define SYS_CRT_BISR_RUN1_RSTN_gpu1_bisr_run1_pwr_rstn_mask                          (0x00000800)
#define SYS_CRT_BISR_RUN1_RSTN_gpu1_bisr_run1_pwr_rstn(data)                         (0x00000800&((data)<<11))
#define SYS_CRT_BISR_RUN1_RSTN_gpu1_bisr_run1_pwr_rstn_src(data)                     ((0x00000800&(data))>>11)
#define SYS_CRT_BISR_RUN1_RSTN_get_gpu1_bisr_run1_pwr_rstn(data)                     ((0x00000800&(data))>>11)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_ic_bisr_run1_pwr_rstn_shift                      (9)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_ic_bisr_run1_pwr_rstn_mask                       (0x00000200)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_ic_bisr_run1_pwr_rstn(data)                      (0x00000200&((data)<<9))
#define SYS_CRT_BISR_RUN1_RSTN_scpu_ic_bisr_run1_pwr_rstn_src(data)                  ((0x00000200&(data))>>9)
#define SYS_CRT_BISR_RUN1_RSTN_get_scpu_ic_bisr_run1_pwr_rstn(data)                  ((0x00000200&(data))>>9)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_dc1_bisr_run1_pwr_rstn_shift                     (8)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_dc1_bisr_run1_pwr_rstn_mask                      (0x00000100)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_dc1_bisr_run1_pwr_rstn(data)                     (0x00000100&((data)<<8))
#define SYS_CRT_BISR_RUN1_RSTN_scpu_dc1_bisr_run1_pwr_rstn_src(data)                 ((0x00000100&(data))>>8)
#define SYS_CRT_BISR_RUN1_RSTN_get_scpu_dc1_bisr_run1_pwr_rstn(data)                 ((0x00000100&(data))>>8)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_dc0_bisr_run1_pwr_rstn_shift                     (7)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_dc0_bisr_run1_pwr_rstn_mask                      (0x00000080)
#define SYS_CRT_BISR_RUN1_RSTN_scpu_dc0_bisr_run1_pwr_rstn(data)                     (0x00000080&((data)<<7))
#define SYS_CRT_BISR_RUN1_RSTN_scpu_dc0_bisr_run1_pwr_rstn_src(data)                 ((0x00000080&(data))>>7)
#define SYS_CRT_BISR_RUN1_RSTN_get_scpu_dc0_bisr_run1_pwr_rstn(data)                 ((0x00000080&(data))>>7)
#define SYS_CRT_BISR_RUN1_RSTN_vcpu_bisr_run1_pwr_rstn_shift                         (6)
#define SYS_CRT_BISR_RUN1_RSTN_vcpu_bisr_run1_pwr_rstn_mask                          (0x00000040)
#define SYS_CRT_BISR_RUN1_RSTN_vcpu_bisr_run1_pwr_rstn(data)                         (0x00000040&((data)<<6))
#define SYS_CRT_BISR_RUN1_RSTN_vcpu_bisr_run1_pwr_rstn_src(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_BISR_RUN1_RSTN_get_vcpu_bisr_run1_pwr_rstn(data)                     ((0x00000040&(data))>>6)
#define SYS_CRT_BISR_RUN1_RSTN_acpu_bisr_run1_pwr_rstn_shift                         (5)
#define SYS_CRT_BISR_RUN1_RSTN_acpu_bisr_run1_pwr_rstn_mask                          (0x00000020)
#define SYS_CRT_BISR_RUN1_RSTN_acpu_bisr_run1_pwr_rstn(data)                         (0x00000020&((data)<<5))
#define SYS_CRT_BISR_RUN1_RSTN_acpu_bisr_run1_pwr_rstn_src(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_BISR_RUN1_RSTN_get_acpu_bisr_run1_pwr_rstn(data)                     ((0x00000020&(data))>>5)
#define SYS_CRT_BISR_RUN1_RSTN_vo2_bisr_run1_pwr_rstn_shift                          (4)
#define SYS_CRT_BISR_RUN1_RSTN_vo2_bisr_run1_pwr_rstn_mask                           (0x00000010)
#define SYS_CRT_BISR_RUN1_RSTN_vo2_bisr_run1_pwr_rstn(data)                          (0x00000010&((data)<<4))
#define SYS_CRT_BISR_RUN1_RSTN_vo2_bisr_run1_pwr_rstn_src(data)                      ((0x00000010&(data))>>4)
#define SYS_CRT_BISR_RUN1_RSTN_get_vo2_bisr_run1_pwr_rstn(data)                      ((0x00000010&(data))>>4)
#define SYS_CRT_BISR_RUN1_RSTN_vo1_bisr_run1_pwr_rstn_shift                          (3)
#define SYS_CRT_BISR_RUN1_RSTN_vo1_bisr_run1_pwr_rstn_mask                           (0x00000008)
#define SYS_CRT_BISR_RUN1_RSTN_vo1_bisr_run1_pwr_rstn(data)                          (0x00000008&((data)<<3))
#define SYS_CRT_BISR_RUN1_RSTN_vo1_bisr_run1_pwr_rstn_src(data)                      ((0x00000008&(data))>>3)
#define SYS_CRT_BISR_RUN1_RSTN_get_vo1_bisr_run1_pwr_rstn(data)                      ((0x00000008&(data))>>3)
#define SYS_CRT_BISR_RUN1_RSTN_usb_bisr_run1_pwr_rstn_shift                          (2)
#define SYS_CRT_BISR_RUN1_RSTN_usb_bisr_run1_pwr_rstn_mask                           (0x00000004)
#define SYS_CRT_BISR_RUN1_RSTN_usb_bisr_run1_pwr_rstn(data)                          (0x00000004&((data)<<2))
#define SYS_CRT_BISR_RUN1_RSTN_usb_bisr_run1_pwr_rstn_src(data)                      ((0x00000004&(data))>>2)
#define SYS_CRT_BISR_RUN1_RSTN_get_usb_bisr_run1_pwr_rstn(data)                      ((0x00000004&(data))>>2)
#define SYS_CRT_BISR_RUN1_RSTN_se_bisr_run1_pwr_rstn_shift                           (1)
#define SYS_CRT_BISR_RUN1_RSTN_se_bisr_run1_pwr_rstn_mask                            (0x00000002)
#define SYS_CRT_BISR_RUN1_RSTN_se_bisr_run1_pwr_rstn(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_BISR_RUN1_RSTN_se_bisr_run1_pwr_rstn_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_BISR_RUN1_RSTN_get_se_bisr_run1_pwr_rstn(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_BISR_RUN1_RSTN_write_data_shift                                      (0)
#define SYS_CRT_BISR_RUN1_RSTN_write_data_mask                                       (0x00000001)
#define SYS_CRT_BISR_RUN1_RSTN_write_data(data)                                      (0x00000001&((data)<<0))
#define SYS_CRT_BISR_RUN1_RSTN_write_data_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CRT_BISR_RUN1_RSTN_get_write_data(data)                                  ((0x00000001&(data))>>0)


#define SYS_CRT_BISR_EN                                                              0x18000708
#define SYS_CRT_BISR_EN_reg_addr                                                     "0xB8000708"
#define SYS_CRT_BISR_EN_reg                                                          0xB8000708
#define set_SYS_CRT_BISR_EN_reg(data)   (*((volatile unsigned int*) SYS_CRT_BISR_EN_reg)=data)
#define get_SYS_CRT_BISR_EN_reg   (*((volatile unsigned int*) SYS_CRT_BISR_EN_reg))
#define SYS_CRT_BISR_EN_inst_adr                                                     "0x00C2"
#define SYS_CRT_BISR_EN_inst                                                         0x00C2
#define SYS_CRT_BISR_EN_bisr_run_shift                                               (16)
#define SYS_CRT_BISR_EN_bisr_run_mask                                                (0x00010000)
#define SYS_CRT_BISR_EN_bisr_run(data)                                               (0x00010000&((data)<<16))
#define SYS_CRT_BISR_EN_bisr_run_src(data)                                           ((0x00010000&(data))>>16)
#define SYS_CRT_BISR_EN_get_bisr_run(data)                                           ((0x00010000&(data))>>16)
#define SYS_CRT_BISR_EN_gpu2_bisr_hold_remap_shift                                   (12)
#define SYS_CRT_BISR_EN_gpu2_bisr_hold_remap_mask                                    (0x00001000)
#define SYS_CRT_BISR_EN_gpu2_bisr_hold_remap(data)                                   (0x00001000&((data)<<12))
#define SYS_CRT_BISR_EN_gpu2_bisr_hold_remap_src(data)                               ((0x00001000&(data))>>12)
#define SYS_CRT_BISR_EN_get_gpu2_bisr_hold_remap(data)                               ((0x00001000&(data))>>12)
#define SYS_CRT_BISR_EN_gpu1_bisr_hold_remap_shift                                   (11)
#define SYS_CRT_BISR_EN_gpu1_bisr_hold_remap_mask                                    (0x00000800)
#define SYS_CRT_BISR_EN_gpu1_bisr_hold_remap(data)                                   (0x00000800&((data)<<11))
#define SYS_CRT_BISR_EN_gpu1_bisr_hold_remap_src(data)                               ((0x00000800&(data))>>11)
#define SYS_CRT_BISR_EN_get_gpu1_bisr_hold_remap(data)                               ((0x00000800&(data))>>11)
#define SYS_CRT_BISR_EN_scpu_ic_bisr_hold_remap_shift                                (9)
#define SYS_CRT_BISR_EN_scpu_ic_bisr_hold_remap_mask                                 (0x00000200)
#define SYS_CRT_BISR_EN_scpu_ic_bisr_hold_remap(data)                                (0x00000200&((data)<<9))
#define SYS_CRT_BISR_EN_scpu_ic_bisr_hold_remap_src(data)                            ((0x00000200&(data))>>9)
#define SYS_CRT_BISR_EN_get_scpu_ic_bisr_hold_remap(data)                            ((0x00000200&(data))>>9)
#define SYS_CRT_BISR_EN_scpu_dc1_bisr_hold_remap_shift                               (8)
#define SYS_CRT_BISR_EN_scpu_dc1_bisr_hold_remap_mask                                (0x00000100)
#define SYS_CRT_BISR_EN_scpu_dc1_bisr_hold_remap(data)                               (0x00000100&((data)<<8))
#define SYS_CRT_BISR_EN_scpu_dc1_bisr_hold_remap_src(data)                           ((0x00000100&(data))>>8)
#define SYS_CRT_BISR_EN_get_scpu_dc1_bisr_hold_remap(data)                           ((0x00000100&(data))>>8)
#define SYS_CRT_BISR_EN_scpu_dc0_bisr_hold_remap_shift                               (7)
#define SYS_CRT_BISR_EN_scpu_dc0_bisr_hold_remap_mask                                (0x00000080)
#define SYS_CRT_BISR_EN_scpu_dc0_bisr_hold_remap(data)                               (0x00000080&((data)<<7))
#define SYS_CRT_BISR_EN_scpu_dc0_bisr_hold_remap_src(data)                           ((0x00000080&(data))>>7)
#define SYS_CRT_BISR_EN_get_scpu_dc0_bisr_hold_remap(data)                           ((0x00000080&(data))>>7)
#define SYS_CRT_BISR_EN_vcpu_bisr_hold_remap_shift                                   (6)
#define SYS_CRT_BISR_EN_vcpu_bisr_hold_remap_mask                                    (0x00000040)
#define SYS_CRT_BISR_EN_vcpu_bisr_hold_remap(data)                                   (0x00000040&((data)<<6))
#define SYS_CRT_BISR_EN_vcpu_bisr_hold_remap_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_BISR_EN_get_vcpu_bisr_hold_remap(data)                               ((0x00000040&(data))>>6)
#define SYS_CRT_BISR_EN_acpu_bisr_hold_remap_shift                                   (5)
#define SYS_CRT_BISR_EN_acpu_bisr_hold_remap_mask                                    (0x00000020)
#define SYS_CRT_BISR_EN_acpu_bisr_hold_remap(data)                                   (0x00000020&((data)<<5))
#define SYS_CRT_BISR_EN_acpu_bisr_hold_remap_src(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_BISR_EN_get_acpu_bisr_hold_remap(data)                               ((0x00000020&(data))>>5)
#define SYS_CRT_BISR_EN_vo2_bisr_hold_remap_shift                                    (4)
#define SYS_CRT_BISR_EN_vo2_bisr_hold_remap_mask                                     (0x00000010)
#define SYS_CRT_BISR_EN_vo2_bisr_hold_remap(data)                                    (0x00000010&((data)<<4))
#define SYS_CRT_BISR_EN_vo2_bisr_hold_remap_src(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_BISR_EN_get_vo2_bisr_hold_remap(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_BISR_EN_vo1_bisr_hold_remap_shift                                    (3)
#define SYS_CRT_BISR_EN_vo1_bisr_hold_remap_mask                                     (0x00000008)
#define SYS_CRT_BISR_EN_vo1_bisr_hold_remap(data)                                    (0x00000008&((data)<<3))
#define SYS_CRT_BISR_EN_vo1_bisr_hold_remap_src(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_BISR_EN_get_vo1_bisr_hold_remap(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_BISR_EN_usb_bisr_hold_remap_shift                                    (2)
#define SYS_CRT_BISR_EN_usb_bisr_hold_remap_mask                                     (0x00000004)
#define SYS_CRT_BISR_EN_usb_bisr_hold_remap(data)                                    (0x00000004&((data)<<2))
#define SYS_CRT_BISR_EN_usb_bisr_hold_remap_src(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_BISR_EN_get_usb_bisr_hold_remap(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_BISR_EN_se_bisr_hold_remap_shift                                     (1)
#define SYS_CRT_BISR_EN_se_bisr_hold_remap_mask                                      (0x00000002)
#define SYS_CRT_BISR_EN_se_bisr_hold_remap(data)                                     (0x00000002&((data)<<1))
#define SYS_CRT_BISR_EN_se_bisr_hold_remap_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_BISR_EN_get_se_bisr_hold_remap(data)                                 ((0x00000002&(data))>>1)
#define SYS_CRT_BISR_EN_write_data_shift                                             (0)
#define SYS_CRT_BISR_EN_write_data_mask                                              (0x00000001)
#define SYS_CRT_BISR_EN_write_data(data)                                             (0x00000001&((data)<<0))
#define SYS_CRT_BISR_EN_write_data_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_CRT_BISR_EN_get_write_data(data)                                         ((0x00000001&(data))>>0)


#define SYS_CRT_SE_BISR_ST1                                                          0x18000710
#define SYS_CRT_SE_BISR_ST1_reg_addr                                                 "0xB8000710"
#define SYS_CRT_SE_BISR_ST1_reg                                                      0xB8000710
#define set_SYS_CRT_SE_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_SE_BISR_ST1_reg)=data)
#define get_SYS_CRT_SE_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_SE_BISR_ST1_reg))
#define SYS_CRT_SE_BISR_ST1_inst_adr                                                 "0x00C4"
#define SYS_CRT_SE_BISR_ST1_inst                                                     0x00C4
#define SYS_CRT_SE_BISR_ST1_se_bisr_repair_2_shift                                   (17)
#define SYS_CRT_SE_BISR_ST1_se_bisr_repair_2_mask                                    (0x00020000)
#define SYS_CRT_SE_BISR_ST1_se_bisr_repair_2(data)                                   (0x00020000&((data)<<17))
#define SYS_CRT_SE_BISR_ST1_se_bisr_repair_2_src(data)                               ((0x00020000&(data))>>17)
#define SYS_CRT_SE_BISR_ST1_get_se_bisr_repair_2(data)                               ((0x00020000&(data))>>17)
#define SYS_CRT_SE_BISR_ST1_se_bisr_repair_1_shift                                   (16)
#define SYS_CRT_SE_BISR_ST1_se_bisr_repair_1_mask                                    (0x00010000)
#define SYS_CRT_SE_BISR_ST1_se_bisr_repair_1(data)                                   (0x00010000&((data)<<16))
#define SYS_CRT_SE_BISR_ST1_se_bisr_repair_1_src(data)                               ((0x00010000&(data))>>16)
#define SYS_CRT_SE_BISR_ST1_get_se_bisr_repair_1(data)                               ((0x00010000&(data))>>16)
#define SYS_CRT_SE_BISR_ST1_se_bisr_fail_shift                                       (1)
#define SYS_CRT_SE_BISR_ST1_se_bisr_fail_mask                                        (0x00000002)
#define SYS_CRT_SE_BISR_ST1_se_bisr_fail(data)                                       (0x00000002&((data)<<1))
#define SYS_CRT_SE_BISR_ST1_se_bisr_fail_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_CRT_SE_BISR_ST1_get_se_bisr_fail(data)                                   ((0x00000002&(data))>>1)
#define SYS_CRT_SE_BISR_ST1_se_bisr_done_shift                                       (0)
#define SYS_CRT_SE_BISR_ST1_se_bisr_done_mask                                        (0x00000001)
#define SYS_CRT_SE_BISR_ST1_se_bisr_done(data)                                       (0x00000001&((data)<<0))
#define SYS_CRT_SE_BISR_ST1_se_bisr_done_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_CRT_SE_BISR_ST1_get_se_bisr_done(data)                                   ((0x00000001&(data))>>0)


#define SYS_CRT_SE_BISR_ST2                                                          0x18000714
#define SYS_CRT_SE_BISR_ST2_reg_addr                                                 "0xB8000714"
#define SYS_CRT_SE_BISR_ST2_reg                                                      0xB8000714
#define set_SYS_CRT_SE_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_SE_BISR_ST2_reg)=data)
#define get_SYS_CRT_SE_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_SE_BISR_ST2_reg))
#define SYS_CRT_SE_BISR_ST2_inst_adr                                                 "0x00C5"
#define SYS_CRT_SE_BISR_ST2_inst                                                     0x00C5
#define SYS_CRT_SE_BISR_ST2_se_bisr_so0_shift                                        (0)
#define SYS_CRT_SE_BISR_ST2_se_bisr_so0_mask                                         (0x0000003F)
#define SYS_CRT_SE_BISR_ST2_se_bisr_so0(data)                                        (0x0000003F&((data)<<0))
#define SYS_CRT_SE_BISR_ST2_se_bisr_so0_src(data)                                    ((0x0000003F&(data))>>0)
#define SYS_CRT_SE_BISR_ST2_get_se_bisr_so0(data)                                    ((0x0000003F&(data))>>0)


#define SYS_CRT_USB_BISR_ST1                                                         0x18000720
#define SYS_CRT_USB_BISR_ST1_reg_addr                                                "0xB8000720"
#define SYS_CRT_USB_BISR_ST1_reg                                                     0xB8000720
#define set_SYS_CRT_USB_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_USB_BISR_ST1_reg)=data)
#define get_SYS_CRT_USB_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_USB_BISR_ST1_reg))
#define SYS_CRT_USB_BISR_ST1_inst_adr                                                "0x00C8"
#define SYS_CRT_USB_BISR_ST1_inst                                                    0x00C8
#define SYS_CRT_USB_BISR_ST1_usb_bisr_repair_2_shift                                 (17)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_repair_2_mask                                  (0x00020000)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_repair_2(data)                                 (0x00020000&((data)<<17))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_repair_2_src(data)                             ((0x00020000&(data))>>17)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_repair_2(data)                             ((0x00020000&(data))>>17)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_repair_1_shift                                 (16)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_repair_1_mask                                  (0x00010000)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_repair_1(data)                                 (0x00010000&((data)<<16))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_repair_1_src(data)                             ((0x00010000&(data))>>16)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_repair_1(data)                             ((0x00010000&(data))>>16)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail9_shift                                    (10)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail9_mask                                     (0x00000400)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail9(data)                                    (0x00000400&((data)<<10))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail9_src(data)                                ((0x00000400&(data))>>10)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail9(data)                                ((0x00000400&(data))>>10)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail8_shift                                    (9)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail8_mask                                     (0x00000200)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail8(data)                                    (0x00000200&((data)<<9))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail8_src(data)                                ((0x00000200&(data))>>9)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail8(data)                                ((0x00000200&(data))>>9)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail7_shift                                    (8)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail7_mask                                     (0x00000100)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail7(data)                                    (0x00000100&((data)<<8))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail7_src(data)                                ((0x00000100&(data))>>8)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail7(data)                                ((0x00000100&(data))>>8)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail6_shift                                    (7)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail6_mask                                     (0x00000080)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail6(data)                                    (0x00000080&((data)<<7))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail6_src(data)                                ((0x00000080&(data))>>7)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail6(data)                                ((0x00000080&(data))>>7)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail5_shift                                    (6)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail5_mask                                     (0x00000040)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail5(data)                                    (0x00000040&((data)<<6))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail5_src(data)                                ((0x00000040&(data))>>6)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail5(data)                                ((0x00000040&(data))>>6)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail4_shift                                    (5)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail4_mask                                     (0x00000020)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail4(data)                                    (0x00000020&((data)<<5))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail4_src(data)                                ((0x00000020&(data))>>5)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail4(data)                                ((0x00000020&(data))>>5)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail3_shift                                    (4)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail3_mask                                     (0x00000010)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail3(data)                                    (0x00000010&((data)<<4))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail3_src(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail3(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail2_shift                                    (3)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail2_mask                                     (0x00000008)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail2(data)                                    (0x00000008&((data)<<3))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail2_src(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail2(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail1_shift                                    (2)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail1_mask                                     (0x00000004)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail1(data)                                    (0x00000004&((data)<<2))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail1_src(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail1(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail0_shift                                    (1)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail0_mask                                     (0x00000002)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail0(data)                                    (0x00000002&((data)<<1))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_fail0_src(data)                                ((0x00000002&(data))>>1)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_fail0(data)                                ((0x00000002&(data))>>1)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_done_shift                                     (0)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_done_mask                                      (0x00000001)
#define SYS_CRT_USB_BISR_ST1_usb_bisr_done(data)                                     (0x00000001&((data)<<0))
#define SYS_CRT_USB_BISR_ST1_usb_bisr_done_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_CRT_USB_BISR_ST1_get_usb_bisr_done(data)                                 ((0x00000001&(data))>>0)


#define SYS_CRT_USB_BISR_ST2                                                         0x18000724
#define SYS_CRT_USB_BISR_ST2_reg_addr                                                "0xB8000724"
#define SYS_CRT_USB_BISR_ST2_reg                                                     0xB8000724
#define set_SYS_CRT_USB_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_USB_BISR_ST2_reg)=data)
#define get_SYS_CRT_USB_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_USB_BISR_ST2_reg))
#define SYS_CRT_USB_BISR_ST2_inst_adr                                                "0x00C9"
#define SYS_CRT_USB_BISR_ST2_inst                                                    0x00C9
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so4_shift                                      (20)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so4_mask                                       (0x01F00000)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so4(data)                                      (0x01F00000&((data)<<20))
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so4_src(data)                                  ((0x01F00000&(data))>>20)
#define SYS_CRT_USB_BISR_ST2_get_usb_bisr_so4(data)                                  ((0x01F00000&(data))>>20)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so3_shift                                      (15)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so3_mask                                       (0x000F8000)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so3(data)                                      (0x000F8000&((data)<<15))
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so3_src(data)                                  ((0x000F8000&(data))>>15)
#define SYS_CRT_USB_BISR_ST2_get_usb_bisr_so3(data)                                  ((0x000F8000&(data))>>15)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so2_shift                                      (10)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so2_mask                                       (0x00007C00)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so2(data)                                      (0x00007C00&((data)<<10))
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so2_src(data)                                  ((0x00007C00&(data))>>10)
#define SYS_CRT_USB_BISR_ST2_get_usb_bisr_so2(data)                                  ((0x00007C00&(data))>>10)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so1_shift                                      (5)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so1_mask                                       (0x000003E0)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so1(data)                                      (0x000003E0&((data)<<5))
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so1_src(data)                                  ((0x000003E0&(data))>>5)
#define SYS_CRT_USB_BISR_ST2_get_usb_bisr_so1(data)                                  ((0x000003E0&(data))>>5)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so0_shift                                      (0)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so0_mask                                       (0x0000001F)
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so0(data)                                      (0x0000001F&((data)<<0))
#define SYS_CRT_USB_BISR_ST2_usb_bisr_so0_src(data)                                  ((0x0000001F&(data))>>0)
#define SYS_CRT_USB_BISR_ST2_get_usb_bisr_so0(data)                                  ((0x0000001F&(data))>>0)


#define SYS_CRT_USB_BISR_ST3                                                         0x18000728
#define SYS_CRT_USB_BISR_ST3_reg_addr                                                "0xB8000728"
#define SYS_CRT_USB_BISR_ST3_reg                                                     0xB8000728
#define set_SYS_CRT_USB_BISR_ST3_reg(data)   (*((volatile unsigned int*) SYS_CRT_USB_BISR_ST3_reg)=data)
#define get_SYS_CRT_USB_BISR_ST3_reg   (*((volatile unsigned int*) SYS_CRT_USB_BISR_ST3_reg))
#define SYS_CRT_USB_BISR_ST3_inst_adr                                                "0x00CA"
#define SYS_CRT_USB_BISR_ST3_inst                                                    0x00CA
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so9_shift                                      (20)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so9_mask                                       (0x01F00000)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so9(data)                                      (0x01F00000&((data)<<20))
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so9_src(data)                                  ((0x01F00000&(data))>>20)
#define SYS_CRT_USB_BISR_ST3_get_usb_bisr_so9(data)                                  ((0x01F00000&(data))>>20)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so8_shift                                      (15)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so8_mask                                       (0x000F8000)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so8(data)                                      (0x000F8000&((data)<<15))
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so8_src(data)                                  ((0x000F8000&(data))>>15)
#define SYS_CRT_USB_BISR_ST3_get_usb_bisr_so8(data)                                  ((0x000F8000&(data))>>15)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so7_shift                                      (10)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so7_mask                                       (0x00007C00)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so7(data)                                      (0x00007C00&((data)<<10))
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so7_src(data)                                  ((0x00007C00&(data))>>10)
#define SYS_CRT_USB_BISR_ST3_get_usb_bisr_so7(data)                                  ((0x00007C00&(data))>>10)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so6_shift                                      (5)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so6_mask                                       (0x000003E0)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so6(data)                                      (0x000003E0&((data)<<5))
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so6_src(data)                                  ((0x000003E0&(data))>>5)
#define SYS_CRT_USB_BISR_ST3_get_usb_bisr_so6(data)                                  ((0x000003E0&(data))>>5)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so5_shift                                      (0)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so5_mask                                       (0x0000001F)
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so5(data)                                      (0x0000001F&((data)<<0))
#define SYS_CRT_USB_BISR_ST3_usb_bisr_so5_src(data)                                  ((0x0000001F&(data))>>0)
#define SYS_CRT_USB_BISR_ST3_get_usb_bisr_so5(data)                                  ((0x0000001F&(data))>>0)


#define SYS_CRT_VO1_BISR_ST1                                                         0x18000730
#define SYS_CRT_VO1_BISR_ST1_reg_addr                                                "0xB8000730"
#define SYS_CRT_VO1_BISR_ST1_reg                                                     0xB8000730
#define set_SYS_CRT_VO1_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO1_BISR_ST1_reg)=data)
#define get_SYS_CRT_VO1_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_VO1_BISR_ST1_reg))
#define SYS_CRT_VO1_BISR_ST1_inst_adr                                                "0x00CC"
#define SYS_CRT_VO1_BISR_ST1_inst                                                    0x00CC
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_repair_2_shift                                 (17)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_repair_2_mask                                  (0x00020000)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_repair_2(data)                                 (0x00020000&((data)<<17))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_repair_2_src(data)                             ((0x00020000&(data))>>17)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_repair_2(data)                             ((0x00020000&(data))>>17)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_repair_1_shift                                 (16)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_repair_1_mask                                  (0x00010000)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_repair_1(data)                                 (0x00010000&((data)<<16))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_repair_1_src(data)                             ((0x00010000&(data))>>16)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_repair_1(data)                             ((0x00010000&(data))>>16)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail5_shift                                    (6)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail5_mask                                     (0x00000040)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail5(data)                                    (0x00000040&((data)<<6))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail5_src(data)                                ((0x00000040&(data))>>6)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_fail5(data)                                ((0x00000040&(data))>>6)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail4_shift                                    (5)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail4_mask                                     (0x00000020)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail4(data)                                    (0x00000020&((data)<<5))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail4_src(data)                                ((0x00000020&(data))>>5)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_fail4(data)                                ((0x00000020&(data))>>5)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail3_shift                                    (4)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail3_mask                                     (0x00000010)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail3(data)                                    (0x00000010&((data)<<4))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail3_src(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_fail3(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail2_shift                                    (3)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail2_mask                                     (0x00000008)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail2(data)                                    (0x00000008&((data)<<3))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail2_src(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_fail2(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail1_shift                                    (2)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail1_mask                                     (0x00000004)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail1(data)                                    (0x00000004&((data)<<2))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail1_src(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_fail1(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail0_shift                                    (1)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail0_mask                                     (0x00000002)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail0(data)                                    (0x00000002&((data)<<1))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_fail0_src(data)                                ((0x00000002&(data))>>1)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_fail0(data)                                ((0x00000002&(data))>>1)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_done_shift                                     (0)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_done_mask                                      (0x00000001)
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_done(data)                                     (0x00000001&((data)<<0))
#define SYS_CRT_VO1_BISR_ST1_vo1_bisr_done_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_CRT_VO1_BISR_ST1_get_vo1_bisr_done(data)                                 ((0x00000001&(data))>>0)


#define SYS_CRT_VO1_BISR_ST2                                                         0x18000734
#define SYS_CRT_VO1_BISR_ST2_reg_addr                                                "0xB8000734"
#define SYS_CRT_VO1_BISR_ST2_reg                                                     0xB8000734
#define set_SYS_CRT_VO1_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO1_BISR_ST2_reg)=data)
#define get_SYS_CRT_VO1_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_VO1_BISR_ST2_reg))
#define SYS_CRT_VO1_BISR_ST2_inst_adr                                                "0x00CD"
#define SYS_CRT_VO1_BISR_ST2_inst                                                    0x00CD
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so3_shift                                      (20)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so3_mask                                       (0x07F00000)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so3(data)                                      (0x07F00000&((data)<<20))
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so3_src(data)                                  ((0x07F00000&(data))>>20)
#define SYS_CRT_VO1_BISR_ST2_get_vo1_bisr_so3(data)                                  ((0x07F00000&(data))>>20)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so2_shift                                      (14)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so2_mask                                       (0x000FC000)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so2(data)                                      (0x000FC000&((data)<<14))
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so2_src(data)                                  ((0x000FC000&(data))>>14)
#define SYS_CRT_VO1_BISR_ST2_get_vo1_bisr_so2(data)                                  ((0x000FC000&(data))>>14)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so1_shift                                      (7)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so1_mask                                       (0x00003F80)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so1(data)                                      (0x00003F80&((data)<<7))
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so1_src(data)                                  ((0x00003F80&(data))>>7)
#define SYS_CRT_VO1_BISR_ST2_get_vo1_bisr_so1(data)                                  ((0x00003F80&(data))>>7)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so0_shift                                      (0)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so0_mask                                       (0x0000007F)
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so0(data)                                      (0x0000007F&((data)<<0))
#define SYS_CRT_VO1_BISR_ST2_vo1_bisr_so0_src(data)                                  ((0x0000007F&(data))>>0)
#define SYS_CRT_VO1_BISR_ST2_get_vo1_bisr_so0(data)                                  ((0x0000007F&(data))>>0)


#define SYS_CRT_VO1_BISR_ST3                                                         0x18000738
#define SYS_CRT_VO1_BISR_ST3_reg_addr                                                "0xB8000738"
#define SYS_CRT_VO1_BISR_ST3_reg                                                     0xB8000738
#define set_SYS_CRT_VO1_BISR_ST3_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO1_BISR_ST3_reg)=data)
#define get_SYS_CRT_VO1_BISR_ST3_reg   (*((volatile unsigned int*) SYS_CRT_VO1_BISR_ST3_reg))
#define SYS_CRT_VO1_BISR_ST3_inst_adr                                                "0x00CE"
#define SYS_CRT_VO1_BISR_ST3_inst                                                    0x00CE
#define SYS_CRT_VO1_BISR_ST3_vo1_bisr_so5_shift                                      (7)
#define SYS_CRT_VO1_BISR_ST3_vo1_bisr_so5_mask                                       (0x00003F80)
#define SYS_CRT_VO1_BISR_ST3_vo1_bisr_so5(data)                                      (0x00003F80&((data)<<7))
#define SYS_CRT_VO1_BISR_ST3_vo1_bisr_so5_src(data)                                  ((0x00003F80&(data))>>7)
#define SYS_CRT_VO1_BISR_ST3_get_vo1_bisr_so5(data)                                  ((0x00003F80&(data))>>7)
#define SYS_CRT_VO1_BISR_ST3_vo1_bisr_so4_shift                                      (0)
#define SYS_CRT_VO1_BISR_ST3_vo1_bisr_so4_mask                                       (0x0000007F)
#define SYS_CRT_VO1_BISR_ST3_vo1_bisr_so4(data)                                      (0x0000007F&((data)<<0))
#define SYS_CRT_VO1_BISR_ST3_vo1_bisr_so4_src(data)                                  ((0x0000007F&(data))>>0)
#define SYS_CRT_VO1_BISR_ST3_get_vo1_bisr_so4(data)                                  ((0x0000007F&(data))>>0)


#define SYS_CRT_VO2_BISR_ST1                                                         0x18000740
#define SYS_CRT_VO2_BISR_ST1_reg_addr                                                "0xB8000740"
#define SYS_CRT_VO2_BISR_ST1_reg                                                     0xB8000740
#define set_SYS_CRT_VO2_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO2_BISR_ST1_reg)=data)
#define get_SYS_CRT_VO2_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_VO2_BISR_ST1_reg))
#define SYS_CRT_VO2_BISR_ST1_inst_adr                                                "0x00D0"
#define SYS_CRT_VO2_BISR_ST1_inst                                                    0x00D0
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_repair_2_shift                                 (17)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_repair_2_mask                                  (0x00020000)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_repair_2(data)                                 (0x00020000&((data)<<17))
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_repair_2_src(data)                             ((0x00020000&(data))>>17)
#define SYS_CRT_VO2_BISR_ST1_get_vo2_bisr_repair_2(data)                             ((0x00020000&(data))>>17)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_repair_1_shift                                 (16)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_repair_1_mask                                  (0x00010000)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_repair_1(data)                                 (0x00010000&((data)<<16))
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_repair_1_src(data)                             ((0x00010000&(data))>>16)
#define SYS_CRT_VO2_BISR_ST1_get_vo2_bisr_repair_1(data)                             ((0x00010000&(data))>>16)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail4_shift                                    (5)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail4_mask                                     (0x00000020)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail4(data)                                    (0x00000020&((data)<<5))
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail4_src(data)                                ((0x00000020&(data))>>5)
#define SYS_CRT_VO2_BISR_ST1_get_vo2_bisr_fail4(data)                                ((0x00000020&(data))>>5)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail3_shift                                    (4)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail3_mask                                     (0x00000010)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail3(data)                                    (0x00000010&((data)<<4))
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail3_src(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_VO2_BISR_ST1_get_vo2_bisr_fail3(data)                                ((0x00000010&(data))>>4)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail2_shift                                    (3)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail2_mask                                     (0x00000008)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail2(data)                                    (0x00000008&((data)<<3))
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail2_src(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_VO2_BISR_ST1_get_vo2_bisr_fail2(data)                                ((0x00000008&(data))>>3)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail1_shift                                    (2)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail1_mask                                     (0x00000004)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail1(data)                                    (0x00000004&((data)<<2))
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail1_src(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_VO2_BISR_ST1_get_vo2_bisr_fail1(data)                                ((0x00000004&(data))>>2)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail0_shift                                    (1)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail0_mask                                     (0x00000002)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail0(data)                                    (0x00000002&((data)<<1))
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_fail0_src(data)                                ((0x00000002&(data))>>1)
#define SYS_CRT_VO2_BISR_ST1_get_vo2_bisr_fail0(data)                                ((0x00000002&(data))>>1)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_done_shift                                     (0)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_done_mask                                      (0x00000001)
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_done(data)                                     (0x00000001&((data)<<0))
#define SYS_CRT_VO2_BISR_ST1_vo2_bisr_done_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_CRT_VO2_BISR_ST1_get_vo2_bisr_done(data)                                 ((0x00000001&(data))>>0)


#define SYS_CRT_VO2_BISR_ST2                                                         0x18000744
#define SYS_CRT_VO2_BISR_ST2_reg_addr                                                "0xB8000744"
#define SYS_CRT_VO2_BISR_ST2_reg                                                     0xB8000744
#define set_SYS_CRT_VO2_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO2_BISR_ST2_reg)=data)
#define get_SYS_CRT_VO2_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_VO2_BISR_ST2_reg))
#define SYS_CRT_VO2_BISR_ST2_inst_adr                                                "0x00D1"
#define SYS_CRT_VO2_BISR_ST2_inst                                                    0x00D1
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so3_shift                                      (18)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so3_mask                                       (0x00FC0000)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so3(data)                                      (0x00FC0000&((data)<<18))
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so3_src(data)                                  ((0x00FC0000&(data))>>18)
#define SYS_CRT_VO2_BISR_ST2_get_vo2_bisr_so3(data)                                  ((0x00FC0000&(data))>>18)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so2_shift                                      (12)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so2_mask                                       (0x0003F000)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so2(data)                                      (0x0003F000&((data)<<12))
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so2_src(data)                                  ((0x0003F000&(data))>>12)
#define SYS_CRT_VO2_BISR_ST2_get_vo2_bisr_so2(data)                                  ((0x0003F000&(data))>>12)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so1_shift                                      (6)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so1_mask                                       (0x00000FC0)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so1(data)                                      (0x00000FC0&((data)<<6))
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so1_src(data)                                  ((0x00000FC0&(data))>>6)
#define SYS_CRT_VO2_BISR_ST2_get_vo2_bisr_so1(data)                                  ((0x00000FC0&(data))>>6)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so0_shift                                      (0)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so0_mask                                       (0x0000003F)
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so0(data)                                      (0x0000003F&((data)<<0))
#define SYS_CRT_VO2_BISR_ST2_vo2_bisr_so0_src(data)                                  ((0x0000003F&(data))>>0)
#define SYS_CRT_VO2_BISR_ST2_get_vo2_bisr_so0(data)                                  ((0x0000003F&(data))>>0)


#define SYS_CRT_VO2_BISR_ST3                                                         0x18000748
#define SYS_CRT_VO2_BISR_ST3_reg_addr                                                "0xB8000748"
#define SYS_CRT_VO2_BISR_ST3_reg                                                     0xB8000748
#define set_SYS_CRT_VO2_BISR_ST3_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO2_BISR_ST3_reg)=data)
#define get_SYS_CRT_VO2_BISR_ST3_reg   (*((volatile unsigned int*) SYS_CRT_VO2_BISR_ST3_reg))
#define SYS_CRT_VO2_BISR_ST3_inst_adr                                                "0x00D2"
#define SYS_CRT_VO2_BISR_ST3_inst                                                    0x00D2
#define SYS_CRT_VO2_BISR_ST3_vo2_bisr_so4_shift                                      (0)
#define SYS_CRT_VO2_BISR_ST3_vo2_bisr_so4_mask                                       (0x0000007F)
#define SYS_CRT_VO2_BISR_ST3_vo2_bisr_so4(data)                                      (0x0000007F&((data)<<0))
#define SYS_CRT_VO2_BISR_ST3_vo2_bisr_so4_src(data)                                  ((0x0000007F&(data))>>0)
#define SYS_CRT_VO2_BISR_ST3_get_vo2_bisr_so4(data)                                  ((0x0000007F&(data))>>0)


#define SYS_CRT_ACPU_BISR_ST1                                                        0x18000750
#define SYS_CRT_ACPU_BISR_ST1_reg_addr                                               "0xB8000750"
#define SYS_CRT_ACPU_BISR_ST1_reg                                                    0xB8000750
#define set_SYS_CRT_ACPU_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_ACPU_BISR_ST1_reg)=data)
#define get_SYS_CRT_ACPU_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_ACPU_BISR_ST1_reg))
#define SYS_CRT_ACPU_BISR_ST1_inst_adr                                               "0x00D4"
#define SYS_CRT_ACPU_BISR_ST1_inst                                                   0x00D4
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_repair_2_shift                               (17)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_repair_2_mask                                (0x00020000)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_repair_2(data)                               (0x00020000&((data)<<17))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_repair_2_src(data)                           ((0x00020000&(data))>>17)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_repair_2(data)                           ((0x00020000&(data))>>17)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_repair_1_shift                               (16)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_repair_1_mask                                (0x00010000)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_repair_1(data)                               (0x00010000&((data)<<16))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_repair_1_src(data)                           ((0x00010000&(data))>>16)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_repair_1(data)                           ((0x00010000&(data))>>16)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail7_shift                                  (8)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail7_mask                                   (0x00000100)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail7(data)                                  (0x00000100&((data)<<8))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail7_src(data)                              ((0x00000100&(data))>>8)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_fail7(data)                              ((0x00000100&(data))>>8)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail6_shift                                  (7)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail6_mask                                   (0x00000080)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail6(data)                                  (0x00000080&((data)<<7))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail6_src(data)                              ((0x00000080&(data))>>7)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_fail6(data)                              ((0x00000080&(data))>>7)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail5_shift                                  (6)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail5_mask                                   (0x00000040)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail5(data)                                  (0x00000040&((data)<<6))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail5_src(data)                              ((0x00000040&(data))>>6)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_fail5(data)                              ((0x00000040&(data))>>6)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail4_shift                                  (5)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail4_mask                                   (0x00000020)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail4(data)                                  (0x00000020&((data)<<5))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail4_src(data)                              ((0x00000020&(data))>>5)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_fail4(data)                              ((0x00000020&(data))>>5)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail3_shift                                  (4)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail3_mask                                   (0x00000010)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail3(data)                                  (0x00000010&((data)<<4))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail3_src(data)                              ((0x00000010&(data))>>4)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_fail3(data)                              ((0x00000010&(data))>>4)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail2_shift                                  (3)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail2_mask                                   (0x00000008)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail2(data)                                  (0x00000008&((data)<<3))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail2_src(data)                              ((0x00000008&(data))>>3)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_fail2(data)                              ((0x00000008&(data))>>3)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail1_shift                                  (2)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail1_mask                                   (0x00000004)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail1(data)                                  (0x00000004&((data)<<2))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail1_src(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_fail1(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail0_shift                                  (1)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail0_mask                                   (0x00000002)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail0(data)                                  (0x00000002&((data)<<1))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_fail0_src(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_fail0(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_done_shift                                   (0)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_done_mask                                    (0x00000001)
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_done(data)                                   (0x00000001&((data)<<0))
#define SYS_CRT_ACPU_BISR_ST1_acpu_bisr_done_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CRT_ACPU_BISR_ST1_get_acpu_bisr_done(data)                               ((0x00000001&(data))>>0)


#define SYS_CRT_ACPU_BISR_ST2                                                        0x18000754
#define SYS_CRT_ACPU_BISR_ST2_reg_addr                                               "0xB8000754"
#define SYS_CRT_ACPU_BISR_ST2_reg                                                    0xB8000754
#define set_SYS_CRT_ACPU_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_ACPU_BISR_ST2_reg)=data)
#define get_SYS_CRT_ACPU_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_ACPU_BISR_ST2_reg))
#define SYS_CRT_ACPU_BISR_ST2_inst_adr                                               "0x00D5"
#define SYS_CRT_ACPU_BISR_ST2_inst                                                   0x00D5
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so3_shift                                    (21)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so3_mask                                     (0x0FE00000)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so3(data)                                    (0x0FE00000&((data)<<21))
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so3_src(data)                                ((0x0FE00000&(data))>>21)
#define SYS_CRT_ACPU_BISR_ST2_get_acpu_bisr_so3(data)                                ((0x0FE00000&(data))>>21)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so2_shift                                    (14)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so2_mask                                     (0x001FC000)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so2(data)                                    (0x001FC000&((data)<<14))
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so2_src(data)                                ((0x001FC000&(data))>>14)
#define SYS_CRT_ACPU_BISR_ST2_get_acpu_bisr_so2(data)                                ((0x001FC000&(data))>>14)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so1_shift                                    (7)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so1_mask                                     (0x00003F80)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so1(data)                                    (0x00003F80&((data)<<7))
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so1_src(data)                                ((0x00003F80&(data))>>7)
#define SYS_CRT_ACPU_BISR_ST2_get_acpu_bisr_so1(data)                                ((0x00003F80&(data))>>7)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so0_shift                                    (0)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so0_mask                                     (0x0000007F)
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so0(data)                                    (0x0000007F&((data)<<0))
#define SYS_CRT_ACPU_BISR_ST2_acpu_bisr_so0_src(data)                                ((0x0000007F&(data))>>0)
#define SYS_CRT_ACPU_BISR_ST2_get_acpu_bisr_so0(data)                                ((0x0000007F&(data))>>0)


#define SYS_CRT_ACPU_BISR_ST3                                                        0x18000758
#define SYS_CRT_ACPU_BISR_ST3_reg_addr                                               "0xB8000758"
#define SYS_CRT_ACPU_BISR_ST3_reg                                                    0xB8000758
#define set_SYS_CRT_ACPU_BISR_ST3_reg(data)   (*((volatile unsigned int*) SYS_CRT_ACPU_BISR_ST3_reg)=data)
#define get_SYS_CRT_ACPU_BISR_ST3_reg   (*((volatile unsigned int*) SYS_CRT_ACPU_BISR_ST3_reg))
#define SYS_CRT_ACPU_BISR_ST3_inst_adr                                               "0x00D6"
#define SYS_CRT_ACPU_BISR_ST3_inst                                                   0x00D6
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so7_shift                                    (21)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so7_mask                                     (0x0FE00000)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so7(data)                                    (0x0FE00000&((data)<<21))
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so7_src(data)                                ((0x0FE00000&(data))>>21)
#define SYS_CRT_ACPU_BISR_ST3_get_acpu_bisr_so7(data)                                ((0x0FE00000&(data))>>21)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so6_shift                                    (14)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so6_mask                                     (0x001FC000)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so6(data)                                    (0x001FC000&((data)<<14))
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so6_src(data)                                ((0x001FC000&(data))>>14)
#define SYS_CRT_ACPU_BISR_ST3_get_acpu_bisr_so6(data)                                ((0x001FC000&(data))>>14)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so5_shift                                    (7)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so5_mask                                     (0x00003F80)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so5(data)                                    (0x00003F80&((data)<<7))
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so5_src(data)                                ((0x00003F80&(data))>>7)
#define SYS_CRT_ACPU_BISR_ST3_get_acpu_bisr_so5(data)                                ((0x00003F80&(data))>>7)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so4_shift                                    (0)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so4_mask                                     (0x0000007F)
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so4(data)                                    (0x0000007F&((data)<<0))
#define SYS_CRT_ACPU_BISR_ST3_acpu_bisr_so4_src(data)                                ((0x0000007F&(data))>>0)
#define SYS_CRT_ACPU_BISR_ST3_get_acpu_bisr_so4(data)                                ((0x0000007F&(data))>>0)


#define SYS_CRT_VCPU_BISR_ST1                                                        0x18000760
#define SYS_CRT_VCPU_BISR_ST1_reg_addr                                               "0xB8000760"
#define SYS_CRT_VCPU_BISR_ST1_reg                                                    0xB8000760
#define set_SYS_CRT_VCPU_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_VCPU_BISR_ST1_reg)=data)
#define get_SYS_CRT_VCPU_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_VCPU_BISR_ST1_reg))
#define SYS_CRT_VCPU_BISR_ST1_inst_adr                                               "0x00D8"
#define SYS_CRT_VCPU_BISR_ST1_inst                                                   0x00D8
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_repair_2_shift                               (17)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_repair_2_mask                                (0x00020000)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_repair_2(data)                               (0x00020000&((data)<<17))
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_repair_2_src(data)                           ((0x00020000&(data))>>17)
#define SYS_CRT_VCPU_BISR_ST1_get_vcpu_bisr_repair_2(data)                           ((0x00020000&(data))>>17)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_repair_1_shift                               (16)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_repair_1_mask                                (0x00010000)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_repair_1(data)                               (0x00010000&((data)<<16))
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_repair_1_src(data)                           ((0x00010000&(data))>>16)
#define SYS_CRT_VCPU_BISR_ST1_get_vcpu_bisr_repair_1(data)                           ((0x00010000&(data))>>16)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail3_shift                                  (4)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail3_mask                                   (0x00000010)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail3(data)                                  (0x00000010&((data)<<4))
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail3_src(data)                              ((0x00000010&(data))>>4)
#define SYS_CRT_VCPU_BISR_ST1_get_vcpu_bisr_fail3(data)                              ((0x00000010&(data))>>4)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail2_shift                                  (3)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail2_mask                                   (0x00000008)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail2(data)                                  (0x00000008&((data)<<3))
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail2_src(data)                              ((0x00000008&(data))>>3)
#define SYS_CRT_VCPU_BISR_ST1_get_vcpu_bisr_fail2(data)                              ((0x00000008&(data))>>3)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail1_shift                                  (2)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail1_mask                                   (0x00000004)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail1(data)                                  (0x00000004&((data)<<2))
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail1_src(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_VCPU_BISR_ST1_get_vcpu_bisr_fail1(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail0_shift                                  (1)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail0_mask                                   (0x00000002)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail0(data)                                  (0x00000002&((data)<<1))
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_fail0_src(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_VCPU_BISR_ST1_get_vcpu_bisr_fail0(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_done_shift                                   (0)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_done_mask                                    (0x00000001)
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_done(data)                                   (0x00000001&((data)<<0))
#define SYS_CRT_VCPU_BISR_ST1_vcpu_bisr_done_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CRT_VCPU_BISR_ST1_get_vcpu_bisr_done(data)                               ((0x00000001&(data))>>0)


#define SYS_CRT_VCPU_BISR_ST2                                                        0x18000764
#define SYS_CRT_VCPU_BISR_ST2_reg_addr                                               "0xB8000764"
#define SYS_CRT_VCPU_BISR_ST2_reg                                                    0xB8000764
#define set_SYS_CRT_VCPU_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_VCPU_BISR_ST2_reg)=data)
#define get_SYS_CRT_VCPU_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_VCPU_BISR_ST2_reg))
#define SYS_CRT_VCPU_BISR_ST2_inst_adr                                               "0x00D9"
#define SYS_CRT_VCPU_BISR_ST2_inst                                                   0x00D9
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so3_shift                                    (21)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so3_mask                                     (0x0FE00000)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so3(data)                                    (0x0FE00000&((data)<<21))
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so3_src(data)                                ((0x0FE00000&(data))>>21)
#define SYS_CRT_VCPU_BISR_ST2_get_vcpu_bisr_so3(data)                                ((0x0FE00000&(data))>>21)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so2_shift                                    (14)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so2_mask                                     (0x001FC000)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so2(data)                                    (0x001FC000&((data)<<14))
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so2_src(data)                                ((0x001FC000&(data))>>14)
#define SYS_CRT_VCPU_BISR_ST2_get_vcpu_bisr_so2(data)                                ((0x001FC000&(data))>>14)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so1_shift                                    (7)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so1_mask                                     (0x00003F80)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so1(data)                                    (0x00003F80&((data)<<7))
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so1_src(data)                                ((0x00003F80&(data))>>7)
#define SYS_CRT_VCPU_BISR_ST2_get_vcpu_bisr_so1(data)                                ((0x00003F80&(data))>>7)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so0_shift                                    (0)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so0_mask                                     (0x0000007F)
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so0(data)                                    (0x0000007F&((data)<<0))
#define SYS_CRT_VCPU_BISR_ST2_vcpu_bisr_so0_src(data)                                ((0x0000007F&(data))>>0)
#define SYS_CRT_VCPU_BISR_ST2_get_vcpu_bisr_so0(data)                                ((0x0000007F&(data))>>0)


#define SYS_CRT_SCPU_DC0_BISR_ST1                                                    0x18000770
#define SYS_CRT_SCPU_DC0_BISR_ST1_reg_addr                                           "0xB8000770"
#define SYS_CRT_SCPU_DC0_BISR_ST1_reg                                                0xB8000770
#define set_SYS_CRT_SCPU_DC0_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC0_BISR_ST1_reg)=data)
#define get_SYS_CRT_SCPU_DC0_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC0_BISR_ST1_reg))
#define SYS_CRT_SCPU_DC0_BISR_ST1_inst_adr                                           "0x00DC"
#define SYS_CRT_SCPU_DC0_BISR_ST1_inst                                               0x00DC
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_repair_2_shift                       (17)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_repair_2_mask                        (0x00020000)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_repair_2(data)                       (0x00020000&((data)<<17))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_repair_2_src(data)                   ((0x00020000&(data))>>17)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_repair_2(data)                   ((0x00020000&(data))>>17)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_repair_1_shift                       (16)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_repair_1_mask                        (0x00010000)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_repair_1(data)                       (0x00010000&((data)<<16))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_repair_1_src(data)                   ((0x00010000&(data))>>16)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_repair_1(data)                   ((0x00010000&(data))>>16)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail7_shift                          (8)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail7_mask                           (0x00000100)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail7(data)                          (0x00000100&((data)<<8))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail7_src(data)                      ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_fail7(data)                      ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail6_shift                          (7)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail6_mask                           (0x00000080)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail6(data)                          (0x00000080&((data)<<7))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail6_src(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_fail6(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail5_shift                          (6)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail5_mask                           (0x00000040)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail5(data)                          (0x00000040&((data)<<6))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail5_src(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_fail5(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail4_shift                          (5)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail4_mask                           (0x00000020)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail4(data)                          (0x00000020&((data)<<5))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail4_src(data)                      ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_fail4(data)                      ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail3_shift                          (4)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail3_mask                           (0x00000010)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail3(data)                          (0x00000010&((data)<<4))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail3_src(data)                      ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_fail3(data)                      ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail2_shift                          (3)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail2_mask                           (0x00000008)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail2(data)                          (0x00000008&((data)<<3))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail2_src(data)                      ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_fail2(data)                      ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail1_shift                          (2)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail1_mask                           (0x00000004)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail1(data)                          (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail1_src(data)                      ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_fail1(data)                      ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail0_shift                          (1)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail0_mask                           (0x00000002)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail0(data)                          (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_fail0_src(data)                      ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_fail0(data)                      ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_done_shift                           (0)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_done_mask                            (0x00000001)
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_done(data)                           (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_DC0_BISR_ST1_scpu_dc0_bisr_done_src(data)                       ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_DC0_BISR_ST1_get_scpu_dc0_bisr_done(data)                       ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_DC0_BISR_ST2                                                    0x18000774
#define SYS_CRT_SCPU_DC0_BISR_ST2_reg_addr                                           "0xB8000774"
#define SYS_CRT_SCPU_DC0_BISR_ST2_reg                                                0xB8000774
#define set_SYS_CRT_SCPU_DC0_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC0_BISR_ST2_reg)=data)
#define get_SYS_CRT_SCPU_DC0_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC0_BISR_ST2_reg))
#define SYS_CRT_SCPU_DC0_BISR_ST2_inst_adr                                           "0x00DD"
#define SYS_CRT_SCPU_DC0_BISR_ST2_inst                                               0x00DD
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so3_shift                            (21)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so3_mask                             (0x0FE00000)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so3(data)                            (0x0FE00000&((data)<<21))
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so3_src(data)                        ((0x0FE00000&(data))>>21)
#define SYS_CRT_SCPU_DC0_BISR_ST2_get_scpu_dc0_bisr_so3(data)                        ((0x0FE00000&(data))>>21)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so2_shift                            (14)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so2_mask                             (0x001FC000)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so2(data)                            (0x001FC000&((data)<<14))
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so2_src(data)                        ((0x001FC000&(data))>>14)
#define SYS_CRT_SCPU_DC0_BISR_ST2_get_scpu_dc0_bisr_so2(data)                        ((0x001FC000&(data))>>14)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so1_shift                            (7)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so1_mask                             (0x00003F80)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so1(data)                            (0x00003F80&((data)<<7))
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so1_src(data)                        ((0x00003F80&(data))>>7)
#define SYS_CRT_SCPU_DC0_BISR_ST2_get_scpu_dc0_bisr_so1(data)                        ((0x00003F80&(data))>>7)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so0_shift                            (0)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so0_mask                             (0x0000007F)
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so0(data)                            (0x0000007F&((data)<<0))
#define SYS_CRT_SCPU_DC0_BISR_ST2_scpu_dc0_bisr_so0_src(data)                        ((0x0000007F&(data))>>0)
#define SYS_CRT_SCPU_DC0_BISR_ST2_get_scpu_dc0_bisr_so0(data)                        ((0x0000007F&(data))>>0)


#define SYS_CRT_SCPU_DC0_BISR_ST3                                                    0x18000778
#define SYS_CRT_SCPU_DC0_BISR_ST3_reg_addr                                           "0xB8000778"
#define SYS_CRT_SCPU_DC0_BISR_ST3_reg                                                0xB8000778
#define set_SYS_CRT_SCPU_DC0_BISR_ST3_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC0_BISR_ST3_reg)=data)
#define get_SYS_CRT_SCPU_DC0_BISR_ST3_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC0_BISR_ST3_reg))
#define SYS_CRT_SCPU_DC0_BISR_ST3_inst_adr                                           "0x00DE"
#define SYS_CRT_SCPU_DC0_BISR_ST3_inst                                               0x00DE
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so7_shift                            (21)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so7_mask                             (0x0FE00000)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so7(data)                            (0x0FE00000&((data)<<21))
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so7_src(data)                        ((0x0FE00000&(data))>>21)
#define SYS_CRT_SCPU_DC0_BISR_ST3_get_scpu_dc0_bisr_so7(data)                        ((0x0FE00000&(data))>>21)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so6_shift                            (14)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so6_mask                             (0x001FC000)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so6(data)                            (0x001FC000&((data)<<14))
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so6_src(data)                        ((0x001FC000&(data))>>14)
#define SYS_CRT_SCPU_DC0_BISR_ST3_get_scpu_dc0_bisr_so6(data)                        ((0x001FC000&(data))>>14)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so5_shift                            (7)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so5_mask                             (0x00003F80)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so5(data)                            (0x00003F80&((data)<<7))
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so5_src(data)                        ((0x00003F80&(data))>>7)
#define SYS_CRT_SCPU_DC0_BISR_ST3_get_scpu_dc0_bisr_so5(data)                        ((0x00003F80&(data))>>7)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so4_shift                            (0)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so4_mask                             (0x0000007F)
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so4(data)                            (0x0000007F&((data)<<0))
#define SYS_CRT_SCPU_DC0_BISR_ST3_scpu_dc0_bisr_so4_src(data)                        ((0x0000007F&(data))>>0)
#define SYS_CRT_SCPU_DC0_BISR_ST3_get_scpu_dc0_bisr_so4(data)                        ((0x0000007F&(data))>>0)


#define SYS_CRT_SCPU_DC1_BISR_ST1                                                    0x18000780
#define SYS_CRT_SCPU_DC1_BISR_ST1_reg_addr                                           "0xB8000780"
#define SYS_CRT_SCPU_DC1_BISR_ST1_reg                                                0xB8000780
#define set_SYS_CRT_SCPU_DC1_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC1_BISR_ST1_reg)=data)
#define get_SYS_CRT_SCPU_DC1_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC1_BISR_ST1_reg))
#define SYS_CRT_SCPU_DC1_BISR_ST1_inst_adr                                           "0x00E0"
#define SYS_CRT_SCPU_DC1_BISR_ST1_inst                                               0x00E0
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_repair_2_shift                       (17)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_repair_2_mask                        (0x00020000)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_repair_2(data)                       (0x00020000&((data)<<17))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_repair_2_src(data)                   ((0x00020000&(data))>>17)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_repair_2(data)                   ((0x00020000&(data))>>17)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_repair_1_shift                       (16)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_repair_1_mask                        (0x00010000)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_repair_1(data)                       (0x00010000&((data)<<16))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_repair_1_src(data)                   ((0x00010000&(data))>>16)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_repair_1(data)                   ((0x00010000&(data))>>16)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail7_shift                          (8)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail7_mask                           (0x00000100)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail7(data)                          (0x00000100&((data)<<8))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail7_src(data)                      ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_fail7(data)                      ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail6_shift                          (7)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail6_mask                           (0x00000080)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail6(data)                          (0x00000080&((data)<<7))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail6_src(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_fail6(data)                      ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail5_shift                          (6)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail5_mask                           (0x00000040)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail5(data)                          (0x00000040&((data)<<6))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail5_src(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_fail5(data)                      ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail4_shift                          (5)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail4_mask                           (0x00000020)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail4(data)                          (0x00000020&((data)<<5))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail4_src(data)                      ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_fail4(data)                      ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail3_shift                          (4)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail3_mask                           (0x00000010)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail3(data)                          (0x00000010&((data)<<4))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail3_src(data)                      ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_fail3(data)                      ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail2_shift                          (3)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail2_mask                           (0x00000008)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail2(data)                          (0x00000008&((data)<<3))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail2_src(data)                      ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_fail2(data)                      ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail1_shift                          (2)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail1_mask                           (0x00000004)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail1(data)                          (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail1_src(data)                      ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_fail1(data)                      ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail0_shift                          (1)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail0_mask                           (0x00000002)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail0(data)                          (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_fail0_src(data)                      ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_fail0(data)                      ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_done_shift                           (0)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_done_mask                            (0x00000001)
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_done(data)                           (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_DC1_BISR_ST1_scpu_dc1_bisr_done_src(data)                       ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_DC1_BISR_ST1_get_scpu_dc1_bisr_done(data)                       ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_DC1_BISR_ST2                                                    0x18000784
#define SYS_CRT_SCPU_DC1_BISR_ST2_reg_addr                                           "0xB8000784"
#define SYS_CRT_SCPU_DC1_BISR_ST2_reg                                                0xB8000784
#define set_SYS_CRT_SCPU_DC1_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC1_BISR_ST2_reg)=data)
#define get_SYS_CRT_SCPU_DC1_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC1_BISR_ST2_reg))
#define SYS_CRT_SCPU_DC1_BISR_ST2_inst_adr                                           "0x00E1"
#define SYS_CRT_SCPU_DC1_BISR_ST2_inst                                               0x00E1
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so3_shift                            (21)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so3_mask                             (0x0FE00000)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so3(data)                            (0x0FE00000&((data)<<21))
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so3_src(data)                        ((0x0FE00000&(data))>>21)
#define SYS_CRT_SCPU_DC1_BISR_ST2_get_scpu_dc1_bisr_so3(data)                        ((0x0FE00000&(data))>>21)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so2_shift                            (14)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so2_mask                             (0x001FC000)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so2(data)                            (0x001FC000&((data)<<14))
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so2_src(data)                        ((0x001FC000&(data))>>14)
#define SYS_CRT_SCPU_DC1_BISR_ST2_get_scpu_dc1_bisr_so2(data)                        ((0x001FC000&(data))>>14)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so1_shift                            (7)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so1_mask                             (0x00003F80)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so1(data)                            (0x00003F80&((data)<<7))
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so1_src(data)                        ((0x00003F80&(data))>>7)
#define SYS_CRT_SCPU_DC1_BISR_ST2_get_scpu_dc1_bisr_so1(data)                        ((0x00003F80&(data))>>7)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so0_shift                            (0)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so0_mask                             (0x0000007F)
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so0(data)                            (0x0000007F&((data)<<0))
#define SYS_CRT_SCPU_DC1_BISR_ST2_scpu_dc1_bisr_so0_src(data)                        ((0x0000007F&(data))>>0)
#define SYS_CRT_SCPU_DC1_BISR_ST2_get_scpu_dc1_bisr_so0(data)                        ((0x0000007F&(data))>>0)


#define SYS_CRT_SCPU_DC1_BISR_ST3                                                    0x18000788
#define SYS_CRT_SCPU_DC1_BISR_ST3_reg_addr                                           "0xB8000788"
#define SYS_CRT_SCPU_DC1_BISR_ST3_reg                                                0xB8000788
#define set_SYS_CRT_SCPU_DC1_BISR_ST3_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC1_BISR_ST3_reg)=data)
#define get_SYS_CRT_SCPU_DC1_BISR_ST3_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC1_BISR_ST3_reg))
#define SYS_CRT_SCPU_DC1_BISR_ST3_inst_adr                                           "0x00E2"
#define SYS_CRT_SCPU_DC1_BISR_ST3_inst                                               0x00E2
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so7_shift                            (21)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so7_mask                             (0x0FE00000)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so7(data)                            (0x0FE00000&((data)<<21))
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so7_src(data)                        ((0x0FE00000&(data))>>21)
#define SYS_CRT_SCPU_DC1_BISR_ST3_get_scpu_dc1_bisr_so7(data)                        ((0x0FE00000&(data))>>21)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so6_shift                            (14)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so6_mask                             (0x001FC000)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so6(data)                            (0x001FC000&((data)<<14))
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so6_src(data)                        ((0x001FC000&(data))>>14)
#define SYS_CRT_SCPU_DC1_BISR_ST3_get_scpu_dc1_bisr_so6(data)                        ((0x001FC000&(data))>>14)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so5_shift                            (7)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so5_mask                             (0x00003F80)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so5(data)                            (0x00003F80&((data)<<7))
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so5_src(data)                        ((0x00003F80&(data))>>7)
#define SYS_CRT_SCPU_DC1_BISR_ST3_get_scpu_dc1_bisr_so5(data)                        ((0x00003F80&(data))>>7)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so4_shift                            (0)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so4_mask                             (0x0000007F)
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so4(data)                            (0x0000007F&((data)<<0))
#define SYS_CRT_SCPU_DC1_BISR_ST3_scpu_dc1_bisr_so4_src(data)                        ((0x0000007F&(data))>>0)
#define SYS_CRT_SCPU_DC1_BISR_ST3_get_scpu_dc1_bisr_so4(data)                        ((0x0000007F&(data))>>0)


#define SYS_CRT_SCPU_IC_BISR_ST1                                                     0x18000790
#define SYS_CRT_SCPU_IC_BISR_ST1_reg_addr                                            "0xB8000790"
#define SYS_CRT_SCPU_IC_BISR_ST1_reg                                                 0xB8000790
#define set_SYS_CRT_SCPU_IC_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_BISR_ST1_reg)=data)
#define get_SYS_CRT_SCPU_IC_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_BISR_ST1_reg))
#define SYS_CRT_SCPU_IC_BISR_ST1_inst_adr                                            "0x00E4"
#define SYS_CRT_SCPU_IC_BISR_ST1_inst                                                0x00E4
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_repair_2_shift                         (17)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_repair_2_mask                          (0x00020000)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_repair_2(data)                         (0x00020000&((data)<<17))
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_repair_2_src(data)                     ((0x00020000&(data))>>17)
#define SYS_CRT_SCPU_IC_BISR_ST1_get_scpu_ic_bisr_repair_2(data)                     ((0x00020000&(data))>>17)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_repair_1_shift                         (16)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_repair_1_mask                          (0x00010000)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_repair_1(data)                         (0x00010000&((data)<<16))
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_repair_1_src(data)                     ((0x00010000&(data))>>16)
#define SYS_CRT_SCPU_IC_BISR_ST1_get_scpu_ic_bisr_repair_1(data)                     ((0x00010000&(data))>>16)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail3_shift                            (4)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail3_mask                             (0x00000010)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail3(data)                            (0x00000010&((data)<<4))
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail3_src(data)                        ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_IC_BISR_ST1_get_scpu_ic_bisr_fail3(data)                        ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail2_shift                            (3)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail2_mask                             (0x00000008)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail2(data)                            (0x00000008&((data)<<3))
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail2_src(data)                        ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_IC_BISR_ST1_get_scpu_ic_bisr_fail2(data)                        ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail1_shift                            (2)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail1_mask                             (0x00000004)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail1(data)                            (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail1_src(data)                        ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_IC_BISR_ST1_get_scpu_ic_bisr_fail1(data)                        ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail0_shift                            (1)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail0_mask                             (0x00000002)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail0(data)                            (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_fail0_src(data)                        ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_IC_BISR_ST1_get_scpu_ic_bisr_fail0(data)                        ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_done_shift                             (0)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_done_mask                              (0x00000001)
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_done(data)                             (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_IC_BISR_ST1_scpu_ic_bisr_done_src(data)                         ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_IC_BISR_ST1_get_scpu_ic_bisr_done(data)                         ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_IC_BISR_ST2                                                     0x18000794
#define SYS_CRT_SCPU_IC_BISR_ST2_reg_addr                                            "0xB8000794"
#define SYS_CRT_SCPU_IC_BISR_ST2_reg                                                 0xB8000794
#define set_SYS_CRT_SCPU_IC_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_BISR_ST2_reg)=data)
#define get_SYS_CRT_SCPU_IC_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_BISR_ST2_reg))
#define SYS_CRT_SCPU_IC_BISR_ST2_inst_adr                                            "0x00E5"
#define SYS_CRT_SCPU_IC_BISR_ST2_inst                                                0x00E5
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so3_shift                              (24)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so3_mask                               (0xFF000000)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so3(data)                              (0xFF000000&((data)<<24))
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so3_src(data)                          ((0xFF000000&(data))>>24)
#define SYS_CRT_SCPU_IC_BISR_ST2_get_scpu_ic_bisr_so3(data)                          ((0xFF000000&(data))>>24)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so2_shift                              (16)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so2_mask                               (0x00FF0000)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so2(data)                              (0x00FF0000&((data)<<16))
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so2_src(data)                          ((0x00FF0000&(data))>>16)
#define SYS_CRT_SCPU_IC_BISR_ST2_get_scpu_ic_bisr_so2(data)                          ((0x00FF0000&(data))>>16)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so1_shift                              (8)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so1_mask                               (0x0000FF00)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so1(data)                              (0x0000FF00&((data)<<8))
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so1_src(data)                          ((0x0000FF00&(data))>>8)
#define SYS_CRT_SCPU_IC_BISR_ST2_get_scpu_ic_bisr_so1(data)                          ((0x0000FF00&(data))>>8)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so0_shift                              (0)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so0_mask                               (0x000000FF)
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so0(data)                              (0x000000FF&((data)<<0))
#define SYS_CRT_SCPU_IC_BISR_ST2_scpu_ic_bisr_so0_src(data)                          ((0x000000FF&(data))>>0)
#define SYS_CRT_SCPU_IC_BISR_ST2_get_scpu_ic_bisr_so0(data)                          ((0x000000FF&(data))>>0)


#define SYS_CRT_GPU1_BISR_ST1                                                        0x180007B0
#define SYS_CRT_GPU1_BISR_ST1_reg_addr                                               "0xB80007B0"
#define SYS_CRT_GPU1_BISR_ST1_reg                                                    0xB80007B0
#define set_SYS_CRT_GPU1_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU1_BISR_ST1_reg)=data)
#define get_SYS_CRT_GPU1_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_GPU1_BISR_ST1_reg))
#define SYS_CRT_GPU1_BISR_ST1_inst_adr                                               "0x00EC"
#define SYS_CRT_GPU1_BISR_ST1_inst                                                   0x00EC
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_repair_2_shift                               (17)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_repair_2_mask                                (0x00020000)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_repair_2(data)                               (0x00020000&((data)<<17))
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_repair_2_src(data)                           ((0x00020000&(data))>>17)
#define SYS_CRT_GPU1_BISR_ST1_get_gpu1_bisr_repair_2(data)                           ((0x00020000&(data))>>17)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_repair_1_shift                               (16)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_repair_1_mask                                (0x00010000)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_repair_1(data)                               (0x00010000&((data)<<16))
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_repair_1_src(data)                           ((0x00010000&(data))>>16)
#define SYS_CRT_GPU1_BISR_ST1_get_gpu1_bisr_repair_1(data)                           ((0x00010000&(data))>>16)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail3_shift                                  (4)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail3_mask                                   (0x00000010)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail3(data)                                  (0x00000010&((data)<<4))
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail3_src(data)                              ((0x00000010&(data))>>4)
#define SYS_CRT_GPU1_BISR_ST1_get_gpu1_bisr_fail3(data)                              ((0x00000010&(data))>>4)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail2_shift                                  (3)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail2_mask                                   (0x00000008)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail2(data)                                  (0x00000008&((data)<<3))
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail2_src(data)                              ((0x00000008&(data))>>3)
#define SYS_CRT_GPU1_BISR_ST1_get_gpu1_bisr_fail2(data)                              ((0x00000008&(data))>>3)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail1_shift                                  (2)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail1_mask                                   (0x00000004)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail1(data)                                  (0x00000004&((data)<<2))
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail1_src(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_GPU1_BISR_ST1_get_gpu1_bisr_fail1(data)                              ((0x00000004&(data))>>2)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail0_shift                                  (1)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail0_mask                                   (0x00000002)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail0(data)                                  (0x00000002&((data)<<1))
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_fail0_src(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_GPU1_BISR_ST1_get_gpu1_bisr_fail0(data)                              ((0x00000002&(data))>>1)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_done_shift                                   (0)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_done_mask                                    (0x00000001)
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_done(data)                                   (0x00000001&((data)<<0))
#define SYS_CRT_GPU1_BISR_ST1_gpu1_bisr_done_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CRT_GPU1_BISR_ST1_get_gpu1_bisr_done(data)                               ((0x00000001&(data))>>0)


#define SYS_CRT_GPU1_BISR_ST2                                                        0x180007B4
#define SYS_CRT_GPU1_BISR_ST2_reg_addr                                               "0xB80007B4"
#define SYS_CRT_GPU1_BISR_ST2_reg                                                    0xB80007B4
#define set_SYS_CRT_GPU1_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU1_BISR_ST2_reg)=data)
#define get_SYS_CRT_GPU1_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_GPU1_BISR_ST2_reg))
#define SYS_CRT_GPU1_BISR_ST2_inst_adr                                               "0x00ED"
#define SYS_CRT_GPU1_BISR_ST2_inst                                                   0x00ED
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so3_shift                                    (15)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so3_mask                                     (0x000F8000)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so3(data)                                    (0x000F8000&((data)<<15))
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so3_src(data)                                ((0x000F8000&(data))>>15)
#define SYS_CRT_GPU1_BISR_ST2_get_gpu1_bisr_so3(data)                                ((0x000F8000&(data))>>15)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so2_shift                                    (10)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so2_mask                                     (0x00007C00)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so2(data)                                    (0x00007C00&((data)<<10))
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so2_src(data)                                ((0x00007C00&(data))>>10)
#define SYS_CRT_GPU1_BISR_ST2_get_gpu1_bisr_so2(data)                                ((0x00007C00&(data))>>10)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so1_shift                                    (5)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so1_mask                                     (0x000003E0)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so1(data)                                    (0x000003E0&((data)<<5))
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so1_src(data)                                ((0x000003E0&(data))>>5)
#define SYS_CRT_GPU1_BISR_ST2_get_gpu1_bisr_so1(data)                                ((0x000003E0&(data))>>5)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so0_shift                                    (0)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so0_mask                                     (0x0000001F)
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so0(data)                                    (0x0000001F&((data)<<0))
#define SYS_CRT_GPU1_BISR_ST2_gpu1_bisr_so0_src(data)                                ((0x0000001F&(data))>>0)
#define SYS_CRT_GPU1_BISR_ST2_get_gpu1_bisr_so0(data)                                ((0x0000001F&(data))>>0)


#define SYS_CRT_GPU2_BISR_ST1                                                        0x180007C0
#define SYS_CRT_GPU2_BISR_ST1_reg_addr                                               "0xB80007C0"
#define SYS_CRT_GPU2_BISR_ST1_reg                                                    0xB80007C0
#define set_SYS_CRT_GPU2_BISR_ST1_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU2_BISR_ST1_reg)=data)
#define get_SYS_CRT_GPU2_BISR_ST1_reg   (*((volatile unsigned int*) SYS_CRT_GPU2_BISR_ST1_reg))
#define SYS_CRT_GPU2_BISR_ST1_inst_adr                                               "0x00F0"
#define SYS_CRT_GPU2_BISR_ST1_inst                                                   0x00F0
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_repair_2_shift                               (17)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_repair_2_mask                                (0x00020000)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_repair_2(data)                               (0x00020000&((data)<<17))
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_repair_2_src(data)                           ((0x00020000&(data))>>17)
#define SYS_CRT_GPU2_BISR_ST1_get_gpu2_bisr_repair_2(data)                           ((0x00020000&(data))>>17)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_repair_1_shift                               (16)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_repair_1_mask                                (0x00010000)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_repair_1(data)                               (0x00010000&((data)<<16))
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_repair_1_src(data)                           ((0x00010000&(data))>>16)
#define SYS_CRT_GPU2_BISR_ST1_get_gpu2_bisr_repair_1(data)                           ((0x00010000&(data))>>16)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_fail_shift                                   (1)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_fail_mask                                    (0x00000002)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_fail(data)                                   (0x00000002&((data)<<1))
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_fail_src(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU2_BISR_ST1_get_gpu2_bisr_fail(data)                               ((0x00000002&(data))>>1)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_done_shift                                   (0)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_done_mask                                    (0x00000001)
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_done(data)                                   (0x00000001&((data)<<0))
#define SYS_CRT_GPU2_BISR_ST1_gpu2_bisr_done_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CRT_GPU2_BISR_ST1_get_gpu2_bisr_done(data)                               ((0x00000001&(data))>>0)


#define SYS_CRT_GPU2_BISR_ST2                                                        0x180007C4
#define SYS_CRT_GPU2_BISR_ST2_reg_addr                                               "0xB80007C4"
#define SYS_CRT_GPU2_BISR_ST2_reg                                                    0xB80007C4
#define set_SYS_CRT_GPU2_BISR_ST2_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU2_BISR_ST2_reg)=data)
#define get_SYS_CRT_GPU2_BISR_ST2_reg   (*((volatile unsigned int*) SYS_CRT_GPU2_BISR_ST2_reg))
#define SYS_CRT_GPU2_BISR_ST2_inst_adr                                               "0x00F1"
#define SYS_CRT_GPU2_BISR_ST2_inst                                                   0x00F1
#define SYS_CRT_GPU2_BISR_ST2_gpu2_bisr_so0_shift                                    (0)
#define SYS_CRT_GPU2_BISR_ST2_gpu2_bisr_so0_mask                                     (0x0000007F)
#define SYS_CRT_GPU2_BISR_ST2_gpu2_bisr_so0(data)                                    (0x0000007F&((data)<<0))
#define SYS_CRT_GPU2_BISR_ST2_gpu2_bisr_so0_src(data)                                ((0x0000007F&(data))>>0)
#define SYS_CRT_GPU2_BISR_ST2_get_gpu2_bisr_so0(data)                                ((0x0000007F&(data))>>0)


#define SYS_CRT_DRF_BISR_MODE                                                        0x18000800
#define SYS_CRT_DRF_BISR_MODE_reg_addr                                               "0xB8000800"
#define SYS_CRT_DRF_BISR_MODE_reg                                                    0xB8000800
#define set_SYS_CRT_DRF_BISR_MODE_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_BISR_MODE_reg)=data)
#define get_SYS_CRT_DRF_BISR_MODE_reg   (*((volatile unsigned int*) SYS_CRT_DRF_BISR_MODE_reg))
#define SYS_CRT_DRF_BISR_MODE_inst_adr                                               "0x0000"
#define SYS_CRT_DRF_BISR_MODE_inst                                                   0x0000
#define SYS_CRT_DRF_BISR_MODE_gpu2_drf_bisr_mode_shift                               (12)
#define SYS_CRT_DRF_BISR_MODE_gpu2_drf_bisr_mode_mask                                (0x00001000)
#define SYS_CRT_DRF_BISR_MODE_gpu2_drf_bisr_mode(data)                               (0x00001000&((data)<<12))
#define SYS_CRT_DRF_BISR_MODE_gpu2_drf_bisr_mode_src(data)                           ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_BISR_MODE_get_gpu2_drf_bisr_mode(data)                           ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_BISR_MODE_gpu1_drf_bisr_mode_shift                               (11)
#define SYS_CRT_DRF_BISR_MODE_gpu1_drf_bisr_mode_mask                                (0x00000800)
#define SYS_CRT_DRF_BISR_MODE_gpu1_drf_bisr_mode(data)                               (0x00000800&((data)<<11))
#define SYS_CRT_DRF_BISR_MODE_gpu1_drf_bisr_mode_src(data)                           ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BISR_MODE_get_gpu1_drf_bisr_mode(data)                           ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BISR_MODE_scpu_ic_drf_bisr_mode_shift                            (9)
#define SYS_CRT_DRF_BISR_MODE_scpu_ic_drf_bisr_mode_mask                             (0x00000200)
#define SYS_CRT_DRF_BISR_MODE_scpu_ic_drf_bisr_mode(data)                            (0x00000200&((data)<<9))
#define SYS_CRT_DRF_BISR_MODE_scpu_ic_drf_bisr_mode_src(data)                        ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_BISR_MODE_get_scpu_ic_drf_bisr_mode(data)                        ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_BISR_MODE_scpu_dc1_drf_bisr_mode_shift                           (8)
#define SYS_CRT_DRF_BISR_MODE_scpu_dc1_drf_bisr_mode_mask                            (0x00000100)
#define SYS_CRT_DRF_BISR_MODE_scpu_dc1_drf_bisr_mode(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_DRF_BISR_MODE_scpu_dc1_drf_bisr_mode_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BISR_MODE_get_scpu_dc1_drf_bisr_mode(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BISR_MODE_scpu_dc0_drf_bisr_mode_shift                           (7)
#define SYS_CRT_DRF_BISR_MODE_scpu_dc0_drf_bisr_mode_mask                            (0x00000080)
#define SYS_CRT_DRF_BISR_MODE_scpu_dc0_drf_bisr_mode(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_DRF_BISR_MODE_scpu_dc0_drf_bisr_mode_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BISR_MODE_get_scpu_dc0_drf_bisr_mode(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BISR_MODE_vcpu_drf_bisr_mode_shift                               (6)
#define SYS_CRT_DRF_BISR_MODE_vcpu_drf_bisr_mode_mask                                (0x00000040)
#define SYS_CRT_DRF_BISR_MODE_vcpu_drf_bisr_mode(data)                               (0x00000040&((data)<<6))
#define SYS_CRT_DRF_BISR_MODE_vcpu_drf_bisr_mode_src(data)                           ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BISR_MODE_get_vcpu_drf_bisr_mode(data)                           ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BISR_MODE_acpu_drf_bisr_mode_shift                               (5)
#define SYS_CRT_DRF_BISR_MODE_acpu_drf_bisr_mode_mask                                (0x00000020)
#define SYS_CRT_DRF_BISR_MODE_acpu_drf_bisr_mode(data)                               (0x00000020&((data)<<5))
#define SYS_CRT_DRF_BISR_MODE_acpu_drf_bisr_mode_src(data)                           ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_BISR_MODE_get_acpu_drf_bisr_mode(data)                           ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_BISR_MODE_vo2_drf_bisr_mode_shift                                (4)
#define SYS_CRT_DRF_BISR_MODE_vo2_drf_bisr_mode_mask                                 (0x00000010)
#define SYS_CRT_DRF_BISR_MODE_vo2_drf_bisr_mode(data)                                (0x00000010&((data)<<4))
#define SYS_CRT_DRF_BISR_MODE_vo2_drf_bisr_mode_src(data)                            ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BISR_MODE_get_vo2_drf_bisr_mode(data)                            ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BISR_MODE_vo1_drf_bisr_mode_shift                                (3)
#define SYS_CRT_DRF_BISR_MODE_vo1_drf_bisr_mode_mask                                 (0x00000008)
#define SYS_CRT_DRF_BISR_MODE_vo1_drf_bisr_mode(data)                                (0x00000008&((data)<<3))
#define SYS_CRT_DRF_BISR_MODE_vo1_drf_bisr_mode_src(data)                            ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BISR_MODE_get_vo1_drf_bisr_mode(data)                            ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BISR_MODE_usb_drf_bisr_mode_shift                                (2)
#define SYS_CRT_DRF_BISR_MODE_usb_drf_bisr_mode_mask                                 (0x00000004)
#define SYS_CRT_DRF_BISR_MODE_usb_drf_bisr_mode(data)                                (0x00000004&((data)<<2))
#define SYS_CRT_DRF_BISR_MODE_usb_drf_bisr_mode_src(data)                            ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BISR_MODE_get_usb_drf_bisr_mode(data)                            ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BISR_MODE_se_drf_bisr_mode_shift                                 (1)
#define SYS_CRT_DRF_BISR_MODE_se_drf_bisr_mode_mask                                  (0x00000002)
#define SYS_CRT_DRF_BISR_MODE_se_drf_bisr_mode(data)                                 (0x00000002&((data)<<1))
#define SYS_CRT_DRF_BISR_MODE_se_drf_bisr_mode_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BISR_MODE_get_se_drf_bisr_mode(data)                             ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BISR_MODE_write_data_shift                                       (0)
#define SYS_CRT_DRF_BISR_MODE_write_data_mask                                        (0x00000001)
#define SYS_CRT_DRF_BISR_MODE_write_data(data)                                       (0x00000001&((data)<<0))
#define SYS_CRT_DRF_BISR_MODE_write_data_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_BISR_MODE_get_write_data(data)                                   ((0x00000001&(data))>>0)


#define SYS_CRT_DRF_BISR_START_PAUSE                                                 0x18000808
#define SYS_CRT_DRF_BISR_START_PAUSE_reg_addr                                        "0xB8000808"
#define SYS_CRT_DRF_BISR_START_PAUSE_reg                                             0xB8000808
#define set_SYS_CRT_DRF_BISR_START_PAUSE_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_BISR_START_PAUSE_reg)=data)
#define get_SYS_CRT_DRF_BISR_START_PAUSE_reg   (*((volatile unsigned int*) SYS_CRT_DRF_BISR_START_PAUSE_reg))
#define SYS_CRT_DRF_BISR_START_PAUSE_inst_adr                                        "0x0002"
#define SYS_CRT_DRF_BISR_START_PAUSE_inst                                            0x0002
#define SYS_CRT_DRF_BISR_START_PAUSE_gpu2_drf_bisr_start_pause_shift                 (11)
#define SYS_CRT_DRF_BISR_START_PAUSE_gpu2_drf_bisr_start_pause_mask                  (0x00000800)
#define SYS_CRT_DRF_BISR_START_PAUSE_gpu2_drf_bisr_start_pause(data)                 (0x00000800&((data)<<11))
#define SYS_CRT_DRF_BISR_START_PAUSE_gpu2_drf_bisr_start_pause_src(data)             ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_gpu2_drf_bisr_start_pause(data)             ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BISR_START_PAUSE_gpu1_drf_bisr_start_pause_shift                 (10)
#define SYS_CRT_DRF_BISR_START_PAUSE_gpu1_drf_bisr_start_pause_mask                  (0x00000400)
#define SYS_CRT_DRF_BISR_START_PAUSE_gpu1_drf_bisr_start_pause(data)                 (0x00000400&((data)<<10))
#define SYS_CRT_DRF_BISR_START_PAUSE_gpu1_drf_bisr_start_pause_src(data)             ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_gpu1_drf_bisr_start_pause(data)             ((0x00000400&(data))>>10)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_ic_drf_bisr_start_pause_shift              (8)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_ic_drf_bisr_start_pause_mask               (0x00000100)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_ic_drf_bisr_start_pause(data)              (0x00000100&((data)<<8))
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_ic_drf_bisr_start_pause_src(data)          ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_scpu_ic_drf_bisr_start_pause(data)          ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_dc1_drf_bisr_start_pause_shift             (7)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_dc1_drf_bisr_start_pause_mask              (0x00000080)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_dc1_drf_bisr_start_pause(data)             (0x00000080&((data)<<7))
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_dc1_drf_bisr_start_pause_src(data)         ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_scpu_dc1_drf_bisr_start_pause(data)         ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_dc0_drf_bisr_start_pause_shift             (6)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_dc0_drf_bisr_start_pause_mask              (0x00000040)
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_dc0_drf_bisr_start_pause(data)             (0x00000040&((data)<<6))
#define SYS_CRT_DRF_BISR_START_PAUSE_scpu_dc0_drf_bisr_start_pause_src(data)         ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_scpu_dc0_drf_bisr_start_pause(data)         ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BISR_START_PAUSE_vcpu_drf_bisr_start_pause_shift                 (5)
#define SYS_CRT_DRF_BISR_START_PAUSE_vcpu_drf_bisr_start_pause_mask                  (0x00000020)
#define SYS_CRT_DRF_BISR_START_PAUSE_vcpu_drf_bisr_start_pause(data)                 (0x00000020&((data)<<5))
#define SYS_CRT_DRF_BISR_START_PAUSE_vcpu_drf_bisr_start_pause_src(data)             ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_vcpu_drf_bisr_start_pause(data)             ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_BISR_START_PAUSE_acpu_drf_bisr_start_pause_shift                 (4)
#define SYS_CRT_DRF_BISR_START_PAUSE_acpu_drf_bisr_start_pause_mask                  (0x00000010)
#define SYS_CRT_DRF_BISR_START_PAUSE_acpu_drf_bisr_start_pause(data)                 (0x00000010&((data)<<4))
#define SYS_CRT_DRF_BISR_START_PAUSE_acpu_drf_bisr_start_pause_src(data)             ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_acpu_drf_bisr_start_pause(data)             ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BISR_START_PAUSE_vo2_drf_bisr_start_pause_shift                  (3)
#define SYS_CRT_DRF_BISR_START_PAUSE_vo2_drf_bisr_start_pause_mask                   (0x00000008)
#define SYS_CRT_DRF_BISR_START_PAUSE_vo2_drf_bisr_start_pause(data)                  (0x00000008&((data)<<3))
#define SYS_CRT_DRF_BISR_START_PAUSE_vo2_drf_bisr_start_pause_src(data)              ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_vo2_drf_bisr_start_pause(data)              ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BISR_START_PAUSE_vo1_drf_bisr_start_pause_shift                  (2)
#define SYS_CRT_DRF_BISR_START_PAUSE_vo1_drf_bisr_start_pause_mask                   (0x00000004)
#define SYS_CRT_DRF_BISR_START_PAUSE_vo1_drf_bisr_start_pause(data)                  (0x00000004&((data)<<2))
#define SYS_CRT_DRF_BISR_START_PAUSE_vo1_drf_bisr_start_pause_src(data)              ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_vo1_drf_bisr_start_pause(data)              ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BISR_START_PAUSE_usb_drf_bisr_start_pause_shift                  (1)
#define SYS_CRT_DRF_BISR_START_PAUSE_usb_drf_bisr_start_pause_mask                   (0x00000002)
#define SYS_CRT_DRF_BISR_START_PAUSE_usb_drf_bisr_start_pause(data)                  (0x00000002&((data)<<1))
#define SYS_CRT_DRF_BISR_START_PAUSE_usb_drf_bisr_start_pause_src(data)              ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_usb_drf_bisr_start_pause(data)              ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BISR_START_PAUSE_se_drf_bisr_start_pause_shift                   (0)
#define SYS_CRT_DRF_BISR_START_PAUSE_se_drf_bisr_start_pause_mask                    (0x00000001)
#define SYS_CRT_DRF_BISR_START_PAUSE_se_drf_bisr_start_pause(data)                   (0x00000001&((data)<<0))
#define SYS_CRT_DRF_BISR_START_PAUSE_se_drf_bisr_start_pause_src(data)               ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_BISR_START_PAUSE_get_se_drf_bisr_start_pause(data)               ((0x00000001&(data))>>0)


#define SYS_CRT_DRF_BISR_TEST_RESUME                                                 0x1800080C
#define SYS_CRT_DRF_BISR_TEST_RESUME_reg_addr                                        "0xB800080C"
#define SYS_CRT_DRF_BISR_TEST_RESUME_reg                                             0xB800080C
#define set_SYS_CRT_DRF_BISR_TEST_RESUME_reg(data)   (*((volatile unsigned int*) SYS_CRT_DRF_BISR_TEST_RESUME_reg)=data)
#define get_SYS_CRT_DRF_BISR_TEST_RESUME_reg   (*((volatile unsigned int*) SYS_CRT_DRF_BISR_TEST_RESUME_reg))
#define SYS_CRT_DRF_BISR_TEST_RESUME_inst_adr                                        "0x0003"
#define SYS_CRT_DRF_BISR_TEST_RESUME_inst                                            0x0003
#define SYS_CRT_DRF_BISR_TEST_RESUME_gpu2_drf_bisr_test_resume_shift                 (12)
#define SYS_CRT_DRF_BISR_TEST_RESUME_gpu2_drf_bisr_test_resume_mask                  (0x00001000)
#define SYS_CRT_DRF_BISR_TEST_RESUME_gpu2_drf_bisr_test_resume(data)                 (0x00001000&((data)<<12))
#define SYS_CRT_DRF_BISR_TEST_RESUME_gpu2_drf_bisr_test_resume_src(data)             ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_gpu2_drf_bisr_test_resume(data)             ((0x00001000&(data))>>12)
#define SYS_CRT_DRF_BISR_TEST_RESUME_gpu1_drf_bisr_test_resume_shift                 (11)
#define SYS_CRT_DRF_BISR_TEST_RESUME_gpu1_drf_bisr_test_resume_mask                  (0x00000800)
#define SYS_CRT_DRF_BISR_TEST_RESUME_gpu1_drf_bisr_test_resume(data)                 (0x00000800&((data)<<11))
#define SYS_CRT_DRF_BISR_TEST_RESUME_gpu1_drf_bisr_test_resume_src(data)             ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_gpu1_drf_bisr_test_resume(data)             ((0x00000800&(data))>>11)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_ic_drf_bisr_test_resume_shift              (9)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_ic_drf_bisr_test_resume_mask               (0x00000200)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_ic_drf_bisr_test_resume(data)              (0x00000200&((data)<<9))
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_ic_drf_bisr_test_resume_src(data)          ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_scpu_ic_drf_bisr_test_resume(data)          ((0x00000200&(data))>>9)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_dc1_drf_bisr_test_resume_shift             (8)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_dc1_drf_bisr_test_resume_mask              (0x00000100)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_dc1_drf_bisr_test_resume(data)             (0x00000100&((data)<<8))
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_dc1_drf_bisr_test_resume_src(data)         ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_scpu_dc1_drf_bisr_test_resume(data)         ((0x00000100&(data))>>8)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_dc0_drf_bisr_test_resume_shift             (7)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_dc0_drf_bisr_test_resume_mask              (0x00000080)
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_dc0_drf_bisr_test_resume(data)             (0x00000080&((data)<<7))
#define SYS_CRT_DRF_BISR_TEST_RESUME_scpu_dc0_drf_bisr_test_resume_src(data)         ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_scpu_dc0_drf_bisr_test_resume(data)         ((0x00000080&(data))>>7)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vcpu_drf_bisr_test_resume_shift                 (6)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vcpu_drf_bisr_test_resume_mask                  (0x00000040)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vcpu_drf_bisr_test_resume(data)                 (0x00000040&((data)<<6))
#define SYS_CRT_DRF_BISR_TEST_RESUME_vcpu_drf_bisr_test_resume_src(data)             ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_vcpu_drf_bisr_test_resume(data)             ((0x00000040&(data))>>6)
#define SYS_CRT_DRF_BISR_TEST_RESUME_acpu_drf_bisr_test_resume_shift                 (5)
#define SYS_CRT_DRF_BISR_TEST_RESUME_acpu_drf_bisr_test_resume_mask                  (0x00000020)
#define SYS_CRT_DRF_BISR_TEST_RESUME_acpu_drf_bisr_test_resume(data)                 (0x00000020&((data)<<5))
#define SYS_CRT_DRF_BISR_TEST_RESUME_acpu_drf_bisr_test_resume_src(data)             ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_acpu_drf_bisr_test_resume(data)             ((0x00000020&(data))>>5)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vo2_drf_bisr_test_resume_shift                  (4)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vo2_drf_bisr_test_resume_mask                   (0x00000010)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vo2_drf_bisr_test_resume(data)                  (0x00000010&((data)<<4))
#define SYS_CRT_DRF_BISR_TEST_RESUME_vo2_drf_bisr_test_resume_src(data)              ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_vo2_drf_bisr_test_resume(data)              ((0x00000010&(data))>>4)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vo1_drf_bisr_test_resume_shift                  (3)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vo1_drf_bisr_test_resume_mask                   (0x00000008)
#define SYS_CRT_DRF_BISR_TEST_RESUME_vo1_drf_bisr_test_resume(data)                  (0x00000008&((data)<<3))
#define SYS_CRT_DRF_BISR_TEST_RESUME_vo1_drf_bisr_test_resume_src(data)              ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_vo1_drf_bisr_test_resume(data)              ((0x00000008&(data))>>3)
#define SYS_CRT_DRF_BISR_TEST_RESUME_usb_drf_bisr_test_resume_shift                  (2)
#define SYS_CRT_DRF_BISR_TEST_RESUME_usb_drf_bisr_test_resume_mask                   (0x00000004)
#define SYS_CRT_DRF_BISR_TEST_RESUME_usb_drf_bisr_test_resume(data)                  (0x00000004&((data)<<2))
#define SYS_CRT_DRF_BISR_TEST_RESUME_usb_drf_bisr_test_resume_src(data)              ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_usb_drf_bisr_test_resume(data)              ((0x00000004&(data))>>2)
#define SYS_CRT_DRF_BISR_TEST_RESUME_se_drf_bisr_test_resume_shift                   (1)
#define SYS_CRT_DRF_BISR_TEST_RESUME_se_drf_bisr_test_resume_mask                    (0x00000002)
#define SYS_CRT_DRF_BISR_TEST_RESUME_se_drf_bisr_test_resume(data)                   (0x00000002&((data)<<1))
#define SYS_CRT_DRF_BISR_TEST_RESUME_se_drf_bisr_test_resume_src(data)               ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_se_drf_bisr_test_resume(data)               ((0x00000002&(data))>>1)
#define SYS_CRT_DRF_BISR_TEST_RESUME_write_data_shift                                (0)
#define SYS_CRT_DRF_BISR_TEST_RESUME_write_data_mask                                 (0x00000001)
#define SYS_CRT_DRF_BISR_TEST_RESUME_write_data(data)                                (0x00000001&((data)<<0))
#define SYS_CRT_DRF_BISR_TEST_RESUME_write_data_src(data)                            ((0x00000001&(data))>>0)
#define SYS_CRT_DRF_BISR_TEST_RESUME_get_write_data(data)                            ((0x00000001&(data))>>0)


#define SYS_CRT_SE_DRF_BISR_ST                                                       0x18000810
#define SYS_CRT_SE_DRF_BISR_ST_reg_addr                                              "0xB8000810"
#define SYS_CRT_SE_DRF_BISR_ST_reg                                                   0xB8000810
#define set_SYS_CRT_SE_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SE_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_SE_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_SE_DRF_BISR_ST_reg))
#define SYS_CRT_SE_DRF_BISR_ST_inst_adr                                              "0x0004"
#define SYS_CRT_SE_DRF_BISR_ST_inst                                                  0x0004
#define SYS_CRT_SE_DRF_BISR_ST_se_drf_bisr_fail_shift                                (1)
#define SYS_CRT_SE_DRF_BISR_ST_se_drf_bisr_fail_mask                                 (0x00000002)
#define SYS_CRT_SE_DRF_BISR_ST_se_drf_bisr_fail(data)                                (0x00000002&((data)<<1))
#define SYS_CRT_SE_DRF_BISR_ST_se_drf_bisr_fail_src(data)                            ((0x00000002&(data))>>1)
#define SYS_CRT_SE_DRF_BISR_ST_get_se_drf_bisr_fail(data)                            ((0x00000002&(data))>>1)
#define SYS_CRT_SE_DRF_BISR_ST_se_drf_bisr_done_shift                                (0)
#define SYS_CRT_SE_DRF_BISR_ST_se_drf_bisr_done_mask                                 (0x00000001)
#define SYS_CRT_SE_DRF_BISR_ST_se_drf_bisr_done(data)                                (0x00000001&((data)<<0))
#define SYS_CRT_SE_DRF_BISR_ST_se_drf_bisr_done_src(data)                            ((0x00000001&(data))>>0)
#define SYS_CRT_SE_DRF_BISR_ST_get_se_drf_bisr_done(data)                            ((0x00000001&(data))>>0)


#define SYS_CRT_USB_DRF_BISR_ST                                                      0x18000814
#define SYS_CRT_USB_DRF_BISR_ST_reg_addr                                             "0xB8000814"
#define SYS_CRT_USB_DRF_BISR_ST_reg                                                  0xB8000814
#define set_SYS_CRT_USB_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_USB_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_USB_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_USB_DRF_BISR_ST_reg))
#define SYS_CRT_USB_DRF_BISR_ST_inst_adr                                             "0x0005"
#define SYS_CRT_USB_DRF_BISR_ST_inst                                                 0x0005
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail9_shift                             (10)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail9_mask                              (0x00000400)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail9(data)                             (0x00000400&((data)<<10))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail9_src(data)                         ((0x00000400&(data))>>10)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail9(data)                         ((0x00000400&(data))>>10)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail8_shift                             (9)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail8_mask                              (0x00000200)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail8(data)                             (0x00000200&((data)<<9))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail8_src(data)                         ((0x00000200&(data))>>9)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail8(data)                         ((0x00000200&(data))>>9)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail7_shift                             (8)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail7_mask                              (0x00000100)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail7(data)                             (0x00000100&((data)<<8))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail7_src(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail7(data)                         ((0x00000100&(data))>>8)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail6_shift                             (7)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail6_mask                              (0x00000080)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail6(data)                             (0x00000080&((data)<<7))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail6_src(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail6(data)                         ((0x00000080&(data))>>7)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail5_shift                             (6)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail5_mask                              (0x00000040)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail4_shift                             (5)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail4_mask                              (0x00000020)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail3_shift                             (4)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail3_mask                              (0x00000010)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail2_shift                             (3)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail2_mask                              (0x00000008)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail1_shift                             (2)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail1_mask                              (0x00000004)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail0_shift                             (1)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail0_mask                              (0x00000002)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_done_shift                              (0)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_done_mask                               (0x00000001)
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_USB_DRF_BISR_ST_usb_drf_bisr_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_USB_DRF_BISR_ST_get_usb_drf_bisr_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VO1_DRF_BISR_ST                                                      0x18000818
#define SYS_CRT_VO1_DRF_BISR_ST_reg_addr                                             "0xB8000818"
#define SYS_CRT_VO1_DRF_BISR_ST_reg                                                  0xB8000818
#define set_SYS_CRT_VO1_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO1_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_VO1_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_VO1_DRF_BISR_ST_reg))
#define SYS_CRT_VO1_DRF_BISR_ST_inst_adr                                             "0x0006"
#define SYS_CRT_VO1_DRF_BISR_ST_inst                                                 0x0006
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail5_shift                             (6)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail5_mask                              (0x00000040)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail5(data)                             (0x00000040&((data)<<6))
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail5_src(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VO1_DRF_BISR_ST_get_vo1_drf_bisr_fail5(data)                         ((0x00000040&(data))>>6)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail4_shift                             (5)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail4_mask                              (0x00000020)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VO1_DRF_BISR_ST_get_vo1_drf_bisr_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail3_shift                             (4)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail3_mask                              (0x00000010)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VO1_DRF_BISR_ST_get_vo1_drf_bisr_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail2_shift                             (3)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail2_mask                              (0x00000008)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VO1_DRF_BISR_ST_get_vo1_drf_bisr_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail1_shift                             (2)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail1_mask                              (0x00000004)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO1_DRF_BISR_ST_get_vo1_drf_bisr_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail0_shift                             (1)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail0_mask                              (0x00000002)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO1_DRF_BISR_ST_get_vo1_drf_bisr_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_done_shift                              (0)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_done_mask                               (0x00000001)
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VO1_DRF_BISR_ST_vo1_drf_bisr_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VO1_DRF_BISR_ST_get_vo1_drf_bisr_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_VO2_DRF_BISR_ST                                                      0x1800081C
#define SYS_CRT_VO2_DRF_BISR_ST_reg_addr                                             "0xB800081C"
#define SYS_CRT_VO2_DRF_BISR_ST_reg                                                  0xB800081C
#define set_SYS_CRT_VO2_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VO2_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_VO2_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_VO2_DRF_BISR_ST_reg))
#define SYS_CRT_VO2_DRF_BISR_ST_inst_adr                                             "0x0007"
#define SYS_CRT_VO2_DRF_BISR_ST_inst                                                 0x0007
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail4_shift                             (5)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail4_mask                              (0x00000020)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail4(data)                             (0x00000020&((data)<<5))
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail4_src(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VO2_DRF_BISR_ST_get_vo2_drf_bisr_fail4(data)                         ((0x00000020&(data))>>5)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail3_shift                             (4)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail3_mask                              (0x00000010)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail3(data)                             (0x00000010&((data)<<4))
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail3_src(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VO2_DRF_BISR_ST_get_vo2_drf_bisr_fail3(data)                         ((0x00000010&(data))>>4)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail2_shift                             (3)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail2_mask                              (0x00000008)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail2(data)                             (0x00000008&((data)<<3))
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail2_src(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VO2_DRF_BISR_ST_get_vo2_drf_bisr_fail2(data)                         ((0x00000008&(data))>>3)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail1_shift                             (2)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail1_mask                              (0x00000004)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail1(data)                             (0x00000004&((data)<<2))
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail1_src(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO2_DRF_BISR_ST_get_vo2_drf_bisr_fail1(data)                         ((0x00000004&(data))>>2)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail0_shift                             (1)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail0_mask                              (0x00000002)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail0(data)                             (0x00000002&((data)<<1))
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_fail0_src(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO2_DRF_BISR_ST_get_vo2_drf_bisr_fail0(data)                         ((0x00000002&(data))>>1)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_done_shift                              (0)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_done_mask                               (0x00000001)
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_done(data)                              (0x00000001&((data)<<0))
#define SYS_CRT_VO2_DRF_BISR_ST_vo2_drf_bisr_done_src(data)                          ((0x00000001&(data))>>0)
#define SYS_CRT_VO2_DRF_BISR_ST_get_vo2_drf_bisr_done(data)                          ((0x00000001&(data))>>0)


#define SYS_CRT_ACPU_DRF_BISR_ST                                                     0x18000820
#define SYS_CRT_ACPU_DRF_BISR_ST_reg_addr                                            "0xB8000820"
#define SYS_CRT_ACPU_DRF_BISR_ST_reg                                                 0xB8000820
#define set_SYS_CRT_ACPU_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_ACPU_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_ACPU_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_ACPU_DRF_BISR_ST_reg))
#define SYS_CRT_ACPU_DRF_BISR_ST_inst_adr                                            "0x0008"
#define SYS_CRT_ACPU_DRF_BISR_ST_inst                                                0x0008
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail7_shift                           (8)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail7_mask                            (0x00000100)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail7(data)                           (0x00000100&((data)<<8))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail7_src(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_fail7(data)                       ((0x00000100&(data))>>8)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail6_shift                           (7)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail6_mask                            (0x00000080)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail6(data)                           (0x00000080&((data)<<7))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail6_src(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_fail6(data)                       ((0x00000080&(data))>>7)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail5_shift                           (6)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail5_mask                            (0x00000040)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail5(data)                           (0x00000040&((data)<<6))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail5_src(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_fail5(data)                       ((0x00000040&(data))>>6)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail4_shift                           (5)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail4_mask                            (0x00000020)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail4(data)                           (0x00000020&((data)<<5))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail4_src(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_fail4(data)                       ((0x00000020&(data))>>5)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail3_shift                           (4)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail3_mask                            (0x00000010)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail2_shift                           (3)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail2_mask                            (0x00000008)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail1_shift                           (2)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail1_mask                            (0x00000004)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail0_shift                           (1)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail0_mask                            (0x00000002)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_done_shift                            (0)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_done_mask                             (0x00000001)
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_ACPU_DRF_BISR_ST_acpu_drf_bisr_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_ACPU_DRF_BISR_ST_get_acpu_drf_bisr_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_VCPU_DRF_BISR_ST                                                     0x18000824
#define SYS_CRT_VCPU_DRF_BISR_ST_reg_addr                                            "0xB8000824"
#define SYS_CRT_VCPU_DRF_BISR_ST_reg                                                 0xB8000824
#define set_SYS_CRT_VCPU_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_VCPU_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_VCPU_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_VCPU_DRF_BISR_ST_reg))
#define SYS_CRT_VCPU_DRF_BISR_ST_inst_adr                                            "0x0009"
#define SYS_CRT_VCPU_DRF_BISR_ST_inst                                                0x0009
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail3_shift                           (4)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail3_mask                            (0x00000010)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_VCPU_DRF_BISR_ST_get_vcpu_drf_bisr_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail2_shift                           (3)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail2_mask                            (0x00000008)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_VCPU_DRF_BISR_ST_get_vcpu_drf_bisr_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail1_shift                           (2)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail1_mask                            (0x00000004)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_VCPU_DRF_BISR_ST_get_vcpu_drf_bisr_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail0_shift                           (1)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail0_mask                            (0x00000002)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_VCPU_DRF_BISR_ST_get_vcpu_drf_bisr_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_done_shift                            (0)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_done_mask                             (0x00000001)
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_VCPU_DRF_BISR_ST_vcpu_drf_bisr_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_VCPU_DRF_BISR_ST_get_vcpu_drf_bisr_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_DC0_DRF_BISR_ST                                                 0x18000828
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_reg_addr                                        "0xB8000828"
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_reg                                             0xB8000828
#define set_SYS_CRT_SCPU_DC0_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC0_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_SCPU_DC0_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC0_DRF_BISR_ST_reg))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_inst_adr                                        "0x000A"
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_inst                                            0x000A
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail7_shift                   (8)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail7_mask                    (0x00000100)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail7(data)                   (0x00000100&((data)<<8))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail7_src(data)               ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_fail7(data)               ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail6_shift                   (7)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail6_mask                    (0x00000080)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail6(data)                   (0x00000080&((data)<<7))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail6_src(data)               ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_fail6(data)               ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail5_shift                   (6)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail5_mask                    (0x00000040)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail5(data)                   (0x00000040&((data)<<6))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail5_src(data)               ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_fail5(data)               ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail4_shift                   (5)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail4_mask                    (0x00000020)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail4(data)                   (0x00000020&((data)<<5))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail4_src(data)               ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_fail4(data)               ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail3_shift                   (4)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail3_mask                    (0x00000010)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail3(data)                   (0x00000010&((data)<<4))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail3_src(data)               ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_fail3(data)               ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail2_shift                   (3)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail2_mask                    (0x00000008)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail2(data)                   (0x00000008&((data)<<3))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail2_src(data)               ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_fail2(data)               ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail1_shift                   (2)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail1_mask                    (0x00000004)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail1(data)                   (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail1_src(data)               ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_fail1(data)               ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail0_shift                   (1)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail0_mask                    (0x00000002)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail0(data)                   (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_fail0_src(data)               ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_fail0(data)               ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_done_shift                    (0)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_done_mask                     (0x00000001)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_done(data)                    (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_scpu_dc0_drf_bisr_done_src(data)                ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_DC0_DRF_BISR_ST_get_scpu_dc0_drf_bisr_done(data)                ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_DC1_DRF_BISR_ST                                                 0x1800082C
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_reg_addr                                        "0xB800082C"
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_reg                                             0xB800082C
#define set_SYS_CRT_SCPU_DC1_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_DC1_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_SCPU_DC1_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_DC1_DRF_BISR_ST_reg))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_inst_adr                                        "0x000B"
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_inst                                            0x000B
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail7_shift                   (8)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail7_mask                    (0x00000100)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail7(data)                   (0x00000100&((data)<<8))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail7_src(data)               ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_fail7(data)               ((0x00000100&(data))>>8)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail6_shift                   (7)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail6_mask                    (0x00000080)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail6(data)                   (0x00000080&((data)<<7))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail6_src(data)               ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_fail6(data)               ((0x00000080&(data))>>7)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail5_shift                   (6)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail5_mask                    (0x00000040)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail5(data)                   (0x00000040&((data)<<6))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail5_src(data)               ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_fail5(data)               ((0x00000040&(data))>>6)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail4_shift                   (5)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail4_mask                    (0x00000020)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail4(data)                   (0x00000020&((data)<<5))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail4_src(data)               ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_fail4(data)               ((0x00000020&(data))>>5)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail3_shift                   (4)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail3_mask                    (0x00000010)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail3(data)                   (0x00000010&((data)<<4))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail3_src(data)               ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_fail3(data)               ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail2_shift                   (3)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail2_mask                    (0x00000008)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail2(data)                   (0x00000008&((data)<<3))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail2_src(data)               ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_fail2(data)               ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail1_shift                   (2)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail1_mask                    (0x00000004)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail1(data)                   (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail1_src(data)               ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_fail1(data)               ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail0_shift                   (1)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail0_mask                    (0x00000002)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail0(data)                   (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_fail0_src(data)               ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_fail0(data)               ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_done_shift                    (0)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_done_mask                     (0x00000001)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_done(data)                    (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_scpu_dc1_drf_bisr_done_src(data)                ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_DC1_DRF_BISR_ST_get_scpu_dc1_drf_bisr_done(data)                ((0x00000001&(data))>>0)


#define SYS_CRT_SCPU_IC_DRF_BISR_ST                                                  0x18000830
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_reg_addr                                         "0xB8000830"
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_reg                                              0xB8000830
#define set_SYS_CRT_SCPU_IC_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_SCPU_IC_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_SCPU_IC_DRF_BISR_ST_reg))
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_inst_adr                                         "0x000C"
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_inst                                             0x000C
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail3_shift                     (4)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail3_mask                      (0x00000010)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail3(data)                     (0x00000010&((data)<<4))
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail3_src(data)                 ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_get_scpu_ic_drf_bisr_fail3(data)                 ((0x00000010&(data))>>4)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail2_shift                     (3)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail2_mask                      (0x00000008)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail2(data)                     (0x00000008&((data)<<3))
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail2_src(data)                 ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_get_scpu_ic_drf_bisr_fail2(data)                 ((0x00000008&(data))>>3)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail1_shift                     (2)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail1_mask                      (0x00000004)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail1(data)                     (0x00000004&((data)<<2))
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail1_src(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_get_scpu_ic_drf_bisr_fail1(data)                 ((0x00000004&(data))>>2)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail0_shift                     (1)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail0_mask                      (0x00000002)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail0(data)                     (0x00000002&((data)<<1))
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_fail0_src(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_get_scpu_ic_drf_bisr_fail0(data)                 ((0x00000002&(data))>>1)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_done_shift                      (0)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_done_mask                       (0x00000001)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_done(data)                      (0x00000001&((data)<<0))
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_scpu_ic_drf_bisr_done_src(data)                  ((0x00000001&(data))>>0)
#define SYS_CRT_SCPU_IC_DRF_BISR_ST_get_scpu_ic_drf_bisr_done(data)                  ((0x00000001&(data))>>0)


#define SYS_CRT_GPU1_DRF_BISR_ST                                                     0x18000838
#define SYS_CRT_GPU1_DRF_BISR_ST_reg_addr                                            "0xB8000838"
#define SYS_CRT_GPU1_DRF_BISR_ST_reg                                                 0xB8000838
#define set_SYS_CRT_GPU1_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU1_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_GPU1_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU1_DRF_BISR_ST_reg))
#define SYS_CRT_GPU1_DRF_BISR_ST_inst_adr                                            "0x000E"
#define SYS_CRT_GPU1_DRF_BISR_ST_inst                                                0x000E
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail3_shift                           (4)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail3_mask                            (0x00000010)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail3(data)                           (0x00000010&((data)<<4))
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail3_src(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU1_DRF_BISR_ST_get_gpu1_drf_bisr_fail3(data)                       ((0x00000010&(data))>>4)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail2_shift                           (3)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail2_mask                            (0x00000008)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail2(data)                           (0x00000008&((data)<<3))
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail2_src(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU1_DRF_BISR_ST_get_gpu1_drf_bisr_fail2(data)                       ((0x00000008&(data))>>3)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail1_shift                           (2)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail1_mask                            (0x00000004)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail1(data)                           (0x00000004&((data)<<2))
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail1_src(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU1_DRF_BISR_ST_get_gpu1_drf_bisr_fail1(data)                       ((0x00000004&(data))>>2)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail0_shift                           (1)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail0_mask                            (0x00000002)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail0(data)                           (0x00000002&((data)<<1))
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_fail0_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU1_DRF_BISR_ST_get_gpu1_drf_bisr_fail0(data)                       ((0x00000002&(data))>>1)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_done_shift                            (0)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_done_mask                             (0x00000001)
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU1_DRF_BISR_ST_gpu1_drf_bisr_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU1_DRF_BISR_ST_get_gpu1_drf_bisr_done(data)                        ((0x00000001&(data))>>0)


#define SYS_CRT_GPU2_DRF_BISR_ST                                                     0x1800083C
#define SYS_CRT_GPU2_DRF_BISR_ST_reg_addr                                            "0xB800083C"
#define SYS_CRT_GPU2_DRF_BISR_ST_reg                                                 0xB800083C
#define set_SYS_CRT_GPU2_DRF_BISR_ST_reg(data)   (*((volatile unsigned int*) SYS_CRT_GPU2_DRF_BISR_ST_reg)=data)
#define get_SYS_CRT_GPU2_DRF_BISR_ST_reg   (*((volatile unsigned int*) SYS_CRT_GPU2_DRF_BISR_ST_reg))
#define SYS_CRT_GPU2_DRF_BISR_ST_inst_adr                                            "0x000F"
#define SYS_CRT_GPU2_DRF_BISR_ST_inst                                                0x000F
#define SYS_CRT_GPU2_DRF_BISR_ST_gpu2_drf_bisr_fail_shift                            (1)
#define SYS_CRT_GPU2_DRF_BISR_ST_gpu2_drf_bisr_fail_mask                             (0x00000002)
#define SYS_CRT_GPU2_DRF_BISR_ST_gpu2_drf_bisr_fail(data)                            (0x00000002&((data)<<1))
#define SYS_CRT_GPU2_DRF_BISR_ST_gpu2_drf_bisr_fail_src(data)                        ((0x00000002&(data))>>1)
#define SYS_CRT_GPU2_DRF_BISR_ST_get_gpu2_drf_bisr_fail(data)                        ((0x00000002&(data))>>1)
#define SYS_CRT_GPU2_DRF_BISR_ST_gpu2_drf_bisr_done_shift                            (0)
#define SYS_CRT_GPU2_DRF_BISR_ST_gpu2_drf_bisr_done_mask                             (0x00000001)
#define SYS_CRT_GPU2_DRF_BISR_ST_gpu2_drf_bisr_done(data)                            (0x00000001&((data)<<0))
#define SYS_CRT_GPU2_DRF_BISR_ST_gpu2_drf_bisr_done_src(data)                        ((0x00000001&(data))>>0)
#define SYS_CRT_GPU2_DRF_BISR_ST_get_gpu2_drf_bisr_done(data)                        ((0x00000001&(data))>>0)
#endif
#endif
