Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8466f3477db4d1ea235e923869866ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exercise_3_13_sim_behav xil_defaultlib.exercise_3_13_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.nand_gate
Compiling module xil_defaultlib.exercise_3_13
Compiling module xil_defaultlib.exercise_3_13_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot exercise_3_13_sim_behav
