INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/binary_to_bcd/binary_to_bcd.srcs/sim_1/new/tb_binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bin2bcd
