// Seed: 1941393770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output supply0 id_2;
  inout wire id_1;
  assign id_2 = -1;
  logic id_6;
  ;
  wire id_7;
  ;
  logic [1 : -1 'b0] id_8;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    input wire id_6
    , id_9, id_10,
    output wor id_7
);
  wire id_11 = id_10;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9
  );
endmodule
