git clone --depth 1 --no-tags https://github.com/KhChanon/FPGA-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552428795
git clone --depth 1 --no-tags https://github.com/Chigook/TimeClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550084323
git clone --depth 1 --no-tags https://github.com/gambiTarun/datapath-control-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550055850
git clone --depth 1 --no-tags https://github.com/cyanolupus/lsi_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550032414
git clone --depth 1 --no-tags https://github.com/whoni159789/UpCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549439050
git clone --depth 1 --no-tags https://github.com/maha123m/ENCS3310-Advanced-Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550949917
git clone --depth 1 --no-tags https://github.com/Murtaza-097/MTP_FPGA_PIDcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552479038
git clone --depth 1 --no-tags https://github.com/zhongzero/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552745897
git clone --depth 1 --no-tags https://github.com/tabrown3/sd-card-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552031183
git clone --depth 1 --no-tags https://github.com/Akash-Jose-Saji/Digital-circuit-design-using-verilog-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553022978
git clone --depth 1 --no-tags https://github.com/eruerame/FrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554099157
git clone --depth 1 --no-tags https://github.com/CodeOn-ArK/Verilog-ShowDown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548776256
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/Single-Cycle-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547743777
git clone --depth 1 --no-tags https://github.com/Subham85/1-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547816972
git clone --depth 1 --no-tags https://github.com/Ling0413/ECE385-FPGA_Game_Hollow_Knight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549186689
git clone --depth 1 --no-tags https://github.com/gounggoung/ELEC2042ComplexDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555146136
git clone --depth 1 --no-tags https://github.com/abhirathsujith/ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554372382
git clone --depth 1 --no-tags https://github.com/daduranka/ECE-6710-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554445659
git clone --depth 1 --no-tags https://github.com/krishna0419/Mux_4_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553713654
git clone --depth 1 --no-tags https://github.com/aranyagupta/iac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553820476
git clone --depth 1 --no-tags https://github.com/KingFuGitHub/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551803422
git clone --depth 1 --no-tags https://github.com/SMAHTHEO/SMAHTHEO.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553193787
git clone --depth 1 --no-tags https://github.com/jaykempis/engg123-proj2-cck.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553312919
git clone --depth 1 --no-tags https://github.com/KangSY96/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453045
git clone --depth 1 --no-tags https://github.com/Chigook/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453086
git clone --depth 1 --no-tags https://github.com/Chigook/Simple_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546514142
git clone --depth 1 --no-tags https://github.com/NAvi349/vga_pll_esim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546762233
git clone --depth 1 --no-tags https://github.com/Hua50000/-VerilogContest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555754673
git clone --depth 1 --no-tags https://github.com/leb1973/FSM_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555937599
git clone --depth 1 --no-tags https://github.com/chgs3/MicroOndas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555964481
git clone --depth 1 --no-tags https://github.com/RoxyKko/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555960575
git clone --depth 1 --no-tags https://github.com/wrs225/wishbone-caravel-user-project-copy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555913718
git clone --depth 1 --no-tags https://github.com/KY00KIM/COSE222-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551376737
git clone --depth 1 --no-tags https://github.com/HimanshuPandey09/Parameterized-Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550657311
git clone --depth 1 --no-tags https://github.com/GiuseppeDiGuglielmo/CMS_PIX_28_HLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555680254
git clone --depth 1 --no-tags https://github.com/majilokesh/iiitb_tlc_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546146615
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/solve-ho-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545782005
git clone --depth 1 --no-tags https://github.com/JaviSol96/openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546253425
git clone --depth 1 --no-tags https://github.com/kingyeonsu/subtraction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545903537
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546447963
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546574006
git clone --depth 1 --no-tags https://github.com/Fernandot989/Proyecto1-Electronica-digital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546819637
git clone --depth 1 --no-tags https://github.com/abeeds/Digital-Logic-and-Machine-State-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552990419
git clone --depth 1 --no-tags https://github.com/prxthxm09/dsdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548204698
git clone --depth 1 --no-tags https://github.com/BeibeiXu990520/ECE550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551010214
git clone --depth 1 --no-tags https://github.com/YassineRouchad/8bit_computer_Hardware_description.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550524216
git clone --depth 1 --no-tags https://github.com/hyogyeom/Time_Clock_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550123989
git clone --depth 1 --no-tags https://github.com/ahedaya/INCBIOPICO2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551163060
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551350325
git clone --depth 1 --no-tags https://github.com/HunSeong77/DigitalSystemExpreiment2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552896318
git clone --depth 1 --no-tags https://github.com/rjw57/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551947521
git clone --depth 1 --no-tags https://github.com/haru732/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552626635
git clone --depth 1 --no-tags https://github.com/saramostafa2001/Alu_Top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555423443
git clone --depth 1 --no-tags https://github.com/kingyeonsu/SoC_TimerInterrupt_PWM_Buzzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555320083
git clone --depth 1 --no-tags https://github.com/bu-ec311-fall2022/EC311_Lab2_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555083551
git clone --depth 1 --no-tags https://github.com/ShapePolygon/SAP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555626129
git clone --depth 1 --no-tags https://github.com/akshanagrawal/CS220A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555643343
git clone --depth 1 --no-tags https://github.com/AshrafGamalAbdelkarim/Verilog-part-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550383170
git clone --depth 1 --no-tags https://github.com/gambiTarun/processor-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550074902
git clone --depth 1 --no-tags https://github.com/Felucco/Esercizio-4---Supercar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549515628
git clone --depth 1 --no-tags https://github.com/jay123q/ecen248.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549255063
git clone --depth 1 --no-tags https://github.com/jlclvt/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547914416
git clone --depth 1 --no-tags https://github.com/mattyb5959/Year-2-Tic-Tac-Toe-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550711529
git clone --depth 1 --no-tags https://github.com/Shiofi/Algoritmo_de_Booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554539695
git clone --depth 1 --no-tags https://github.com/andersbarzdukas/GTH_EXAMPLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554467368
git clone --depth 1 --no-tags https://github.com/jaebak/gtwiz_kcu105.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554477168
git clone --depth 1 --no-tags https://github.com/UlkeiSzabolcs/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554829505
git clone --depth 1 --no-tags https://github.com/ChgMeL/MeteoStation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548532206
git clone --depth 1 --no-tags https://github.com/FilipGembec-dev/UART_and_phraser_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548809375
git clone --depth 1 --no-tags https://github.com/shishira-o-bhat/Parallel-In-Parallel-Out-Parallel-In-Serial-Out-Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547035295
git clone --depth 1 --no-tags https://github.com/wanly13/lab5-Single-cycle-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555897103
git clone --depth 1 --no-tags https://github.com/Jerry-03/CDC-asyncfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546102912
git clone --depth 1 --no-tags https://github.com/kingyeonsu/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453207
git clone --depth 1 --no-tags https://github.com/jeffnye-gh/testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546382229
git clone --depth 1 --no-tags https://github.com/hyogyeom/0-9999-FND_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549522128
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549618583
git clone --depth 1 --no-tags https://github.com/Rupesh5011/ALU_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549501497
git clone --depth 1 --no-tags https://github.com/sadikoglutaner/Up_Down_Counter_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549466428
git clone --depth 1 --no-tags https://github.com/ShreyaUmarani/Staircase-Wave-Generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549008580
git clone --depth 1 --no-tags https://github.com/may-kumar/Simple-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547995623
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/Binary_Coding_an_Analog_Signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547975410
git clone --depth 1 --no-tags https://github.com/ennuikat/sdmay2328_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548128961
git clone --depth 1 --no-tags https://github.com/MaryamMagdy570/UART-TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548819425
git clone --depth 1 --no-tags https://github.com/316415/Counter_FND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550079200
git clone --depth 1 --no-tags https://github.com/saurav2658/Embedded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549985198
git clone --depth 1 --no-tags https://github.com/anumariam/32bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550037238
git clone --depth 1 --no-tags https://github.com/aidanakalimbekova/realTimeVideoProcessingFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551425633
git clone --depth 1 --no-tags https://github.com/atuchiya/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551162379
git clone --depth 1 --no-tags https://github.com/lucascraston/FPGA_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551203217
git clone --depth 1 --no-tags https://github.com/TJine/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550946538
git clone --depth 1 --no-tags https://github.com/San578/Mixed-Signal-SOC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552278332
git clone --depth 1 --no-tags https://github.com/Animesh-Gupta2001/Ford-ThunderBird-1962-Rear-Lights-Indicator-HDL-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552061094
git clone --depth 1 --no-tags https://github.com/Chigook/IP_TickGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553945663
git clone --depth 1 --no-tags https://github.com/naudius/Signal-generation-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554265621
git clone --depth 1 --no-tags https://github.com/seventhsu/touhou-on-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554194690
git clone --depth 1 --no-tags https://github.com/ashyuuu/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554458735
