{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "hardware_pip-product-interface-pcbs_telematics_pip-tcu-vw-conmod2.txt"}, "page_content": "TCU VW ConMod2\nMost important:\nThe first revision of theConMod2PIP is R05.0. It was developed to operate with \nCastle base PCBs R05.x and R06.x.\nThe first revision of theConMod2PIP is R05.0. It was developed to operate with \nCastle base PCBs R05.x and R06.x.\nConfiguration:\nTo work with both base PCBs R05.x and R06.x the PIP is using the logic level \nprovided by the base PCB on ST03.B25 (Signal name: V_IO_BASE).For the base PCBs \nR06.x this level will be 1,8V due to the fact that the Xilinx Ultrascale+ devices \nhave much more 1.8V IOs than 3,3V IOs.For the base PCB R05.3 (and higher) the \nprovided logic level is 3,3V (which is the logic level of all Spartan 6 \nblocks).Older base PCBs (R05.0 ... R05.2) will need a patch that connects 3.3V to \nST03.B25 in order to provide the proper V_IO level for the PIP.\nTo work with both base PCBs R05.x and R06.x the PIP is using the logic level \nprovided by the base PCB on ST03.B25 (Signal name: V_IO_BASE).For the base PCBs \nR06.x this level will be 1,8V due to the fact that the Xilinx Ultrascale+ devices \nhave much more 1.8V IOs than 3,3V IOs.For the base PCB R05.3 (and higher) the \nprovided logic level is 3,3V (which is the logic level of all Spartan 6 \nblocks).Older base PCBs (R05.0 ... R05.2) will need a patch that connects 3.3V to \nST03.B25 in order to provide the proper V_IO level for the PIP.\nTo work with both base PCBs R05.x and R06.x the PIP is using the logic level \nprovided by the base PCB on ST03.B25 (Signal name: V_IO_BASE).\nFor the base PCBs R06.x this level will be 1,8V due to the fact that the Xilinx \nUltrascale+ devices have much more 1.8V IOs than 3,3V IOs.\nFor the base PCBs R06.x this level will be 1,8V due to the fact that the Xilinx \nUltrascale+ devices have much more 1.8V IOs than 3,3V IOs.\nFor the base PCB R05.3 (and higher) the provided logic level is 3,3V (which is the \nlogic level of all Spartan 6 blocks).\nFor the base PCB R05.3 (and higher) the provided logic level is 3,3V (which is the \nlogic level of all Spartan 6 blocks).\nOlder base PCBs (R05.0 ... R05.2) will need a patch that connects 3.3V to ST03.B25 \nin order to provide the proper V_IO level for the PIP.\nOlder base PCBs (R05.0 ... R05.2) will need a patch that connects 3.3V to ST03.B25 \nin order to provide the proper V_IO level for the PIP.\nFeatures:\nTwo SPE (single pair ethernet) interfaces based on Marvell 88Q2110 PHY supporting \nboth 100BASE-T1 and 1000BASE-T1.MIC (microphone) circuit to stimulate and monitor \nthe microphone inputs of the TCU.SPK (speaker) circuit to simulate a connected \nspeaker and to monitor the SPK outputs.\nTwo SPE (single pair ethernet) interfaces based on Marvell 88Q2110 PHY supporting \nboth 100BASE-T1 and 1000BASE-T1.\nTwo SPE (single pair ethernet) interfaces based on Marvell 88Q2110 PHY supporting \nboth 100BASE-T1 and 1000BASE-T1.\nMIC (microphone) circuit to stimulate and monitor the microphone inputs of the TCU.\nMIC (microphone) circuit to stimulate and monitor the microphone inputs of the TCU.\nSPK (speaker) circuit to simulate a connected speaker and to monitor the SPK \noutputs.\nSPK (speaker) circuit to simulate a connected speaker and to monitor the SPK \noutputs.\nLIN interfaces for DUT communication.\nLIN interfaces for DUT communication.\nPGs (pulse generators) to stimulate and monitor DUT I/Os.\nPGs (pulse generators) to stimulate and monitor DUT I/Os.\nSUPs (supplies and current sinks) to provide supply for the antennas or to provide \nloads if the antennas are driven by the TCU.\nSUPs (supplies and current sinks) to provide supply for the antennas or to provide \nloads if the antennas are driven by the TCU.\n4 channel DAC\n4 channel DAC\n4channel ADC\n4channel ADC\n5 channel GND- ADC\n5 channel GND- ADC\n4channel DIO\n4channel DIO\n2 channel A2B transceiver\n2 channel A2B transceiver\n12 channel LS switches\n12 channel LS switches\nKnown issues:\nPatches for R05.0:#1:\nPatches for R05.0:#1:\nPatches for R05.0:\n#1:\n#1:\nIssues:#1\nIssues:#1\nIssues:\n#1\n#1\nRelated info:\nCastle Google Drive for ConMod2 project\nCastle Spec for ConMod2 PIP\nCastle HSI for ConMod2 PIP", "type": "Document"}}