# Reading pref.tcl
# do lab01-sumador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/src {C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/src/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:53:02 on Mar 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/src" C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/src/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 01:53:03 on Mar 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/quartus {C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/quartus/sum4bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:53:03 on Mar 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/quartus" C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/quartus/sum4bcc.v 
# -- Compiling module sum4bcc
# 
# Top level modules:
# 	sum4bcc
# End time: 01:53:04 on Mar 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.sum4bcc
# vsim work.sum4bcc 
# Start time: 01:53:16 on Mar 24,2021
# Loading work.sum4bcc
# Loading work.sum1bcc
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/src/sum1bcc.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sum4bcc/s0 File: C:/Users/danie/OneDrive/Documentos/GitHub/lab00-dfcantors/hdl/quartus/sum4bcc.v Line: 9
add wave -position insertpoint  \
sim:/sum4bcc/xi \
sim:/sum4bcc/yi \
sim:/sum4bcc/co \
sim:/sum4bcc/zi \
sim:/sum4bcc/c1 \
sim:/sum4bcc/c2 \
sim:/sum4bcc/c3
# End time: 02:03:16 on Mar 24,2021, Elapsed time: 0:10:00
# Errors: 0, Warnings: 1
