// Seed: 4258988787
module module_0 (
    input wor id_0,
    output supply1 id_1
);
  always @* begin : LABEL_0
    id_1 = id_0;
  end
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    output logic id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    output wire id_11,
    input tri0 id_12,
    input wand id_13,
    input wor id_14,
    input tri0 id_15
    , id_18, id_19,
    output tri0 id_16
);
  assign id_16 = 1;
  always id_3 = #(1) 1;
  module_0 modCall_1 (
      id_4,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
