// Seed: 837212409
module module_0;
  wor   id_0;
  logic id_1;
  assign id_0[1] = id_1;
  logic id_2 = id_2;
  reg   id_3;
  logic id_4 = {1 && 1 - id_4, ~1};
  assign id_1 = ((1) && 1);
  always @(negedge 1 or id_4 or posedge 1) id_3 <= 1'h0 - id_2;
  logic id_5;
endmodule
