# About
In this repo, we mainly collect recent literatures about chip design using LLMs. These literatures are obtained from DAC, ICCAD, DATE, ASP-DAC, TCAD, and Arxiv. In addition, we also have an LLM-driven tools attached allowing flexible query about the recent study about chip design with LLMs. 

# Hardware Generation


# Hardware Verification


# Backend Designs


# Contributiors
Cheng Liu, State Key Lab of Processors, Institute of Computing Technology, Email: liucheng@ict.ac.cn 
