#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar  5 15:17:56 2025
# Process ID: 17488
# Current directory: C:/Users/hsien/Vivado/Projects/EE2026/FDP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2596 C:\Users\hsien\Vivado\Projects\EE2026\FDP\FDP.xpr
# Log file: C:/Users/hsien/Vivado/Projects/EE2026/FDP/vivado.log
# Journal file: C:/Users/hsien/Vivado/Projects/EE2026/FDP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/flexible_clock_divider.v w ]
add_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/flexible_clock_divider.v
update_compile_order -fileset sources_1
file mkdir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new/flexible_clock_divider_sim.v w ]
add_files -fileset sim_1 C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new/flexible_clock_divider_sim.v
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/blk_mem_gen_const.xci]
export_ip_user_files -of_objects [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/blk_mem_gen_const.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/blk_mem_gen_const.xci] -directory C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files -ipstatic_source_dir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/modelsim} {questa=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/questa} {riviera=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/riviera} {activehdl=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/blk_mem_gen_img.xci]
export_ip_user_files -of_objects [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/blk_mem_gen_img.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/blk_mem_gen_img.xci] -directory C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files -ipstatic_source_dir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/modelsim} {questa=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/questa} {riviera=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/riviera} {activehdl=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top flexible_clock_divider_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top flexible_clock_divider [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source flexible_clock_divider_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/flexible_clock_divider_sim/dut/count}} 
relaunch_sim
relaunch_sim
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_Student [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_Student [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
file mkdir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/constrs_1
file mkdir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/constrs_1/new
close [ open C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/constrs_1/new/basys3_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/constrs_1/new/basys3_constraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_Student [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_Student [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top paint [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_Student [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top flexible_clock_divider_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
