---
title: "Releases"
#
my:
  changedate: 2022-10-25
#
  future:
#  - tag: 0.84
#    dat: t.b.d.
#    com: planned
#    txt: 'CPU speed - data path (close <a href="https://github.com/wfjm/w11/issues/18">issue #18</a>)'
#  - tag: 0.83
#    dat: t.b.d.
#    com: planned
#    txt: CPU speed - state logic
#  - tag: 0.82
#    dat: t.b.d.
#    com: planned
#    txt: 'CPU functional issues(close <a href="https://github.com/wfjm/w11/issues/23">issue #23</a>, <a href="https://github.com/wfjm/w11/issues/24">issue #24</a>, <a href="https://github.com/wfjm/w11/issues/25">issue #25</a>, <a href="https://github.com/wfjm/w11/issues/26">issue #26</a>, <a href="https://github.com/wfjm/w11/issues/27">issue #27</a>)'
#  - tag: 0.81
#    dat: t.b.d.
#    com: planned
#    txt: 'reset/startup overhaul (close <a href="https://github.com/wfjm/w11/issues/10">issue #10</a>); IO delay constraints (close <a href="https://github.com/wfjm/w11/issues/5">issue #5</a>)'
#  - tag: 0.80
#    dat: Q2'2020
#    com: in work
#    txt: cleanups; oskit test automation; w11a I/O complete
#  - tag: 0.793
#    dat: t.b.d.
#    com: planned
#    txt: 'DEUNA buffer chaining; oskit update; ouxr update'
  - tag: 0.793
    dat: t.b.d.
    com: in work
    txt: 'cpu xxdp clean'
#
  releases:
  - tag: w11a_V0.792
    dat: 2022-10-25
    typ: no
    com: 9ca20e39ac96198040c792a1e263f021873fa7ab
    txt: 'consolidate test bench, ostest; drop Atlys,
         <a href="https://wfjm.github.io/blogs/w11/2019-07-27-nexys4-obituary.html">Nexys4</a>;
         <a href="https://wfjm.github.io/blogs/w11/2022-08-18-on-segments-and-pages.html">cleanups</a>;
         viv 2022.1; fixes, closes
         <a href="https://github.com/wfjm/w11/issues/24">#24</a>,
         <a href="https://github.com/wfjm/w11/issues/25">#25</a>,
         <a href="https://github.com/wfjm/w11/issues/26">#26</a>,
         <a href="https://github.com/wfjm/w11/issues/33">#33</a>,
         <a href="https://github.com/wfjm/w11/issues/34">#34,
         <a href="https://github.com/wfjm/w11/issues/35">#35</a>'
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
  - tag: w11a_V0.791
    dat: 2022-04-24
    typ: no
    com: 7ec5be2a306302fa134c1f6b898bdafce3bc2d54
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: 'GitHub actions; Vivado 2020.1; ostest; finalize
         <a href="/home/w11/inst/boards.html#digi_nexysa7">Nexys A7</a>
         (closes <a href="https://github.com/wfjm/w11/issues/16">issue #16</a>)'

  - tag: w11a_V0.79
    dat: 2019-07-27
    typ: no
    com: 1742dfab4cb26c748ef98cf47632e457d6f41b66
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: 'use <b><a href="https://wfjm.github.io/blogs/w11/2019-07-21-spdx.html">SPDX</a></b>
         license tags; Vivado 2019.1;
         Coverity <a href="https://wfjm.github.io/blogs/w11/2019-06-14-coverity-fixes-done.html">defect
           free</a>;
         TM11 odd record length
         (closes <a href="https://github.com/wfjm/w11/issues/8">issue #8</a>)'

  - tag: w11a_V0.78
    dat: 2019-06-01
    typ: no
    com: 279fff94841217128f716c12e75745d3b07ad7b1
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: add <b>M9312</b> boot prom and <b>DZ11</b> serial port multiplexer

  - tag: w11a_V0.77
    dat: 2019-04-28
    typ: no
    com: 0bdd9f10dd1e6aa3bcef93adca863191b7f13cec
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: <b>buffered</b> LP11,PC11,DL11

  - tag: w11a_V0.76
    dat: 2019-02-16
    typ: no
    com: 5a3c40a8467f4b9a6b26202acda6b06ade6f347f
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: <b>DDR memory support</b> for Arty A7 and Nexyx4 DDR

  - tag: w11a_V0.753
    dat: 2018-12-29
    typ: no
    com: b8dfa6d41e22b26f9d3cf1ad0b352ed849c95451
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: add <b>KW11-P</b> clock, CPU performance counters, 'ram:' disk

  - tag: w11a_V0.752
    dat: 2018-08-26
    typ: no
    com: 40d48680e91ea7f710abdb609f5df258ced3efab
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: Add Digilent <a href="/home/w11/inst/boards.html#digi_artys7"><b>Arty S7</b></a> support;
         <i>only simulation tested !</i> ; Vivado 2017.2

  - tag: w11a_V0.751
    dat: 2018-08-10
    typ: no
    com: f78b5715c6babd4e907c0f8cc6cb6842e2b4a4d5
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: Add Digilent <a href="/home/w11/inst/boards.html#digi_cmoda7"><b>Cmod A7</b></a> support;
         Vivado 2017.1; add Unix 7th oskit

  - tag: w11a_V0.75
    dat: 2017-06-04
    typ: no
    com: 5d3504b01ab921b336736c17bbe79d408ff231c0
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: <b>DEUNA</b> Ethernet interface added (functionally restricted); 2.11BSD with full networking

  - tag: w11a_V0.742
    dat: 2017-01-07
    typ: mi
    com: a6bbe47c6ef562a250d80b99dbd5d214cb6300c6
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: Fixes for Vivado 2016.4; added w11 shell; 
         Preliminary Digilent 
         <a href="/home/w11/inst/boards.html#digi_nexys4d"><b>Nexys4 DDR</b></a>
         support; two minor CPU fixes (
         <a href="https://github.com/wfjm/w11/blob/master/doc/ECO-028-ps_init.md">ECO-028</a>
         and 
         <a href="https://github.com/wfjm/w11/blob/master/doc/ECO-029-cpuerr_creset.md">ECO-029</a>)

  - tag: w11a_V0.741
    dat: 2016-12-23
    typ: mi
    com: 51cb648e5444d173e4a16b0759a84102415992ba
    fil: doc/CHANGELOG.md
    nam: CHANGELOG
    txt: moved from OpenCores to <b>GitHub</b>; docu converted to markdown

  - tag: w11a_V0.74
    dat: 2016-10-15
    typ: no
    com: 5983b0bb2a9cc6a2418f93dfe4f563288f79a009
    fil: doc/README.txt
    nam: README
    txt: upgraded CRAM controller; new test bench driver

  - tag: w11a_V0.73
    dat:  2016-06-26 
    typ: no
    com: 2b5cfb7d961b69c69598d31186066d327ae530da
    fil: doc/README.txt
    nam: README
    txt: Code cleanup for <b>Vivado</b>, more <b>xsim</b> support;
         <b>Size-configurable cache</b>, better w11a performance

  - tag: w11a_V0.72
    dat: 2016-03-19
    typ: no
    com: e1479d4e5d50ab5311e1712c5f651c35897dc66f
    fil: doc/README.txt
    nam: README
    txt: port of w11a to Digilent
         <a href="/home/w11/inst/boards.html#digi_arty"><b>Arty A7</b></a>;
         support for <b>XADC</b>; 
         initial Vivado <b>xsim</b> support

  - tag: w11a_V0.71
    dat: 2015-12-30
    typ: no
    com: 677773d123639fb541a925e8e6037b59941aeead
    fil: doc/README.txt
    nam: README
    txt: Add CPU debug and monitoring units (dmhbpt,dmscnt,dmcmon)

  - tag: w11a_V0.70
    dat: 2015-06-21
    typ: ma
    com: f514906fc38d2da38f27483e209cb76308b4c051
    fil: doc/README.txt
    nam: README
    txt: from 0.6 -> 0.7; revised rbus protocol; Vivado support; 
         Nexys4 and Basys3 port; RP/RM and RL11 disk and TM11 tape support

  - tag: w11a_V0.66
    dat: 2015-06-05
    typ: no
    com: 24fde41c6a12d09c29e0927e3755ae047d060c00
    fil: doc/README.txt
    nam: README
    txt: Support <b>TM11/TU10</b> tapes

  - tag: w11a_V0.65
    dat: 2015-05-14
    typ: no
    com: 4a032e94368ad282ddb7b6df87453eb4de1a7c90
    fil: doc/README.txt
    nam: README
    txt: Support <b>RH70 + RP/RM</b> <i>big</i> disks

  - tag: w11a_V0.64
    dat: 2015-03-09
    typ: no
    com: e91847f8dbc18edf57c820394acb30b211e1f934
    fil: doc/README.txt
    nam: README
    txt: Support for <b>Vivado</b>; port of w11a to Digilent
         <a href="/home/w11/inst/boards.html#digi_basys3"><b>Basys3</b></a>
         and
         <a href="/home/w11/inst/boards.html#digi_nexys4"><b>Nexys4</b></a>;
         <b>RL01/RL02</b> disks

  - tag: w11a_V0.63
    dat: 2015-01-04
    typ: no
    com: dde49d52e437b3df873462c5d1284cbc8de95b88
    fil: doc/README.txt
    nam: README
    txt: w11a rbus interface and C++/Tcl backend now use rlink v4 features, 
         much reduced number of round trips

  - tag: w11a_V0.62
    dat: 2014-12-20
    typ: no
    com: d87ac86f53e069729c5b4a187cdbe1a11fe468fd
    fil: doc/README.txt
    nam: README
    txt: Introduced <b>rlink protocol v4</b> 
         (see <a href="https://github.com/wfjm/w11/blob/d87ac86f53e069729c5b4a187cdbe1a11fe468fd/doc/README_Rlink_V4.txt">README_Rlink_V4</a>)

  - tag: w11a_V0.61
    dat: 2014-08-10
    typ: ma
    com: 093d540121313d81c2acaf47093bb5d707b5b68f
    fil: doc/README.txt
    nam: README
    txt: Bugfix for DIV instruction

  - tag: w11a_V0.60
    dat: 2014-06-06
    typ: ma
    com: 46331caebbe80a862ba4bfa840cc8578457e12ac
    fil: doc/README.txt
    nam: README
    txt: from 0.5 -> 0.6; revised ibus and rbus protocol; backend server 
         rewritten; Nexys3 port; Cypress Fx2 support;  LP11,PC11 support

  - tag: w11a_V0.581
    dat: 2014-05-29
    typ: mi
    com: 4732555297a705b25b5c74fcd91b7baee0837600
    fil: doc/README.txt
    nam: README
    txt: Fixes for ISE 14.7; Spartan-6 CMT support; more man pages

  - tag: w11a_V0.58
    dat: 2013-05-12
    typ: no
    com: 200ba69364470176a81ffbacbba17d2de1ad2fcd
    fil: doc/README.txt
    nam: README
    txt: LP11,PC11 support added; old backend retired; operating
         system kits re-organized

  - tag: w11a_V0.57
    dat: 2013-04-27
    typ: no
    com: b06cbef00a5b26138965ac9d4e4627d4f08ff90f
    fil: doc/README.txt
    nam: README
    txt: <b>w11a systems with rlink over USB</b> on Nexys2 and Nexys3 boards

  - tag: w11a_V0.562
    dat: 2013-04-13
    typ: mi
    com: 99de9893cbb8e1e02d6a86b2e9d0f8a141513b7b
    fil: doc/README.txt
    nam: README
    txt: Phase 2 of <b>new C++/Tcl backend</b>, add cpu and first device 
         support; add asm-11 assembler

  - tag: w11a_V0.561
    dat: 2013-01-06
    typ: mi
    com: 29d2dc5bef8b84d32d4d482fdec3e4ea740bab00
    fil: doc/README.txt
    nam: README
    txt: Add bugfixes, Cypress FX2 simulation model, and test designs for 
         Nexys3 and Atlys boards

  - tag: w11a_V0.56
    dat: 2013-01-02
    typ: no
    com: cbd8ce34687452ae027c43277aaae8e7460b5495
    fil: doc/README.txt
    nam: README
    txt: Add <a href="http://www.cypress.com/products/ez-usb-fx2lp">
           <b>Cypress FX2</b></a>
         USB interface controller; FX2 firmware supporting jtag access and data 
         transfer; test system for rlink over USB verification

  - tag: w11a_V0.55
    dat: 2011-12-23
    typ: no
    com: f6775f7d05e998a56427fe244f61d2cc64d46b29
    fil: doc/README.txt
    nam: README
    txt: Add xon/xoff (software flow control) support to serport
         library; Add test design for serport verification

  - tag: w11a_V0.54
    dat: 2011-12-04
    typ: no
    com: f2d0f3962188a1af58a748875bda94eacd8b2cdc
    fil: doc/README.txt
    nam: README
    txt: Add Digilent
         <a href="/home/w11/inst/boards.html#digi_nexys2"><b>Nexys3</b></a>
         port of w11a

  - tag: w11a_V0.532
    dat: 2011-11-20
    typ: mi
    com: d76323ec6c12bc93871201e67361411421af99eb
    fil: doc/README.txt
    nam: README
    txt: Add test design for 'human I/O' interface; migrate to use numeric_std

  - tag: w11a_V0.531
    dat: 2011-09-12
    typ: mi
    com: e15295649ed3449c37bb09c145d5d3370a0210aa
    fil: doc/README.txt
    nam: README
    txt: Prepare upcoming support for Spartan-6 (Nexys3 and Atlys)
         and Cypress FX2 USB (Nexys2/3 and Atlys)

  - tag: w11a_V0.53
    dat: 2011-04-17
    typ: no
    com: 0f28defb8a597e9dc38daf8ce71c18a298b91733
    fil: doc/README.txt
    nam: README
    txt: Introduced new backend written in C++ and Tcl. Phase 1 
         with functionality to execute simple test benches

  - tag: w11a_V0.52
    dat: 2011-01-02
    typ: no
    com: c3d40ba4b9d0fb419a8cc4c667ffbe6fafffb4eb
    fil: doc/README.txt
    nam: README
    txt: Introduced rbus protocol V3; reorganize rbus and rlink 
         modules, many renames

  - tag: w11a_V0.51
    dat: 2010-11-28
    typ: no
    com: 16ce5b2091447e581efa30e5ebafa49259ad07de
    fil: doc/README.txt
    nam: README
    txt: Introduced ibus protocol V2; Nexys2 systems use DCM;
         sys_w11a_n2 now runs with 58 MHz

  - tag: w11a_V0.50
    dat: 2010-07-23
    typ: ma
    com: 3266c23c57d25ce1cd2b4e1a8c6e4b754448a8ba
    fil: doc/README.txt
    nam: README
    txt: <b>Initial release</b>; w11a CPU core;
         basic set of peripherals; KW11-L, DL11, LP11, PC11, RK11/RK05;
         complete systems for Digilent
         <a href="/home/w11/inst/boards.html#digi_s3board"><b>S3BOARD</b></a> 
         and 
         <a href="/home/w11/inst/boards.html#digi_nexys2"><b>Nexys2</b></a>
---

<h2 id="h_Releases">Releases</h2>

<p>
Major releases are labeled with bold <b>tag</b> fields, while minor
releases are labeled with italic <i>tag</i> fields.
<br>
The <i>code lines by language</i> evolution is available in section
<a href="statistics.html">Statistics</a>.
</p>
<table class="trtoggle">
  <thead>
    <tr>
      <th class="va-top ha-center"><b>Release</b></th>
      <th class="va-top ha-center"><b>Date</b></th>
      <th class="va-top ha-center"><b>commit</b></th>
      <th class="va-top ha-center"><b>README</b></th>
      <th class="va-top ha-left"><b>Comment</b></th>
    </tr>
  </thead>
  <tbody>

    {% for fut in page.my.future %}
    <tr>
      <td class="va-top ha-center nowrap"><i>({{fut.tag}})</i></td>
      <td class="va-top ha-center nowrap"><i>{{fut.dat}}</i></td>
      <td class="va-top ha-center nowrap" colspan="2"><i>{{fut.com}}</i></td>
      <td class="va-top"><i>{{fut.txt}}</i></td>
    </tr>
    {% endfor %}

    
    <tr>
      <td class="va-top ha-center nowrap"><i>HEAD</i></td>
      <td class="va-top ha-center nowrap"><i>today</i></td>
      <td class="va-top ha-center nowarp">-</td>
      <td class="va-top ha-center">
        <a href="{{site.my.w11.blob}}/doc/CHANGELOG.md">CHANGELOG</a>
      </td>
      <td class="va-top"><i>state of master/HEAD, the bleeding edge</i></td>
    </tr>

    {% for rel in page.my.releases %}
      {% assign rel_coms = rel.com | truncate: 7,"" %}
      {% if rel.typ == "ma" %}
        {% assign rel_tembeg = "<b>" %}
        {% assign rel_temend = "</b>" %}
      {% elsif rel.typ == "mi" %}
        {% assign rel_tembeg = "<i>" %}
        {% assign rel_temend = "</i>" %}
      {% else %}
        {% assign rel_tembeg = "" %}
        {% assign rel_temend = "" %}
      {% endif %}
    <tr>
      <td class="va-top nowrap"><a href="{{site.my.w11.tag}}/{{rel.tag}}">
          {{rel_tembeg}}{{rel.tag}}{{rel_temend}}</a>
      </td>
      <td class="va-top nowrap">
        {{rel.dat}}
      </td>
      <td class="va-top ha-center nowrap mono">
        <a href="{{site.my.w11.comm}}/{{rel.com}}">{{rel_coms}}</a>
      </td>
      <td class="va-top ha-center">
        <a href="{{site.my.w11.top}}/blob/{{rel.com}}/{{rel.fil}}">
          {{rel.nam}}</a>
      </td>
      <td class="va-top">
        {{rel.txt}}
      </td>
    </tr>
    {% endfor %}
  </tbody>
</table>
