;redcode
;assert 1
	SPL 0, <-431
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ -7, @-20
	DJN -1, @-20
	ADD 210, 30
	MOV -7, <-20
	SUB @-127, 100
	SUB #0, -7
	CMP @20, @0
	CMP -201, <-120
	SUB -100, -600
	SPL @76, @-542
	SUB @-127, 100
	SUB <0, @2
	DJN 320, #0
	SUB @20, @0
	SUB @-127, 0
	CMP -207, <-120
	SUB -100, -600
	SUB -100, -600
	JMZ -1, #-22
	ADD @191, 106
	ADD 210, 30
	JMZ <191, 106
	SUB @-127, 100
	MOV -7, <-20
	SUB -207, <-120
	ADD @191, 106
	JMZ -1, @-20
	MOV -1, -22
	MOV -1, <-20
	SUB -100, -600
	CMP @-127, 100
	MOV @128, 106
	SUB @400, @2
	SUB -207, <-120
	SUB 130, 9
	JMP 0, #2
	ADD #270, <1
	SPL 0, <-431
	SUB -207, <-120
	SPL 0, <-431
	SLT @121, 103
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	DAT #191, #106
