Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: CONVOLUTION_UNIT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CONVOLUTION_UNIT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CONVOLUTION_UNIT"
Output Format                      : NGC
Target Device                      : xa7z020-1I-clg400

---- Source Options
Top Module Name                    : CONVOLUTION_UNIT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\REG.vhd" into library work
Parsing entity <REG>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\DBL_IN_REG.vhd" into library work
Parsing entity <DBL_IN_REG>.
Parsing architecture <Behavioral> of entity <dbl_in_reg>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\ConvolutionPack.vhd" into library work
Parsing package <ConvolutionPack>.
Parsing package body <ConvolutionPack>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\LINE_REG.vhd" into library work
Parsing entity <LINE_REG>.
Parsing architecture <Behavioral> of entity <line_reg>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_MATRIX_RDR.vhd" into library work
Parsing entity <RAM_MATRIX_RDR>.
Parsing architecture <Behavioral> of entity <ram_matrix_rdr>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_IN.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\LINE_OPERATOR.vhd" into library work
Parsing entity <LINE_OPERATOR>.
Parsing architecture <Behavioral> of entity <line_operator>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\DIVIDER.vhd" into library work
Parsing entity <DIVIDER>.
Parsing architecture <Behavioral> of entity <divider>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_UNIT.vhd" into library work
Parsing entity <MATRIX_UNIT>.
Parsing architecture <Behavioral> of entity <matrix_unit>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\KERNEL.vhd" into library work
Parsing entity <KERNEL>.
Parsing architecture <Behavioral> of entity <kernel>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\CONVOLUTION_OPERATOR.vhd" into library work
Parsing entity <CONVOLUTION_OPERATOR>.
Parsing architecture <Behavioral> of entity <convolution_operator>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\CONTROLLER.vhd" into library work
Parsing entity <CONTROLLER>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\CONVOLUTION_UNIT.vhd" into library work
Parsing entity <CONVOLUTION_UNIT>.
Parsing architecture <Behavioral> of entity <convolution_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CONVOLUTION_UNIT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CONTROLLER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <KERNEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <LINE_REG> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DBL_IN_REG> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <REG> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CONVOLUTION_OPERATOR> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <LINE_OPERATOR> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <LINE_REG> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DIVIDER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MATRIX_UNIT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RAM_MATRIX_RDR> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MATRIX_UNIT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RAM_MATRIX_RDR> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CONVOLUTION_UNIT>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\CONVOLUTION_UNIT.vhd".
        LINESIZE = 256
        KERNELSIZE = 9
        WORD = 8
    Summary:
	no macro.
Unit <CONVOLUTION_UNIT> synthesized.

Synthesizing Unit <CONTROLLER>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\CONTROLLER.vhd".
        LINESIZE = 256
        KERNELSIZE = 9
        WORD = 8
    Found 3-bit register for signal <state_cur>.
    Found finite state machine <FSM_0> for signal <state_cur>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <r_w> created at line 79.
    Found 8-bit subtractor for signal <r_h> created at line 79.
    Found 8-bit comparator equal for signal <GND_5_o_LINE_LINE[7]_equal_3_o> created at line 86
    Found 8-bit comparator equal for signal <IMAGE_WIDTH[7]_LINE_COL[7]_equal_4_o> created at line 86
    Found 4-bit comparator greater for signal <KERNEL_SIZE[3]_KERNEL_LINE[3]_LessThan_5_o> created at line 87
    Found 4-bit comparator greater for signal <KERNEL_SIZE[3]_KERNEL_COL[3]_LessThan_6_o> created at line 87
    Found 8-bit comparator greater for signal <r_h[7]_RES_LINE[7]_LessThan_7_o> created at line 88
    Found 8-bit comparator greater for signal <r_w[7]_RES_COL[7]_LessThan_8_o> created at line 88
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CONTROLLER> synthesized.

Synthesizing Unit <KERNEL>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\KERNEL.vhd".
        KERNELSIZE = 9
        WORD = 8
INFO:Xst:3210 - "E:\Master Degree\VSOIZM\vsoizm\Practice\KERNEL.vhd" line 79: Output port <LINE_OUT> of the instance <g0[0].kernel_slice> is unconnected or connected to loadless signal.
    Found 16-bit adder for signal <_n0865> created at line 65.
    Found 16-bit adder for signal <_n0866> created at line 65.
    Found 16-bit adder for signal <_n0867> created at line 65.
    Found 16-bit adder for signal <_n0868> created at line 65.
    Found 16-bit adder for signal <_n0869> created at line 65.
    Found 16-bit adder for signal <_n0870> created at line 65.
    Found 16-bit adder for signal <_n0871> created at line 65.
    Found 16-bit adder for signal <_n0872> created at line 65.
    Found 16-bit adder for signal <_n0873> created at line 65.
    Found 16-bit adder for signal <_n0874> created at line 65.
    Found 16-bit adder for signal <_n0875> created at line 65.
    Found 16-bit adder for signal <_n0876> created at line 65.
    Found 16-bit adder for signal <_n0877> created at line 65.
    Found 16-bit adder for signal <_n0878> created at line 65.
    Found 16-bit adder for signal <_n0879> created at line 65.
    Found 16-bit adder for signal <_n0880> created at line 65.
    Found 16-bit adder for signal <_n0881> created at line 65.
    Found 16-bit adder for signal <_n0882> created at line 65.
    Found 16-bit adder for signal <_n0883> created at line 65.
    Found 16-bit adder for signal <_n0884> created at line 65.
    Found 16-bit adder for signal <_n0885> created at line 65.
    Found 16-bit adder for signal <_n0886> created at line 65.
    Found 16-bit adder for signal <_n0887> created at line 65.
    Found 16-bit adder for signal <_n0888> created at line 65.
    Found 16-bit adder for signal <_n0889> created at line 65.
    Found 16-bit adder for signal <_n0890> created at line 65.
    Found 16-bit adder for signal <_n0891> created at line 65.
    Found 16-bit adder for signal <_n0892> created at line 65.
    Found 16-bit adder for signal <_n0893> created at line 65.
    Found 16-bit adder for signal <_n0894> created at line 65.
    Found 16-bit adder for signal <_n0895> created at line 65.
    Found 16-bit adder for signal <_n0896> created at line 65.
    Found 16-bit adder for signal <_n0897> created at line 65.
    Found 16-bit adder for signal <_n0898> created at line 65.
    Found 16-bit adder for signal <_n0899> created at line 65.
    Found 16-bit adder for signal <_n0900> created at line 65.
    Found 16-bit adder for signal <_n0901> created at line 65.
    Found 16-bit adder for signal <_n0902> created at line 65.
    Found 16-bit adder for signal <_n0903> created at line 65.
    Found 16-bit adder for signal <_n0904> created at line 65.
    Found 16-bit adder for signal <_n0905> created at line 65.
    Found 16-bit adder for signal <_n0906> created at line 65.
    Found 16-bit adder for signal <_n0907> created at line 65.
    Found 16-bit adder for signal <_n0908> created at line 65.
    Found 16-bit adder for signal <_n0909> created at line 65.
    Found 16-bit adder for signal <_n0910> created at line 65.
    Found 16-bit adder for signal <_n0911> created at line 65.
    Found 16-bit adder for signal <_n0912> created at line 65.
    Found 16-bit adder for signal <_n0913> created at line 65.
    Found 16-bit adder for signal <_n0914> created at line 65.
    Found 16-bit adder for signal <_n0915> created at line 65.
    Found 16-bit adder for signal <_n0916> created at line 65.
    Found 16-bit adder for signal <_n0917> created at line 65.
    Found 16-bit adder for signal <_n0918> created at line 65.
    Found 16-bit adder for signal <_n0919> created at line 65.
    Found 16-bit adder for signal <_n0920> created at line 65.
    Found 16-bit adder for signal <_n0921> created at line 65.
    Found 16-bit adder for signal <_n0922> created at line 65.
    Found 16-bit adder for signal <_n0923> created at line 65.
    Found 16-bit adder for signal <_n0924> created at line 65.
    Found 16-bit adder for signal <_n0925> created at line 65.
    Found 16-bit adder for signal <_n0926> created at line 65.
    Found 16-bit adder for signal <_n0927> created at line 65.
    Found 16-bit adder for signal <_n0928> created at line 65.
    Found 16-bit adder for signal <_n0929> created at line 65.
    Found 16-bit adder for signal <_n0930> created at line 65.
    Found 16-bit adder for signal <_n0931> created at line 65.
    Found 16-bit adder for signal <_n0932> created at line 65.
    Found 16-bit adder for signal <_n0933> created at line 65.
    Found 16-bit adder for signal <_n0934> created at line 65.
    Found 16-bit adder for signal <_n0935> created at line 65.
    Found 16-bit adder for signal <_n0936> created at line 65.
    Found 16-bit adder for signal <_n0937> created at line 65.
    Found 16-bit adder for signal <_n0938> created at line 65.
    Found 16-bit adder for signal <_n0939> created at line 65.
    Found 16-bit adder for signal <_n0940> created at line 65.
    Found 16-bit adder for signal <_n0941> created at line 65.
    Found 16-bit adder for signal <_n0942> created at line 65.
    Found 16-bit adder for signal <_n0943> created at line 65.
    Found 16-bit adder for signal <ksums<0>> created at line 65.
    Summary:
	inferred  80 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <KERNEL> synthesized.

Synthesizing Unit <LINE_REG_1>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\LINE_REG.vhd".
        SIZE = 9
        OUTSIZE = 9
        WORD = 8
    Summary:
	no macro.
Unit <LINE_REG_1> synthesized.

Synthesizing Unit <DBL_IN_REG>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\DBL_IN_REG.vhd".
        N = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <DBL_IN_REG> synthesized.

Synthesizing Unit <REG>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\REG.vhd".
        N = 8
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG> synthesized.

Synthesizing Unit <CONVOLUTION_OPERATOR>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\CONVOLUTION_OPERATOR.vhd".
        LINESIZE = 256
        KERNELSIZE = 9
        WORD = 8
INFO:Xst:3210 - "E:\Master Degree\VSOIZM\vsoizm\Practice\CONVOLUTION_OPERATOR.vhd" line 92: Output port <LINE_OUT> of the instance <line_ops[0].line_op> is unconnected or connected to loadless signal.
    Found 24-bit adder for signal <_n0099> created at line 79.
    Found 24-bit adder for signal <_n0100> created at line 79.
    Found 24-bit adder for signal <_n0101> created at line 79.
    Found 24-bit adder for signal <_n0102> created at line 79.
    Found 24-bit adder for signal <_n0103> created at line 79.
    Found 24-bit adder for signal <_n0104> created at line 79.
    Found 24-bit adder for signal <_n0105> created at line 79.
    Found 24-bit adder for signal <conv_ttl<0>> created at line 79.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <CONVOLUTION_OPERATOR> synthesized.

Synthesizing Unit <LINE_OPERATOR>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\LINE_OPERATOR.vhd".
        LINESIZE = 256
        KERNELSIZE = 9
        WORD = 8
    Found 24-bit adder for signal <_n0117> created at line 77.
    Found 24-bit adder for signal <_n0118> created at line 77.
    Found 24-bit adder for signal <_n0119> created at line 77.
    Found 24-bit adder for signal <_n0120> created at line 77.
    Found 24-bit adder for signal <_n0121> created at line 77.
    Found 24-bit adder for signal <_n0122> created at line 77.
    Found 24-bit adder for signal <_n0123> created at line 77.
    Found 24-bit adder for signal <sums<0>> created at line 77.
    Found 8x8-bit multiplier for signal <multiples<8>> created at line 1417.
    Found 8x8-bit multiplier for signal <multiples<7>> created at line 1417.
    Found 8x8-bit multiplier for signal <multiples<6>> created at line 1417.
    Found 8x8-bit multiplier for signal <multiples<5>> created at line 1417.
    Found 8x8-bit multiplier for signal <multiples<4>> created at line 1417.
    Found 8x8-bit multiplier for signal <multiples<3>> created at line 1417.
    Found 8x8-bit multiplier for signal <multiples<2>> created at line 1417.
    Found 8x8-bit multiplier for signal <multiples<1>> created at line 1417.
    Found 8x8-bit multiplier for signal <multiples<0>> created at line 1417.
    Summary:
	inferred   9 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
Unit <LINE_OPERATOR> synthesized.

Synthesizing Unit <LINE_REG_2>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\LINE_REG.vhd".
        SIZE = 256
        OUTSIZE = 9
        WORD = 8
    Summary:
	no macro.
Unit <LINE_REG_2> synthesized.

Synthesizing Unit <DIVIDER>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\DIVIDER.vhd".
        WORD = 8
    Found 24-bit comparator greater for signal <GND_15_o_conv_result[23]_LessThan_5_o> created at line 51
    Found 24-bit comparator greater for signal <conv_result[23]_GND_15_o_LessThan_6_o> created at line 53
    Summary:
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <DIVIDER> synthesized.

Synthesizing Unit <div_24s_16s>.
    Related source file is "".
    Found 24-bit subtractor for signal <a[23]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 40-bit adder for signal <n1739> created at line 0.
    Found 40-bit adder for signal <GND_16_o_b[15]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <n1743> created at line 0.
    Found 39-bit adder for signal <GND_16_o_b[15]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <n1747> created at line 0.
    Found 38-bit adder for signal <GND_16_o_b[15]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <n1751> created at line 0.
    Found 37-bit adder for signal <GND_16_o_b[15]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <n1755> created at line 0.
    Found 36-bit adder for signal <GND_16_o_b[15]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <n1759> created at line 0.
    Found 35-bit adder for signal <GND_16_o_b[15]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <n1763> created at line 0.
    Found 34-bit adder for signal <GND_16_o_b[15]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <n1767> created at line 0.
    Found 33-bit adder for signal <GND_16_o_b[15]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n1771> created at line 0.
    Found 32-bit adder for signal <GND_16_o_b[15]_add_21_OUT> created at line 0.
    Found 31-bit adder for signal <n1775> created at line 0.
    Found 31-bit adder for signal <GND_16_o_b[15]_add_23_OUT> created at line 0.
    Found 30-bit adder for signal <n1779> created at line 0.
    Found 30-bit adder for signal <GND_16_o_b[15]_add_25_OUT> created at line 0.
    Found 29-bit adder for signal <n1783> created at line 0.
    Found 29-bit adder for signal <GND_16_o_b[15]_add_27_OUT> created at line 0.
    Found 28-bit adder for signal <n1787> created at line 0.
    Found 28-bit adder for signal <GND_16_o_b[15]_add_29_OUT> created at line 0.
    Found 27-bit adder for signal <n1791> created at line 0.
    Found 27-bit adder for signal <GND_16_o_b[15]_add_31_OUT> created at line 0.
    Found 26-bit adder for signal <n1795> created at line 0.
    Found 26-bit adder for signal <GND_16_o_b[15]_add_33_OUT> created at line 0.
    Found 25-bit adder for signal <n1799> created at line 0.
    Found 25-bit adder for signal <GND_16_o_b[15]_add_35_OUT> created at line 0.
    Found 24-bit adder for signal <n1803> created at line 0.
    Found 24-bit adder for signal <a[23]_b[15]_add_37_OUT> created at line 0.
    Found 24-bit adder for signal <n1807> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_16_o_add_39_OUT> created at line 0.
    Found 24-bit adder for signal <n1811> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_16_o_add_41_OUT> created at line 0.
    Found 24-bit adder for signal <n1815> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_16_o_add_43_OUT> created at line 0.
    Found 24-bit adder for signal <n1819> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_16_o_add_45_OUT> created at line 0.
    Found 24-bit adder for signal <n1823> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_16_o_add_47_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <n1827> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_16_o_add_49_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <n1831> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_16_o_add_51_OUT[23:0]> created at line 0.
    Found 25-bit adder for signal <GND_16_o_BUS_0001_add_54_OUT[24:0]> created at line 0.
    Found 40-bit comparator greater for signal <BUS_0001_INV_859_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0002_INV_858_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0003_INV_857_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0004_INV_856_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0005_INV_855_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0006_INV_854_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0007_INV_853_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0008_INV_852_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0009_INV_851_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0010_INV_850_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0011_INV_849_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0012_INV_848_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0013_INV_847_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0014_INV_846_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0015_INV_845_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0016_INV_844_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0017_INV_843_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0018_INV_842_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0019_INV_841_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0020_INV_840_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0021_INV_839_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0022_INV_838_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0023_INV_837_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0024_INV_836_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0025_INV_835_o> created at line 0
    Summary:
	inferred  51 Adder/Subtractor(s).
	inferred  25 Comparator(s).
	inferred 510 Multiplexer(s).
Unit <div_24s_16s> synthesized.

Synthesizing Unit <MATRIX_UNIT_1>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_UNIT.vhd".
        MATRIXSIZE = 256
        MATRIXBITS = 8
        ADDRSIZE = 16
        WORD = 8
    Summary:
	no macro.
Unit <MATRIX_UNIT_1> synthesized.

Synthesizing Unit <RAM_MATRIX_RDR_1>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_MATRIX_RDR.vhd".
        MATRIXSIZE = 256
        MATRIXBITS = 8
        ADDRSIZE = 16
        WORD = 8
    Found 16-bit register for signal <next_addr>.
    Found 16-bit register for signal <curr_addr>.
    Found 9-bit adder for signal <width_wire> created at line 1241.
    Found 9-bit adder for signal <height_wire> created at line 1241.
    Found 16-bit adder for signal <next_addr[15]_GND_20_o_add_7_OUT> created at line 1241.
    Found 9x9-bit multiplier for signal <width_wire[8]_height_wire[8]_MuLt_4_OUT> created at line 54.
    Found 18-bit comparator equal for signal <DONE> created at line 54
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <RAM_MATRIX_RDR_1> synthesized.

Synthesizing Unit <div_16u_9u>.
    Related source file is "".
    Found 25-bit adder for signal <n0775> created at line 0.
    Found 25-bit adder for signal <GND_21_o_b[8]_add_1_OUT> created at line 0.
    Found 24-bit adder for signal <n0779> created at line 0.
    Found 24-bit adder for signal <GND_21_o_b[8]_add_3_OUT> created at line 0.
    Found 23-bit adder for signal <n0783> created at line 0.
    Found 23-bit adder for signal <GND_21_o_b[8]_add_5_OUT> created at line 0.
    Found 22-bit adder for signal <n0787> created at line 0.
    Found 22-bit adder for signal <GND_21_o_b[8]_add_7_OUT> created at line 0.
    Found 21-bit adder for signal <n0791> created at line 0.
    Found 21-bit adder for signal <GND_21_o_b[8]_add_9_OUT> created at line 0.
    Found 20-bit adder for signal <n0795> created at line 0.
    Found 20-bit adder for signal <GND_21_o_b[8]_add_11_OUT> created at line 0.
    Found 19-bit adder for signal <n0799> created at line 0.
    Found 19-bit adder for signal <GND_21_o_b[8]_add_13_OUT> created at line 0.
    Found 18-bit adder for signal <n0803> created at line 0.
    Found 18-bit adder for signal <GND_21_o_b[8]_add_15_OUT> created at line 0.
    Found 17-bit adder for signal <n0807> created at line 0.
    Found 17-bit adder for signal <GND_21_o_b[8]_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <n0811> created at line 0.
    Found 16-bit adder for signal <a[15]_b[8]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <n0815> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_21_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <n0819> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_21_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <n0823> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_21_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <n0827> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_21_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <n0831> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_21_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <n0835> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_21_o_add_31_OUT[15:0]> created at line 0.
    Found 25-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_9u> synthesized.

Synthesizing Unit <mod_16u_9u>.
    Related source file is "".
    Found 25-bit adder for signal <n0775> created at line 0.
    Found 25-bit adder for signal <GND_22_o_b[8]_add_1_OUT> created at line 0.
    Found 24-bit adder for signal <n0779> created at line 0.
    Found 24-bit adder for signal <GND_22_o_b[8]_add_3_OUT> created at line 0.
    Found 23-bit adder for signal <n0783> created at line 0.
    Found 23-bit adder for signal <GND_22_o_b[8]_add_5_OUT> created at line 0.
    Found 22-bit adder for signal <n0787> created at line 0.
    Found 22-bit adder for signal <GND_22_o_b[8]_add_7_OUT> created at line 0.
    Found 21-bit adder for signal <n0791> created at line 0.
    Found 21-bit adder for signal <GND_22_o_b[8]_add_9_OUT> created at line 0.
    Found 20-bit adder for signal <n0795> created at line 0.
    Found 20-bit adder for signal <GND_22_o_b[8]_add_11_OUT> created at line 0.
    Found 19-bit adder for signal <n0799> created at line 0.
    Found 19-bit adder for signal <GND_22_o_b[8]_add_13_OUT> created at line 0.
    Found 18-bit adder for signal <n0803> created at line 0.
    Found 18-bit adder for signal <GND_22_o_b[8]_add_15_OUT> created at line 0.
    Found 17-bit adder for signal <n0807> created at line 0.
    Found 17-bit adder for signal <GND_22_o_b[8]_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <n0811> created at line 0.
    Found 16-bit adder for signal <a[15]_b[8]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <n0815> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_22_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <n0819> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_22_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <n0823> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_22_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <n0827> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_22_o_add_27_OUT> created at line 0.
    Found 16-bit adder for signal <n0831> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_22_o_add_29_OUT> created at line 0.
    Found 16-bit adder for signal <n0835> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_22_o_add_31_OUT> created at line 0.
    Found 16-bit adder for signal <n0839> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_22_o_add_33_OUT> created at line 0.
    Found 25-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 257 Multiplexer(s).
Unit <mod_16u_9u> synthesized.

Synthesizing Unit <RAM_1>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_IN.vhd".
        ADDRSIZE = 16
        WORD = 8
    Found 65536x8-bit single-port RAM <Mram_c_ram> for signal <c_ram>.
    Found 8-bit register for signal <reg_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <RAM_1> synthesized.

Synthesizing Unit <MATRIX_UNIT_2>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_UNIT.vhd".
        MATRIXSIZE = 9
        MATRIXBITS = 4
        ADDRSIZE = 8
        WORD = 8
    Summary:
	no macro.
Unit <MATRIX_UNIT_2> synthesized.

Synthesizing Unit <RAM_MATRIX_RDR_2>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_MATRIX_RDR.vhd".
        MATRIXSIZE = 9
        MATRIXBITS = 4
        ADDRSIZE = 8
        WORD = 8
    Found 8-bit register for signal <next_addr>.
    Found 8-bit register for signal <curr_addr>.
    Found 5-bit adder for signal <width_wire> created at line 1241.
    Found 5-bit adder for signal <height_wire> created at line 1241.
    Found 8-bit adder for signal <next_addr[7]_GND_28_o_add_7_OUT> created at line 1241.
    Found 5x5-bit multiplier for signal <width_wire[4]_height_wire[4]_MuLt_4_OUT> created at line 54.
    Found 10-bit comparator equal for signal <DONE> created at line 54
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <RAM_MATRIX_RDR_2> synthesized.

Synthesizing Unit <div_8u_5u>.
    Related source file is "".
    Found 13-bit adder for signal <n0251> created at line 0.
    Found 13-bit adder for signal <GND_29_o_b[4]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <n0255> created at line 0.
    Found 12-bit adder for signal <GND_29_o_b[4]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <n0259> created at line 0.
    Found 11-bit adder for signal <GND_29_o_b[4]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <n0263> created at line 0.
    Found 10-bit adder for signal <GND_29_o_b[4]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <n0267> created at line 0.
    Found 9-bit adder for signal <GND_29_o_b[4]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0271> created at line 0.
    Found 8-bit adder for signal <a[7]_b[4]_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0275> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_29_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0279> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_29_o_add_15_OUT[7:0]> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_5u> synthesized.

Synthesizing Unit <mod_8u_5u>.
    Related source file is "".
    Found 13-bit adder for signal <n0251> created at line 0.
    Found 13-bit adder for signal <GND_30_o_b[4]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <n0255> created at line 0.
    Found 12-bit adder for signal <GND_30_o_b[4]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <n0259> created at line 0.
    Found 11-bit adder for signal <GND_30_o_b[4]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <n0263> created at line 0.
    Found 10-bit adder for signal <GND_30_o_b[4]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <n0267> created at line 0.
    Found 9-bit adder for signal <GND_30_o_b[4]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0271> created at line 0.
    Found 8-bit adder for signal <a[7]_b[4]_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0275> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <n0279> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0283> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_17_OUT> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <mod_8u_5u> synthesized.

Synthesizing Unit <RAM_2>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\RAM_IN.vhd".
        ADDRSIZE = 8
        WORD = 8
    Found 256x8-bit single-port RAM <Mram_c_ram> for signal <c_ram>.
    Found 8-bit register for signal <reg_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <RAM_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x8-bit single-port RAM                             : 1
 65536x8-bit single-port RAM                           : 2
# Multipliers                                          : 84
 5x5-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 81
 9x9-bit multiplier                                    : 2
# Adders/Subtractors                                   : 388
 10-bit adder                                          : 4
 11-bit adder                                          : 4
 12-bit adder                                          : 4
 13-bit adder                                          : 4
 16-bit adder                                          : 142
 16-bit subtractor                                     : 1
 17-bit adder                                          : 8
 18-bit adder                                          : 8
 19-bit adder                                          : 8
 20-bit adder                                          : 8
 21-bit adder                                          : 8
 22-bit adder                                          : 8
 23-bit adder                                          : 8
 24-bit adder                                          : 104
 24-bit subtractor                                     : 1
 25-bit adder                                          : 11
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
 5-bit adder                                           : 2
 8-bit adder                                           : 15
 8-bit subtractor                                      : 2
 9-bit adder                                           : 8
# Registers                                            : 2394
 16-bit register                                       : 4
 8-bit register                                        : 2390
# Comparators                                          : 122
 10-bit comparator equal                               : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 32
 17-bit comparator lessequal                           : 4
 18-bit comparator equal                               : 2
 18-bit comparator lessequal                           : 4
 19-bit comparator lessequal                           : 4
 20-bit comparator lessequal                           : 4
 21-bit comparator lessequal                           : 4
 22-bit comparator lessequal                           : 4
 23-bit comparator lessequal                           : 4
 24-bit comparator greater                             : 11
 24-bit comparator lessequal                           : 4
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 4
 26-bit comparator greater                             : 1
 27-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
 30-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 33-bit comparator greater                             : 1
 34-bit comparator greater                             : 1
 35-bit comparator greater                             : 1
 36-bit comparator greater                             : 1
 37-bit comparator greater                             : 1
 38-bit comparator greater                             : 1
 39-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 40-bit comparator greater                             : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 8
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 3961
 1-bit 2-to-1 multiplexer                              : 1537
 16-bit 2-to-1 multiplexer                             : 7
 24-bit 2-to-1 multiplexer                             : 5
 25-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2408
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CONVOLUTION_OPERATOR>.
	The following adders/subtractors are grouped into adder tree <Madd_conv_ttl<0>1> :
 	<Madd__n0099> in block <CONVOLUTION_OPERATOR>, 	<Madd__n0100> in block <CONVOLUTION_OPERATOR>, 	<Madd__n0102> in block <CONVOLUTION_OPERATOR>, 	<Madd__n0104> in block <CONVOLUTION_OPERATOR>, 	<Madd__n0103> in block <CONVOLUTION_OPERATOR>.
Unit <CONVOLUTION_OPERATOR> synthesized (advanced).

Synthesizing (advanced) Unit <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd_ksums<0>1> :
 	<Madd__n0865> in block <KERNEL>, 	<Madd__n0866> in block <KERNEL>, 	<Madd__n0868> in block <KERNEL>, 	<Madd__n0869> in block <KERNEL>, 	<Madd__n0872> in block <KERNEL>, 	<Madd__n0873> in block <KERNEL>, 	<Madd__n0875> in block <KERNEL>, 	<Madd__n0876> in block <KERNEL>, 	<Madd__n0880> in block <KERNEL>, 	<Madd__n0881> in block <KERNEL>, 	<Madd__n0883> in block <KERNEL>, 	<Madd__n0884> in block <KERNEL>, 	<Madd__n0887> in block <KERNEL>, 	<Madd__n0888> in block <KERNEL>, 	<Madd__n0890> in block <KERNEL>, 	<Madd__n0891> in block <KERNEL>, 	<Madd__n0896> in block <KERNEL>, 	<Madd__n0897> in block <KERNEL>, 	<Madd__n0899> in block <KERNEL>, 	<Madd__n0900> in block <KERNEL>, 	<Madd__n0903> in block <KERNEL>, 	<Madd__n0904> in block <KERNEL>, 	<Madd__n0906> in block <KERNEL>, 	<Madd__n0908> in block <KERNEL>, 	<Madd__n0907> in block <KERNEL>, 	<Madd__n0912> in block <KERNEL>, 	<Madd__n0913> in block <KERNEL>, 	<Madd__n0915> in block <KERNEL>, 	<Madd__n0916> in block <KERNEL>, 	<Madd__n0919> in block <KERNEL>,
	<Madd__n0920> in block <KERNEL>, 	<Madd__n0922> in block <KERNEL>, 	<Madd__n0923> in block <KERNEL>, 	<Madd__n0927> in block <KERNEL>, 	<Madd__n0928> in block <KERNEL>, 	<Madd__n0930> in block <KERNEL>, 	<Madd__n0931> in block <KERNEL>, 	<Madd__n0934> in block <KERNEL>, 	<Madd__n0935> in block <KERNEL>, 	<Madd__n0937> in block <KERNEL>, 	<Madd__n0938> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n09431> :
 	<Madd__n0898> in block <KERNEL>, 	<Madd__n0901> in block <KERNEL>, 	<Madd__n0905> in block <KERNEL>, 	<Madd__n0909> in block <KERNEL>, 	<Madd__n0914> in block <KERNEL>, 	<Madd__n0917> in block <KERNEL>, 	<Madd__n0921> in block <KERNEL>, 	<Madd__n0924> in block <KERNEL>, 	<Madd__n0929> in block <KERNEL>, 	<Madd__n0932> in block <KERNEL>, 	<Madd__n0936> in block <KERNEL>, 	<Madd__n0939> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n09111> :
 	<Madd__n0902> in block <KERNEL>, 	<Madd__n0910> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n08951> :
 	<Madd__n0867> in block <KERNEL>, 	<Madd__n0870> in block <KERNEL>, 	<Madd__n0874> in block <KERNEL>, 	<Madd__n0877> in block <KERNEL>, 	<Madd__n0882> in block <KERNEL>, 	<Madd__n0885> in block <KERNEL>, 	<Madd__n0889> in block <KERNEL>, 	<Madd__n0892> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n08941> :
 	<Madd__n0886> in block <KERNEL>, 	<Madd__n0893> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n08791> :
 	<Madd__n0871> in block <KERNEL>, 	<Madd__n0878> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n09421> :
 	<Madd__n0918> in block <KERNEL>, 	<Madd__n0925> in block <KERNEL>, 	<Madd__n0933> in block <KERNEL>, 	<Madd__n0940> in block <KERNEL>.
Unit <KERNEL> synthesized (advanced).

Synthesizing (advanced) Unit <LINE_OPERATOR>.
	The following adders/subtractors are grouped into adder tree <Madd_sums<0>1> :
 	<Madd__n0117> in block <LINE_OPERATOR>, 	<Madd__n0118> in block <LINE_OPERATOR>, 	<Madd__n0120> in block <LINE_OPERATOR>, 	<Madd__n0122> in block <LINE_OPERATOR>, 	<Madd__n0121> in block <LINE_OPERATOR>.
	Multiplier <Mmult_multiples<7>> in block <LINE_OPERATOR> and adder/subtractor <ADDER_FOR_MULTADD_Madd7> in block <LINE_OPERATOR> are combined into a MAC<Maddsub_multiples<7>>.
	Multiplier <Mmult_multiples<8>> in block <LINE_OPERATOR> and adder/subtractor <ADDER_FOR_MULTADD_Madd6> in block <LINE_OPERATOR> are combined into a MAC<Maddsub_multiples<8>>.
	Multiplier <Mmult_multiples<0>> in block <LINE_OPERATOR> and adder/subtractor <ADDER_FOR_MULTADD_Madd5> in block <LINE_OPERATOR> are combined into a MAC<Maddsub_multiples<0>>.
	Multiplier <Mmult_multiples<1>> in block <LINE_OPERATOR> and adder/subtractor <ADDER_FOR_MULTADD_Madd4> in block <LINE_OPERATOR> are combined into a MAC<Maddsub_multiples<1>>.
	Multiplier <Mmult_multiples<2>> in block <LINE_OPERATOR> and adder/subtractor <ADDER_FOR_MULTADD_Madd3> in block <LINE_OPERATOR> are combined into a MAC<Maddsub_multiples<2>>.
	Multiplier <Mmult_multiples<3>> in block <LINE_OPERATOR> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <LINE_OPERATOR> are combined into a MAC<Maddsub_multiples<3>>.
	Multiplier <Mmult_multiples<4>> in block <LINE_OPERATOR> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <LINE_OPERATOR> are combined into a MAC<Maddsub_multiples<4>>.
	Multiplier <Mmult_multiples<6>> in block <LINE_OPERATOR> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <LINE_OPERATOR> are combined into a MAC<Maddsub_multiples<6>>.
Unit <LINE_OPERATOR> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_1>.
INFO:Xst:3217 - HDL ADVISOR - Register <reg_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c_ram> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65536-word x 8-bit                  |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <W_EN>          | high     |
    |     addrA          | connected to signal <ADR>           |          |
    |     diA            | connected to signal <DIN>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_c_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <RAM_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_2>.
INFO:Xst:3217 - HDL ADVISOR - Register <reg_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c_ram> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <W_EN>          | high     |
    |     addrA          | connected to signal <ADR>           |          |
    |     diA            | connected to signal <DIN>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_c_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <RAM_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_MATRIX_RDR_1>.
The following registers are absorbed into counter <next_addr>: 1 register on signal <next_addr>.
	Adder/Subtractor <Madd_width_wire> in block <RAM_MATRIX_RDR_1> and  <Mmult_width_wire[8]_height_wire[8]_MuLt_4_OUT> in block <RAM_MATRIX_RDR_1> are combined into a MULT with pre-adder <Mmult_width_wire[8]_height_wire[8]_MuLt_4_OUT1>.
Unit <RAM_MATRIX_RDR_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_MATRIX_RDR_2>.
The following registers are absorbed into counter <next_addr>: 1 register on signal <next_addr>.
	Adder/Subtractor <Madd_width_wire> in block <RAM_MATRIX_RDR_2> and  <Mmult_width_wire[4]_height_wire[4]_MuLt_4_OUT> in block <RAM_MATRIX_RDR_2> are combined into a MULT with pre-adder <Mmult_width_wire[4]_height_wire[4]_MuLt_4_OUT1>.
Unit <RAM_MATRIX_RDR_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x8-bit single-port distributed RAM                 : 1
 65536x8-bit single-port distributed RAM               : 2
# MACs                                                 : 75
 5x5-to-10-bit Mult with pre-adder                     : 1
 8x8-to-24-bit MAC                                     : 72
 9x9-to-18-bit Mult with pre-adder                     : 2
# Multipliers                                          : 9
 8x8-bit multiplier                                    : 9
# Adders/Subtractors                                   : 118
 16-bit adder carry in                                 : 64
 16-bit subtractor                                     : 1
 24-bit adder carry in                                 : 24
 24-bit subtractor                                     : 1
 25-bit adder                                          : 1
 5-bit adder                                           : 2
 5-bit adder carry in                                  : 1
 8-bit adder carry in                                  : 16
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit adder carry in                                  : 2
# Adder Trees                                          : 2
 16-bit / 81-inputs adder tree                         : 1
 24-bit / 9-inputs adder tree                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 19144
 Flip-Flops                                            : 19144
# Comparators                                          : 122
 10-bit comparator equal                               : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 32
 17-bit comparator lessequal                           : 4
 18-bit comparator equal                               : 2
 18-bit comparator lessequal                           : 4
 19-bit comparator lessequal                           : 4
 20-bit comparator lessequal                           : 4
 21-bit comparator lessequal                           : 4
 22-bit comparator lessequal                           : 4
 23-bit comparator lessequal                           : 4
 24-bit comparator greater                             : 11
 24-bit comparator lessequal                           : 4
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 4
 26-bit comparator greater                             : 1
 27-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
 30-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 33-bit comparator greater                             : 1
 34-bit comparator greater                             : 1
 35-bit comparator greater                             : 1
 36-bit comparator greater                             : 1
 37-bit comparator greater                             : 1
 38-bit comparator greater                             : 1
 39-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 40-bit comparator greater                             : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 8
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 3960
 1-bit 2-to-1 multiplexer                              : 1536
 16-bit 2-to-1 multiplexer                             : 7
 24-bit 2-to-1 multiplexer                             : 5
 25-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2408
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <brain/FSM_0> on signal <state_cur[1:3]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 s_idle             | 000
 s_init_kernel      | 001
 s_init_convolution | 010
 s_process_image    | 110
 s_halt             | 111
 s_error            | 011
--------------------------------

Optimizing unit <REG> ...

Optimizing unit <LINE_OPERATOR> ...

Optimizing unit <RAM_2> ...

Optimizing unit <CONVOLUTION_UNIT> ...

Optimizing unit <CONTROLLER> ...

Optimizing unit <KERNEL> ...

Optimizing unit <LINE_REG_1> ...

Optimizing unit <CONVOLUTION_OPERATOR> ...

Optimizing unit <div_24s_16s> ...

Optimizing unit <LINE_REG_2> ...

Optimizing unit <RAM_MATRIX_RDR_2> ...

Optimizing unit <RAM_MATRIX_RDR_1> ...

Optimizing unit <RAM_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CONVOLUTION_UNIT, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19187
 Flip-Flops                                            : 19187

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CONVOLUTION_UNIT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 31804
#      GND                         : 11
#      INV                         : 76
#      LUT1                        : 39
#      LUT2                        : 280
#      LUT3                        : 19430
#      LUT4                        : 1280
#      LUT5                        : 910
#      LUT6                        : 5457
#      MUXCY                       : 1840
#      MUXF7                       : 551
#      MUXF8                       : 272
#      VCC                         : 11
#      XORCY                       : 1647
# FlipFlops/Latches                : 19187
#      FDC                         : 3
#      FDCE                        : 19184
# RAMS                             : 4104
#      RAM256X1S                   : 4104
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 66
#      IBUF                        : 40
#      OBUF                        : 26
# DSPs                             : 83
#      DSP48E1                     : 83

Device utilization summary:
---------------------------

Selected Device : xa7z020clg400-1i 


Slice Logic Utilization: 
 Number of Slice Registers:           19187  out of  106400    18%  
 Number of Slice LUTs:                43888  out of  53200    82%  
    Number used as Logic:             27472  out of  53200    51%  
    Number used as Memory:            16416  out of  17400    94%  
       Number used as RAM:            16416

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  44737
   Number with an unused Flip Flop:   25550  out of  44737    57%  
   Number with an unused LUT:           849  out of  44737     1%  
   Number of fully used LUT-FF pairs: 18338  out of  44737    40%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          68
 Number of bonded IOBs:                  68  out of    125    54%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                     83  out of    220    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 23291 |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 62.795ns (Maximum Frequency: 15.925MHz)
   Minimum input arrival time before clock: 41.368ns
   Maximum output required time after clock: 1.478ns
   Maximum combinational path delay: 1.911ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 62.795ns (frequency: 15.925MHz)
  Total number of paths / destination ports: 13099397992642696000000000000000000000000000000000000000000 / 77355
-------------------------------------------------------------------------
Delay:               62.795ns (Levels of Logic = 269)
  Source:            kern/g0[2].kernel_slice/regs[5].reg/reg_internal/reg_7 (FF)
  Destination:       image_out_mem/mem/Mram_c_ram2048 (RAM)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: kern/g0[2].kernel_slice/regs[5].reg/reg_internal/reg_7 to image_out_mem/mem/Mram_c_ram2048
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            37   0.232   0.553  kern/g0[2].kernel_slice/regs[5].reg/reg_internal/reg_7 (kern/g0[2].kernel_slice/regs[5].reg/reg_internal/reg_7)
     begin scope: 'convolution:KERNEL_IN<191>'
     begin scope: 'convolution/line_ops[2].line_op:KERNEL_IN<47>'
     DSP48E1:A7->PCOUT47    1   4.036   0.000  Mmult_multiples<5> (Mmult_multiples<5>_PCOUT_to_Maddsub_multiples<6>_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Maddsub_multiples<6> (Maddsub_multiples<6>_PCOUT_to_Maddsub_multiples<4>_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Maddsub_multiples<4> (Maddsub_multiples<4>_PCOUT_to_Maddsub_multiples<3>_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Maddsub_multiples<3> (Maddsub_multiples<3>_PCOUT_to_Maddsub_multiples<2>_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Maddsub_multiples<2> (Maddsub_multiples<2>_PCOUT_to_Maddsub_multiples<1>_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Maddsub_multiples<1> (Maddsub_multiples<1>_PCOUT_to_Maddsub_multiples<0>_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Maddsub_multiples<0> (Maddsub_multiples<0>_PCOUT_to_Maddsub_multiples<8>_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Maddsub_multiples<8> (Maddsub_multiples<8>_PCOUT_to_Maddsub_multiples<7>_PCIN_47)
     DSP48E1:PCIN47->P0    2   1.518   0.554  Maddsub_multiples<7> (CONV_SUM<0>)
     end scope: 'convolution/line_ops[2].line_op:CONV_SUM<0>'
     LUT3:I0->O            1   0.043   0.409  ADDERTREE_INTERNAL_Madd1 (ADDERTREE_INTERNAL_Madd1)
     LUT4:I3->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd1_lut<0>1 (ADDERTREE_INTERNAL_Madd1_lut<0>1)
     MUXCY:S->O            1   0.230   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_0 (ADDERTREE_INTERNAL_Madd1_cy<0>1)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_1 (ADDERTREE_INTERNAL_Madd1_cy<0>2)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_2 (ADDERTREE_INTERNAL_Madd1_cy<0>3)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_3 (ADDERTREE_INTERNAL_Madd1_cy<0>4)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_4 (ADDERTREE_INTERNAL_Madd1_cy<0>5)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_5 (ADDERTREE_INTERNAL_Madd1_cy<0>6)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_6 (ADDERTREE_INTERNAL_Madd1_cy<0>7)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_7 (ADDERTREE_INTERNAL_Madd1_cy<0>8)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_8 (ADDERTREE_INTERNAL_Madd1_cy<0>9)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_9 (ADDERTREE_INTERNAL_Madd1_cy<0>10)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_10 (ADDERTREE_INTERNAL_Madd1_cy<0>11)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_11 (ADDERTREE_INTERNAL_Madd1_cy<0>12)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_12 (ADDERTREE_INTERNAL_Madd1_cy<0>13)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_13 (ADDERTREE_INTERNAL_Madd1_cy<0>14)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_14 (ADDERTREE_INTERNAL_Madd1_cy<0>15)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_15 (ADDERTREE_INTERNAL_Madd1_cy<0>16)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_16 (ADDERTREE_INTERNAL_Madd1_cy<0>17)
     XORCY:CI->O           2   0.251   0.415  ADDERTREE_INTERNAL_Madd1_xor<0>_17 (ADDERTREE_INTERNAL_Madd_181)
     LUT3:I2->O            1   0.043   0.409  ADDERTREE_INTERNAL_Madd318 (ADDERTREE_INTERNAL_Madd318)
     LUT4:I3->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd3_lut<0>19 (ADDERTREE_INTERNAL_Madd3_lut<0>19)
     MUXCY:S->O            1   0.230   0.000  ADDERTREE_INTERNAL_Madd3_cy<0>_18 (ADDERTREE_INTERNAL_Madd3_cy<0>19)
     XORCY:CI->O           1   0.251   0.409  ADDERTREE_INTERNAL_Madd3_xor<0>_19 (ADDERTREE_INTERNAL_Madd_203)
     LUT2:I1->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd7_lut<20> (ADDERTREE_INTERNAL_Madd7_lut<20>)
     MUXCY:S->O            1   0.230   0.000  ADDERTREE_INTERNAL_Madd7_cy<20> (ADDERTREE_INTERNAL_Madd7_cy<20>)
     XORCY:CI->O           8   0.251   0.445  ADDERTREE_INTERNAL_Madd7_xor<21> (ADDERTREE_INTERNAL_Madd_217)
     INV:I->O              1   0.053   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Msub_a[23]_unary_minus_1_OUT_lut<21>_INV_0 (div/VALUE[23]_DIVIDER[15]_div_1/Msub_a[23]_unary_minus_1_OUT_lut<21>)
     MUXCY:S->O            1   0.230   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Msub_a[23]_unary_minus_1_OUT_cy<21> (div/VALUE[23]_DIVIDER[15]_div_1/Msub_a[23]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           0   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Msub_a[23]_unary_minus_1_OUT_cy<22> (div/VALUE[23]_DIVIDER[15]_div_1/Msub_a[23]_unary_minus_1_OUT_cy<22>)
     XORCY:CI->O          10   0.251   0.458  div/VALUE[23]_DIVIDER[15]_div_1/Msub_a[23]_unary_minus_1_OUT_xor<23> (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_unary_minus_1_OUT<23>)
     MUXF7:S->O            1   0.230   0.409  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_282_o12_SW6 (N80)
     LUT6:I5->O            1   0.043   0.463  div/VALUE[23]_DIVIDER[15]_div_1/BUS_0004_INV_856_o3_SW1 (N56)
     LUT6:I4->O            7   0.043   0.616  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_356_o121 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_358_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<3>)
     MUXCY:CI->O          11   0.147   0.475  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_855_o_cy<4>)
     LUT4:I3->O            8   0.043   0.594  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_428_o121 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_430_o)
     LUT4:I1->O            1   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_lut<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_lut<1>)
     MUXCY:S->O            1   0.230   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_cy<3>)
     MUXCY:CI->O          14   0.147   0.494  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_854_o_cy<4>)
     LUT5:I4->O            5   0.043   0.603  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_498_o141 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_502_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<3>)
     MUXCY:CI->O          26   0.147   0.560  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_853_o_cy<4>)
     LUT5:I4->O            3   0.043   0.590  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_566_o151 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_571_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<4>)
     MUXCY:CI->O          23   0.148   0.549  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_852_o_cy<5>)
     LUT5:I4->O            5   0.043   0.603  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_632_o161 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_638_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<4>)
     MUXCY:CI->O          34   0.147   0.562  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_851_o_cy<5>)
     LUT5:I4->O            3   0.043   0.590  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_696_o171 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_703_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<4>)
     MUXCY:CI->O          29   0.147   0.561  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_850_o_cy<5>)
     LUT5:I4->O            5   0.043   0.603  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_758_o181 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_766_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<4>)
     MUXCY:CI->O          42   0.147   0.564  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_849_o_cy<5>)
     LUT5:I4->O            3   0.043   0.590  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_818_o191 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_827_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<5>)
     MUXCY:CI->O          35   0.147   0.562  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_848_o_cy<6>)
     LUT5:I4->O            5   0.043   0.603  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_876_o1101 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_886_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<5>)
     MUXCY:CI->O          50   0.147   0.565  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_847_o_cy<6>)
     LUT5:I4->O            3   0.043   0.590  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_932_o1111 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_943_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<5>)
     MUXCY:CI->O          41   0.147   0.564  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_846_o_cy<6>)
     LUT5:I4->O            5   0.043   0.603  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_1000_o1221 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_998_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<6>)
     MUXCY:CI->O          58   0.147   0.567  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_845_o_cy<7>)
     LUT5:I4->O            3   0.043   0.590  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_1038_o1131 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_1051_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<6>)
     MUXCY:CI->O          47   0.147   0.565  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_844_o_cy<7>)
     LUT5:I4->O            5   0.043   0.603  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_16_o_MUX_1088_o1141 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_16_o_MUX_1102_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<6>)
     MUXCY:CI->O          67   0.147   0.569  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_843_o_cy<7>)
     LUT5:I4->O            3   0.043   0.590  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1136_o1151 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1151_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<6>)
     MUXCY:CI->O          54   0.148   0.566  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_842_o_cy<7>)
     LUT5:I4->O            5   0.043   0.603  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1160_o1161 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1176_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<7>)
     MUXCY:CI->O          74   0.148   0.571  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<8> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_841_o_cy<8>)
     LUT5:I4->O            3   0.043   0.590  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1184_o1171 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1201_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<7>)
     MUXCY:CI->O          59   0.148   0.567  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<8> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_840_o_cy<8>)
     LUT5:I4->O            5   0.043   0.603  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1208_o1181 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1226_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<7>)
     MUXCY:CI->O          82   0.148   0.572  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<8> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0021_INV_839_o_cy<8>)
     LUT5:I4->O            4   0.043   0.596  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1232_o1191 (div/VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1251_o)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<7>)
     MUXCY:CI->O          87   0.148   0.574  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<8> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_838_o_cy<8>)
     LUT5:I4->O            3   0.043   0.590  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_n1825181 (div/VALUE[23]_DIVIDER[15]_div_1/n1825<3>)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<7>)
     MUXCY:CI->O          69   0.148   0.570  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<8> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_837_o_cy<8>)
     LUT5:I4->O            2   0.043   0.582  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_n1829171 (div/VALUE[23]_DIVIDER[15]_div_1/n1829<2>)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<7>)
     MUXCY:CI->O           1   0.012   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<8> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<8>)
     MUXCY:CI->O          25   0.148   0.560  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<9> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_836_o_cy<9>)
     LUT5:I4->O            2   0.043   0.582  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_n1731121 (div/VALUE[23]_DIVIDER[15]_div_1/n1731<1>)
     LUT4:I0->O            0   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_lutdi (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<8> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<8>)
     MUXCY:CI->O           2   0.148   0.415  div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<9> (div/VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_835_o_cy<9>)
     LUT1:I0->O            1   0.043   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<0>_rt (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<0>_rt)
     MUXCY:S->O            1   0.230   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<0> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<1> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<2> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<3> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<4> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<5> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<6> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<7> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<8> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<9> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<10> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<11> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<12> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<13> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<14> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<15> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<16> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<17> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<18> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<19> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<20> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<21> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<21>)
     MUXCY:CI->O           0   0.013   0.000  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<22> (div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_cy<22>)
     XORCY:CI->O           1   0.251   0.409  div/VALUE[23]_DIVIDER[15]_div_1/Madd_GND_16_o_BUS_0001_add_54_OUT[24:0]_xor<23> (div/VALUE[23]_DIVIDER[15]_div_1/GND_16_o_BUS_0001_add_54_OUT[24:0]<23>)
     LUT4:I3->O            8   0.043   0.708  div/VALUE[23]_DIVIDER[15]_div_1/Mmux_o161 (div/n0012<23>)
     LUT6:I1->O          256   0.043   0.000  div/Mmux_RESULT11 (CONV_RESULT<0>)
     end scope: 'convolution:CONV_RESULT<0>'
     RAM256X1S:D               0.830          image_out_mem/mem/Mram_c_ram2
    ----------------------------------------
    Total                     62.795ns (33.088ns logic, 29.707ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 178711779622773520000 / 44486
-------------------------------------------------------------------------
Offset:              41.368ns (Levels of Logic = 80)
  Source:            KERNEL_SIZE<0> (PAD)
  Destination:       brain/state_cur_FSM_FFd3 (FF)
  Destination Clock: CLK rising

  Data Path: KERNEL_SIZE<0> to brain/state_cur_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           790   0.000   0.677  KERNEL_SIZE_0_IBUF (KERNEL_SIZE_0_IBUF)
     LUT2:I1->O            1   0.043   0.000  brain/Msub_r_w_lut<0> (brain/Msub_r_w_lut<0>)
     MUXCY:S->O            1   0.230   0.000  brain/Msub_r_w_cy<0> (brain/Msub_r_w_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  brain/Msub_r_w_cy<1> (brain/Msub_r_w_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  brain/Msub_r_w_cy<2> (brain/Msub_r_w_cy<2>)
     XORCY:CI->O          39   0.251   0.816  brain/Msub_r_w_xor<3> (RES_WIDTH_3_OBUF)
     LUT5:I0->O            1   0.043   0.662  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<15>1_SW1 (N84)
     LUT5:I0->O            4   0.043   0.429  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<15>1 (image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<15>)
     LUT6:I5->O            2   0.043   0.554  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<14>1 (image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<14>)
     LUT5:I2->O            1   0.043   0.409  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<13>_SW0 (N52)
     LUT6:I5->O            6   0.043   0.442  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<13> (image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<13>)
     LUT5:I4->O            1   0.043   0.409  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0005_INV_1293_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0005_INV_1293_o1)
     LUT6:I5->O            2   0.043   0.582  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0005_INV_1293_o12 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0005_INV_1293_o11)
     LUT5:I1->O            6   0.043   0.703  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0005_INV_1293_o13 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0005_INV_1293_o)
     LUT6:I0->O            6   0.043   0.703  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/a[14]_GND_21_o_MUX_1543_o1 (image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/a[14]_GND_21_o_MUX_1543_o)
     LUT6:I0->O            1   0.043   0.409  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<11>221 (image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<11>221)
     LUT3:I2->O            1   0.043   0.409  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<11>21_SW0 (N86)
     LUT5:I4->O           15   0.043   0.640  image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<11>21 (image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<11>)
     LUT6:I3->O           11   0.043   0.736  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[12]_GND_22_o_MUX_1972_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[12]_GND_22_o_MUX_1972_o)
     LUT6:I0->O            1   0.043   0.670  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0007_INV_1336_o1 (image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<10>1)
     LUT6:I0->O            1   0.043   0.463  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0007_INV_1336_o22 (image_out_mem/rif/curr_addr[15]_width_wire[8]_div_2/o<10>21)
     LUT6:I4->O           50   0.043   0.818  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0007_INV_1336_o23 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0007_INV_1336_o)
     LUT5:I0->O            1   0.043   0.670  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[11]_GND_22_o_MUX_1992_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[11]_GND_22_o_MUX_1992_o)
     LUT6:I0->O            1   0.043   0.670  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0008_INV_1356_o2 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0008_INV_1356_o1)
     LUT6:I0->O            1   0.043   0.548  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0008_INV_1356_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0008_INV_1356_o11)
     LUT5:I2->O            1   0.043   0.576  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0008_INV_1356_o12 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0008_INV_1356_o2)
     LUT5:I1->O           16   0.043   0.760  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0008_INV_1356_o21 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0008_INV_1356_o)
     LUT5:I0->O            4   0.043   0.690  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[10]_GND_22_o_MUX_2011_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[10]_GND_22_o_MUX_2011_o)
     LUT6:I0->O            1   0.043   0.670  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0009_INV_1375_o3 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0009_INV_1375_o1)
     LUT6:I0->O            1   0.043   0.548  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0009_INV_1375_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0009_INV_1375_o11)
     LUT5:I2->O            1   0.043   0.548  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0009_INV_1375_o12 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0009_INV_1375_o2)
     LUT6:I3->O           26   0.043   0.813  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0009_INV_1375_o21 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0009_INV_1375_o)
     LUT5:I0->O            3   0.043   0.562  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[9]_GND_22_o_MUX_2029_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[9]_GND_22_o_MUX_2029_o)
     LUT4:I1->O            1   0.043   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_lut<1> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_lut<1>)
     MUXCY:S->O            1   0.230   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_cy<1> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_cy<2> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_cy<2>)
     MUXCY:CI->O          11   0.147   0.642  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_cy<3> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_cy<3>)
     LUT5:I1->O           10   0.043   0.721  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0010_INV_1393_o_cy<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0010_INV_1393_o)
     LUT5:I0->O            6   0.043   0.609  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[9]_a[15]_MUX_2045_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[9]_a[15]_MUX_2045_o)
     LUT4:I0->O            0   0.043   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_lutdi1 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_lutdi1)
     MUXCY:DI->O           1   0.218   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_cy<1> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_cy<2> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_cy<2>)
     MUXCY:CI->O          12   0.147   0.535  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_cy<3> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_cy<3>)
     LUT6:I4->O           24   0.043   0.808  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0011_INV_1410_o_cy<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0011_INV_1410_o)
     LUT5:I0->O            6   0.043   0.581  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[7]_a[15]_MUX_2063_o1 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[7]_a[15]_MUX_2079_o_bdd0)
     LUT4:I1->O            1   0.043   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_lut<1> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_lut<1>)
     MUXCY:S->O            1   0.230   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_cy<1> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_cy<2> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_cy<2>)
     MUXCY:CI->O           4   0.147   0.568  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_cy<3> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_cy<3>)
     LUT5:I2->O           23   0.043   0.802  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0012_INV_1427_o_cy<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0012_INV_1427_o)
     LUT5:I0->O            6   0.043   0.609  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[9]_a[15]_MUX_2077_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[9]_a[15]_MUX_2077_o)
     LUT4:I0->O            0   0.043   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0013_INV_1444_o_lutdi2 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0013_INV_1444_o_lutdi2)
     MUXCY:DI->O           1   0.218   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0013_INV_1444_o_cy<2> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0013_INV_1444_o_cy<2>)
     MUXCY:CI->O           1   0.148   0.576  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0013_INV_1444_o_cy<3> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0013_INV_1444_o_cy<3>)
     LUT6:I2->O           48   0.043   0.818  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0013_INV_1444_o_cy<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0013_INV_1444_o)
     LUT5:I0->O            6   0.043   0.581  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[5]_a[15]_MUX_2097_o1 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[5]_a[15]_MUX_2113_o_bdd0)
     LUT4:I1->O            1   0.043   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_lut<1> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_lut<1>)
     MUXCY:S->O            1   0.230   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<1> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<2> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<3> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<3>)
     MUXCY:CI->O           4   0.148   0.596  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<4>)
     LUT4:I0->O           37   0.043   0.816  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0014_INV_1461_o_cy<5> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0014_INV_1461_o)
     LUT5:I0->O            4   0.043   0.682  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[11]_a[15]_MUX_2107_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[11]_a[15]_MUX_2107_o)
     LUT5:I0->O            1   0.043   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0015_INV_1478_o_lut<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0015_INV_1478_o_lut<4>)
     MUXCY:S->O           15   0.365   0.501  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0015_INV_1478_o_cy<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0015_INV_1478_o_cy<4>)
     LUT3:I2->O           28   0.043   0.814  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0015_INV_1478_o_cy<5> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0015_INV_1478_o)
     LUT5:I0->O            2   0.043   0.668  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[10]_a[15]_MUX_2124_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[10]_a[15]_MUX_2124_o)
     LUT5:I0->O            1   0.043   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0016_INV_1495_o_lut<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0016_INV_1495_o_lut<4>)
     MUXCY:S->O            5   0.365   0.436  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0016_INV_1495_o_cy<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0016_INV_1495_o_cy<4>)
     LUT4:I3->O           25   0.043   0.813  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0016_INV_1495_o_cy<5> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0016_INV_1495_o)
     LUT5:I0->O            2   0.043   0.668  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mmux_a[9]_a[15]_MUX_2141_o11 (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/a[9]_a[15]_MUX_2141_o)
     LUT5:I0->O            1   0.043   0.000  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0017_INV_1512_o_lut<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0017_INV_1512_o_lut<4>)
     MUXCY:S->O            1   0.365   0.409  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0017_INV_1512_o_cy<4> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0017_INV_1512_o_cy<4>)
     LUT5:I4->O            8   0.043   0.708  image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/Mcompar_BUS_0017_INV_1512_o_cy<5> (image_out_mem/rif/curr_addr[15]_width_wire[8]_mod_3/BUS_0017_INV_1512_o)
     LUT5:I0->O            1   0.043   0.670  image_out_mem/rif/n0014<1>1 (res_col<1>)
     LUT6:I0->O            1   0.043   0.409  brain/r_w[7]_RES_COL[7]_LessThan_8_o (brain/r_w[7]_RES_COL[7]_LessThan_8_o1)
     LUT3:I2->O            1   0.043   0.548  brain/r_w[7]_RES_COL[7]_LessThan_8_o11 (brain/r_w[7]_RES_COL[7]_LessThan_8_o11)
     LUT5:I2->O            1   0.043   0.548  brain/r_w[7]_RES_COL[7]_LessThan_8_o12 (brain/r_w[7]_RES_COL[7]_LessThan_8_o2)
     LUT5:I2->O            2   0.043   0.668  brain/r_w[7]_RES_COL[7]_LessThan_8_o21 (brain/r_w[7]_RES_COL[7]_LessThan_8_o)
     LUT5:I0->O            1   0.043   0.000  brain/state_cur_FSM_FFd3-In2 (brain/state_cur_FSM_FFd3-In)
     FDC:D                    -0.001          brain/state_cur_FSM_FFd3
    ----------------------------------------
    Total                     41.368ns (5.978ns logic, 35.390ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 13 / 10
-------------------------------------------------------------------------
Offset:              1.478ns (Levels of Logic = 2)
  Source:            brain/state_cur_FSM_FFd1 (FF)
  Destination:       ERROR (PAD)
  Source Clock:      CLK rising

  Data Path: brain/state_cur_FSM_FFd1 to ERROR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            523   0.232   0.804  brain/state_cur_FSM_FFd1 (brain/state_cur_FSM_FFd1)
     LUT3:I0->O            1   0.043   0.399  brain/state_cur_ERROR1 (ERROR_OBUF)
     OBUF:I->O                 0.000          ERROR_OBUF (ERROR)
    ----------------------------------------
    Total                      1.478ns (0.275ns logic, 1.203ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 168 / 16
-------------------------------------------------------------------------
Delay:               1.911ns (Levels of Logic = 8)
  Source:            IMAGE_WIDTH<3> (PAD)
  Destination:       RES_WIDTH<7> (PAD)

  Data Path: IMAGE_WIDTH<3> to RES_WIDTH<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2345   0.000   0.799  IMAGE_WIDTH_3_IBUF (IMAGE_WIDTH_3_IBUF)
     LUT2:I0->O            1   0.043   0.000  brain/Msub_r_w_lut<3> (brain/Msub_r_w_lut<3>)
     MUXCY:S->O            1   0.230   0.000  brain/Msub_r_w_cy<3> (brain/Msub_r_w_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  brain/Msub_r_w_cy<4> (brain/Msub_r_w_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  brain/Msub_r_w_cy<5> (brain/Msub_r_w_cy<5>)
     MUXCY:CI->O           0   0.012   0.000  brain/Msub_r_w_cy<6> (brain/Msub_r_w_cy<6>)
     XORCY:CI->O          26   0.251   0.550  brain/Msub_r_w_xor<7> (RES_WIDTH_7_OBUF)
     OBUF:I->O                 0.000          RES_WIDTH_7_OBUF (RES_WIDTH<7>)
    ----------------------------------------
    Total                      1.911ns (0.562ns logic, 1.349ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   62.795|    0.637|    3.193|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 62.00 secs
Total CPU time to Xst completion: 62.36 secs
 
--> 

Total memory usage is 4862280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    6 (   0 filtered)

