0.7
2020.2
Apr 18 2022
16:05:34
D:/Vivado_prj/i2c_temp/i2c_temp.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.v,1659899196,verilog,,,,design_1;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized0;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized2;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_26_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_26_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_26_axic_register_slice_0;design_1_auto_pc_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1;design_1_auto_pc_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2;design_1_axi_gpio_0_0;design_1_axi_gpio_0_0_GPIO_Core;design_1_axi_gpio_0_0_address_decoder;design_1_axi_gpio_0_0_axi_gpio;design_1_axi_gpio_0_0_axi_lite_ipif;design_1_axi_gpio_0_0_cdc_sync;design_1_axi_gpio_0_0_slave_attachment;design_1_axi_gpio_0_2;design_1_axi_gpio_0_2_GPIO_Core;design_1_axi_gpio_0_2_address_decoder;design_1_axi_gpio_0_2_axi_gpio;design_1_axi_gpio_0_2_axi_lite_ipif;design_1_axi_gpio_0_2_cdc_sync;design_1_axi_gpio_0_2_slave_attachment;design_1_htu21_smp_0_0;design_1_htu21_smp_0_0_htu21_smp;design_1_i2c_main_0_6;design_1_i2c_main_0_6_i2c_main;design_1_proc_sys_reset_0_0;design_1_proc_sys_reset_0_0_cdc_sync;design_1_proc_sys_reset_0_0_cdc_sync_0;design_1_proc_sys_reset_0_0_lpf;design_1_proc_sys_reset_0_0_proc_sys_reset;design_1_proc_sys_reset_0_0_sequence_psr;design_1_proc_sys_reset_0_0_upcnt_n;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_wrapper;design_1_xbar_0;design_1_xbar_0_axi_crossbar_v2_1_27_addr_arbiter_sasd;design_1_xbar_0_axi_crossbar_v2_1_27_axi_crossbar;design_1_xbar_0_axi_crossbar_v2_1_27_crossbar_sasd;design_1_xbar_0_axi_crossbar_v2_1_27_decerr_slave;design_1_xbar_0_axi_crossbar_v2_1_27_splitter;design_1_xbar_0_axi_crossbar_v2_1_27_splitter__parameterized0;design_1_xbar_0_axi_register_slice_v2_1_26_axic_register_slice;glbl;s00_couplers_imp_UYSKKA,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../i2c_temp.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../../i2c_temp.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
