[AHDL]
Type=Synthesis
Handle=132818
Project=e:\Embedded\Projects\POCP\Lab06\Lab06.adf
[Synplify]
Path=E:/Embedded/Synplify/fpga_H201303/BIN
Exe=synplify_pro.exe
[Design.Input]
OutputPath=e:\Embedded\Projects\POCP\Lab06\synthesis
TargetPath=e:/Embedded/Projects/POCP/Lab06/synthesis
LogFile=e:/Embedded/Projects/POCP/Lab06/synthesis/synthesis.dfml
AddSystemLibraryDeclaration=0
SynplifyTool=MV_SYNPLIFY_PRO_H2013_03
supportedOpt-maxfan=1
supportedOpt-maxfin=0
supportedOpt-optimizepercent=0
supportedOpt-maxterms=0
supportedOpt-reportpath=0
supportedOpt-forcegsr=0
supportedOpt-opcond=0
supportedOpt-fixgatedclocks=0
supportedOpt-disableio=1
supportedOpt-usedisabledreset=0
supportedOpt-hardlimitfanout=0
supportedOpt-maplogic=0
supportedOpt-performcliquing=0
supportedOpt-softlcells=0
supportedOpt-updatemodels=1
supportedOpt-modular=0
supportedOpt-Pipeline=1
supportedOpt-Retiming=1
supportedOpt-physical_synthesis=0
supportedOpt-mif_file_directories=0
Mode=GUI
LaunchTool=RtlSchem
OverrideExistingProject=0
[GUI]
AutoClose=0
[Engine.Reports.Output]
Path=synthesis\RegFile
Files=synthesis.dfml
Names={Synthesis Log}
[toplevel.Input.Data]
DISABLE_SEQUENTIAL_OPTIMIZATIONS=0
ALLOW_DUPLICATE_MODULES=0
MULTIPLE_FILE_COMPILATION_UNIT=1
BETA_FEATURES_FOR_VERILOG=0
BETA_FEATURES_FOR_VHDL=0
VERILOG_LANGUAGE=SystemVerilog
CONTINUE_ON_ERROR=0
HDL_ANALYST_QUICK_LOAD_BETA=0
FSM_EXPLORER=0
ANNOTATED_PROPERTIES_FOR_ANALYST=1
USE_CLOCK_PERIOD_FOR_UNCONSTRAINED_IO=0
WRITE_VENDOR_CONSTRAINT_FILE=1
PUSH_TRISTATES=1
SYNTHESIS_ONOFF_IMPLEMENTED_AS_TRANSLATE_ONOFF=0
VHDL_2008=0
IMPLICIT_INITIAL_VALUE_SUPPORT=0
TopLevel=RegFile
isVhdlEntity=1
CurrentLibName=Lab06
VerilogMap=0
VHDLMap=0
Clock=1
OBTAIN_MAX_FREQUENCY=1
FanoutLimit=100
FaninLimit=20
OptimizePercent=0
MaxTerms=16
ReportPath=4000
SymbolicFSMCompiler=1
DefaultEnumEncoding=default
ResourceSharing=1
ForceGSRUsage=no
OpCond=Default
FixGatedClocks=3
PRESERVE_AND_DECODE_UNREACHABLE_STATES=0
USE_XILINX_XFLOW=0
READ_WRITE_CHECK_ON_RAM=1
RESOLVE_MIXED_DRIVERS=0
CLOCK_CONVERSION=1
InsertIOPads=1
UseResetPin=1
HardLimitFanout=0
MapLogic=1
PerformCliquing=1
SoftLcells=1
UpdateModels=0
VerMode=0
Modular=0
ResultFormat=EDIF
Retiming=0
Pipeline=1
[Design.PartSelector]
XFamily=Xilinx10x SPARTAN2
XDevice=2s15cs144
XSpeed=-6
Target=SPARTAN2
Part=XC2S15
Package=CS144
Grade=-6
[toplevel.Input.Files]
0=vhdl|Lab06|e:/Embedded/Projects/POCP/Lab06/src/RegFile.vhd
1=vhdl|Lab06|e:/Embedded/Projects/POCP/Lab06/src/RegN.vhd
2=vhdl|Lab06|e:/Embedded/Projects/POCP/Lab06/src/RAM.vhd
3=vhdl|Lab06|e:/Embedded/Projects/POCP/Lab06/src/LIFO.vhd
4=vhdl|Lab06|e:/Embedded/Projects/POCP/Lab06/src/RAM_Ham.vhd
[Engine.Command]
Command=LAUNCHTOOL
[TopLevel.Output.Data]
result=0
hdl_file=e:/Embedded/Projects/POCP/Lab06/synthesis/RegFile
netlist_file=e:/Embedded/Projects/POCP/Lab06/synthesis/RegFile/RegFile.edf
rtl_netlist_file=e:/Embedded/Projects/POCP/Lab06/synthesis/RegFile/RegFile.srs
gate_netlist_file=e:/Embedded/Projects/POCP/Lab06/synthesis/RegFile/RegFile.srm
top_level=RegFile
proj_dir=e:/Embedded/Projects/POCP/Lab06/synthesis/RegFile
[Engine.Synthesis.Output]
ErrFile=e:/Embedded/Projects/POCP/Lab06/synthesis/analyze.err
ErrorCode=0
Result=OK
Errors=0
Warning=0
LastError=Synthesis succeeded.
