/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire [31:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [17:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  reg [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_74z;
  reg [19:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  reg [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  reg [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ! celloutsig_0_1z;
  assign celloutsig_1_4z = ! { celloutsig_1_0z[10:8], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = ! { celloutsig_1_1z[5:3], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = ! celloutsig_1_3z[3:0];
  assign celloutsig_1_12z = ! { in_data[105:104], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_18z = ! { celloutsig_1_0z[3:1], celloutsig_1_7z, celloutsig_1_17z };
  assign celloutsig_0_13z = ! { celloutsig_0_1z[7:3], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_15z = ! { celloutsig_0_1z[3:1], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_16z = ! { celloutsig_0_12z[4:3], celloutsig_0_9z };
  assign celloutsig_0_23z = ! { celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_0_31z = ! { celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_13z };
  assign celloutsig_0_8z = { in_data[22], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[3:1] };
  assign celloutsig_1_0z = in_data[181:165] % { 1'h1, in_data[185:170] };
  assign celloutsig_1_3z = celloutsig_1_0z[7:2] % { 1'h1, in_data[117:113] };
  assign celloutsig_1_5z = { in_data[163:162], celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, in_data[146:144] };
  assign celloutsig_1_14z = { celloutsig_1_0z[15:9], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_6z } % { 1'h1, celloutsig_1_8z[11:6], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_1z[5:3] % { 1'h1, celloutsig_1_16z[1], celloutsig_1_12z };
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z } % { 1'h1, celloutsig_0_9z[4:1] };
  assign celloutsig_0_38z = ~^ { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_3z = ~^ { in_data[30:17], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = ~^ celloutsig_0_1z[5:1];
  assign celloutsig_0_59z = ~^ { celloutsig_0_24z[10:2], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_7z = ~^ { in_data[91:87], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_0z[11:9], celloutsig_1_7z };
  assign celloutsig_1_13z = ~^ in_data[172:162];
  assign celloutsig_1_17z = ~^ celloutsig_1_14z[11:8];
  assign celloutsig_0_11z = ~^ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_1z[9:1], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_1z[2], celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_35z = { in_data[95:82], celloutsig_0_15z, celloutsig_0_5z } >> { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_31z, celloutsig_0_32z };
  assign celloutsig_0_37z = { celloutsig_0_35z[16:12], celloutsig_0_7z } >> { celloutsig_0_24z[4:0], celloutsig_0_19z };
  assign celloutsig_0_49z = celloutsig_0_24z >> { celloutsig_0_30z[2:0], celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_6z = celloutsig_0_1z[2:0] >> celloutsig_0_5z;
  assign celloutsig_0_74z = { celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_22z } >> { in_data[16:10], celloutsig_0_32z };
  assign celloutsig_1_8z = { in_data[178:165], celloutsig_1_6z, celloutsig_1_4z } >> { celloutsig_1_5z[2], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_5z[0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z } >> { celloutsig_0_1z[8:4], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_1z[9:8], celloutsig_0_0z } >> { celloutsig_0_1z[9:8], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_7z } >> { celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_25z = in_data[47:16] >> { celloutsig_0_12z[2:0], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_26z = { in_data[92:84], celloutsig_0_11z } >> { celloutsig_0_9z[3:0], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_15z } >> { celloutsig_0_17z[1:0], celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_5z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_75z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_0_75z = { celloutsig_0_38z, celloutsig_0_49z, celloutsig_0_59z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_15z };
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_1z = celloutsig_1_0z[10:3];
  always_latch
    if (!clkin_data[96]) celloutsig_1_16z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_17z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_17z = celloutsig_0_6z;
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[22:14], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[78] & in_data[51]) | (in_data[35] & in_data[16]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[3] & celloutsig_1_1z[0]) | (in_data[175] & celloutsig_1_1z[5]));
  assign celloutsig_0_19z = ~((celloutsig_0_8z[2] & celloutsig_0_17z[1]) | (celloutsig_0_5z[0] & celloutsig_0_2z));
  assign celloutsig_0_20z = ~((celloutsig_0_5z[2] & celloutsig_0_2z) | (in_data[13] & celloutsig_0_1z[9]));
  assign celloutsig_0_21z = ~((celloutsig_0_6z[0] & celloutsig_0_9z[2]) | (celloutsig_0_11z & celloutsig_0_14z));
  assign celloutsig_0_22z = ~((celloutsig_0_2z & celloutsig_0_6z[2]) | (celloutsig_0_10z[2] & celloutsig_0_9z[2]));
  assign celloutsig_0_28z = ~((celloutsig_0_4z & celloutsig_0_23z) | (celloutsig_0_24z[14] & celloutsig_0_4z));
  assign celloutsig_0_32z = ~((celloutsig_0_16z & celloutsig_0_25z[29]) | (celloutsig_0_23z & celloutsig_0_10z[2]));
  assign { out_data[128], out_data[98:96], out_data[39:32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
