#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Dec 10 09:47:12 2018
# Process ID: 3700
# Current directory: C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5712 C:\Users\Misca\Documents\KES-AMS\KES\Lab3\A2_vga_switches-repo-v2\A1_vga_2.xpr
# Log file: C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/vivado.log
# Journal file: C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo/lab3_a1_vga_v2_1.0 C:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo-v2/lab3_a1_vga_v2_1.0/src} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo/lab3_a1_vga_v2_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo/lab3_a1_vga_v2_1.0 C:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo-v2} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo/lab3_a1_vga_v2_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo/lab3_a1_vga_v2_1.0 C:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo-v2/lab3_a1_vga_v2_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo-v2/lab3_a1_vga_v2_1.0 [current_project]
update_ip_catalog
ipx::edit_ip_in_project -upgrade true -name lab3_a1_vga_v2_v1_0_project -directory C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.tmp/lab3_a1_vga_v2_v1_0_project c:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo-v2/lab3_a1_vga_v2_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property supported_families {zynq Pre-Production artix7 Production zynq Beta} [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Misca/Documents/KES-AMS/KES/Lab3/ip_repo-v2/lab3_a1_vga_v2_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_lab3_a1_vga_v2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:lab3_a1_vga_v2:1.0 [get_ips  design_1_lab3_a1_vga_v2_0_0] -log ip_upgrade.log
generate_target all [get_files  C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.ip_user_files -ipstatic_source_dir C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
remove_files C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_5bits ( Push buttons ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {sws_8bits} CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
set_property location {1060 106} [get_bd_intf_ports btns_5bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_5bits]
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_8bits ( DIP switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.sdk
file copy -force C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.runs/impl_1/design_1_wrapper.sysdef C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.sdk/design_1_wrapper.hdf

file copy -force C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.runs/impl_1/design_1_wrapper.sysdef C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.sdk -hwspec C:/Users/Misca/Documents/KES-AMS/KES/Lab3/A2_vga_switches-repo-v2/A1_vga_2.sdk/design_1_wrapper.hdf
