#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 10 15:09:22 2019
# Process ID: 6196
# Current directory: C:/Users/CK/Downloads/IP_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11824 C:\Users\CK\Downloads\IP_proj\IP_proj.xpr
# Log file: C:/Users/CK/Downloads/IP_proj/vivado.log
# Journal file: C:/Users/CK/Downloads/IP_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CK/Downloads/IP_proj/IP_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 719.477 ; gain = 95.746
update_compile_order -fileset sources_1
open_bd_design {C:/Users/CK/Downloads/IP_proj/IP_proj.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Successfully read diagram <system> from BD file <C:/Users/CK/Downloads/IP_proj/IP_proj.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 872.699 ; gain = 47.402
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/CK/Downloads/IP_proj/IP_proj.tmp/myip_v1_0_project c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 903.805 ; gain = 16.215
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/src/lab3_user_logic.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/hdl/myip_v1_0_S_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 919.012 ; gain = 31.422
update_compile_order -fileset sources_1
close_project
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force C:/Users/CK/Downloads/IP_proj/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj/IP_proj.sdk/system_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 10 15:12:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj/IP_proj.runs/synth_1/runme.log
[Thu Oct 10 15:12:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj/IP_proj.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 10 15:24:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj/IP_proj.runs/synth_1/runme.log
[Thu Oct 10 15:24:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 15:54:11 2019...
