#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3434.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3434.CLR[0] (FDCE_ZINI)                                                 2.136     2.146
data arrival time                                                                                       2.146

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                   2.538     2.538
clock uncertainty                                                                             0.000     2.538
cell hold time                                                                               -0.305     2.233
data required time                                                                                      2.233
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.233
data arrival time                                                                                       2.146
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.086


#Path 2
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3440.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3440.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3440.C[0] (FDCE_ZINI)                                                   2.354     2.354
clock uncertainty                                                                             0.000     2.354
cell hold time                                                                               -0.305     2.049
data required time                                                                                      2.049
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.049
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.238


#Path 3
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3454.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3454.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3454.C[0] (FDCE_ZINI)                                                   2.354     2.354
clock uncertainty                                                                             0.000     2.354
cell hold time                                                                               -0.305     2.049
data required time                                                                                      2.049
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.049
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.238


#Path 4
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3453.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3453.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3453.C[0] (FDCE_ZINI)                                                   2.354     2.354
clock uncertainty                                                                             0.000     2.354
cell hold time                                                                               -0.305     2.049
data required time                                                                                      2.049
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.049
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.238


#Path 5
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3452.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3452.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3452.C[0] (FDCE_ZINI)                                                   2.354     2.354
clock uncertainty                                                                             0.000     2.354
cell hold time                                                                               -0.305     2.049
data required time                                                                                      2.049
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.049
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.238


#Path 6
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3441.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3441.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3441.C[0] (FDCE_ZINI)                                                   2.354     2.354
clock uncertainty                                                                             0.000     2.354
cell hold time                                                                               -0.305     2.049
data required time                                                                                      2.049
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.049
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.238


#Path 7
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3439.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3439.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3439.C[0] (FDCE_ZINI)                                                   2.354     2.354
clock uncertainty                                                                             0.000     2.354
cell hold time                                                                               -0.305     2.049
data required time                                                                                      2.049
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.049
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.238


#Path 8
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3438.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3438.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3438.C[0] (FDCE_ZINI)                                                   2.354     2.354
clock uncertainty                                                                             0.000     2.354
cell hold time                                                                               -0.305     2.049
data required time                                                                                      2.049
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.049
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.238


#Path 9
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3442.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3442.CLR[0] (FDCE_ZINI)                                                 2.298     2.308
data arrival time                                                                                       2.308

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3442.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.308
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.310


#Path 10
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3443.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3443.CLR[0] (FDCE_ZINI)                                                 2.298     2.308
data arrival time                                                                                       2.308

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3443.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.308
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.310


#Path 11
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3444.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3444.CLR[0] (FDCE_ZINI)                                                 2.298     2.308
data arrival time                                                                                       2.308

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3444.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.308
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.310


#Path 12
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3445.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3445.CLR[0] (FDCE_ZINI)                                                 2.298     2.308
data arrival time                                                                                       2.308

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3445.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.308
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.310


#Path 13
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3451.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3451.CLR[0] (FDCE_ZINI)                                                 2.298     2.308
data arrival time                                                                                       2.308

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3451.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.308
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.310


#Path 14
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2790.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2790.CLR[0] (FDCE_ZINI)                                                 2.119     2.129
data arrival time                                                                                       2.129

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2790.C[0] (FDCE_ZINI)                                                   2.073     2.073
clock uncertainty                                                                             0.000     2.073
cell hold time                                                                               -0.305     1.768
data required time                                                                                      1.768
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.768
data arrival time                                                                                       2.129
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 15
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2791.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2791.CLR[0] (FDCE_ZINI)                                                 2.119     2.129
data arrival time                                                                                       2.129

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2791.C[0] (FDCE_ZINI)                                                   2.073     2.073
clock uncertainty                                                                             0.000     2.073
cell hold time                                                                               -0.305     1.768
data required time                                                                                      1.768
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.768
data arrival time                                                                                       2.129
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 16
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2805.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2805.CLR[0] (FDCE_ZINI)                                                 2.119     2.129
data arrival time                                                                                       2.129

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2805.C[0] (FDCE_ZINI)                                                   2.073     2.073
clock uncertainty                                                                             0.000     2.073
cell hold time                                                                               -0.305     1.768
data required time                                                                                      1.768
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.768
data arrival time                                                                                       2.129
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 17
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2792.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2792.CLR[0] (FDCE_ZINI)                                                 2.119     2.129
data arrival time                                                                                       2.129

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2792.C[0] (FDCE_ZINI)                                                   2.073     2.073
clock uncertainty                                                                             0.000     2.073
cell hold time                                                                               -0.305     1.768
data required time                                                                                      1.768
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.768
data arrival time                                                                                       2.129
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 18
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2793.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2793.CLR[0] (FDCE_ZINI)                                                 2.119     2.129
data arrival time                                                                                       2.129

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2793.C[0] (FDCE_ZINI)                                                   2.073     2.073
clock uncertainty                                                                             0.000     2.073
cell hold time                                                                               -0.305     1.768
data required time                                                                                      1.768
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.768
data arrival time                                                                                       2.129
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 19
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2806.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2806.CLR[0] (FDCE_ZINI)                                                 2.119     2.129
data arrival time                                                                                       2.129

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2806.C[0] (FDCE_ZINI)                                                   2.073     2.073
clock uncertainty                                                                             0.000     2.073
cell hold time                                                                               -0.305     1.768
data required time                                                                                      1.768
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.768
data arrival time                                                                                       2.129
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 20
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2804.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2804.CLR[0] (FDCE_ZINI)                                                 2.119     2.129
data arrival time                                                                                       2.129

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2804.C[0] (FDCE_ZINI)                                                   2.073     2.073
clock uncertainty                                                                             0.000     2.073
cell hold time                                                                               -0.305     1.768
data required time                                                                                      1.768
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.768
data arrival time                                                                                       2.129
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 21
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2577.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2577.CLR[0] (FDCE_ZINI)                                                 2.353     2.363
data arrival time                                                                                       2.363

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2577.C[0] (FDCE_ZINI)                                                   2.306     2.306
clock uncertainty                                                                             0.000     2.306
cell hold time                                                                               -0.305     2.001
data required time                                                                                      2.001
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.001
data arrival time                                                                                       2.363
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 22
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2576.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2576.CLR[0] (FDCE_ZINI)                                                 2.353     2.363
data arrival time                                                                                       2.363

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2576.C[0] (FDCE_ZINI)                                                   2.306     2.306
clock uncertainty                                                                             0.000     2.306
cell hold time                                                                               -0.305     2.001
data required time                                                                                      2.001
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.001
data arrival time                                                                                       2.363
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 23
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2575.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2575.CLR[0] (FDCE_ZINI)                                                 2.353     2.363
data arrival time                                                                                       2.363

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2575.C[0] (FDCE_ZINI)                                                   2.306     2.306
clock uncertainty                                                                             0.000     2.306
cell hold time                                                                               -0.305     2.001
data required time                                                                                      2.001
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.001
data arrival time                                                                                       2.363
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 24
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2574.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2574.CLR[0] (FDCE_ZINI)                                                 2.353     2.363
data arrival time                                                                                       2.363

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2574.C[0] (FDCE_ZINI)                                                   2.306     2.306
clock uncertainty                                                                             0.000     2.306
cell hold time                                                                               -0.305     2.001
data required time                                                                                      2.001
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.001
data arrival time                                                                                       2.363
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 25
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2589.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2589.CLR[0] (FDCE_ZINI)                                                 2.353     2.363
data arrival time                                                                                       2.363

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2589.C[0] (FDCE_ZINI)                                                   2.306     2.306
clock uncertainty                                                                             0.000     2.306
cell hold time                                                                               -0.305     2.001
data required time                                                                                      2.001
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.001
data arrival time                                                                                       2.363
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 26
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2588.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2588.CLR[0] (FDCE_ZINI)                                                 2.353     2.363
data arrival time                                                                                       2.363

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2588.C[0] (FDCE_ZINI)                                                   2.306     2.306
clock uncertainty                                                                             0.000     2.306
cell hold time                                                                               -0.305     2.001
data required time                                                                                      2.001
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.001
data arrival time                                                                                       2.363
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 27
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2590.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2590.CLR[0] (FDCE_ZINI)                                                 2.353     2.363
data arrival time                                                                                       2.363

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2590.C[0] (FDCE_ZINI)                                                   2.306     2.306
clock uncertainty                                                                             0.000     2.306
cell hold time                                                                               -0.305     2.001
data required time                                                                                      2.001
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -2.001
data arrival time                                                                                       2.363
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.361


#Path 28
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2786.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2786.CLR[0] (FDCE_ZINI)                                                 2.243     2.253
data arrival time                                                                                       2.253

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2786.C[0] (FDCE_ZINI)                                                   2.188     2.188
clock uncertainty                                                                             0.000     2.188
cell hold time                                                                               -0.305     1.883
data required time                                                                                      1.883
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.883
data arrival time                                                                                       2.253
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.369


#Path 29
Startpoint: $auto$ff.cc:266:slice$2362.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2366.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2362.C[0] (FDCE_ZINI)                                                                                                                1.708     1.708
$auto$ff.cc:266:slice$2362.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.112     1.820
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   0.524     2.344
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.146     2.490
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.490
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.490
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.490
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.091     2.581
$auto$ff.cc:266:slice$2366.D[0] (FDCE_ZINI)                                                                                                                0.000     2.581
data arrival time                                                                                                                                                    2.581

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2366.C[0] (FDCE_ZINI)                                                                                                                2.016     2.016
clock uncertainty                                                                                                                                          0.000     2.016
cell hold time                                                                                                                                             0.194     2.210
data required time                                                                                                                                                   2.210
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -2.210
data arrival time                                                                                                                                                    2.581
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.371


#Path 30
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3436.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3436.CLR[0] (FDCE_ZINI)                                                 2.432     2.442
data arrival time                                                                                       2.442

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3436.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.442
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.444


#Path 31
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3437.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3437.CLR[0] (FDCE_ZINI)                                                 2.432     2.442
data arrival time                                                                                       2.442

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3437.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.442
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.444


#Path 32
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3435.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3435.CLR[0] (FDCE_ZINI)                                                 2.432     2.442
data arrival time                                                                                       2.442

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3435.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.442
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.444


#Path 33
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3446.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3446.CLR[0] (FDCE_ZINI)                                                 2.432     2.442
data arrival time                                                                                       2.442

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3446.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.442
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.444


#Path 34
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3447.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3447.CLR[0] (FDCE_ZINI)                                                 2.432     2.442
data arrival time                                                                                       2.442

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3447.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.442
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.444


#Path 35
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3450.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3450.CLR[0] (FDCE_ZINI)                                                 2.432     2.442
data arrival time                                                                                       2.442

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3450.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.442
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.444


#Path 36
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3449.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3449.CLR[0] (FDCE_ZINI)                                                 2.432     2.442
data arrival time                                                                                       2.442

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3449.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.442
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.444


#Path 37
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3448.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$3448.CLR[0] (FDCE_ZINI)                                                 2.432     2.442
data arrival time                                                                                       2.442

clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3448.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.442
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.444


#Path 38
Startpoint: $auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2574.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2573.C[0] (FDCE_ZINI)                                                                                                                2.081     2.081
$auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     2.180
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     2.788
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.054     2.948
$auto$ff.cc:266:slice$2574.D[0] (FDCE_ZINI)                                                                                                                0.000     2.948
data arrival time                                                                                                                                                    2.948

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2574.C[0] (FDCE_ZINI)                                                                                                                2.306     2.306
clock uncertainty                                                                                                                                          0.000     2.306
cell hold time                                                                                                                                             0.194     2.500
data required time                                                                                                                                                   2.500
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -2.500
data arrival time                                                                                                                                                    2.948
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.448


#Path 39
Startpoint: $auto$ff.cc:266:slice$2810.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2811.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2810.C[0] (FDCE_ZINI)                                                                                                                0.718     0.718
$auto$ff.cc:266:slice$2810.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.817
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     1.425
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.531
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.531
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.531
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.531
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.054     1.585
$auto$ff.cc:266:slice$2811.D[0] (FDCE_ZINI)                                                                                                                0.000     1.585
data arrival time                                                                                                                                                    1.585

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2811.C[0] (FDCE_ZINI)                                                                                                                0.938     0.938
clock uncertainty                                                                                                                                          0.000     0.938
cell hold time                                                                                                                                             0.194     1.132
data required time                                                                                                                                                   1.132
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.132
data arrival time                                                                                                                                                    1.585
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.453


#Path 40
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2795.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2795.CLR[0] (FDCE_ZINI)                                                 2.265     2.275
data arrival time                                                                                       2.275

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2795.C[0] (FDCE_ZINI)                                                   2.122     2.122
clock uncertainty                                                                             0.000     2.122
cell hold time                                                                               -0.305     1.817
data required time                                                                                      1.817
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.817
data arrival time                                                                                       2.275
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.458


#Path 41
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2794.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2794.CLR[0] (FDCE_ZINI)                                                 2.265     2.275
data arrival time                                                                                       2.275

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2794.C[0] (FDCE_ZINI)                                                   2.122     2.122
clock uncertainty                                                                             0.000     2.122
cell hold time                                                                               -0.305     1.817
data required time                                                                                      1.817
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.817
data arrival time                                                                                       2.275
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.458


#Path 42
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2797.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2797.CLR[0] (FDCE_ZINI)                                                 2.265     2.275
data arrival time                                                                                       2.275

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2797.C[0] (FDCE_ZINI)                                                   2.122     2.122
clock uncertainty                                                                             0.000     2.122
cell hold time                                                                               -0.305     1.817
data required time                                                                                      1.817
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.817
data arrival time                                                                                       2.275
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.458


#Path 43
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2803.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2803.CLR[0] (FDCE_ZINI)                                                 2.265     2.275
data arrival time                                                                                       2.275

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2803.C[0] (FDCE_ZINI)                                                   2.122     2.122
clock uncertainty                                                                             0.000     2.122
cell hold time                                                                               -0.305     1.817
data required time                                                                                      1.817
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.817
data arrival time                                                                                       2.275
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.458


#Path 44
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2796.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2796.CLR[0] (FDCE_ZINI)                                                 2.265     2.275
data arrival time                                                                                       2.275

clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2796.C[0] (FDCE_ZINI)                                                   2.122     2.122
clock uncertainty                                                                             0.000     2.122
cell hold time                                                                               -0.305     1.817
data required time                                                                                      1.817
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.817
data arrival time                                                                                       2.275
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.458


#Path 45
Startpoint: $auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2576.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2573.C[0] (FDCE_ZINI)                                                                                                                2.081     2.081
$auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     2.180
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     2.788
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.065     2.959
$auto$ff.cc:266:slice$2576.D[0] (FDCE_ZINI)                                                                                                                0.000     2.959
data arrival time                                                                                                                                                    2.959

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2576.C[0] (FDCE_ZINI)                                                                                                                2.306     2.306
clock uncertainty                                                                                                                                          0.000     2.306
cell hold time                                                                                                                                             0.194     2.500
data required time                                                                                                                                                   2.500
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -2.500
data arrival time                                                                                                                                                    2.959
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.459


#Path 46
Startpoint: $auto$ff.cc:266:slice$2810.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2813.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2810.C[0] (FDCE_ZINI)                                                                                                                0.718     0.718
$auto$ff.cc:266:slice$2810.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.817
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     1.425
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.531
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.531
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.531
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.531
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.065     1.596
$auto$ff.cc:266:slice$2813.D[0] (FDCE_ZINI)                                                                                                                0.000     1.596
data arrival time                                                                                                                                                    1.596

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2813.C[0] (FDCE_ZINI)                                                                                                                0.938     0.938
clock uncertainty                                                                                                                                          0.000     0.938
cell hold time                                                                                                                                             0.194     1.132
data required time                                                                                                                                                   1.132
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.132
data arrival time                                                                                                                                                    1.596
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.464


#Path 47
Startpoint: $auto$ff.cc:266:slice$3907.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3911.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3907.C[0] (FDCE_ZINI)                                                                                                                0.997     0.997
$auto$ff.cc:266:slice$3907.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.112     1.109
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   0.524     1.633
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.146     1.779
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.779
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.779
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.779
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.091     1.870
$auto$ff.cc:266:slice$3911.D[0] (FDCE_ZINI)                                                                                                                0.000     1.870
data arrival time                                                                                                                                                    1.870

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3911.C[0] (FDCE_ZINI)                                                                                                                1.204     1.204
clock uncertainty                                                                                                                                          0.000     1.204
cell hold time                                                                                                                                             0.194     1.398
data required time                                                                                                                                                   1.398
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.398
data arrival time                                                                                                                                                    1.870
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.471


#Path 48
Startpoint: $auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2577.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2573.C[0] (FDCE_ZINI)                                                                                                                2.081     2.081
$auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     2.180
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     2.788
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.090     2.984
$auto$ff.cc:266:slice$2577.D[0] (FDCE_ZINI)                                                                                                                0.000     2.984
data arrival time                                                                                                                                                    2.984

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2577.C[0] (FDCE_ZINI)                                                                                                                2.306     2.306
clock uncertainty                                                                                                                                          0.000     2.306
cell hold time                                                                                                                                             0.194     2.500
data required time                                                                                                                                                   2.500
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -2.500
data arrival time                                                                                                                                                    2.984
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.484


#Path 49
Startpoint: $auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2575.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2573.C[0] (FDCE_ZINI)                                                                                                                2.081     2.081
$auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     2.180
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     2.788
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.091     2.985
$auto$ff.cc:266:slice$2575.D[0] (FDCE_ZINI)                                                                                                                0.000     2.985
data arrival time                                                                                                                                                    2.985

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2575.C[0] (FDCE_ZINI)                                                                                                                2.306     2.306
clock uncertainty                                                                                                                                          0.000     2.306
cell hold time                                                                                                                                             0.194     2.500
data required time                                                                                                                                                   2.500
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -2.500
data arrival time                                                                                                                                                    2.985
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.485


#Path 50
Startpoint: $auto$ff.cc:266:slice$2810.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2814.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2810.C[0] (FDCE_ZINI)                                                                                                                0.718     0.718
$auto$ff.cc:266:slice$2810.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.817
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     1.425
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.531
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.531
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.531
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.531
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.090     1.621
$auto$ff.cc:266:slice$2814.D[0] (FDCE_ZINI)                                                                                                                0.000     1.621
data arrival time                                                                                                                                                    1.621

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2814.C[0] (FDCE_ZINI)                                                                                                                0.938     0.938
clock uncertainty                                                                                                                                          0.000     0.938
cell hold time                                                                                                                                             0.194     1.132
data required time                                                                                                                                                   1.132
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.132
data arrival time                                                                                                                                                    1.621
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.489


#Path 51
Startpoint: $auto$ff.cc:266:slice$2810.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2812.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2810.C[0] (FDCE_ZINI)                                                                                                                0.718     0.718
$auto$ff.cc:266:slice$2810.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.817
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     1.425
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.531
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.531
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.531
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.531
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.091     1.622
$auto$ff.cc:266:slice$2812.D[0] (FDCE_ZINI)                                                                                                                0.000     1.622
data arrival time                                                                                                                                                    1.622

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2812.C[0] (FDCE_ZINI)                                                                                                                0.938     0.938
clock uncertainty                                                                                                                                          0.000     0.938
cell hold time                                                                                                                                             0.194     1.132
data required time                                                                                                                                                   1.132
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.132
data arrival time                                                                                                                                                    1.622
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.490


#Path 52
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2580.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2580.CLR[0] (FDCE_ZINI)                                                 2.483     2.493
data arrival time                                                                                       2.493

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2580.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.493
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.495


#Path 53
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2581.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2581.CLR[0] (FDCE_ZINI)                                                 2.483     2.493
data arrival time                                                                                       2.493

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2581.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.493
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.495


#Path 54
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2579.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2579.CLR[0] (FDCE_ZINI)                                                 2.483     2.493
data arrival time                                                                                       2.493

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2579.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.493
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.495


#Path 55
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2587.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2587.CLR[0] (FDCE_ZINI)                                                 2.483     2.493
data arrival time                                                                                       2.493

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2587.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.493
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.495


#Path 56
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2578.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2578.CLR[0] (FDCE_ZINI)                                                 2.483     2.493
data arrival time                                                                                       2.493

clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2578.C[0] (FDCE_ZINI)                                                   2.303     2.303
clock uncertainty                                                                             0.000     2.303
cell hold time                                                                               -0.305     1.998
data required time                                                                                      1.998
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.998
data arrival time                                                                                       2.493
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.495


#Path 57
Startpoint: $auto$ff.cc:266:slice$3907.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3907.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3907.C[0] (FDCE_ZINI)                                                                    0.997     0.997
$auto$ff.cc:266:slice$3907.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.109
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     1.633
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                       0.056     1.689
$auto$ff.cc:266:slice$3907.D[0] (FDCE_ZINI)                                                                    0.000     1.689
data arrival time                                                                                                        1.689

clock parallel_scheme.block0.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3907.C[0] (FDCE_ZINI)                                                                    0.997     0.997
clock uncertainty                                                                                              0.000     0.997
cell hold time                                                                                                 0.194     1.191
data required time                                                                                                       1.191
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.191
data arrival time                                                                                                        1.689
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.498


#Path 58
Startpoint: $auto$ff.cc:266:slice$3460.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3460.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3460.C[0] (FDCE_ZINI)                                                                    1.574     1.574
$auto$ff.cc:266:slice$3460.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.686
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     2.210
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                       0.056     2.266
$auto$ff.cc:266:slice$3460.D[0] (FDCE_ZINI)                                                                    0.000     2.266
data arrival time                                                                                                        2.266

clock parallel_scheme.block2.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3460.C[0] (FDCE_ZINI)                                                                    1.574     1.574
clock uncertainty                                                                                              0.000     1.574
cell hold time                                                                                                 0.194     1.768
data required time                                                                                                       1.768
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.768
data arrival time                                                                                                        2.266
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.498


#Path 59
Startpoint: $auto$ff.cc:266:slice$2341.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2341.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$2341.C[0] (FDCE_ZINI)                                                                    1.348     1.348
$auto$ff.cc:266:slice$2341.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.460
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     1.984
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                       0.056     2.040
$auto$ff.cc:266:slice$2341.D[0] (FDCE_ZINI)                                                                    0.000     2.040
data arrival time                                                                                                        2.040

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$2341.C[0] (FDCE_ZINI)                                                                    1.348     1.348
clock uncertainty                                                                                              0.000     1.348
cell hold time                                                                                                 0.194     1.542
data required time                                                                                                       1.542
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.542
data arrival time                                                                                                        2.040
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.498


#Path 60
Startpoint: $auto$ff.cc:266:slice$3676.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3676.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3676.C[0] (FDCE_ZINI)                                                                    1.003     1.003
$auto$ff.cc:266:slice$3676.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.115
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     1.639
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                       0.056     1.695
$auto$ff.cc:266:slice$3676.D[0] (FDCE_ZINI)                                                                    0.000     1.695
data arrival time                                                                                                        1.695

clock parallel_scheme.block1.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3676.C[0] (FDCE_ZINI)                                                                    1.003     1.003
clock uncertainty                                                                                              0.000     1.003
cell hold time                                                                                                 0.194     1.197
data required time                                                                                                       1.197
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.197
data arrival time                                                                                                        1.695
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.498


#Path 61
Startpoint: $auto$ff.cc:266:slice$3223.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3223.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3223.C[0] (FDCE_ZINI)                                                                    1.745     1.745
$auto$ff.cc:266:slice$3223.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.857
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     2.381
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                       0.056     2.437
$auto$ff.cc:266:slice$3223.D[0] (FDCE_ZINI)                                                                    0.000     2.437
data arrival time                                                                                                        2.437

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3223.C[0] (FDCE_ZINI)                                                                    1.745     1.745
clock uncertainty                                                                                              0.000     1.745
cell hold time                                                                                                 0.194     1.939
data required time                                                                                                       1.939
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.939
data arrival time                                                                                                        2.437
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.498


#Path 62
Startpoint: $auto$ff.cc:266:slice$3244.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3244.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3244.C[0] (FDCE_ZINI)                                                                    1.898     1.898
$auto$ff.cc:266:slice$3244.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     2.010
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     2.534
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                       0.056     2.590
$auto$ff.cc:266:slice$3244.D[0] (FDCE_ZINI)                                                                    0.000     2.590
data arrival time                                                                                                        2.590

clock parallel_scheme.block3.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3244.C[0] (FDCE_ZINI)                                                                    1.898     1.898
clock uncertainty                                                                                              0.000     1.898
cell hold time                                                                                                 0.194     2.092
data required time                                                                                                       2.092
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -2.092
data arrival time                                                                                                        2.590
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.498


#Path 63
Startpoint: $auto$ff.cc:266:slice$2362.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2362.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$2362.C[0] (FDCE_ZINI)                                                                    1.708     1.708
$auto$ff.cc:266:slice$2362.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.820
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     2.344
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                       0.056     2.400
$auto$ff.cc:266:slice$2362.D[0] (FDCE_ZINI)                                                                    0.000     2.400
data arrival time                                                                                                        2.400

clock parallel_scheme.block7.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$2362.C[0] (FDCE_ZINI)                                                                    1.708     1.708
clock uncertainty                                                                                              0.000     1.708
cell hold time                                                                                                 0.194     1.902
data required time                                                                                                       1.902
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.902
data arrival time                                                                                                        2.400
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.498


#Path 64
Startpoint: $auto$ff.cc:266:slice$2268.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$4420.CE[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2268.C[0] (FDCE_ZINI)                                                   1.465     1.465
$auto$ff.cc:266:slice$2268.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.099     1.564
$auto$ff.cc:266:slice$4420.CE[0] (FDCE_ZINI)                                                  0.685     2.249
data arrival time                                                                                       2.249

clock parallel_scheme.block0.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$4420.C[0] (FDCE_ZINI)                                                   1.742     1.742
clock uncertainty                                                                             0.000     1.742
cell hold time                                                                               -0.011     1.731
data required time                                                                                      1.731
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.731
data arrival time                                                                                       2.249
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.518


#Path 65
Startpoint: $auto$ff.cc:266:slice$2293.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3509.CE[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2293.C[0] (FDCE_ZINI)                                                   0.706     0.706
$auto$ff.cc:266:slice$2293.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.099     0.805
$auto$ff.cc:266:slice$3509.CE[0] (FDCE_ZINI)                                                  0.878     1.683
data arrival time                                                                                       1.683

clock parallel_scheme.block1.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3509.C[0] (FDCE_ZINI)                                                   1.173     1.173
clock uncertainty                                                                             0.000     1.173
cell hold time                                                                               -0.011     1.162
data required time                                                                                      1.162
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.162
data arrival time                                                                                       1.683
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.521


#Path 66
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3440.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3440.CE[0] (FDCE_ZINI)                                                           0.430     2.866
data arrival time                                                                                                2.866

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3440.C[0] (FDCE_ZINI)                                                            2.354     2.354
clock uncertainty                                                                                      0.000     2.354
cell hold time                                                                                        -0.011     2.343
data required time                                                                                               2.343
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.343
data arrival time                                                                                                2.866
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.523


#Path 67
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3454.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3454.CE[0] (FDCE_ZINI)                                                           0.430     2.866
data arrival time                                                                                                2.866

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3454.C[0] (FDCE_ZINI)                                                            2.354     2.354
clock uncertainty                                                                                      0.000     2.354
cell hold time                                                                                        -0.011     2.343
data required time                                                                                               2.343
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.343
data arrival time                                                                                                2.866
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.523


#Path 68
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3452.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3452.CE[0] (FDCE_ZINI)                                                           0.430     2.866
data arrival time                                                                                                2.866

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3452.C[0] (FDCE_ZINI)                                                            2.354     2.354
clock uncertainty                                                                                      0.000     2.354
cell hold time                                                                                        -0.011     2.343
data required time                                                                                               2.343
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.343
data arrival time                                                                                                2.866
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.523


#Path 69
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3439.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3439.CE[0] (FDCE_ZINI)                                                           0.430     2.866
data arrival time                                                                                                2.866

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3439.C[0] (FDCE_ZINI)                                                            2.354     2.354
clock uncertainty                                                                                      0.000     2.354
cell hold time                                                                                        -0.011     2.343
data required time                                                                                               2.343
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.343
data arrival time                                                                                                2.866
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.523


#Path 70
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3438.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3438.CE[0] (FDCE_ZINI)                                                           0.430     2.866
data arrival time                                                                                                2.866

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3438.C[0] (FDCE_ZINI)                                                            2.354     2.354
clock uncertainty                                                                                      0.000     2.354
cell hold time                                                                                        -0.011     2.343
data required time                                                                                               2.343
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.343
data arrival time                                                                                                2.866
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.523


#Path 71
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3453.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3453.CE[0] (FDCE_ZINI)                                                           0.430     2.866
data arrival time                                                                                                2.866

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3453.C[0] (FDCE_ZINI)                                                            2.354     2.354
clock uncertainty                                                                                      0.000     2.354
cell hold time                                                                                        -0.011     2.343
data required time                                                                                               2.343
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.343
data arrival time                                                                                                2.866
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.523


#Path 72
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3441.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3441.CE[0] (FDCE_ZINI)                                                           0.430     2.866
data arrival time                                                                                                2.866

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3441.C[0] (FDCE_ZINI)                                                            2.354     2.354
clock uncertainty                                                                                      0.000     2.354
cell hold time                                                                                        -0.011     2.343
data required time                                                                                               2.343
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.343
data arrival time                                                                                                2.866
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.523


#Path 73
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3451.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3451.CE[0] (FDCE_ZINI)                                                           0.380     2.816
data arrival time                                                                                                2.816

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3451.C[0] (FDCE_ZINI)                                                            2.303     2.303
clock uncertainty                                                                                      0.000     2.303
cell hold time                                                                                        -0.011     2.292
data required time                                                                                               2.292
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.292
data arrival time                                                                                                2.816
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.525


#Path 74
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3444.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3444.CE[0] (FDCE_ZINI)                                                           0.380     2.816
data arrival time                                                                                                2.816

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3444.C[0] (FDCE_ZINI)                                                            2.303     2.303
clock uncertainty                                                                                      0.000     2.303
cell hold time                                                                                        -0.011     2.292
data required time                                                                                               2.292
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.292
data arrival time                                                                                                2.816
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.525


#Path 75
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3442.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3442.CE[0] (FDCE_ZINI)                                                           0.380     2.816
data arrival time                                                                                                2.816

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3442.C[0] (FDCE_ZINI)                                                            2.303     2.303
clock uncertainty                                                                                      0.000     2.303
cell hold time                                                                                        -0.011     2.292
data required time                                                                                               2.292
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.292
data arrival time                                                                                                2.816
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.525


#Path 76
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3445.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3445.CE[0] (FDCE_ZINI)                                                           0.380     2.816
data arrival time                                                                                                2.816

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3445.C[0] (FDCE_ZINI)                                                            2.303     2.303
clock uncertainty                                                                                      0.000     2.303
cell hold time                                                                                        -0.011     2.292
data required time                                                                                               2.292
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.292
data arrival time                                                                                                2.816
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.525


#Path 77
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3443.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3443.CE[0] (FDCE_ZINI)                                                           0.380     2.816
data arrival time                                                                                                2.816

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3443.C[0] (FDCE_ZINI)                                                            2.303     2.303
clock uncertainty                                                                                      0.000     2.303
cell hold time                                                                                        -0.011     2.292
data required time                                                                                               2.292
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.292
data arrival time                                                                                                2.816
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.525


#Path 78
Startpoint: $auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2579.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2573.C[0] (FDCE_ZINI)                                                                                                                2.081     2.081
$auto$ff.cc:266:slice$2573.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     2.180
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     2.788
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.894
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.894
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.039     2.933
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.933
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.933
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.933
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.091     3.024
$auto$ff.cc:266:slice$2579.D[0] (FDCE_ZINI)                                                                                                                0.000     3.024
data arrival time                                                                                                                                                    3.024

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2579.C[0] (FDCE_ZINI)                                                                                                                2.303     2.303
clock uncertainty                                                                                                                                          0.000     2.303
cell hold time                                                                                                                                             0.194     2.497
data required time                                                                                                                                                   2.497
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -2.497
data arrival time                                                                                                                                                    3.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.527


#Path 79
Startpoint: $auto$ff.cc:266:slice$2594.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2595.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2594.C[0] (FDCE_ZINI)                                                                                                                0.786     0.786
$auto$ff.cc:266:slice$2594.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.885
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     1.493
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.599
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.599
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.599
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.599
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.054     1.653
$auto$ff.cc:266:slice$2595.D[0] (FDCE_ZINI)                                                                                                                0.000     1.653
data arrival time                                                                                                                                                    1.653

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2595.C[0] (FDCE_ZINI)                                                                                                                0.926     0.926
clock uncertainty                                                                                                                                          0.000     0.926
cell hold time                                                                                                                                             0.194     1.120
data required time                                                                                                                                                   1.120
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.120
data arrival time                                                                                                                                                    1.653
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.533


#Path 80
Startpoint: $auto$ff.cc:266:slice$2594.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2597.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2594.C[0] (FDCE_ZINI)                                                                                                                0.786     0.786
$auto$ff.cc:266:slice$2594.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.885
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     1.493
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.599
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.599
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.599
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.599
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.065     1.664
$auto$ff.cc:266:slice$2597.D[0] (FDCE_ZINI)                                                                                                                0.000     1.664
data arrival time                                                                                                                                                    1.664

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2597.C[0] (FDCE_ZINI)                                                                                                                0.926     0.926
clock uncertainty                                                                                                                                          0.000     0.926
cell hold time                                                                                                                                             0.194     1.120
data required time                                                                                                                                                   1.120
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.120
data arrival time                                                                                                                                                    1.664
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.544


#Path 81
Startpoint: $auto$ff.cc:266:slice$2341.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2345.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2341.C[0] (FDCE_ZINI)                                                                                                                1.348     1.348
$auto$ff.cc:266:slice$2341.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.112     1.460
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   0.524     1.984
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.146     2.130
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.130
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.130
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.130
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.091     2.221
$auto$ff.cc:266:slice$2345.D[0] (FDCE_ZINI)                                                                                                                0.000     2.221
data arrival time                                                                                                                                                    2.221

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2345.C[0] (FDCE_ZINI)                                                                                                                1.474     1.474
clock uncertainty                                                                                                                                          0.000     1.474
cell hold time                                                                                                                                             0.194     1.668
data required time                                                                                                                                                   1.668
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.668
data arrival time                                                                                                                                                    2.221
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.553


#Path 82
Startpoint: $auto$ff.cc:266:slice$3674.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3675.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3674.C[0] (FDCE_ZINI)                                                                                                                0.829     0.829
$auto$ff.cc:266:slice$3674.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.928
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.672     1.600
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.706
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.706
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.706
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.706
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.054     1.760
$auto$ff.cc:266:slice$3675.D[0] (FDCE_ZINI)                                                                                                                0.000     1.760
data arrival time                                                                                                                                                    1.760

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3675.C[0] (FDCE_ZINI)                                                                                                                1.003     1.003
clock uncertainty                                                                                                                                          0.000     1.003
cell hold time                                                                                                                                             0.194     1.197
data required time                                                                                                                                                   1.197
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.197
data arrival time                                                                                                                                                    1.760
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.563


#Path 83
Startpoint: $auto$ff.cc:266:slice$2594.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2598.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2594.C[0] (FDCE_ZINI)                                                                                                                0.786     0.786
$auto$ff.cc:266:slice$2594.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.885
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     1.493
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.599
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.599
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.599
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.599
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.090     1.689
$auto$ff.cc:266:slice$2598.D[0] (FDCE_ZINI)                                                                                                                0.000     1.689
data arrival time                                                                                                                                                    1.689

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2598.C[0] (FDCE_ZINI)                                                                                                                0.926     0.926
clock uncertainty                                                                                                                                          0.000     0.926
cell hold time                                                                                                                                             0.194     1.120
data required time                                                                                                                                                   1.120
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.120
data arrival time                                                                                                                                                    1.689
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.569


#Path 84
Startpoint: $auto$ff.cc:266:slice$3653.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3654.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3653.C[0] (FDCE_ZINI)                                                                                                                1.679     1.679
$auto$ff.cc:266:slice$3653.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     1.778
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     2.386
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     2.492
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.492
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.492
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.492
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.054     2.546
$auto$ff.cc:266:slice$3654.D[0] (FDCE_ZINI)                                                                                                                0.000     2.546
data arrival time                                                                                                                                                    2.546

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3654.C[0] (FDCE_ZINI)                                                                                                                1.783     1.783
clock uncertainty                                                                                                                                          0.000     1.783
cell hold time                                                                                                                                             0.194     1.977
data required time                                                                                                                                                   1.977
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.977
data arrival time                                                                                                                                                    2.546
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.570


#Path 85
Startpoint: $auto$ff.cc:266:slice$2594.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2596.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2594.C[0] (FDCE_ZINI)                                                                                                                0.786     0.786
$auto$ff.cc:266:slice$2594.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.885
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     1.493
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.599
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.599
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.599
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.599
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.091     1.690
$auto$ff.cc:266:slice$2596.D[0] (FDCE_ZINI)                                                                                                                0.000     1.690
data arrival time                                                                                                                                                    1.690

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2596.C[0] (FDCE_ZINI)                                                                                                                0.926     0.926
clock uncertainty                                                                                                                                          0.000     0.926
cell hold time                                                                                                                                             0.194     1.120
data required time                                                                                                                                                   1.120
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.120
data arrival time                                                                                                                                                    1.690
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.570


#Path 86
Startpoint: enable.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$3434.CE[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
enable.inpad[0] (.input)                                                                               0.000     0.000
$iopadmap$PUF.enable.I[0] (IBUF_VPR)                                                                   0.000     0.000
$iopadmap$PUF.enable.O[0] (IBUF_VPR)                                                                   0.010     0.010
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.in[0] (.names)                        2.383     2.393
$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753.out[0] (.names)                       0.043     2.436
$auto$ff.cc:266:slice$3434.CE[0] (FDCE_ZINI)                                                           0.662     3.098
data arrival time                                                                                                3.098

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                            2.538     2.538
clock uncertainty                                                                                      0.000     2.538
cell hold time                                                                                        -0.011     2.527
data required time                                                                                               2.527
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -2.527
data arrival time                                                                                                3.098
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.572


#Path 87
Startpoint: $auto$ff.cc:266:slice$3674.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3677.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3674.C[0] (FDCE_ZINI)                                                                                                                0.829     0.829
$auto$ff.cc:266:slice$3674.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     0.928
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.672     1.600
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     1.706
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.706
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.706
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     1.706
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.065     1.771
$auto$ff.cc:266:slice$3677.D[0] (FDCE_ZINI)                                                                                                                0.000     1.771
data arrival time                                                                                                                                                    1.771

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3677.C[0] (FDCE_ZINI)                                                                                                                1.003     1.003
clock uncertainty                                                                                                                                          0.000     1.003
cell hold time                                                                                                                                             0.194     1.197
data required time                                                                                                                                                   1.197
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.197
data arrival time                                                                                                                                                    1.771
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.574


#Path 88
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2374.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2374.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block7.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2374.C[0] (FDCE_ZINI)                                                   2.016     2.016
clock uncertainty                                                                             0.000     2.016
cell hold time                                                                               -0.305     1.711
data required time                                                                                      1.711
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.711
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.576


#Path 89
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2368.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2368.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block7.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2368.C[0] (FDCE_ZINI)                                                   2.016     2.016
clock uncertainty                                                                             0.000     2.016
cell hold time                                                                               -0.305     1.711
data required time                                                                                      1.711
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.711
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.576


#Path 90
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2367.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2367.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block7.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2367.C[0] (FDCE_ZINI)                                                   2.016     2.016
clock uncertainty                                                                             0.000     2.016
cell hold time                                                                               -0.305     1.711
data required time                                                                                      1.711
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.711
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.576


#Path 91
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2365.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2365.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block7.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2365.C[0] (FDCE_ZINI)                                                   2.016     2.016
clock uncertainty                                                                             0.000     2.016
cell hold time                                                                               -0.305     1.711
data required time                                                                                      1.711
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.711
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.576


#Path 92
Startpoint: reset.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : $auto$ff.cc:266:slice$2366.CLR[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
reset.inpad[0] (.input)                                                                       0.000     0.000
$iopadmap$PUF.reset.I[0] (IBUF_VPR)                                                           0.000     0.000
$iopadmap$PUF.reset.O[0] (IBUF_VPR)                                                           0.010     0.010
$auto$ff.cc:266:slice$2366.CLR[0] (FDCE_ZINI)                                                 2.277     2.287
data arrival time                                                                                       2.287

clock parallel_scheme.block7.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2366.C[0] (FDCE_ZINI)                                                   2.016     2.016
clock uncertainty                                                                             0.000     2.016
cell hold time                                                                               -0.305     1.711
data required time                                                                                      1.711
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -1.711
data arrival time                                                                                       2.287
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.576


#Path 93
Startpoint: $auto$ff.cc:266:slice$3653.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3656.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3653.C[0] (FDCE_ZINI)                                                                                                                1.679     1.679
$auto$ff.cc:266:slice$3653.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.099     1.778
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                   0.608     2.386
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.106     2.492
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.492
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.492
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.492
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.065     2.557
$auto$ff.cc:266:slice$3656.D[0] (FDCE_ZINI)                                                                                                                0.000     2.557
data arrival time                                                                                                                                                    2.557

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3656.C[0] (FDCE_ZINI)                                                                                                                1.783     1.783
clock uncertainty                                                                                                                                          0.000     1.783
cell hold time                                                                                                                                             0.194     1.977
data required time                                                                                                                                                   1.977
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.977
data arrival time                                                                                                                                                    2.557
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.581


#Path 94
Startpoint: $auto$ff.cc:266:slice$3460.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3461.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3460.C[0] (FDCE_ZINI)                                                                    1.574     1.574
$auto$ff.cc:266:slice$3460.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.686
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     2.210
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                       0.143     2.353
$auto$ff.cc:266:slice$3461.D[0] (FDCE_ZINI)                                                                    0.000     2.353
data arrival time                                                                                                        2.353

clock parallel_scheme.block2.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3461.C[0] (FDCE_ZINI)                                                                    1.574     1.574
clock uncertainty                                                                                              0.000     1.574
cell hold time                                                                                                 0.194     1.768
data required time                                                                                                       1.768
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.768
data arrival time                                                                                                        2.353
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.585


#Path 95
Startpoint: $auto$ff.cc:266:slice$2341.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2342.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$2341.C[0] (FDCE_ZINI)                                                                    1.348     1.348
$auto$ff.cc:266:slice$2341.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.460
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     1.984
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                       0.143     2.127
$auto$ff.cc:266:slice$2342.D[0] (FDCE_ZINI)                                                                    0.000     2.127
data arrival time                                                                                                        2.127

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$2342.C[0] (FDCE_ZINI)                                                                    1.348     1.348
clock uncertainty                                                                                              0.000     1.348
cell hold time                                                                                                 0.194     1.542
data required time                                                                                                       1.542
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.542
data arrival time                                                                                                        2.127
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.585


#Path 96
Startpoint: $auto$ff.cc:266:slice$3907.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3908.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3907.C[0] (FDCE_ZINI)                                                                    0.997     0.997
$auto$ff.cc:266:slice$3907.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.109
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     1.633
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                       0.143     1.776
$auto$ff.cc:266:slice$3908.D[0] (FDCE_ZINI)                                                                    0.000     1.776
data arrival time                                                                                                        1.776

clock parallel_scheme.block0.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3908.C[0] (FDCE_ZINI)                                                                    0.997     0.997
clock uncertainty                                                                                              0.000     0.997
cell hold time                                                                                                 0.194     1.191
data required time                                                                                                       1.191
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.191
data arrival time                                                                                                        1.776
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.585


#Path 97
Startpoint: $auto$ff.cc:266:slice$3223.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3224.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3223.C[0] (FDCE_ZINI)                                                                    1.745     1.745
$auto$ff.cc:266:slice$3223.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.857
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     2.381
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                       0.143     2.524
$auto$ff.cc:266:slice$3224.D[0] (FDCE_ZINI)                                                                    0.000     2.524
data arrival time                                                                                                        2.524

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3224.C[0] (FDCE_ZINI)                                                                    1.745     1.745
clock uncertainty                                                                                              0.000     1.745
cell hold time                                                                                                 0.194     1.939
data required time                                                                                                       1.939
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.939
data arrival time                                                                                                        2.524
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.585


#Path 98
Startpoint: $auto$ff.cc:266:slice$3244.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3245.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3244.C[0] (FDCE_ZINI)                                                                    1.898     1.898
$auto$ff.cc:266:slice$3244.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     2.010
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     2.534
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                       0.143     2.677
$auto$ff.cc:266:slice$3245.D[0] (FDCE_ZINI)                                                                    0.000     2.677
data arrival time                                                                                                        2.677

clock parallel_scheme.block3.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$3245.C[0] (FDCE_ZINI)                                                                    1.898     1.898
clock uncertainty                                                                                              0.000     1.898
cell hold time                                                                                                 0.194     2.092
data required time                                                                                                       2.092
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -2.092
data arrival time                                                                                                        2.677
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.585


#Path 99
Startpoint: $auto$ff.cc:266:slice$2362.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2363.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$2362.C[0] (FDCE_ZINI)                                                                    1.708     1.708
$auto$ff.cc:266:slice$2362.Q[0] (FDCE_ZINI) [clock-to-output]                                                  0.112     1.820
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                       0.524     2.344
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O2[0] (CARRY4_VPR)                       0.143     2.487
$auto$ff.cc:266:slice$2363.D[0] (FDCE_ZINI)                                                                    0.000     2.487
data arrival time                                                                                                        2.487

clock parallel_scheme.block7.second_mux_out (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                        0.000     0.000
$auto$ff.cc:266:slice$2363.C[0] (FDCE_ZINI)                                                                    1.708     1.708
clock uncertainty                                                                                              0.000     1.708
cell hold time                                                                                                 0.194     1.902
data required time                                                                                                       1.902
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.902
data arrival time                                                                                                        2.487
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.585


#Path 100
Startpoint: $auto$ff.cc:266:slice$3460.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3467.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : hold

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3460.C[0] (FDCE_ZINI)                                                                                                                1.574     1.574
$auto$ff.cc:266:slice$3460.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.112     1.686
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   0.524     2.210
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.146     2.356
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.356
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.356
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.356
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.039     2.395
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     2.395
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     2.395
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     2.395
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.054     2.449
$auto$ff.cc:266:slice$3467.D[0] (FDCE_ZINI)                                                                                                                0.000     2.449
data arrival time                                                                                                                                                    2.449

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3467.C[0] (FDCE_ZINI)                                                                                                                1.659     1.659
clock uncertainty                                                                                                                                          0.000     1.659
cell hold time                                                                                                                                             0.194     1.853
data required time                                                                                                                                                   1.853
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  -1.853
data arrival time                                                                                                                                                    2.449
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                          0.596


#End of timing report
