/* verilator lint_off WIDTH */
// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mem_read_metadata (
        clk,
        reset,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        iface_req_V,
        iface_req_V_ap_vld,
        iface_req_V_ap_ack,
        iface_resp_V,
        iface_resp_V_ap_vld,
        iface_resp_V_ap_ack,
        addr_V,
        metadata_metadata_address0,
        metadata_metadata_ce0,
        metadata_metadata_we0,
        metadata_metadata_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_st7_fsm_6 = 3'b110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv34_0 = 34'b0000000000000000000000000000000000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [76:0] iface_req_V;
output   iface_req_V_ap_vld;
input   iface_req_V_ap_ack;
input  [44:0] iface_resp_V;
input   iface_resp_V_ap_vld;
output   iface_resp_V_ap_ack;
input  [31:0] addr_V;
output  [2:0] metadata_metadata_address0;
output   metadata_metadata_ce0;
output   metadata_metadata_we0;
output  [31:0] metadata_metadata_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[76:0] iface_req_V;
reg iface_req_V_ap_vld;
reg iface_resp_V_ap_ack;
reg metadata_metadata_ce0;
reg metadata_metadata_we0;
reg   [2:0] ap_CS_fsm = 3'b000;
wire   [7:0] n_fields_V_fu_178_p1;
reg   [7:0] n_fields_V_reg_266;
wire   [0:0] tmp_2_fu_192_p2;
reg   [0:0] tmp_2_reg_274;
wire   [0:0] exitcond_fu_186_p2;
reg    ap_sig_ioackin_iface_req_V_ap_ack;
wire   [2:0] i_V_fu_236_p2;
reg    ap_sig_bdd_64;
wire   [2:0] i_fu_248_p2;
reg   [2:0] i_reg_286;
wire   [63:0] tmp_i_fu_254_p1;
reg   [63:0] tmp_i_reg_291;
wire   [0:0] exitcond_i_fu_242_p2;
wire   [31:0] mdata_1_q0;
reg   [31:0] mdata_load_reg_301;
reg   [2:0] mdata_1_address0;
reg    mdata_1_ce0;
reg    mdata_1_we0;
reg   [31:0] mdata_1_d0;
reg   [2:0] p_s_reg_125;
reg   [2:0] i_i_reg_137;
wire   [63:0] tmp_6_fu_231_p1;
reg   [31:0] tmp_addr_V_2_fu_42;
wire   [31:0] tmp_addr_V_fu_200_p2;
wire   [76:0] tmp_fu_153_p4;
wire   [76:0] tmp_228_fu_206_p4;
reg    ap_reg_ioackin_iface_req_V_ap_ack = 1'b0;
wire   [31:0] tmp_28_fu_173_p1;
wire   [31:0] tmp_30_fu_226_p1;
wire   [7:0] p_cast2_fu_182_p1;
reg   [2:0] ap_NS_fsm;


mem_read_metadata_mdata_1 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
mdata_1_U(
    .clk( clk ),
    .reset( reset ),
    .address0( mdata_1_address0 ),
    .ce0( mdata_1_ce0 ),
    .we0( mdata_1_we0 ),
    .d0( mdata_1_d0 ),
    .q0( mdata_1_q0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_iface_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_iface_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_iface_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack) | (ap_start == ap_const_logic_0))) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & ~((exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack))))) begin
            ap_reg_ioackin_iface_req_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == iface_req_V_ap_ack) & ~(ap_start == ap_const_logic_0)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_1 == iface_req_V_ap_ack)))) begin
            ap_reg_ioackin_iface_req_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) & ~(exitcond_fu_186_p2 == ap_const_lv1_0))) begin
        i_i_reg_137 <= ap_const_lv3_0;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        i_i_reg_137 <= i_reg_286;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~ap_sig_bdd_64)) begin
        p_s_reg_125 <= i_V_fu_236_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0))) begin
        p_s_reg_125 <= ap_const_lv3_1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & ~((exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)))) begin
        tmp_addr_V_2_fu_42 <= tmp_addr_V_fu_200_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack) | (ap_start == ap_const_logic_0)))) begin
        tmp_addr_V_2_fu_42 <= addr_V;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_reg_286 <= i_fu_248_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        mdata_load_reg_301 <= mdata_1_q0;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0))) begin
        n_fields_V_reg_266 <= n_fields_V_fu_178_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_186_p2 == ap_const_lv1_0) & ~((exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)))) begin
        tmp_2_reg_274 <= tmp_2_fu_192_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_242_p2))) begin
        tmp_i_reg_291[0] <= tmp_i_fu_254_p1[0];
tmp_i_reg_291[1] <= tmp_i_fu_254_p1[1];
tmp_i_reg_291[2] <= tmp_i_fu_254_p1[2];
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond_i_fu_242_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_i_fu_242_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond_i_fu_242_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_i_fu_242_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_iface_req_V_ap_ack assign process. ///
always @ (iface_req_V_ap_ack or ap_reg_ioackin_iface_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_iface_req_V_ap_ack)) begin
        ap_sig_ioackin_iface_req_V_ap_ack = iface_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_iface_req_V_ap_ack = ap_const_logic_1;
    end
end

/// iface_req_V assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_2_fu_192_p2 or exitcond_fu_186_p2 or ap_sig_ioackin_iface_req_V_ap_ack or tmp_fu_153_p4 or tmp_228_fu_206_p4)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & ~((exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)))) begin
        iface_req_V = tmp_228_fu_206_p4;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack) | (ap_start == ap_const_logic_0)))) begin
        iface_req_V = tmp_fu_153_p4;
    end else begin
        iface_req_V = 'bx;
    end
end

/// iface_req_V_ap_vld assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_2_fu_192_p2 or exitcond_fu_186_p2 or ap_reg_ioackin_iface_req_V_ap_ack)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_iface_req_V_ap_ack)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_reg_ioackin_iface_req_V_ap_ack)))) begin
        iface_req_V_ap_vld = ap_const_logic_1;
    end else begin
        iface_req_V_ap_vld = ap_const_logic_0;
    end
end

/// iface_resp_V_ap_ack assign process. ///
always @ (ap_CS_fsm or iface_resp_V_ap_vld or tmp_2_reg_274 or ap_sig_bdd_64)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(tmp_2_reg_274 == ap_const_lv1_0) & ~ap_sig_bdd_64))) begin
        iface_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        iface_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// mdata_1_address0 assign process. ///
always @ (ap_CS_fsm or tmp_i_fu_254_p1 or tmp_6_fu_231_p1)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        mdata_1_address0 = tmp_6_fu_231_p1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        mdata_1_address0 = ap_const_lv64_0;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        mdata_1_address0 = tmp_i_fu_254_p1;
    end else begin
        mdata_1_address0 = 'bx;
    end
end

/// mdata_1_ce0 assign process. ///
always @ (ap_CS_fsm or iface_resp_V_ap_vld or ap_sig_bdd_64)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~ap_sig_bdd_64) | (ap_ST_st5_fsm_4 == ap_CS_fsm))) begin
        mdata_1_ce0 = ap_const_logic_1;
    end else begin
        mdata_1_ce0 = ap_const_logic_0;
    end
end

/// mdata_1_d0 assign process. ///
always @ (ap_CS_fsm or tmp_28_fu_173_p1 or tmp_30_fu_226_p1)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        mdata_1_d0 = tmp_30_fu_226_p1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        mdata_1_d0 = tmp_28_fu_173_p1;
    end else begin
        mdata_1_d0 = 'bx;
    end
end

/// mdata_1_we0 assign process. ///
always @ (ap_CS_fsm or iface_resp_V_ap_vld or tmp_2_reg_274 or ap_sig_bdd_64)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(tmp_2_reg_274 == ap_const_lv1_0) & ~ap_sig_bdd_64))) begin
        mdata_1_we0 = ap_const_logic_1;
    end else begin
        mdata_1_we0 = ap_const_logic_0;
    end
end

/// metadata_metadata_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        metadata_metadata_ce0 = ap_const_logic_1;
    end else begin
        metadata_metadata_ce0 = ap_const_logic_0;
    end
end

/// metadata_metadata_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        metadata_metadata_we0 = ap_const_logic_1;
    end else begin
        metadata_metadata_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or iface_resp_V_ap_vld or tmp_2_fu_192_p2 or exitcond_fu_186_p2 or ap_sig_ioackin_iface_req_V_ap_ack or ap_sig_bdd_64 or exitcond_i_fu_242_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~((ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack) | (ap_start == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(iface_resp_V_ap_vld == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st3_fsm_2 : 
            if (((exitcond_fu_186_p2 == ap_const_lv1_0) & ~((exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else if ((~((exitcond_fu_186_p2 == ap_const_lv1_0) & ~(tmp_2_fu_192_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) & ~(exitcond_fu_186_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if (~ap_sig_bdd_64) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if (~(ap_const_lv1_0 == exitcond_i_fu_242_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_64 assign process. ///
always @ (iface_resp_V_ap_vld or tmp_2_reg_274)
begin
    ap_sig_bdd_64 = ((iface_resp_V_ap_vld == ap_const_logic_0) & ~(tmp_2_reg_274 == ap_const_lv1_0));
end
assign exitcond_fu_186_p2 = (p_s_reg_125 == ap_const_lv3_6? 1'b1: 1'b0);
assign exitcond_i_fu_242_p2 = (i_i_reg_137 == ap_const_lv3_6? 1'b1: 1'b0);
assign i_V_fu_236_p2 = (p_s_reg_125 + ap_const_lv3_1);
assign i_fu_248_p2 = (i_i_reg_137 + ap_const_lv3_1);
assign metadata_metadata_address0 = tmp_i_reg_291;
assign metadata_metadata_d0 = mdata_load_reg_301;
assign n_fields_V_fu_178_p1 = iface_resp_V[7:0];
assign p_cast2_fu_182_p1 = $unsigned(p_s_reg_125);
assign tmp_228_fu_206_p4 = {{{ap_const_lv11_0}, {tmp_addr_V_fu_200_p2}}, {ap_const_lv34_0}};
assign tmp_28_fu_173_p1 = iface_resp_V[31:0];
assign tmp_2_fu_192_p2 = (p_cast2_fu_182_p1 < n_fields_V_reg_266? 1'b1: 1'b0);
assign tmp_30_fu_226_p1 = iface_resp_V[31:0];
assign tmp_6_fu_231_p1 = $unsigned(p_s_reg_125);
assign tmp_addr_V_fu_200_p2 = (tmp_addr_V_2_fu_42 + ap_const_lv32_4);
assign tmp_fu_153_p4 = {{{ap_const_lv11_0}, {addr_V}}, {ap_const_lv34_0}};
assign tmp_i_fu_254_p1 = $unsigned(i_i_reg_137);
always @ (posedge clk)
begin
    tmp_i_reg_291[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end



endmodule //mem_read_metadata

// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module findif_Polytype_s (
        clk,
        reset,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_m_ds_id_write,
        begin_m_index,
        p_read2,
        p_read3,
        p_read4,
        pred_val_V,
        g_dtu_iface_req_V,
        g_dtu_iface_req_V_ap_vld,
        g_dtu_iface_req_V_ap_ack,
        g_dtu_iface_resp_V,
        g_dtu_iface_resp_V_ap_vld,
        g_dtu_iface_resp_V_ap_ack,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b000000;
parameter    ap_ST_st2_fsm_1 = 6'b1;
parameter    ap_ST_st3_fsm_2 = 6'b10;
parameter    ap_ST_st4_fsm_3 = 6'b11;
parameter    ap_ST_st5_fsm_4 = 6'b100;
parameter    ap_ST_st6_fsm_5 = 6'b101;
parameter    ap_ST_st7_fsm_6 = 6'b110;
parameter    ap_ST_st8_fsm_7 = 6'b111;
parameter    ap_ST_st9_fsm_8 = 6'b1000;
parameter    ap_ST_st10_fsm_9 = 6'b1001;
parameter    ap_ST_st11_fsm_10 = 6'b1010;
parameter    ap_ST_st12_fsm_11 = 6'b1011;
parameter    ap_ST_st13_fsm_12 = 6'b1100;
parameter    ap_ST_st14_fsm_13 = 6'b1101;
parameter    ap_ST_st15_fsm_14 = 6'b1110;
parameter    ap_ST_st16_fsm_15 = 6'b1111;
parameter    ap_ST_st17_fsm_16 = 6'b10000;
parameter    ap_ST_st18_fsm_17 = 6'b10001;
parameter    ap_ST_st19_fsm_18 = 6'b10010;
parameter    ap_ST_st20_fsm_19 = 6'b10011;
parameter    ap_ST_st21_fsm_20 = 6'b10100;
parameter    ap_ST_st22_fsm_21 = 6'b10101;
parameter    ap_ST_st23_fsm_22 = 6'b10110;
parameter    ap_ST_st24_fsm_23 = 6'b10111;
parameter    ap_ST_st25_fsm_24 = 6'b11000;
parameter    ap_ST_st26_fsm_25 = 6'b11001;
parameter    ap_ST_st27_fsm_26 = 6'b11010;
parameter    ap_ST_st28_fsm_27 = 6'b11011;
parameter    ap_ST_st29_fsm_28 = 6'b11100;
parameter    ap_ST_st30_fsm_29 = 6'b11101;
parameter    ap_ST_st31_fsm_30 = 6'b11110;
parameter    ap_ST_st32_fsm_31 = 6'b11111;
parameter    ap_ST_st33_fsm_32 = 6'b100000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_B = 8'b1011;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] agg_result_m_ds_id_write;
input  [31:0] begin_m_index;
input  [7:0] p_read2;
input  [7:0] p_read3;
input  [31:0] p_read4;
input  [2:0] pred_val_V;
output  [105:0] g_dtu_iface_req_V;
output   g_dtu_iface_req_V_ap_vld;
input   g_dtu_iface_req_V_ap_ack;
input  [51:0] g_dtu_iface_resp_V;
input   g_dtu_iface_resp_V_ap_vld;
output   g_dtu_iface_resp_V_ap_ack;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[105:0] g_dtu_iface_req_V;
reg g_dtu_iface_req_V_ap_vld;
reg g_dtu_iface_resp_V_ap_ack;
reg   [5:0] ap_CS_fsm = 6'b000000;
wire   [31:0] temp_data_q1;
reg   [31:0] reg_284;
wire   [31:0] temp_data_q0;
reg   [0:0] or_cond2_reg_759;
reg   [0:0] or_cond3_reg_765;
reg   [30:0] reg_289;
reg   [14:0] reg_293;
reg   [0:0] or_cond_reg_753;
reg   [0:0] sel_tmp8_i_reg_676;
reg   [30:0] reg_297;
reg   [0:0] sel_tmp4_i_reg_747;
wire   [7:0] p_read_2_read_fu_108_p2;
wire   [0:0] sel_tmp6_i_fu_319_p2;
reg   [0:0] sel_tmp6_i_reg_671;
wire   [0:0] sel_tmp8_i_fu_325_p2;
wire   [0:0] sel_tmp10_i_fu_331_p2;
reg   [0:0] sel_tmp10_i_reg_683;
wire   [0:0] sel_tmp12_i_fu_337_p2;
reg   [0:0] sel_tmp12_i_reg_688;
wire   [2:0] pred_val_V_read_read_fu_114_p2;
wire   [10:0] tmp_8_fu_343_p1;
reg   [10:0] tmp_8_reg_714;
wire   [0:0] tmp_i5_fu_347_p2;
reg   [0:0] tmp_i5_reg_720;
wire   [2:0] temp_data_addr_gep_fu_157_p3;
reg   [2:0] temp_data_addr_reg_724;
wire   [2:0] temp_data_addr_1_gep_fu_164_p3;
reg   [2:0] temp_data_addr_1_reg_730;
wire   [2:0] temp_data_addr_2_gep_fu_171_p3;
reg   [2:0] temp_data_addr_2_reg_735;
wire   [0:0] sel_tmp_i_fu_353_p2;
reg   [0:0] sel_tmp_i_reg_741;
wire   [0:0] sel_tmp4_i_fu_363_p2;
wire   [0:0] or_cond_fu_368_p2;
wire   [0:0] or_cond2_fu_376_p2;
wire   [0:0] or_cond3_fu_382_p2;
wire   [0:0] tmp_i_fu_388_p2;
reg   [0:0] tmp_i_reg_771;
reg    ap_sig_ioackin_g_dtu_iface_req_V_ap_ack;
wire   [21:0] tmp_9_fu_393_p1;
reg   [21:0] tmp_9_reg_775;
wire   [63:0] tmp_i_49_fu_415_p1;
reg   [63:0] tmp_i_49_reg_780;
reg    ap_sig_bdd_170;
wire   [0:0] tmp_14_i_fu_419_p2;
wire   [7:0] tmp_10_fu_434_p1;
reg   [7:0] tmp_10_reg_788;
wire   [0:0] grp_fu_301_p2;
reg   [0:0] tmp_s_reg_793;
reg   [31:0] temp_data_load_13_reg_797;
wire   [31:0] begin_m_index_assign_fu_498_p2;
wire   [0:0] newSel11_fu_474_p3;
wire   [0:0] newSel5_fu_491_p3;
reg   [0:0] p_01_i_phi_fu_216_p14;
wire   [15:0] tmp_24_fu_504_p1;
reg   [15:0] tmp_24_reg_823;
wire   [0:0] tmp_4_fu_508_p2;
wire   [15:0] tmp_23_fu_513_p1;
reg   [15:0] tmp_23_reg_833;
wire   [0:0] tmp_3_fu_517_p2;
wire   [7:0] tmp_22_fu_522_p1;
reg   [7:0] tmp_22_reg_843;
wire   [0:0] tmp_2_fu_526_p2;
wire   [7:0] tmp_21_fu_531_p1;
reg   [7:0] tmp_21_reg_853;
wire   [0:0] tmp_1_fu_535_p2;
wire   [7:0] tmp_19_fu_540_p1;
reg   [7:0] tmp_19_reg_863;
wire   [15:0] tmp_20_fu_544_p1;
reg   [15:0] tmp_20_reg_869;
reg   [31:0] t_y_1_reg_875;
wire   [0:0] grp_fu_307_p2;
reg   [0:0] tmp_i_i9_reg_880;
wire   [0:0] tmp1_fu_573_p2;
reg   [0:0] tmp1_reg_885;
wire   [0:0] newSel6_fu_578_p3;
reg   [0:0] newSel6_reg_890;
wire   [0:0] newSel7_fu_585_p3;
reg   [0:0] newSel7_reg_895;
wire   [0:0] newSel8_fu_592_p3;
reg   [0:0] newSel8_reg_900;
wire   [0:0] icmp_fu_599_p2;
reg   [0:0] icmp_reg_905;
wire   [0:0] icmp1_fu_605_p2;
reg   [0:0] icmp1_reg_910;
wire   [0:0] grp_fu_313_p2;
reg   [0:0] icmp7_reg_915;
wire   [0:0] sel_tmp1_i_fu_639_p2;
reg   [0:0] sel_tmp1_i_reg_920;
wire   [0:0] newSel_fu_645_p3;
reg   [0:0] newSel_reg_925;
wire   [0:0] newSel1_fu_650_p3;
reg   [0:0] newSel1_reg_930;
wire   [0:0] newSel2_fu_657_p3;
reg   [0:0] newSel2_reg_935;
reg   [2:0] temp_data_address0;
reg    temp_data_ce0;
reg    temp_data_we0;
wire   [31:0] temp_data_d0;
reg   [2:0] temp_data_address1;
reg    temp_data_ce1;
reg   [31:0] p_iterator_Polytype_m_index_read_assign_reg_192;
reg   [7:0] i_i_reg_202;
reg   [0:0] p_01_i_reg_213;
wire   [0:0] tmp_7_fu_453_p2;
wire   [105:0] r_V_cast_fu_406_p1;
wire   [105:0] r_V_1_cast_fu_448_p1;
reg    ap_reg_ioackin_g_dtu_iface_req_V_ap_ack = 1'b0;
wire   [0:0] sel_tmp2_i_fu_358_p2;
wire   [0:0] or_cond1_fu_372_p2;
wire   [96:0] r_V_fu_397_p4;
wire   [8:0] i_i_cast_fu_411_p1;
wire   [8:0] i_fu_424_p2;
wire   [31:0] val_assign_13_cast1_fu_430_p1;
wire   [96:0] r_V_1_fu_438_p5;
wire   [0:0] sel_tmp1_i1_fu_459_p2;
wire   [0:0] newSel9_fu_463_p3;
wire   [0:0] newSel10_fu_468_p3;
wire   [0:0] newSel3_fu_481_p3;
wire   [0:0] newSel4_fu_486_p3;
wire   [0:0] tmp_i_i1_fu_568_p2;
wire   [0:0] tmp_i6_fu_548_p2;
wire   [0:0] tmp_8_i_fu_553_p2;
wire   [0:0] tmp_9_i_fu_558_p2;
wire   [0:0] tmp_10_i_fu_563_p2;
wire   [6:0] grp_fu_254_p4;
wire   [0:0] tmp_fu_635_p2;
wire   [0:0] icmp2_fu_611_p2;
wire   [0:0] icmp3_fu_617_p2;
wire   [0:0] icmp4_fu_623_p2;
wire   [0:0] icmp5_fu_629_p2;
reg   [5:0] ap_NS_fsm;


findif_Polytype_s_temp_data #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
temp_data_U(
    .clk( clk ),
    .reset( reset ),
    .address0( temp_data_address0 ),
    .ce0( temp_data_ce0 ),
    .we0( temp_data_we0 ),
    .d0( temp_data_d0 ),
    .q0( temp_data_q0 ),
    .address1( temp_data_address1 ),
    .ce1( temp_data_ce1 ),
    .q1( temp_data_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_g_dtu_iface_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_g_dtu_iface_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2)))) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & ~((ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
            ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_1 == g_dtu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (ap_const_logic_1 == g_dtu_iface_req_V_ap_ack) & ~ap_sig_bdd_170))) begin
            ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_388_p2) & (ap_const_lv1_0 == tmp_i5_reg_720) & ~((ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)))) begin
        i_i_reg_202 <= ap_const_lv8_0;
    end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(g_dtu_iface_resp_V_ap_vld == ap_const_logic_0))) begin
        i_i_reg_202 <= tmp_10_reg_788;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st9_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_reg_771) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == tmp_s_reg_793))) begin
        p_01_i_reg_213 <= tmp_7_fu_453_p2;
    end else if ((ap_ST_st27_fsm_26 == ap_CS_fsm)) begin
        p_01_i_reg_213 <= tmp_1_fu_535_p2;
    end else if ((ap_ST_st24_fsm_23 == ap_CS_fsm)) begin
        p_01_i_reg_213 <= tmp_2_fu_526_p2;
    end else if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        p_01_i_reg_213 <= tmp_3_fu_517_p2;
    end else if ((ap_ST_st18_fsm_17 == ap_CS_fsm)) begin
        p_01_i_reg_213 <= tmp_4_fu_508_p2;
    end else if (((ap_ST_st12_fsm_11 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm))) begin
        p_01_i_reg_213 <= grp_fu_301_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st9_fsm_8 == ap_CS_fsm) & (((ap_const_lv1_0 == tmp_i_reg_771) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0)) | ((ap_const_lv1_0 == tmp_i_reg_771) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & (ap_const_lv1_0 == newSel11_fu_474_p3)) | ((ap_const_lv1_0 == tmp_i_reg_771) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0) & ~(ap_const_lv1_0 == newSel5_fu_491_p3)) | ((ap_const_lv1_0 == tmp_i_reg_771) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & (ap_const_lv1_0 == tmp_s_reg_793)) | ((ap_const_lv1_0 == tmp_i_reg_771) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & (ap_const_lv1_0 == tmp_s_reg_793)) | ((ap_const_lv1_0 == tmp_i_reg_771) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0) & (ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((ap_const_lv1_0 == tmp_i_reg_771) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((ap_const_lv1_0 == tmp_i_reg_771) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | ((ap_const_lv1_0 == tmp_i_reg_771) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1))))) begin
        p_iterator_Polytype_m_index_read_assign_reg_192 <= begin_m_index_assign_fu_498_p2;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        p_iterator_Polytype_m_index_read_assign_reg_192 <= begin_m_index;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st29_fsm_28 == ap_CS_fsm))) begin
        reg_284 <= temp_data_q0;
    end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | (ap_ST_st14_fsm_13 == ap_CS_fsm) | ((ap_ST_st28_fsm_27 == ap_CS_fsm) & (or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765)))) begin
        reg_284 <= temp_data_q1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st32_fsm_31 == ap_CS_fsm) & ~(ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == or_cond_reg_753) & (ap_const_lv1_0 == sel_tmp12_i_reg_688))) begin
        icmp1_reg_910 <= icmp1_fu_605_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st32_fsm_31 == ap_CS_fsm))) begin
        icmp7_reg_915 <= grp_fu_313_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st32_fsm_31 == ap_CS_fsm) & ~(ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == or_cond_reg_753) & ~(ap_const_lv1_0 == sel_tmp12_i_reg_688))) begin
        icmp_reg_905 <= icmp_fu_599_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_const_lv1_0 == or_cond_reg_753) & ~(ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st33_fsm_32 == ap_CS_fsm))) begin
        newSel1_reg_930 <= newSel1_fu_650_p3;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_const_lv1_0 == or_cond3_reg_765) & ~(or_cond2_reg_759 == ap_const_lv1_0) & (ap_ST_st33_fsm_32 == ap_CS_fsm))) begin
        newSel2_reg_935 <= newSel2_fu_657_p3;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((~(ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == or_cond_reg_753) & (ap_ST_st30_fsm_29 == ap_CS_fsm))) begin
        newSel6_reg_890 <= newSel6_fu_578_p3;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_const_lv1_0 == or_cond_reg_753) & ~(ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st30_fsm_29 == ap_CS_fsm))) begin
        newSel7_reg_895 <= newSel7_fu_585_p3;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_const_lv1_0 == or_cond3_reg_765) & ~(or_cond2_reg_759 == ap_const_lv1_0) & (ap_ST_st30_fsm_29 == ap_CS_fsm))) begin
        newSel8_reg_900 <= newSel8_fu_592_p3;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((~(ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == or_cond_reg_753) & (ap_ST_st33_fsm_32 == ap_CS_fsm))) begin
        newSel_reg_925 <= newSel_fu_645_p3;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        or_cond2_reg_759 <= or_cond2_fu_376_p2;
        or_cond3_reg_765 <= or_cond3_fu_382_p2;
        or_cond_reg_753 <= or_cond_fu_368_p2;
        sel_tmp4_i_reg_747 <= sel_tmp4_i_fu_363_p2;
        sel_tmp_i_reg_741 <= sel_tmp_i_fu_353_p2;
        tmp_8_reg_714 <= tmp_8_fu_343_p1;
        tmp_i5_reg_720 <= tmp_i5_fu_347_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st31_fsm_30 == ap_CS_fsm)) | ((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st32_fsm_31 == ap_CS_fsm)))) begin
        reg_289 <= {{temp_data_q1[ap_const_lv32_1F : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((((ap_ST_st32_fsm_31 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond_reg_753) & ~(ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == sel_tmp8_i_reg_676)) | ((ap_ST_st32_fsm_31 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond_reg_753) & ~(ap_const_lv1_0 == or_cond3_reg_765) & (ap_const_lv1_0 == sel_tmp8_i_reg_676)))) begin
        reg_293 <= {{temp_data_q0[ap_const_lv32_F : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((((ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st32_fsm_31 == ap_CS_fsm) & ~(or_cond2_reg_759 == ap_const_lv1_0) & ~(ap_const_lv1_0 == sel_tmp4_i_reg_747)) | ((ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st32_fsm_31 == ap_CS_fsm) & ~(or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp4_i_reg_747)))) begin
        reg_297 <= {{temp_data_q0[ap_const_lv32_1F : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        sel_tmp10_i_reg_683 <= sel_tmp10_i_fu_331_p2;
        sel_tmp12_i_reg_688 <= sel_tmp12_i_fu_337_p2;
        sel_tmp6_i_reg_671 <= sel_tmp6_i_fu_319_p2;
        sel_tmp8_i_reg_676 <= sel_tmp8_i_fu_325_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st33_fsm_32 == ap_CS_fsm))) begin
        sel_tmp1_i_reg_920 <= sel_tmp1_i_fu_639_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st29_fsm_28 == ap_CS_fsm))) begin
        t_y_1_reg_875 <= temp_data_q1;
        tmp_i_i9_reg_880 <= grp_fu_307_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        temp_data_load_13_reg_797 <= temp_data_q0;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_ST_st30_fsm_29 == ap_CS_fsm))) begin
        tmp1_reg_885 <= tmp1_fu_573_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))))) begin
        tmp_10_reg_788 <= tmp_10_fu_434_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st29_fsm_28 == ap_CS_fsm) & ~(ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == or_cond_reg_753))) begin
        tmp_19_reg_863 <= tmp_19_fu_540_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st29_fsm_28 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond_reg_753) & ~(ap_const_lv1_0 == or_cond3_reg_765))) begin
        tmp_20_reg_869 <= tmp_20_fu_544_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        tmp_21_reg_853 <= tmp_21_fu_531_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        tmp_22_reg_843 <= tmp_22_fu_522_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        tmp_23_reg_833 <= tmp_23_fu_513_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st17_fsm_16 == ap_CS_fsm)) begin
        tmp_24_reg_823 <= tmp_24_fu_504_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_388_p2) & ~((ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)))) begin
        tmp_9_reg_775 <= tmp_9_fu_393_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))))) begin
        tmp_i_49_reg_780[0] <= tmp_i_49_fu_415_p1[0];
tmp_i_49_reg_780[1] <= tmp_i_49_fu_415_p1[1];
tmp_i_49_reg_780[2] <= tmp_i_49_fu_415_p1[2];
tmp_i_49_reg_780[3] <= tmp_i_49_fu_415_p1[3];
tmp_i_49_reg_780[4] <= tmp_i_49_fu_415_p1[4];
tmp_i_49_reg_780[5] <= tmp_i_49_fu_415_p1[5];
tmp_i_49_reg_780[6] <= tmp_i_49_fu_415_p1[6];
tmp_i_49_reg_780[7] <= tmp_i_49_fu_415_p1[7];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)))) begin
        tmp_i_reg_771 <= tmp_i_fu_388_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        tmp_s_reg_793 <= grp_fu_301_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or p_read_2_read_fu_108_p2 or pred_val_V_read_read_fu_114_p2 or tmp_i_reg_771 or tmp_s_reg_793 or newSel11_fu_474_p3 or newSel5_fu_491_p3 or p_01_i_phi_fu_216_p14)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st9_fsm_8 == ap_CS_fsm) & (~(ap_const_lv1_0 == tmp_i_reg_771) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(ap_const_lv1_0 == newSel11_fu_474_p3)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0) & (ap_const_lv1_0 == newSel5_fu_491_p3)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == tmp_s_reg_793) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or p_read_2_read_fu_108_p2 or pred_val_V_read_read_fu_114_p2 or tmp_i_reg_771 or tmp_s_reg_793 or newSel11_fu_474_p3 or newSel5_fu_491_p3 or p_01_i_phi_fu_216_p14)
begin
    if (((ap_ST_st9_fsm_8 == ap_CS_fsm) & (~(ap_const_lv1_0 == tmp_i_reg_771) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(ap_const_lv1_0 == newSel11_fu_474_p3)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0) & (ap_const_lv1_0 == newSel5_fu_491_p3)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == tmp_s_reg_793) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_g_dtu_iface_req_V_ap_ack assign process. ///
always @ (g_dtu_iface_req_V_ap_ack or ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)) begin
        ap_sig_ioackin_g_dtu_iface_req_V_ap_ack = g_dtu_iface_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_g_dtu_iface_req_V_ap_ack = ap_const_logic_1;
    end
end

/// g_dtu_iface_req_V assign process. ///
always @ (ap_CS_fsm or tmp_i5_reg_720 or tmp_i_fu_388_p2 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or ap_sig_bdd_170 or tmp_14_i_fu_419_p2 or r_V_cast_fu_406_p1 or r_V_1_cast_fu_448_p1)
begin
    if (((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))))) begin
        g_dtu_iface_req_V = r_V_1_cast_fu_448_p1;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & ~((ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)))) begin
        g_dtu_iface_req_V = r_V_cast_fu_406_p1;
    end else begin
        g_dtu_iface_req_V = 'bx;
    end
end

/// g_dtu_iface_req_V_ap_vld assign process. ///
always @ (ap_CS_fsm or tmp_i5_reg_720 or tmp_i_fu_388_p2 or ap_sig_bdd_170 or tmp_14_i_fu_419_p2 or ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack) & ~ap_sig_bdd_170))) begin
        g_dtu_iface_req_V_ap_vld = ap_const_logic_1;
    end else begin
        g_dtu_iface_req_V_ap_vld = ap_const_logic_0;
    end
end

/// g_dtu_iface_resp_V_ap_ack assign process. ///
always @ (ap_CS_fsm or g_dtu_iface_resp_V_ap_vld or tmp_i5_reg_720 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or ap_sig_bdd_170 or tmp_14_i_fu_419_p2)
begin
    if ((((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2)))))) begin
        g_dtu_iface_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        g_dtu_iface_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// p_01_i_phi_fu_216_p14 assign process. ///
always @ (ap_CS_fsm or p_read_2_read_fu_108_p2 or pred_val_V_read_read_fu_114_p2 or tmp_i_reg_771 or tmp_s_reg_793 or p_01_i_reg_213 or tmp_7_fu_453_p2)
begin
    if (((ap_ST_st9_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_reg_771) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == tmp_s_reg_793))) begin
        p_01_i_phi_fu_216_p14 = tmp_7_fu_453_p2;
    end else begin
        p_01_i_phi_fu_216_p14 = p_01_i_reg_213;
    end
end

/// temp_data_address0 assign process. ///
always @ (ap_CS_fsm or temp_data_addr_reg_724 or temp_data_addr_2_reg_735 or tmp_i_49_reg_780)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        temp_data_address0 = tmp_i_49_reg_780;
    end else if (((ap_ST_st28_fsm_27 == ap_CS_fsm) | (ap_ST_st31_fsm_30 == ap_CS_fsm) | (ap_ST_st4_fsm_3 == ap_CS_fsm) | (ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st22_fsm_21 == ap_CS_fsm))) begin
        temp_data_address0 = temp_data_addr_reg_724;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        temp_data_address0 = temp_data_addr_2_reg_735;
    end else begin
        temp_data_address0 = 'bx;
    end
end

/// temp_data_address1 assign process. ///
always @ (ap_CS_fsm or or_cond2_reg_759 or or_cond3_reg_765 or p_read_2_read_fu_108_p2 or pred_val_V_read_read_fu_114_p2 or tmp_i5_reg_720 or temp_data_addr_reg_724 or temp_data_addr_1_reg_730 or temp_data_addr_2_reg_735 or tmp_14_i_fu_419_p2)
begin
    if (((ap_ST_st28_fsm_27 == ap_CS_fsm) | (ap_ST_st31_fsm_30 == ap_CS_fsm))) begin
        temp_data_address1 = temp_data_addr_2_reg_735;
    end else if (((ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
        temp_data_address1 = temp_data_addr_reg_724;
    end else if ((((ap_ST_st4_fsm_3 == ap_CS_fsm) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B)))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & (((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1)) | ((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1)))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & (((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0)) | ((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0)))))) begin
        temp_data_address1 = temp_data_addr_1_reg_730;
    end else begin
        temp_data_address1 = 'bx;
    end
end

/// temp_data_ce0 assign process. ///
always @ (ap_CS_fsm or g_dtu_iface_resp_V_ap_vld or tmp_i5_reg_720 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or ap_sig_bdd_170 or tmp_14_i_fu_419_p2)
begin
    if (((ap_ST_st28_fsm_27 == ap_CS_fsm) | (ap_ST_st31_fsm_30 == ap_CS_fsm) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2)))) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)) | (ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st22_fsm_21 == ap_CS_fsm))) begin
        temp_data_ce0 = ap_const_logic_1;
    end else begin
        temp_data_ce0 = ap_const_logic_0;
    end
end

/// temp_data_ce1 assign process. ///
always @ (ap_CS_fsm or or_cond2_reg_759 or or_cond3_reg_765 or p_read_2_read_fu_108_p2 or pred_val_V_read_read_fu_114_p2 or tmp_i5_reg_720 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or ap_sig_bdd_170 or tmp_14_i_fu_419_p2)
begin
    if (((ap_ST_st28_fsm_27 == ap_CS_fsm) | (ap_ST_st31_fsm_30 == ap_CS_fsm) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B)))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & (((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1)) | ((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1)))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & (((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0)) | ((or_cond2_reg_759 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond3_reg_765) & (ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0)))) | (ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
        temp_data_ce1 = ap_const_logic_1;
    end else begin
        temp_data_ce1 = ap_const_logic_0;
    end
end

/// temp_data_we0 assign process. ///
always @ (ap_CS_fsm or g_dtu_iface_resp_V_ap_vld or tmp_i5_reg_720 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or ap_sig_bdd_170 or tmp_14_i_fu_419_p2)
begin
    if ((((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2)))))) begin
        temp_data_we0 = ap_const_logic_1;
    end else begin
        temp_data_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or g_dtu_iface_resp_V_ap_vld or p_read_2_read_fu_108_p2 or pred_val_V_read_read_fu_114_p2 or tmp_i5_reg_720 or tmp_i_fu_388_p2 or tmp_i_reg_771 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or ap_sig_bdd_170 or tmp_14_i_fu_419_p2 or grp_fu_301_p2 or tmp_s_reg_793 or newSel11_fu_474_p3 or newSel5_fu_491_p3 or p_01_i_phi_fu_216_p14)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if (((ap_const_lv1_0 == tmp_i_fu_388_p2) & ~((ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else if ((~((ap_const_lv1_0 == tmp_i_fu_388_p2) & ~(ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) & ~(ap_const_lv1_0 == tmp_i_fu_388_p2))) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1))))) begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2))))) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3))))) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4))))) begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5))))) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6))))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B))))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0))))) begin
                ap_NS_fsm = ap_ST_st31_fsm_30;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1))))) begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end else if ((~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))) & ((~(ap_const_lv1_0 == tmp_i5_reg_720) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == tmp_i5_reg_720) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | ((ap_const_lv1_0 == tmp_14_i_fu_419_p2) & (pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1))))) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else if (((ap_const_lv1_0 == tmp_i5_reg_720) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2) & ~(ap_sig_bdd_170 | ((ap_const_lv1_0 == tmp_i5_reg_720) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & ~(ap_const_lv1_0 == tmp_14_i_fu_419_p2))))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if (~(g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            if ((ap_const_lv1_0 == grp_fu_301_p2)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            if ((~(ap_const_lv1_0 == tmp_i_reg_771) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_1) & ~(ap_const_lv1_0 == newSel11_fu_474_p3)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_0) & (ap_const_lv1_0 == newSel5_fu_491_p3)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)) | ((pred_val_V_read_read_fu_114_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == tmp_s_reg_793) & ~(ap_const_lv1_0 == p_01_i_phi_fu_216_p14)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st23_fsm_22;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st25_fsm_24 : 
            ap_NS_fsm = ap_ST_st26_fsm_25;
        ap_ST_st26_fsm_25 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st27_fsm_26 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st28_fsm_27 : 
            ap_NS_fsm = ap_ST_st29_fsm_28;
        ap_ST_st29_fsm_28 : 
            ap_NS_fsm = ap_ST_st30_fsm_29;
        ap_ST_st30_fsm_29 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st31_fsm_30 : 
            ap_NS_fsm = ap_ST_st32_fsm_31;
        ap_ST_st32_fsm_31 : 
            ap_NS_fsm = ap_ST_st33_fsm_32;
        ap_ST_st33_fsm_32 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ap_return = p_iterator_Polytype_m_index_read_assign_reg_192;

/// ap_sig_bdd_170 assign process. ///
always @ (g_dtu_iface_resp_V_ap_vld or tmp_i5_reg_720)
begin
    ap_sig_bdd_170 = (~(ap_const_lv1_0 == tmp_i5_reg_720) & (g_dtu_iface_resp_V_ap_vld == ap_const_logic_0));
end
assign begin_m_index_assign_fu_498_p2 = (p_iterator_Polytype_m_index_read_assign_reg_192 + ap_const_lv32_1);
assign grp_fu_254_p4 = {{temp_data_q0[ap_const_lv32_7 : ap_const_lv32_1]}};
assign grp_fu_301_p2 = (reg_284 == ap_const_lv32_0? 1'b1: 1'b0);
assign grp_fu_307_p2 = ($signed(reg_284) < $signed(32'b1)? 1'b1: 1'b0);
assign grp_fu_313_p2 = ($signed(reg_289) < $signed(31'b1)? 1'b1: 1'b0);
assign i_fu_424_p2 = (i_i_cast_fu_411_p1 + ap_const_lv9_1);
assign i_i_cast_fu_411_p1 = $unsigned(i_i_reg_202);
assign icmp1_fu_605_p2 = (grp_fu_254_p4 == ap_const_lv7_0? 1'b1: 1'b0);
assign icmp2_fu_611_p2 = ($signed(reg_293) < $signed(15'b1)? 1'b1: 1'b0);
assign icmp3_fu_617_p2 = (reg_293 == ap_const_lv15_0? 1'b1: 1'b0);
assign icmp4_fu_623_p2 = ($signed(reg_297) < $signed(31'b1)? 1'b1: 1'b0);
assign icmp5_fu_629_p2 = (reg_297 == ap_const_lv31_0? 1'b1: 1'b0);
assign icmp_fu_599_p2 = ($signed(grp_fu_254_p4) < $signed(7'b1)? 1'b1: 1'b0);
assign newSel10_fu_468_p3 = ((or_cond2_reg_759)? newSel8_reg_900: sel_tmp1_i1_fu_459_p2);
assign newSel11_fu_474_p3 = ((or_cond3_reg_765)? newSel9_fu_463_p3: newSel10_fu_468_p3);
assign newSel1_fu_650_p3 = ((sel_tmp8_i_reg_676)? icmp2_fu_611_p2: icmp3_fu_617_p2);
assign newSel2_fu_657_p3 = ((sel_tmp4_i_reg_747)? icmp4_fu_623_p2: icmp5_fu_629_p2);
assign newSel3_fu_481_p3 = ((or_cond_reg_753)? newSel_reg_925: newSel1_reg_930);
assign newSel4_fu_486_p3 = ((or_cond2_reg_759)? newSel2_reg_935: sel_tmp1_i_reg_920);
assign newSel5_fu_491_p3 = ((or_cond3_reg_765)? newSel3_fu_481_p3: newSel4_fu_486_p3);
assign newSel6_fu_578_p3 = ((sel_tmp12_i_reg_688)? tmp_i6_fu_548_p2: tmp_8_i_fu_553_p2);
assign newSel7_fu_585_p3 = ((sel_tmp8_i_reg_676)? tmp_9_i_fu_558_p2: tmp_10_i_fu_563_p2);
assign newSel8_fu_592_p3 = ((sel_tmp4_i_reg_747)? grp_fu_307_p2: grp_fu_301_p2);
assign newSel9_fu_463_p3 = ((or_cond_reg_753)? newSel6_reg_890: newSel7_reg_895);
assign newSel_fu_645_p3 = ((sel_tmp12_i_reg_688)? icmp_reg_905: icmp1_reg_910);
assign or_cond1_fu_372_p2 = (sel_tmp8_i_reg_676 | sel_tmp6_i_reg_671);
assign or_cond2_fu_376_p2 = (sel_tmp4_i_fu_363_p2 | sel_tmp2_i_fu_358_p2);
assign or_cond3_fu_382_p2 = (or_cond_fu_368_p2 | or_cond1_fu_372_p2);
assign or_cond_fu_368_p2 = (sel_tmp12_i_reg_688 | sel_tmp10_i_reg_683);
assign p_read_2_read_fu_108_p2 = p_read2;
assign pred_val_V_read_read_fu_114_p2 = pred_val_V;
assign r_V_1_cast_fu_448_p1 = $unsigned(r_V_1_fu_438_p5);
assign r_V_1_fu_438_p5 = {{{{tmp_8_reg_714}, {tmp_9_reg_775}}, {val_assign_13_cast1_fu_430_p1}}, {ap_const_lv32_0}};
assign r_V_cast_fu_406_p1 = $unsigned(r_V_fu_397_p4);
assign r_V_fu_397_p4 = {{{tmp_8_reg_714}, {tmp_9_fu_393_p1}}, {ap_const_lv64_0}};
assign sel_tmp10_i_fu_331_p2 = (p_read2 == ap_const_lv8_2? 1'b1: 1'b0);
assign sel_tmp12_i_fu_337_p2 = (p_read2 == ap_const_lv8_1? 1'b1: 1'b0);
assign sel_tmp1_i1_fu_459_p2 = (tmp1_reg_885 & tmp_i_i9_reg_880);
assign sel_tmp1_i_fu_639_p2 = (tmp_fu_635_p2 & grp_fu_313_p2);
assign sel_tmp2_i_fu_358_p2 = (p_read2 == ap_const_lv8_6? 1'b1: 1'b0);
assign sel_tmp4_i_fu_363_p2 = (p_read2 == ap_const_lv8_5? 1'b1: 1'b0);
assign sel_tmp6_i_fu_319_p2 = (p_read2 == ap_const_lv8_4? 1'b1: 1'b0);
assign sel_tmp8_i_fu_325_p2 = (p_read2 == ap_const_lv8_3? 1'b1: 1'b0);
assign sel_tmp_i_fu_353_p2 = (p_read2 == ap_const_lv8_B? 1'b1: 1'b0);
assign temp_data_addr_1_gep_fu_164_p3 = ap_const_lv64_1;
assign temp_data_addr_2_gep_fu_171_p3 = ap_const_lv64_2;
assign temp_data_addr_gep_fu_157_p3 = ap_const_lv64_0;
assign temp_data_d0 = {{g_dtu_iface_resp_V[ap_const_lv32_2A : ap_const_lv32_B]}};
assign tmp1_fu_573_p2 = (tmp_i_i1_fu_568_p2 & sel_tmp_i_reg_741);
assign tmp_10_fu_434_p1 = i_fu_424_p2[7:0];
assign tmp_10_i_fu_563_p2 = (tmp_20_reg_869 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_14_i_fu_419_p2 = (i_i_reg_202 < p_read3? 1'b1: 1'b0);
assign tmp_19_fu_540_p1 = temp_data_q0[7:0];
assign tmp_1_fu_535_p2 = (tmp_21_reg_853 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_20_fu_544_p1 = temp_data_q0[15:0];
assign tmp_21_fu_531_p1 = temp_data_q1[7:0];
assign tmp_22_fu_522_p1 = temp_data_q0[7:0];
assign tmp_23_fu_513_p1 = temp_data_q1[15:0];
assign tmp_24_fu_504_p1 = temp_data_q0[15:0];
assign tmp_2_fu_526_p2 = (tmp_22_reg_843 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_3_fu_517_p2 = (tmp_23_reg_833 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_4_fu_508_p2 = (tmp_24_reg_823 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_7_fu_453_p2 = (temp_data_load_13_reg_797 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_8_fu_343_p1 = agg_result_m_ds_id_write[10:0];
assign tmp_8_i_fu_553_p2 = (tmp_19_reg_863 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_9_fu_393_p1 = p_iterator_Polytype_m_index_read_assign_reg_192[21:0];
assign tmp_9_i_fu_558_p2 = ($signed(tmp_20_reg_869) < $signed(16'b1)? 1'b1: 1'b0);
assign tmp_fu_635_p2 = (icmp7_reg_915 & sel_tmp_i_reg_741);
assign tmp_i5_fu_347_p2 = (p_read3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_i6_fu_548_p2 = ($signed(tmp_19_reg_863) < $signed(8'b1)? 1'b1: 1'b0);
assign tmp_i_49_fu_415_p1 = $unsigned(i_i_reg_202);
assign tmp_i_fu_388_p2 = (p_iterator_Polytype_m_index_read_assign_reg_192 == p_read4? 1'b1: 1'b0);
assign tmp_i_i1_fu_568_p2 = ($signed(t_y_1_reg_875) < $signed(32'b1)? 1'b1: 1'b0);
assign val_assign_13_cast1_fu_430_p1 = $unsigned(i_fu_424_p2);
always @ (posedge clk)
begin
    temp_data_addr_reg_724[2:0] <= 3'b000;
    temp_data_addr_1_reg_730[2:0] <= 3'b001;
    temp_data_addr_2_reg_735[2:0] <= 3'b010;
    tmp_i_49_reg_780[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end



endmodule //findif_Polytype_s

// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.357750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module FindIfUnitVRTL (
        clk,
        reset,
        ac_req_V,
        ac_req_V_ap_vld,
        ac_req_V_ap_ack,
        ac_resp_V,
        ac_resp_V_ap_vld,
        ac_resp_V_ap_ack,
        mem_req_V,
        mem_req_V_ap_vld,
        mem_req_V_ap_ack,
        mem_resp_V,
        mem_resp_V_ap_vld,
        mem_resp_V_ap_ack,
        g_dtu_iface_req_V,
        g_dtu_iface_req_V_ap_vld,
        g_dtu_iface_req_V_ap_ack,
        g_dtu_iface_resp_V,
        g_dtu_iface_resp_V_ap_vld,
        g_dtu_iface_resp_V_ap_ack
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_st7_fsm_6 = 3'b110;
parameter    ap_ST_st8_fsm_7 = 3'b111;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input  [56:0] ac_req_V;
input   ac_req_V_ap_vld;
output   ac_req_V_ap_ack;
output  [51:0] ac_resp_V;
output   ac_resp_V_ap_vld;
input   ac_resp_V_ap_ack;
output  [76:0] mem_req_V;
output   mem_req_V_ap_vld;
input   mem_req_V_ap_ack;
input  [44:0] mem_resp_V;
input   mem_resp_V_ap_vld;
output   mem_resp_V_ap_ack;
output  [105:0] g_dtu_iface_req_V;
output   g_dtu_iface_req_V_ap_vld;
input   g_dtu_iface_req_V_ap_ack;
input  [51:0] g_dtu_iface_resp_V;
input   g_dtu_iface_resp_V_ap_vld;
output   g_dtu_iface_resp_V_ap_ack;

reg ac_req_V_ap_ack;
reg ac_resp_V_ap_vld;
reg   [31:0] s_dt_desc_ptr_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_first_ds_id_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_first_index_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_last_index_V = 32'b00000000000000000000000000000000;
reg   [2:0] s_pred_V = 3'b000;
reg   [31:0] s_result_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_last_ds_id_V = 32'b00000000000000000000000000000000;
reg   [56:0] tmp8_reg_508;
reg   [2:0] ap_CS_fsm = 3'b000;
wire   [0:0] tmp_25_fu_247_p3;
reg   [0:0] tmp_25_reg_513;
reg   [31:0] data_V_6_reg_517;
reg   [31:0] data_V_1_reg_522;
reg   [31:0] data_V_2_reg_527;
reg   [31:0] data_V_4_reg_532;
reg   [2:0] s_pred_V_load_reg_537;
wire   [31:0] newSel_fu_334_p3;
reg   [31:0] newSel_reg_545;
wire   [0:0] or_cond_fu_342_p2;
reg   [0:0] or_cond_reg_550;
wire   [31:0] newSel12_fu_348_p3;
reg   [31:0] newSel12_reg_556;
wire   [0:0] or_cond8_fu_356_p2;
reg   [0:0] or_cond8_reg_561;
wire   [31:0] newSel13_fu_362_p3;
reg   [31:0] newSel13_reg_566;
wire   [0:0] or_cond9_fu_370_p2;
reg   [0:0] or_cond9_reg_571;
wire   [31:0] newSel14_fu_376_p3;
reg   [31:0] newSel14_reg_576;
wire   [0:0] grp_fu_228_p2;
reg   [0:0] tmp_reg_581;
wire   [31:0] data_V_7_fu_444_p3;
wire   [2:0] i_fu_458_p2;
reg   [7:0] type_V_reg_603;
wire   [7:0] fields_V_fu_479_p1;
reg   [7:0] fields_V_reg_608;
reg   [2:0] metadata_metadata_address0;
reg    metadata_metadata_ce0;
reg    metadata_metadata_we0;
reg   [31:0] metadata_metadata_d0;
wire   [31:0] metadata_metadata_q0;
wire    grp_findif_Polytype_s_fu_204_ap_start;
wire    grp_findif_Polytype_s_fu_204_ap_done;
wire    grp_findif_Polytype_s_fu_204_ap_idle;
wire    grp_findif_Polytype_s_fu_204_ap_ready;
wire   [31:0] grp_findif_Polytype_s_fu_204_agg_result_m_ds_id_write;
wire   [31:0] grp_findif_Polytype_s_fu_204_begin_m_index;
wire   [7:0] grp_findif_Polytype_s_fu_204_p_read2;
wire   [7:0] grp_findif_Polytype_s_fu_204_p_read3;
wire   [31:0] grp_findif_Polytype_s_fu_204_p_read4;
wire   [2:0] grp_findif_Polytype_s_fu_204_pred_val_V;
wire   [105:0] grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V;
wire    grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V_ap_vld;
wire    grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V_ap_ack;
wire   [51:0] grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V;
wire    grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V_ap_vld;
wire    grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V_ap_ack;
wire   [31:0] grp_findif_Polytype_s_fu_204_ap_return;
wire    grp_mem_read_metadata_fu_218_ap_start;
wire    grp_mem_read_metadata_fu_218_ap_done;
wire    grp_mem_read_metadata_fu_218_ap_idle;
wire    grp_mem_read_metadata_fu_218_ap_ready;
wire   [76:0] grp_mem_read_metadata_fu_218_iface_req_V;
wire    grp_mem_read_metadata_fu_218_iface_req_V_ap_vld;
wire    grp_mem_read_metadata_fu_218_iface_req_V_ap_ack;
wire   [44:0] grp_mem_read_metadata_fu_218_iface_resp_V;
wire    grp_mem_read_metadata_fu_218_iface_resp_V_ap_vld;
wire    grp_mem_read_metadata_fu_218_iface_resp_V_ap_ack;
wire   [31:0] grp_mem_read_metadata_fu_218_addr_V;
wire   [2:0] grp_mem_read_metadata_fu_218_metadata_metadata_address0;
wire    grp_mem_read_metadata_fu_218_metadata_metadata_ce0;
wire    grp_mem_read_metadata_fu_218_metadata_metadata_we0;
wire   [31:0] grp_mem_read_metadata_fu_218_metadata_metadata_d0;
reg   [2:0] i_0_i_i_reg_170;
wire   [0:0] exitcond_i_i_fu_452_p2;
reg   [0:0] tmp_type_V_phi_fu_185_p4;
reg   [0:0] tmp_type_V_reg_181;
reg    ap_sig_ioackin_ac_resp_V_ap_ack;
reg   [31:0] tmp_data_V_phi_fu_196_p4;
reg   [31:0] tmp_data_V_reg_193;
reg    grp_findif_Polytype_s_fu_204_ap_start_ap_start_reg = 1'b0;
reg    grp_mem_read_metadata_fu_218_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_3_fu_464_p1;
wire   [4:0] this_assign_load_4_new_fu_275_p4;
reg    ap_reg_ioackin_ac_resp_V_ap_ack = 1'b0;
wire   [0:0] sel_tmp1_fu_328_p2;
wire   [0:0] sel_tmp8_fu_322_p2;
wire   [0:0] sel_tmp6_fu_316_p2;
wire   [0:0] sel_tmp4_fu_310_p2;
wire   [31:0] data_V_5_fu_294_p1;
wire   [0:0] sel_tmp2_fu_304_p2;
wire   [0:0] sel_tmp_fu_298_p2;
wire   [0:0] or_cond1_fu_435_p2;
wire   [31:0] newSel15_fu_430_p3;
wire   [31:0] newSel16_fu_439_p3;
wire   [10:0] tmp_id_V_fu_489_p1;
reg   [2:0] ap_NS_fsm;


mem_read_metadata_mdata_1 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
metadata_metadata_U(
    .clk( clk ),
    .reset( reset ),
    .address0( metadata_metadata_address0 ),
    .ce0( metadata_metadata_ce0 ),
    .we0( metadata_metadata_we0 ),
    .d0( metadata_metadata_d0 ),
    .q0( metadata_metadata_q0 )
);

findif_Polytype_s grp_findif_Polytype_s_fu_204(
    .clk( clk ),
    .reset( reset ),
    .ap_start( grp_findif_Polytype_s_fu_204_ap_start ),
    .ap_done( grp_findif_Polytype_s_fu_204_ap_done ),
    .ap_idle( grp_findif_Polytype_s_fu_204_ap_idle ),
    .ap_ready( grp_findif_Polytype_s_fu_204_ap_ready ),
    .agg_result_m_ds_id_write( grp_findif_Polytype_s_fu_204_agg_result_m_ds_id_write ),
    .begin_m_index( grp_findif_Polytype_s_fu_204_begin_m_index ),
    .p_read2( grp_findif_Polytype_s_fu_204_p_read2 ),
    .p_read3( grp_findif_Polytype_s_fu_204_p_read3 ),
    .p_read4( grp_findif_Polytype_s_fu_204_p_read4 ),
    .pred_val_V( grp_findif_Polytype_s_fu_204_pred_val_V ),
    .g_dtu_iface_req_V( grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V ),
    .g_dtu_iface_req_V_ap_vld( grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V_ap_vld ),
    .g_dtu_iface_req_V_ap_ack( grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V_ap_ack ),
    .g_dtu_iface_resp_V( grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V ),
    .g_dtu_iface_resp_V_ap_vld( grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V_ap_vld ),
    .g_dtu_iface_resp_V_ap_ack( grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V_ap_ack ),
    .ap_return( grp_findif_Polytype_s_fu_204_ap_return )
);

mem_read_metadata grp_mem_read_metadata_fu_218(
    .clk( clk ),
    .reset( reset ),
    .ap_start( grp_mem_read_metadata_fu_218_ap_start ),
    .ap_done( grp_mem_read_metadata_fu_218_ap_done ),
    .ap_idle( grp_mem_read_metadata_fu_218_ap_idle ),
    .ap_ready( grp_mem_read_metadata_fu_218_ap_ready ),
    .iface_req_V( grp_mem_read_metadata_fu_218_iface_req_V ),
    .iface_req_V_ap_vld( grp_mem_read_metadata_fu_218_iface_req_V_ap_vld ),
    .iface_req_V_ap_ack( grp_mem_read_metadata_fu_218_iface_req_V_ap_ack ),
    .iface_resp_V( grp_mem_read_metadata_fu_218_iface_resp_V ),
    .iface_resp_V_ap_vld( grp_mem_read_metadata_fu_218_iface_resp_V_ap_vld ),
    .iface_resp_V_ap_ack( grp_mem_read_metadata_fu_218_iface_resp_V_ap_ack ),
    .addr_V( grp_mem_read_metadata_fu_218_addr_V ),
    .metadata_metadata_address0( grp_mem_read_metadata_fu_218_metadata_metadata_address0 ),
    .metadata_metadata_ce0( grp_mem_read_metadata_fu_218_metadata_metadata_ce0 ),
    .metadata_metadata_we0( grp_mem_read_metadata_fu_218_metadata_metadata_we0 ),
    .metadata_metadata_d0( grp_mem_read_metadata_fu_218_metadata_metadata_d0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_ac_resp_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_ac_resp_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (~(tmp_25_reg_513 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_reg_581) & (ap_const_logic_0 == grp_findif_Polytype_s_fu_204_ap_done))))) begin
            ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_0;
        end else if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~(~(tmp_25_reg_513 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_reg_581) & (ap_const_logic_0 == grp_findif_Polytype_s_fu_204_ap_done)))) begin
            ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// grp_findif_Polytype_s_fu_204_ap_start_ap_start_reg assign process. ///
always @ (posedge clk)
begin : ap_ret_grp_findif_Polytype_s_fu_204_ap_start_ap_start_reg
    if (reset == 1'b1) begin
        grp_findif_Polytype_s_fu_204_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            grp_findif_Polytype_s_fu_204_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_findif_Polytype_s_fu_204_ap_ready)) begin
            grp_findif_Polytype_s_fu_204_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_mem_read_metadata_fu_218_ap_start_ap_start_reg assign process. ///
always @ (posedge clk)
begin : ap_ret_grp_mem_read_metadata_fu_218_ap_start_ap_start_reg
    if (reset == 1'b1) begin
        grp_mem_read_metadata_fu_218_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_i_i_fu_452_p2))) begin
            grp_mem_read_metadata_fu_218_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_mem_read_metadata_fu_218_ap_ready)) begin
            grp_mem_read_metadata_fu_218_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_228_p2))) begin
        i_0_i_i_reg_170 <= ap_const_lv3_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_i_fu_452_p2))) begin
        i_0_i_i_reg_170 <= i_fu_458_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(tmp_25_reg_513 == ap_const_lv1_0) & ~((ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (~(tmp_25_reg_513 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_reg_581) & (ap_const_logic_0 == grp_findif_Polytype_s_fu_204_ap_done))))) begin
        tmp_data_V_reg_193 <= ap_const_lv32_0;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        tmp_data_V_reg_193 <= data_V_7_fu_444_p3;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(tmp_25_reg_513 == ap_const_lv1_0) & ~((ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (~(tmp_25_reg_513 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_reg_581) & (ap_const_logic_0 == grp_findif_Polytype_s_fu_204_ap_done))))) begin
        tmp_type_V_reg_181 <= ap_const_lv1_1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        tmp_type_V_reg_181 <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0))) begin
        data_V_1_reg_522 <= s_first_ds_id_V;
        data_V_2_reg_527 <= s_first_index_V;
        data_V_4_reg_532 <= s_last_index_V;
        data_V_6_reg_517 <= s_dt_desc_ptr_V;
        s_pred_V_load_reg_537 <= s_pred_V;
        tmp8_reg_508 <= ac_req_V;
        tmp_25_reg_513 <= ac_req_V[ap_const_lv32_30];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        fields_V_reg_608 <= fields_V_fu_479_p1;
        type_V_reg_603 <= {{metadata_metadata_q0[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & (tmp_25_fu_247_p3 == ap_const_lv1_0))) begin
        newSel12_reg_556 <= newSel12_fu_348_p3;
        newSel13_reg_566 <= newSel13_fu_362_p3;
        newSel14_reg_576 <= newSel14_fu_376_p3;
        newSel_reg_545 <= newSel_fu_334_p3;
        or_cond8_reg_561 <= or_cond8_fu_356_p2;
        or_cond9_reg_571 <= or_cond9_fu_370_p2;
        or_cond_reg_550 <= or_cond_fu_342_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_228_p2) & (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_6))) begin
        s_dt_desc_ptr_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_228_p2) & (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_1))) begin
        s_first_ds_id_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_228_p2) & (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_2))) begin
        s_first_index_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_228_p2) & (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_3))) begin
        s_last_ds_id_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_228_p2) & (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_4))) begin
        s_last_index_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_228_p2) & (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_5))) begin
        s_pred_V <= {{ac_req_V[ap_const_lv32_D : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(tmp_25_reg_513 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_reg_581) & ~((ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (~(tmp_25_reg_513 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_reg_581) & (ap_const_logic_0 == grp_findif_Polytype_s_fu_204_ap_done))))) begin
        s_result_V <= grp_findif_Polytype_s_fu_204_ap_return;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0))) begin
        tmp_reg_581 <= grp_fu_228_p2;
    end
end

/// ac_req_V_ap_ack assign process. ///
always @ (ac_req_V_ap_vld or ap_CS_fsm)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ac_req_V_ap_vld == ap_const_logic_0))) begin
        ac_req_V_ap_ack = ap_const_logic_1;
    end else begin
        ac_req_V_ap_ack = ap_const_logic_0;
    end
end

/// ac_resp_V_ap_vld assign process. ///
always @ (ap_CS_fsm or tmp_25_reg_513 or tmp_reg_581 or grp_findif_Polytype_s_fu_204_ap_done or ap_reg_ioackin_ac_resp_V_ap_ack)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(~(tmp_25_reg_513 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_reg_581) & (ap_const_logic_0 == grp_findif_Polytype_s_fu_204_ap_done)) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack))) begin
        ac_resp_V_ap_vld = ap_const_logic_1;
    end else begin
        ac_resp_V_ap_vld = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_ac_resp_V_ap_ack assign process. ///
always @ (ac_resp_V_ap_ack or ap_reg_ioackin_ac_resp_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack)) begin
        ap_sig_ioackin_ac_resp_V_ap_ack = ac_resp_V_ap_ack;
    end else begin
        ap_sig_ioackin_ac_resp_V_ap_ack = ap_const_logic_1;
    end
end

/// metadata_metadata_address0 assign process. ///
always @ (ap_CS_fsm or grp_mem_read_metadata_fu_218_metadata_metadata_address0 or tmp_3_fu_464_p1)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        metadata_metadata_address0 = tmp_3_fu_464_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        metadata_metadata_address0 = ap_const_lv64_0;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        metadata_metadata_address0 = grp_mem_read_metadata_fu_218_metadata_metadata_address0;
    end else begin
        metadata_metadata_address0 = 'bx;
    end
end

/// metadata_metadata_ce0 assign process. ///
always @ (ap_CS_fsm or grp_mem_read_metadata_fu_218_metadata_metadata_ce0)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st5_fsm_4 == ap_CS_fsm))) begin
        metadata_metadata_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        metadata_metadata_ce0 = grp_mem_read_metadata_fu_218_metadata_metadata_ce0;
    end else begin
        metadata_metadata_ce0 = ap_const_logic_0;
    end
end

/// metadata_metadata_d0 assign process. ///
always @ (ap_CS_fsm or grp_mem_read_metadata_fu_218_metadata_metadata_d0)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        metadata_metadata_d0 = ap_const_lv32_0;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        metadata_metadata_d0 = grp_mem_read_metadata_fu_218_metadata_metadata_d0;
    end else begin
        metadata_metadata_d0 = 'bx;
    end
end

/// metadata_metadata_we0 assign process. ///
always @ (ap_CS_fsm or grp_mem_read_metadata_fu_218_metadata_metadata_we0 or exitcond_i_i_fu_452_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_i_fu_452_p2))) begin
        metadata_metadata_we0 = ap_const_logic_1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        metadata_metadata_we0 = grp_mem_read_metadata_fu_218_metadata_metadata_we0;
    end else begin
        metadata_metadata_we0 = ap_const_logic_0;
    end
end

/// tmp_data_V_phi_fu_196_p4 assign process. ///
always @ (ap_CS_fsm or tmp_25_reg_513 or tmp_data_V_reg_193)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(tmp_25_reg_513 == ap_const_lv1_0))) begin
        tmp_data_V_phi_fu_196_p4 = ap_const_lv32_0;
    end else begin
        tmp_data_V_phi_fu_196_p4 = tmp_data_V_reg_193;
    end
end

/// tmp_type_V_phi_fu_185_p4 assign process. ///
always @ (ap_CS_fsm or tmp_25_reg_513 or tmp_type_V_reg_181)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(tmp_25_reg_513 == ap_const_lv1_0))) begin
        tmp_type_V_phi_fu_185_p4 = ap_const_lv1_1;
    end else begin
        tmp_type_V_phi_fu_185_p4 = tmp_type_V_reg_181;
    end
end
always @ (ac_req_V_ap_vld or ap_CS_fsm or tmp_25_fu_247_p3 or tmp_25_reg_513 or grp_fu_228_p2 or tmp_reg_581 or grp_findif_Polytype_s_fu_204_ap_done or grp_mem_read_metadata_fu_218_ap_done or exitcond_i_i_fu_452_p2 or ap_sig_ioackin_ac_resp_V_ap_ack)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if ((~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_228_p2))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else if ((~(ac_req_V_ap_vld == ap_const_logic_0) & ~(tmp_25_fu_247_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_228_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~(ac_req_V_ap_vld == ap_const_logic_0) & (tmp_25_fu_247_p3 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond_i_i_fu_452_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_logic_0 == grp_mem_read_metadata_fu_218_ap_done)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            if (~((ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (~(tmp_25_reg_513 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_reg_581) & (ap_const_logic_0 == grp_findif_Polytype_s_fu_204_ap_done)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ac_resp_V = {{{{ap_const_lv8_0}, {tmp_type_V_phi_fu_185_p4}}, {tmp_data_V_phi_fu_196_p4}}, {tmp_id_V_fu_489_p1}};
assign data_V_5_fu_294_p1 = $unsigned(s_pred_V);
assign data_V_7_fu_444_p3 = ((or_cond1_fu_435_p2)? newSel15_fu_430_p3: newSel16_fu_439_p3);
assign exitcond_i_i_fu_452_p2 = (i_0_i_i_reg_170 == ap_const_lv3_6? 1'b1: 1'b0);
assign fields_V_fu_479_p1 = metadata_metadata_q0[7:0];
assign g_dtu_iface_req_V = grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V;
assign g_dtu_iface_req_V_ap_vld = grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V_ap_vld;
assign g_dtu_iface_resp_V_ap_ack = grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V_ap_ack;
assign grp_findif_Polytype_s_fu_204_agg_result_m_ds_id_write = data_V_1_reg_522;
assign grp_findif_Polytype_s_fu_204_ap_start = grp_findif_Polytype_s_fu_204_ap_start_ap_start_reg;
assign grp_findif_Polytype_s_fu_204_begin_m_index = data_V_2_reg_527;
assign grp_findif_Polytype_s_fu_204_g_dtu_iface_req_V_ap_ack = g_dtu_iface_req_V_ap_ack;
assign grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V = g_dtu_iface_resp_V;
assign grp_findif_Polytype_s_fu_204_g_dtu_iface_resp_V_ap_vld = g_dtu_iface_resp_V_ap_vld;
assign grp_findif_Polytype_s_fu_204_p_read2 = type_V_reg_603;
assign grp_findif_Polytype_s_fu_204_p_read3 = fields_V_reg_608;
assign grp_findif_Polytype_s_fu_204_p_read4 = data_V_4_reg_532;
assign grp_findif_Polytype_s_fu_204_pred_val_V = s_pred_V_load_reg_537;
assign grp_fu_228_p2 = (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_0? 1'b1: 1'b0);
assign grp_mem_read_metadata_fu_218_addr_V = data_V_6_reg_517;
assign grp_mem_read_metadata_fu_218_ap_start = grp_mem_read_metadata_fu_218_ap_start_ap_start_reg;
assign grp_mem_read_metadata_fu_218_iface_req_V_ap_ack = mem_req_V_ap_ack;
assign grp_mem_read_metadata_fu_218_iface_resp_V = mem_resp_V;
assign grp_mem_read_metadata_fu_218_iface_resp_V_ap_vld = mem_resp_V_ap_vld;
assign i_fu_458_p2 = (i_0_i_i_reg_170 + ap_const_lv3_1);
assign mem_req_V = grp_mem_read_metadata_fu_218_iface_req_V;
assign mem_req_V_ap_vld = grp_mem_read_metadata_fu_218_iface_req_V_ap_vld;
assign mem_resp_V_ap_ack = grp_mem_read_metadata_fu_218_iface_resp_V_ap_ack;
assign newSel12_fu_348_p3 = ((sel_tmp8_fu_322_p2)? s_first_index_V: s_last_ds_id_V);
assign newSel13_fu_362_p3 = ((sel_tmp4_fu_310_p2)? s_last_index_V: data_V_5_fu_294_p1);
assign newSel14_fu_376_p3 = ((sel_tmp_fu_298_p2)? s_dt_desc_ptr_V: ap_const_lv32_0);
assign newSel15_fu_430_p3 = ((or_cond_reg_550)? newSel_reg_545: newSel12_reg_556);
assign newSel16_fu_439_p3 = ((or_cond9_reg_571)? newSel13_reg_566: newSel14_reg_576);
assign newSel_fu_334_p3 = ((grp_fu_228_p2)? s_result_V: s_first_ds_id_V);
assign or_cond1_fu_435_p2 = (or_cond_reg_550 | or_cond8_reg_561);
assign or_cond8_fu_356_p2 = (sel_tmp8_fu_322_p2 | sel_tmp6_fu_316_p2);
assign or_cond9_fu_370_p2 = (sel_tmp4_fu_310_p2 | sel_tmp2_fu_304_p2);
assign or_cond_fu_342_p2 = (grp_fu_228_p2 | sel_tmp1_fu_328_p2);
assign sel_tmp1_fu_328_p2 = (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_1? 1'b1: 1'b0);
assign sel_tmp2_fu_304_p2 = (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_5? 1'b1: 1'b0);
assign sel_tmp4_fu_310_p2 = (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_4? 1'b1: 1'b0);
assign sel_tmp6_fu_316_p2 = (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_3? 1'b1: 1'b0);
assign sel_tmp8_fu_322_p2 = (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_2? 1'b1: 1'b0);
assign sel_tmp_fu_298_p2 = (this_assign_load_4_new_fu_275_p4 == ap_const_lv5_6? 1'b1: 1'b0);
assign this_assign_load_4_new_fu_275_p4 = {{ac_req_V[ap_const_lv32_2F : ap_const_lv32_2B]}};
assign tmp_25_fu_247_p3 = ac_req_V[ap_const_lv32_30];
assign tmp_3_fu_464_p1 = $unsigned(i_0_i_i_reg_170);
assign tmp_id_V_fu_489_p1 = tmp8_reg_508[10:0];


endmodule //top

// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module mem_read_metadata_mdata_1_ram (addr0, ce0, d0, we0, q0,  clk);

parameter DWIDTH = 32;
parameter AWIDTH = 3;
parameter MEM_SIZE = 6;

input[AWIDTH-1:0] addr0;
input ce0;
input[DWIDTH-1:0] d0;
input we0;
output reg[DWIDTH-1:0] q0;
input clk;

(* ram_style = "distributed" *)reg [DWIDTH-1:0] ram[MEM_SIZE-1:0];




always @(posedge clk)  
begin 
    if (ce0) 
    begin
        if (we0) 
        begin 
            ram[addr0] <= d0; 
            q0 <= d0;
        end 
        else 
            q0 <= ram[addr0];
    end
end


endmodule


`timescale 1 ns / 1 ps
module mem_read_metadata_mdata_1(
    reset,
    clk,
    address0,
    ce0,
    we0,
    d0,
    q0);

parameter DataWidth = 32'd32;
parameter AddressRange = 32'd6;
parameter AddressWidth = 32'd3;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
input we0;
input[DataWidth - 1:0] d0;
output[DataWidth - 1:0] q0;




mem_read_metadata_mdata_1_ram mem_read_metadata_mdata_1_ram_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .d0( d0 ),
    .we0( we0 ),
    .q0( q0 ));

endmodule

// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module findif_Polytype_s_temp_data_ram (addr0, ce0, d0, we0, q0, addr1, ce1, q1,  clk);

parameter DWIDTH = 32;
parameter AWIDTH = 3;
parameter MEM_SIZE = 6;

input[AWIDTH-1:0] addr0;
input ce0;
input[DWIDTH-1:0] d0;
input we0;
output reg[DWIDTH-1:0] q0;
input[AWIDTH-1:0] addr1;
input ce1;
output reg[DWIDTH-1:0] q1;
input clk;

(* ram_style = "distributed" *)reg [DWIDTH-1:0] ram[MEM_SIZE-1:0];




always @(posedge clk)  
begin 
    if (ce0) 
    begin
        if (we0) 
        begin 
            ram[addr0] <= d0; 
            q0 <= d0;
        end 
        else 
            q0 <= ram[addr0];
    end
end


always @(posedge clk)  
begin 
    if (ce1) 
    begin
            q1 <= ram[addr1];
    end
end


endmodule


`timescale 1 ns / 1 ps
module findif_Polytype_s_temp_data(
    reset,
    clk,
    address0,
    ce0,
    we0,
    d0,
    q0,
    address1,
    ce1,
    q1);

parameter DataWidth = 32'd32;
parameter AddressRange = 32'd6;
parameter AddressWidth = 32'd3;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
input we0;
input[DataWidth - 1:0] d0;
output[DataWidth - 1:0] q0;
input[AddressWidth - 1:0] address1;
input ce1;
output[DataWidth - 1:0] q1;




findif_Polytype_s_temp_data_ram findif_Polytype_s_temp_data_ram_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .d0( d0 ),
    .we0( we0 ),
    .q0( q0 ),
    .addr1( address1 ),
    .ce1( ce1 ),
    .q1( q1 ));

endmodule

/* lint_on */
