Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 29 Nov 2018 08:40:51 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga004.jf.intel.com (orsmga004.jf.intel.com [10.7.209.38])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 67A925803ED
	for <like.xu@linux.intel.com>; Wed, 28 Nov 2018 12:32:05 -0800 (PST)
Received: from fmsmga103.fm.intel.com ([10.1.193.90])
  by orsmga004-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 28 Nov 2018 12:32:05 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AIXwJdhaqjTP+rqexCwPzAbr/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZps24ZB7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTzJPAo28?=
 =?us-ascii?q?YYUMAeQOM+lXoIvhqFUBsBW+HQuhCuHgxzNViHL6wbM10/86HAHa3gEtBc4CvG?=
 =?us-ascii?q?jaodj3MqoZTOC7zLPPzTXGd/5YxTb955TIch87u/GDQK97f8jPxkkpCgzKkE+Q?=
 =?us-ascii?q?qZfiPzOTy+8AtHKb7+t8WuKvkWEnsRx+riKvxsgyjInGm5waykrf9SV+xoY4Pt?=
 =?us-ascii?q?m4SE99YdG+CptQsDuWN4xsQsMtWmxlvjsxxL4euZOjYiQG1JcqywTCZ/CacIWE?=
 =?us-ascii?q?+AzvWeiRLDtimX5oeqqzihKw/ES61+HwS8e53ExXoidHjtXArG0B2h/P5sWBV/?=
 =?us-ascii?q?Bz5F2u2SyV2ADW8uxEIV47la7cK5M5xr4wl4ETsVjYHiPsl0X2irKWel8j+uiy?=
 =?us-ascii?q?5OTrerTmppmCOI9okgzyLLgil8+lDeglLwQDXHKX9fqy2bDj50H1XbdHguUzkq?=
 =?us-ascii?q?bDsZDaIcobprS+Aw9Qyosj8giwDzK70NgBgHYIMkxFdwyDj4TwIF7OJ+34DfGj?=
 =?us-ascii?q?jFuyizdnwPTGPrziAprTNHTCn6rhcK55605dzgoz0N9e64hVCrEHPPL8REvxuM?=
 =?us-ascii?q?bEAR8+Ngy52ODnCNJ71oMRX2KPH7WVMKTIsV+H/u4vOfWDZJcJuDbhLPgo//ru?=
 =?us-ascii?q?jX46mVADZ6Wo0oYXZWu8HvRnJUWZfHXtjs0AEWcMogoxUujqhEeeXj5UYnbhF5?=
 =?us-ascii?q?86/SwxXYK6EZ/YFMfqhL2awDz9GJpQaWZbTFeWHjDtfoSAXv4KLyWKPs5mlCdD?=
 =?us-ascii?q?TLWkVsot2A+jsFzHzaF6JL/R8ywcqZWxzdVw+qjfmA8/8XluAt2A3nqRZ2dzmG?=
 =?us-ascii?q?wOWnkxxq8oulF3yFqIzf1lhedFH8dY/fJDX1QGMsv1y+1hF9nzQErvZN6PQ1e9?=
 =?us-ascii?q?CoGPBTAqUtsw2ZkgeU97ENS5pg/P1GyhBLpD0/TBHZEx7+fQ0mb8I+57zHDJ0r?=
 =?us-ascii?q?RniEMpCIMbLGCjm+tz+hbeA6bPlEOWkbvscr4TimqFvn6OyHfLpkBDWxBYV6LD?=
 =?us-ascii?q?UnYCIEzMop6xslrPSqLrE7U8ORVpz8mEJa1XLNrzggMVau3kPYHkYmmxkn28TT?=
 =?us-ascii?q?aFwL+BdpHtfS1JxiTWCEEen0YT8HCKOBIlASGJp2PYBSZpU1X1bBW/oqFFtHqn?=
 =?us-ascii?q?QxpsnEmxZEp72u/wo0ZNiA=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BPAAD8+v5bhxHrdtBjHgEGBwaBUwcLA?=
 =?us-ascii?q?YEwgmKDeYh3iymBYC18lkaBcxIBARgUh24iNgcNAQMBAQEBAQECARMBAQEKCwk?=
 =?us-ascii?q?IGw4jDII2BQIDGgEGglwBAgMBAiAdAQEECikBAgMBAgYBAQoYAgIYCgQCAgMBM?=
 =?us-ascii?q?AEFARwGAQwGAgEBAYMcggIBBJtuPIodcIEvgnYBAQWCQ4RlCBJ5iW+BHIFXP4E?=
 =?us-ascii?q?RJ4I2NYgFglePaTSFKopWBwKCHASPCwYYiViHPYh2jysCBAIEBQIFDyGBLA2Be?=
 =?us-ascii?q?U0wgy+CGwwXiF6FYFGBB4sWKiyBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0BPAAD8+v5bhxHrdtBjHgEGBwaBUwcLAYEwgmKDeYh3iym?=
 =?us-ascii?q?BYC18lkaBcxIBARgUh24iNgcNAQMBAQEBAQECARMBAQEKCwkIGw4jDII2BQIDG?=
 =?us-ascii?q?gEGglwBAgMBAiAdAQEECikBAgMBAgYBAQoYAgIYCgQCAgMBMAEFARwGAQwGAgE?=
 =?us-ascii?q?BAYMcggIBBJtuPIodcIEvgnYBAQWCQ4RlCBJ5iW+BHIFXP4ERJ4I2NYgFglePa?=
 =?us-ascii?q?TSFKopWBwKCHASPCwYYiViHPYh2jysCBAIEBQIFDyGBLA2BeU0wgy+CGwwXiF6?=
 =?us-ascii?q?FYFGBB4sWKiyBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,291,1539673200"; 
   d="scan'208";a="53745102"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 28 Nov 2018 12:31:53 -0800
Received: from localhost ([::1]:49846 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gS6Uy-0006iE-JH
	for like.xu@linux.intel.com; Wed, 28 Nov 2018 15:31:52 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:46289)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gS6Un-0006Ww-1W
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 15:31:41 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gS6TI-0003Zi-GX
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 15:30:11 -0500
Received: from mail-pf1-x444.google.com ([2607:f8b0:4864:20::444]:36169)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gS6TH-0003Yq-RP
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 15:30:08 -0500
Received: by mail-pf1-x444.google.com with SMTP id b85so10737318pfc.3
	for <qemu-devel@nongnu.org>; Wed, 28 Nov 2018 12:30:07 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=subject:to:cc:references:from:openpgp:message-id:date:user-agent
	:mime-version:in-reply-to:content-language:content-transfer-encoding;
	bh=gF50fLtUWfh/eGxwE0rYxCp6Dep+O/9Il0xGVURU0+8=;
	b=DG2v2oFWiOWVas92EkMuoap6290qJ4AtPh+4R1hZKTsg/wZzStn/XseyvLcszKMX+A
	OqLRRgDIgUUNbS2hLHv2+SH4jnrvbRMHYd3hcnzpZhpFRxhCukwIQ8DdpoRp7yn02v0u
	8RLPwg4K8mIiudMnr4i2XFLcJAV6mzYgmllJI=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
	:date:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=gF50fLtUWfh/eGxwE0rYxCp6Dep+O/9Il0xGVURU0+8=;
	b=hvnDsSxpGI5NOrm9SwA+ITcGHJxHTNXwgdw7D4kjUK9Pe9nmjqsWaHMFxHHZ5QHosd
	8UUAoYZc5BKixsuq0WHv2GD+1M/yPnFOLP8PDHo5WpTlfwEzIe/LAF1/S1BYPEBfosRb
	+4XqJBUmx5S/k+G6gQPYHfDlIghnHq0NhEUnLCtoTIxlNynYLMFP7XIn7HzfCS0y2yqN
	G8GaFh+BCafFCykQJvcolweLw7dJn9vXmiG/rFhuUXvjv6/0mbau1b6ZYovyX10HPmY5
	z5vsbVPmdmcqy3sEfEDMBBdK3cIBUxdpa/iUBpYAdSwB5ddkEIUBNsdO3havEEEL0EZt
	Axiw==
X-Gm-Message-State: AA+aEWaVaYSCVaBkCFQzRpjZGqEAt6IAvzdGLZm6+yYuQ3/ha/4Rgubk
	byBaB45JRCKfDHmcZcR3RLoeTA==
X-Google-Smtp-Source: AFSGD/UIHGPiocO/g1CVjryQwdabODLLaAnXTMCs7ycszV9t3MfjZYOhOG2dC8cjCO/Pw/iIsrMtEw==
X-Received: by 2002:a62:4255:: with SMTP id p82mr20227032pfa.13.1543437006694; 
	Wed, 28 Nov 2018 12:30:06 -0800 (PST)
Received: from cloudburst.twiddle.net (97-113-170-180.tukw.qwest.net.
	[97.113.170.180]) by smtp.gmail.com with ESMTPSA id
	v191sm8258543pgb.77.2018.11.28.12.30.05
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Wed, 28 Nov 2018 12:30:05 -0800 (PST)
To: Alistair Francis <Alistair.Francis@wdc.com>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
	"qemu-riscv@nongnu.org" <qemu-riscv@nongnu.org>
References: <cover.1543352682.git.alistair.francis@wdc.com>
	<46fe7e6cef5c03c2165feaf400cca797ee1b10f9.1543352682.git.alistair.francis@wdc.com>
From: Richard Henderson <richard.henderson@linaro.org>
Openpgp: preference=signencrypt
Message-ID: <b79b17aa-4c5e-e081-2b1f-0f7649b810c4@linaro.org>
Date: Wed, 28 Nov 2018 12:30:03 -0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.0
MIME-Version: 1.0
In-Reply-To: <46fe7e6cef5c03c2165feaf400cca797ee1b10f9.1543352682.git.alistair.francis@wdc.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::444
Subject: Re: [Qemu-devel] [RFC v2 23/24] WIP: Add missing instructions
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "alistair23@gmail.com" <alistair23@gmail.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 11/27/18 1:10 PM, Alistair Francis wrote:
> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> ---
>  tcg/riscv/tcg-target.inc.c | 77 ++++++++++++++++++++++++++++++++++++++
>  1 file changed, 77 insertions(+)
> 
> diff --git a/tcg/riscv/tcg-target.inc.c b/tcg/riscv/tcg-target.inc.c
> index 13756f6d0d..b8e9c0e126 100644
> --- a/tcg/riscv/tcg-target.inc.c
> +++ b/tcg/riscv/tcg-target.inc.c
> @@ -606,6 +606,57 @@ static bool tcg_out_sti(TCGContext *s, TCGType type, TCGArg val,
>      return false;
>  }
>  
> +static void tcg_out_addsub2(TCGContext *s,
> +                            TCGReg rl, TCGReg rh,
> +                            TCGReg al, TCGReg ah,
> +                            TCGReg bl, TCGReg bh,
> +                            bool cbl, bool cbh, bool is_sub)
> +{
> +    /* FIXME: This is just copied from MIPS */
> +    TCGReg th = TCG_REG_TMP1;
> +
> +    /* If we have a negative constant such that negating it would
> +       make the high part zero, we can (usually) eliminate one insn.  */
> +    if (cbl && cbh && bh == -1 && bl != 0) {
> +        bl = -bl;
> +        bh = 0;
> +        is_sub = !is_sub;
> +    }
> +
> +    /* By operating on the high part first, we get to use the final
> +       carry operation to move back from the temporary.  */
> +    if (!cbh) {
> +        tcg_out_opc_reg(s, (is_sub ? OPC_SUB : OPC_ADDI), th, ah, bh);
> +    } else if (bh != 0 || ah == rl) {
> +        tcg_out_opc_imm(s, OPC_ADDI, th, ah, (is_sub ? -bh : bh));
> +    } else {
> +        th = ah;
> +    }
> +
> +    if (is_sub) {
> +        if (cbl) {
> +            tcg_out_opc_imm(s, OPC_SLLI, TCG_REG_TMP0, al, bl);

s/SLLI/SLTIU/

> +            tcg_out_opc_imm(s, OPC_ADDI, rl, al, -bl);
> +        } else {
> +            tcg_out_opc_reg(s, OPC_SLLI, TCG_REG_TMP0, al, bl);

s/SLLI/SLTU/

> +            tcg_out_opc_reg(s, OPC_SUB, rl, al, bl);
> +        }
> +        tcg_out_opc_reg(s, OPC_SUB, rh, th, TCG_REG_TMP0);
> +    } else {
> +        if (cbl) {
> +            tcg_out_opc_imm(s, OPC_ADDI, rl, al, bl);
> +            tcg_out_opc_imm(s, OPC_SLLI, TCG_REG_TMP0, rl, bl);

SLTIU

> +        } else if (rl == al && rl == bl) {
> +            tcg_out_opc_imm(s, OPC_SRLI, TCG_REG_TMP0, al, 31);

s/31/TCG_TARGET_REG_BITS - 1/
or somesuch.  I think that's an existing mips bug too...

> +            tcg_out_opc_reg(s, OPC_ADDI, rl, al, bl);

ADD, not ADDI.

> +        } else {
> +            tcg_out_opc_reg(s, OPC_ADDI, rl, al, bl);
> +            tcg_out_opc_reg(s, OPC_SLLI, TCG_REG_TMP0, rl, (rl == bl ? al : bl));

Similarly.

> +        }
> +        tcg_out_opc_reg(s, OPC_ADDI, rh, th, TCG_REG_TMP0);

ADD.

> @@ -1537,6 +1604,8 @@ static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op)
>      case INDEX_op_ext16s_i32:
>      case INDEX_op_ext16s_i64:
>      case INDEX_op_ext32s_i64:
> +    case INDEX_op_extrl_i64_i32:
> +    case INDEX_op_extrh_i64_i32:

This belongs in a previous patch.


> +    case INDEX_op_add2_i32:
> +    case INDEX_op_add2_i64:
> +        return &rZ_rZ_rZ_rZ_rZ_rZ;
> +
> +    case INDEX_op_sub2_i32:
> +    case INDEX_op_sub2_i64:
> +        return &rZ_rZ_rZ_rZ_rZ_rZ;

Adding 0 with TCG_REG_ZERO is sorta pointless.  You want the I and N
constraints.  Note that MIPS uses a modified symmetric N that can always be
negated [-32767, 32767] instead of [-32767, 32768].  Otherwise that first if
statement doesn't work.


r~

