

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Wed Feb 28 12:04:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        XOR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %bias_2_local_1_0_out"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 11 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %bias_2_local_0_0_out"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 12 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %bias_1_local_1_0_out"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %bias_1_local_0_0_out"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_1_1_0_out"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 15 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_1_0_0_out"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_0_1_0_out"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 17 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_0_0_0_out"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_1_1_0_out"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 19 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_1_0_0_out"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_0_1_0_out"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_0_0_0_out"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%store_ln0 = store i2 0, i2 %n"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_50_2"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%n_1 = load i2 %n" [accelerator.cpp:51]   --->   Operation 24 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i2 %n_1" [accelerator.cpp:51]   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%icmp_ln47 = icmp_eq  i2 %n_1, i2 2" [accelerator.cpp:47]   --->   Operation 27 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%add_ln47 = add i2 %n_1, i2 1" [accelerator.cpp:47]   --->   Operation 28 'add' 'add_ln47' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %VITIS_LOOP_50_2.split, void %for.end112.exitStub" [accelerator.cpp:47]   --->   Operation 29 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%n_cast = zext i2 %n_1" [accelerator.cpp:51]   --->   Operation 30 'zext' 'n_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln51 = shl i2 %n_1, i2 1" [accelerator.cpp:51]   --->   Operation 31 'shl' 'shl_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %shl_ln51" [accelerator.cpp:51]   --->   Operation 32 'zext' 'zext_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i16 %w1, i64 0, i64 %zext_ln51" [accelerator.cpp:51]   --->   Operation 33 'getelementptr' 'w1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln51 = or i2 %shl_ln51, i2 1" [accelerator.cpp:51]   --->   Operation 34 'or' 'or_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i2 %or_ln51" [accelerator.cpp:51]   --->   Operation 35 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w1_addr_1 = getelementptr i16 %w1, i64 0, i64 %zext_ln51_1" [accelerator.cpp:51]   --->   Operation 36 'getelementptr' 'w1_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i16 %w2, i64 0, i64 %zext_ln51" [accelerator.cpp:52]   --->   Operation 37 'getelementptr' 'w2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w2_addr_1 = getelementptr i16 %w2, i64 0, i64 %zext_ln51_1" [accelerator.cpp:52]   --->   Operation 38 'getelementptr' 'w2_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr i16 %bias_1, i64 0, i64 %n_cast" [accelerator.cpp:48]   --->   Operation 39 'getelementptr' 'bias_1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.42ns)   --->   "%bias_1_local_0 = load i1 %bias_1_addr" [accelerator.cpp:48]   --->   Operation 40 'load' 'bias_1_local_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bias_2_addr = getelementptr i16 %bias_2, i64 0, i64 %n_cast" [accelerator.cpp:49]   --->   Operation 41 'getelementptr' 'bias_2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.42ns)   --->   "%bias_2_local_0 = load i1 %bias_2_addr" [accelerator.cpp:49]   --->   Operation 42 'load' 'bias_2_local_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 43 [2/2] (1.42ns)   --->   "%w1_local_0_0 = load i2 %w1_addr" [accelerator.cpp:51]   --->   Operation 43 'load' 'w1_local_0_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 44 [2/2] (1.42ns)   --->   "%w2_local_0_0 = load i2 %w2_addr" [accelerator.cpp:52]   --->   Operation 44 'load' 'w2_local_0_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 45 [2/2] (1.42ns)   --->   "%w1_local_1_0 = load i2 %w1_addr_1" [accelerator.cpp:51]   --->   Operation 45 'load' 'w1_local_1_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 46 [2/2] (1.42ns)   --->   "%w2_local_1_0 = load i2 %w2_addr_1" [accelerator.cpp:52]   --->   Operation 46 'load' 'w2_local_1_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (1.02ns)   --->   "%store_ln47 = store i2 %add_ln47, i2 %n" [accelerator.cpp:47]   --->   Operation 47 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.02>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%w1_local_0_0_0_out_load = load i16 %w1_local_0_0_0_out" [accelerator.cpp:51]   --->   Operation 48 'load' 'w1_local_0_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w1_local_0_1_0_out_load = load i16 %w1_local_0_1_0_out" [accelerator.cpp:51]   --->   Operation 49 'load' 'w1_local_0_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%w1_local_1_0_0_out_load = load i16 %w1_local_1_0_0_out" [accelerator.cpp:51]   --->   Operation 50 'load' 'w1_local_1_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%w1_local_1_1_0_out_load = load i16 %w1_local_1_1_0_out" [accelerator.cpp:51]   --->   Operation 51 'load' 'w1_local_1_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%w2_local_0_0_0_out_load = load i16 %w2_local_0_0_0_out" [accelerator.cpp:52]   --->   Operation 52 'load' 'w2_local_0_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%w2_local_0_1_0_out_load = load i16 %w2_local_0_1_0_out" [accelerator.cpp:52]   --->   Operation 53 'load' 'w2_local_0_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%w2_local_1_0_0_out_load = load i16 %w2_local_1_0_0_out" [accelerator.cpp:52]   --->   Operation 54 'load' 'w2_local_1_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%w2_local_1_1_0_out_load = load i16 %w2_local_1_1_0_out" [accelerator.cpp:52]   --->   Operation 55 'load' 'w2_local_1_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bias_1_local_0_0_out_load = load i16 %bias_1_local_0_0_out" [accelerator.cpp:48]   --->   Operation 56 'load' 'bias_1_local_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bias_1_local_1_0_out_load = load i16 %bias_1_local_1_0_out" [accelerator.cpp:48]   --->   Operation 57 'load' 'bias_1_local_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bias_2_local_0_0_out_load = load i16 %bias_2_local_0_0_out" [accelerator.cpp:49]   --->   Operation 58 'load' 'bias_2_local_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bias_2_local_1_0_out_load = load i16 %bias_2_local_1_0_out" [accelerator.cpp:49]   --->   Operation 59 'load' 'bias_2_local_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [accelerator.cpp:47]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [accelerator.cpp:47]   --->   Operation 61 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (1.42ns)   --->   "%bias_1_local_0 = load i1 %bias_1_addr" [accelerator.cpp:48]   --->   Operation 62 'load' 'bias_1_local_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 63 [1/1] (0.54ns)   --->   "%bias_1_local_1_3 = select i1 %empty, i16 %bias_1_local_0, i16 %bias_1_local_1_0_out_load" [accelerator.cpp:48]   --->   Operation 63 'select' 'bias_1_local_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.54ns)   --->   "%bias_1_local_1_4 = select i1 %empty, i16 %bias_1_local_0_0_out_load, i16 %bias_1_local_0" [accelerator.cpp:48]   --->   Operation 64 'select' 'bias_1_local_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (1.42ns)   --->   "%bias_2_local_0 = load i1 %bias_2_addr" [accelerator.cpp:49]   --->   Operation 65 'load' 'bias_2_local_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 66 [1/1] (0.54ns)   --->   "%bias_2_local_1_3 = select i1 %empty, i16 %bias_2_local_0, i16 %bias_2_local_1_0_out_load" [accelerator.cpp:49]   --->   Operation 66 'select' 'bias_2_local_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.54ns)   --->   "%bias_2_local_1_4 = select i1 %empty, i16 %bias_2_local_0_0_out_load, i16 %bias_2_local_0" [accelerator.cpp:49]   --->   Operation 67 'select' 'bias_2_local_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (1.42ns)   --->   "%w1_local_0_0 = load i2 %w1_addr" [accelerator.cpp:51]   --->   Operation 68 'load' 'w1_local_0_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/1] (0.54ns)   --->   "%w1_local_0_1_3 = select i1 %empty, i16 %w1_local_0_0, i16 %w1_local_0_1_0_out_load" [accelerator.cpp:51]   --->   Operation 69 'select' 'w1_local_0_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.54ns)   --->   "%w1_local_0_1_4 = select i1 %empty, i16 %w1_local_0_0_0_out_load, i16 %w1_local_0_0" [accelerator.cpp:51]   --->   Operation 70 'select' 'w1_local_0_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (1.42ns)   --->   "%w2_local_0_0 = load i2 %w2_addr" [accelerator.cpp:52]   --->   Operation 71 'load' 'w2_local_0_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 72 [1/1] (0.54ns)   --->   "%w2_local_0_1_3 = select i1 %empty, i16 %w2_local_0_0, i16 %w2_local_0_1_0_out_load" [accelerator.cpp:52]   --->   Operation 72 'select' 'w2_local_0_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.54ns)   --->   "%w2_local_0_1_4 = select i1 %empty, i16 %w2_local_0_0_0_out_load, i16 %w2_local_0_0" [accelerator.cpp:52]   --->   Operation 73 'select' 'w2_local_0_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (1.42ns)   --->   "%w1_local_1_0 = load i2 %w1_addr_1" [accelerator.cpp:51]   --->   Operation 74 'load' 'w1_local_1_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/1] (0.54ns)   --->   "%w1_local_1_1_3 = select i1 %empty, i16 %w1_local_1_0, i16 %w1_local_1_1_0_out_load" [accelerator.cpp:51]   --->   Operation 75 'select' 'w1_local_1_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.54ns)   --->   "%w1_local_1_1_4 = select i1 %empty, i16 %w1_local_1_0_0_out_load, i16 %w1_local_1_0" [accelerator.cpp:51]   --->   Operation 76 'select' 'w1_local_1_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/2] (1.42ns)   --->   "%w2_local_1_0 = load i2 %w2_addr_1" [accelerator.cpp:52]   --->   Operation 77 'load' 'w2_local_1_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (0.54ns)   --->   "%w2_local_1_1_3 = select i1 %empty, i16 %w2_local_1_0, i16 %w2_local_1_1_0_out_load" [accelerator.cpp:52]   --->   Operation 78 'select' 'w2_local_1_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%w2_local_1_1_4 = select i1 %empty, i16 %w2_local_1_0_0_out_load, i16 %w2_local_1_0" [accelerator.cpp:52]   --->   Operation 79 'select' 'w2_local_1_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %bias_2_local_1_3, i16 %bias_2_local_1_0_out" [accelerator.cpp:47]   --->   Operation 80 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 81 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %bias_2_local_1_4, i16 %bias_2_local_0_0_out" [accelerator.cpp:47]   --->   Operation 81 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 82 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %bias_1_local_1_3, i16 %bias_1_local_1_0_out" [accelerator.cpp:47]   --->   Operation 82 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 83 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %bias_1_local_1_4, i16 %bias_1_local_0_0_out" [accelerator.cpp:47]   --->   Operation 83 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 84 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w2_local_1_1_3, i16 %w2_local_1_1_0_out" [accelerator.cpp:47]   --->   Operation 84 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 85 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w2_local_1_1_4, i16 %w2_local_1_0_0_out" [accelerator.cpp:47]   --->   Operation 85 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 86 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w2_local_0_1_3, i16 %w2_local_0_1_0_out" [accelerator.cpp:47]   --->   Operation 86 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 87 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w2_local_0_1_4, i16 %w2_local_0_0_0_out" [accelerator.cpp:47]   --->   Operation 87 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 88 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w1_local_1_1_3, i16 %w1_local_1_1_0_out" [accelerator.cpp:47]   --->   Operation 88 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 89 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w1_local_1_1_4, i16 %w1_local_1_0_0_out" [accelerator.cpp:47]   --->   Operation 89 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 90 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w1_local_0_1_3, i16 %w1_local_0_1_0_out" [accelerator.cpp:47]   --->   Operation 90 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 91 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w1_local_0_1_4, i16 %w1_local_0_0_0_out" [accelerator.cpp:47]   --->   Operation 91 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln47 = br void %VITIS_LOOP_50_2" [accelerator.cpp:47]   --->   Operation 92 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.034ns
The critical path consists of the following:
	'alloca' operation ('n') [17]  (0.000 ns)
	'load' operation ('n', accelerator.cpp:51) on local variable 'n' [37]  (0.000 ns)
	'add' operation ('add_ln47', accelerator.cpp:47) [41]  (1.005 ns)
	'store' operation ('store_ln47', accelerator.cpp:47) of variable 'add_ln47', accelerator.cpp:47 on local variable 'n' [99]  (1.029 ns)

 <State 2>: 3.003ns
The critical path consists of the following:
	'load' operation ('bias_2_local[0]', accelerator.cpp:49) on array 'bias_2' [72]  (1.425 ns)
	'select' operation ('bias_2_local[1]', accelerator.cpp:49) [73]  (0.549 ns)
	'store' operation ('store_ln47', accelerator.cpp:47) of variable 'bias_2_local[1]', accelerator.cpp:49 on local variable 'bias_2_local_1_0_out' [87]  (1.029 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
