{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525870512450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525870512466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 14:55:12 2018 " "Processing started: Wed May 09 14:55:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525870512466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870512466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870512466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525870513454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525870513454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/de10_lite_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/de10_lite_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC " "Found entity 1: DE10_Lite_SOPC" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_irq_mapper " "Found entity 1: DE10_Lite_SOPC_irq_mapper" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_irq_mapper.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_010 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_010" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_009 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_009" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_008 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_008" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_005 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_005" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_003 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_003" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_001" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_touch_panel_spi " "Found entity 1: DE10_Lite_SOPC_touch_panel_spi" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_pen_irq_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_pen_irq_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_touch_panel_pen_irq_n " "Found entity 1: DE10_Lite_SOPC_touch_panel_pen_irq_n" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_pen_irq_n.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_pen_irq_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_touch_panel_busy " "Found entity 1: DE10_Lite_SOPC_touch_panel_busy" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_busy.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_timer_0 " "Found entity 1: DE10_Lite_SOPC_timer_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_timer_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_system_pll_dffpipe_l2c " "Found entity 1: DE10_Lite_SOPC_system_pll_dffpipe_l2c" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_system_pll_stdsync_sv6 " "Found entity 2: DE10_Lite_SOPC_system_pll_stdsync_sv6" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Lite_SOPC_system_pll_altpll_a5t2 " "Found entity 3: DE10_Lite_SOPC_system_pll_altpll_a5t2" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Lite_SOPC_system_pll " "Found entity 4: DE10_Lite_SOPC_system_pll" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_sysid_qsys_0 " "Found entity 1: DE10_Lite_SOPC_sysid_qsys_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sysid_qsys_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_sliders " "Found entity 1: DE10_Lite_SOPC_sliders" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sliders.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_sdram_input_efifo_module " "Found entity 1: DE10_Lite_SOPC_sdram_input_efifo_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_sdram " "Found entity 2: DE10_Lite_SOPC_sdram" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_push_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_push_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_push_button " "Found entity 1: DE10_Lite_SOPC_push_button" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_push_button.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_push_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_proc " "Found entity 1: DE10_Lite_SOPC_proc" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870524976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870524976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_proc_cpu_ic_data_module " "Found entity 1: DE10_Lite_SOPC_proc_cpu_ic_data_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_proc_cpu_ic_tag_module " "Found entity 2: DE10_Lite_SOPC_proc_cpu_ic_tag_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Lite_SOPC_proc_cpu_bht_module " "Found entity 3: DE10_Lite_SOPC_proc_cpu_bht_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Lite_SOPC_proc_cpu_register_bank_a_module " "Found entity 4: DE10_Lite_SOPC_proc_cpu_register_bank_a_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_Lite_SOPC_proc_cpu_register_bank_b_module " "Found entity 5: DE10_Lite_SOPC_proc_cpu_register_bank_b_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10_Lite_SOPC_proc_cpu_dc_tag_module " "Found entity 6: DE10_Lite_SOPC_proc_cpu_dc_tag_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10_Lite_SOPC_proc_cpu_dc_data_module " "Found entity 7: DE10_Lite_SOPC_proc_cpu_dc_data_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10_Lite_SOPC_proc_cpu_dc_victim_module " "Found entity 8: DE10_Lite_SOPC_proc_cpu_dc_victim_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10_Lite_SOPC_proc_cpu_nios2_oci_debug " "Found entity 9: DE10_Lite_SOPC_proc_cpu_nios2_oci_debug" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10_Lite_SOPC_proc_cpu_nios2_oci_break " "Found entity 10: DE10_Lite_SOPC_proc_cpu_nios2_oci_break" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk " "Found entity 11: DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk " "Found entity 12: DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace " "Found entity 13: DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10_Lite_SOPC_proc_cpu_nios2_oci_td_mode " "Found entity 14: DE10_Lite_SOPC_proc_cpu_nios2_oci_td_mode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace " "Found entity 15: DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo " "Found entity 19: DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10_Lite_SOPC_proc_cpu_nios2_oci_pib " "Found entity 20: DE10_Lite_SOPC_proc_cpu_nios2_oci_pib" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10_Lite_SOPC_proc_cpu_nios2_oci_im " "Found entity 21: DE10_Lite_SOPC_proc_cpu_nios2_oci_im" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE10_Lite_SOPC_proc_cpu_nios2_performance_monitors " "Found entity 22: DE10_Lite_SOPC_proc_cpu_nios2_performance_monitors" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg " "Found entity 23: DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module " "Found entity 24: DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE10_Lite_SOPC_proc_cpu_nios2_ocimem " "Found entity 25: DE10_Lite_SOPC_proc_cpu_nios2_ocimem" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE10_Lite_SOPC_proc_cpu_nios2_oci " "Found entity 26: DE10_Lite_SOPC_proc_cpu_nios2_oci" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE10_Lite_SOPC_proc_cpu " "Found entity 27: DE10_Lite_SOPC_proc_cpu" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk " "Found entity 1: DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_proc_cpu_debug_slave_tck " "Found entity 1: DE10_Lite_SOPC_proc_cpu_debug_slave_tck" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_tck.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper " "Found entity 1: DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_proc_cpu_mult_cell " "Found entity 1: DE10_Lite_SOPC_proc_cpu_mult_cell" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_mult_cell.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_proc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_proc_cpu_test_bench " "Found entity 1: DE10_Lite_SOPC_proc_cpu_test_bench" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_test_bench.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_jtag_uart_0_sim_scfifo_w " "Found entity 1: DE10_Lite_SOPC_jtag_uart_0_sim_scfifo_w" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_jtag_uart_0_scfifo_w " "Found entity 2: DE10_Lite_SOPC_jtag_uart_0_scfifo_w" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Lite_SOPC_jtag_uart_0_sim_scfifo_r " "Found entity 3: DE10_Lite_SOPC_jtag_uart_0_sim_scfifo_r" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Lite_SOPC_jtag_uart_0_scfifo_r " "Found entity 4: DE10_Lite_SOPC_jtag_uart_0_scfifo_r" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_Lite_SOPC_jtag_uart_0 " "Found entity 5: DE10_Lite_SOPC_jtag_uart_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525901 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870525917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "DE10_Lite_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_LEDs " "Found entity 1: DE10_Lite_SOPC_LEDs" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_LEDs.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_lcd_reset_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_lcd_reset_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_LCD_reset_n " "Found entity 1: DE10_Lite_SOPC_LCD_reset_n" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_LCD_reset_n.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_LCD_reset_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870525917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870525917 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_sdram.v(318) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870525948 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_sdram.v(328) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870525948 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_sdram.v(338) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870525948 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_sdram.v(682) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870525948 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_touch_panel_spi.v(402) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_touch_panel_spi.v(402): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870525948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_first_computer.v 1 1 " "Using design file de10_lite_first_computer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_First_Computer " "Found entity 1: DE10_Lite_First_Computer" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870526042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1525870526042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n de10_lite_first_computer.v(82) " "Verilog HDL Implicit Net warning at de10_lite_first_computer.v(82): created implicit net for \"reset_n\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Lite_First_Computer " "Elaborating entity \"DE10_Lite_First_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525870526042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC DE10_Lite_SOPC:u0 " "Elaborating entity \"DE10_Lite_SOPC\" for hierarchy \"DE10_Lite_SOPC:u0\"" {  } { { "de10_lite_first_computer.v" "u0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_LCD_reset_n DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_LCD_reset_n:lcd_reset_n " "Elaborating entity \"DE10_Lite_SOPC_LCD_reset_n\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_LCD_reset_n:lcd_reset_n\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "lcd_reset_n" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_LEDs DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_LEDs:leds " "Elaborating entity \"DE10_Lite_SOPC_LEDs\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_LEDs:leds\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "leds" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Controller DE10_Lite_SOPC:u0\|LT24_Controller:lt24_controller_0 " "Elaborating entity \"LT24_Controller\" for hierarchy \"DE10_Lite_SOPC:u0\|LT24_Controller:lt24_controller_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "lt24_controller_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_jtag_uart_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"DE10_Lite_SOPC_jtag_uart_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "jtag_uart_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_jtag_uart_0_scfifo_w DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w " "Elaborating entity \"DE10_Lite_SOPC_jtag_uart_0_scfifo_w\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "wfifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870526529 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870526529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870526592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870526592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870526623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870526623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870526654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870526654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870526717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870526717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870526795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870526795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870526904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870526904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_jtag_uart_0_scfifo_r DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_r:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_r " "Elaborating entity \"DE10_Lite_SOPC_jtag_uart_0_scfifo_r\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_r:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_r\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "the_DE10_Lite_SOPC_jtag_uart_0_scfifo_r" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870526920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870527264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870527311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870527311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870527311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870527311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870527311 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870527311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528358 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "mm_clock_crossing_bridge_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc " "Elaborating entity \"DE10_Lite_SOPC_proc\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "proc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc.v" "cpu" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870528654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_test_bench DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_test_bench:the_DE10_Lite_SOPC_proc_cpu_test_bench " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_test_bench\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_test_bench:the_DE10_Lite_SOPC_proc_cpu_test_bench\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_test_bench" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_ic_data_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_data_module:DE10_Lite_SOPC_proc_cpu_ic_data " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_ic_data_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_data_module:DE10_Lite_SOPC_proc_cpu_ic_data\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_ic_data" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_data_module:DE10_Lite_SOPC_proc_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_data_module:DE10_Lite_SOPC_proc_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870529454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870529454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_data_module:DE10_Lite_SOPC_proc_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_data_module:DE10_Lite_SOPC_proc_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_ic_tag_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_tag_module:DE10_Lite_SOPC_proc_cpu_ic_tag " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_ic_tag_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_tag_module:DE10_Lite_SOPC_proc_cpu_ic_tag\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_ic_tag" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_tag_module:DE10_Lite_SOPC_proc_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_tag_module:DE10_Lite_SOPC_proc_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_1lc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870529626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870529626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_tag_module:DE10_Lite_SOPC_proc_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_ic_tag_module:DE10_Lite_SOPC_proc_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_bht_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_bht_module:DE10_Lite_SOPC_proc_cpu_bht " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_bht_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_bht_module:DE10_Lite_SOPC_proc_cpu_bht\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_bht" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_bht_module:DE10_Lite_SOPC_proc_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_bht_module:DE10_Lite_SOPC_proc_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870529798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870529798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_bht_module:DE10_Lite_SOPC_proc_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_bht_module:DE10_Lite_SOPC_proc_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_register_bank_a_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_register_bank_a_module:DE10_Lite_SOPC_proc_cpu_register_bank_a " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_register_bank_a_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_register_bank_a_module:DE10_Lite_SOPC_proc_cpu_register_bank_a\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_register_bank_a" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_register_bank_a_module:DE10_Lite_SOPC_proc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_register_bank_a_module:DE10_Lite_SOPC_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870529985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870529985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_register_bank_a_module:DE10_Lite_SOPC_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_register_bank_a_module:DE10_Lite_SOPC_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870529985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_register_bank_b_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_register_bank_b_module:DE10_Lite_SOPC_proc_cpu_register_bank_b " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_register_bank_b_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_register_bank_b_module:DE10_Lite_SOPC_proc_cpu_register_bank_b\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_register_bank_b" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 8224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_mult_cell DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_mult_cell\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_mult_cell" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 8809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870530239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870530239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870530973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870531020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870531036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870531083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870531114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870531145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870531163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_dc_tag_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_tag_module:DE10_Lite_SOPC_proc_cpu_dc_tag " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_dc_tag_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_tag_module:DE10_Lite_SOPC_proc_cpu_dc_tag\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_dc_tag" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870531851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_tag_module:DE10_Lite_SOPC_proc_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_tag_module:DE10_Lite_SOPC_proc_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_rtb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870532085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870532085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_tag_module:DE10_Lite_SOPC_proc_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_tag_module:DE10_Lite_SOPC_proc_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_dc_data_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_data_module:DE10_Lite_SOPC_proc_cpu_dc_data " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_dc_data_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_data_module:DE10_Lite_SOPC_proc_cpu_dc_data\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_dc_data" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_data_module:DE10_Lite_SOPC_proc_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_data_module:DE10_Lite_SOPC_proc_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870532260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870532260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_data_module:DE10_Lite_SOPC_proc_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_data_module:DE10_Lite_SOPC_proc_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_dc_victim_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_victim_module:DE10_Lite_SOPC_proc_cpu_dc_victim " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_dc_victim_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_victim_module:DE10_Lite_SOPC_proc_cpu_dc_victim\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_dc_victim" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 9409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_victim_module:DE10_Lite_SOPC_proc_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_victim_module:DE10_Lite_SOPC_proc_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870532448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870532448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_victim_module:DE10_Lite_SOPC_proc_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_dc_victim_module:DE10_Lite_SOPC_proc_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 10240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_debug DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_debug " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_debug\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_debug\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_debug" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_break DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_break:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_break " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_break\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_break:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_break\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_break" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_xbrk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_dbrk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870532948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_td_mode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace\|DE10_Lite_SOPC_proc_cpu_nios2_oci_td_mode:DE10_Lite_SOPC_proc_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_td_mode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_dtrace\|DE10_Lite_SOPC_proc_cpu_nios2_oci_td_mode:DE10_Lite_SOPC_proc_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_pib DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_pib:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_pib " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_pib\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_pib:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_pib\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_pib" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_oci_im DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_im:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_im " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_oci_im\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_im:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_im\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_im" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg:the_DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg:the_DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_avalon_reg" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_nios2_ocimem DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_ocimem:the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_nios2_ocimem\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_ocimem:the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_ocimem:the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem\|DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_proc_cpu_ociram_sp_ram " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_ocimem:the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem\|DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_proc_cpu_ociram_sp_ram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "DE10_Lite_SOPC_proc_cpu_ociram_sp_ram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_ocimem:the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem\|DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_ocimem:the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem\|DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870533974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870534036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870534036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_ocimem:the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem\|DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_ocimem:the_DE10_Lite_SOPC_proc_cpu_nios2_ocimem\|DE10_Lite_SOPC_proc_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_debug_slave_tck DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|DE10_Lite_SOPC_proc_cpu_debug_slave_tck:the_DE10_Lite_SOPC_proc_cpu_debug_slave_tck " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_debug_slave_tck\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|DE10_Lite_SOPC_proc_cpu_debug_slave_tck:the_DE10_Lite_SOPC_proc_cpu_debug_slave_tck\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper.v" "the_DE10_Lite_SOPC_proc_cpu_debug_slave_tck" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk:the_DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk " "Elaborating entity \"DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk:the_DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper.v" "the_DE10_Lite_SOPC_proc_cpu_debug_slave_sysclk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_proc_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_proc_cpu_debug_slave_phy\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper.v" "DE10_Lite_SOPC_proc_cpu_debug_slave_phy" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_push_button DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_push_button:push_button " "Elaborating entity \"DE10_Lite_SOPC_push_button\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_push_button:push_button\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "push_button" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_sdram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram " "Elaborating entity \"DE10_Lite_SOPC_sdram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "sdram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_sdram_input_efifo_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|DE10_Lite_SOPC_sdram_input_efifo_module:the_DE10_Lite_SOPC_sdram_input_efifo_module " "Elaborating entity \"DE10_Lite_SOPC_sdram_input_efifo_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|DE10_Lite_SOPC_sdram_input_efifo_module:the_DE10_Lite_SOPC_sdram_input_efifo_module\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "the_DE10_Lite_SOPC_sdram_input_efifo_module" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_sliders DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sliders:sliders " "Elaborating entity \"DE10_Lite_SOPC_sliders\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sliders:sliders\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "sliders" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_sysid_qsys_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"DE10_Lite_SOPC_sysid_qsys_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sysid_qsys_0:sysid_qsys_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "sysid_qsys_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_system_pll DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll " "Elaborating entity \"DE10_Lite_SOPC_system_pll\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "system_pll" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_system_pll_stdsync_sv6 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"DE10_Lite_SOPC_system_pll_stdsync_sv6\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_stdsync_sv6:stdsync2\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "stdsync2" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_system_pll_dffpipe_l2c DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_stdsync_sv6:stdsync2\|DE10_Lite_SOPC_system_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE10_Lite_SOPC_system_pll_dffpipe_l2c\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_stdsync_sv6:stdsync2\|DE10_Lite_SOPC_system_pll_dffpipe_l2c:dffpipe3\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "dffpipe3" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_system_pll_altpll_a5t2 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1 " "Elaborating entity \"DE10_Lite_SOPC_system_pll_altpll_a5t2\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "sd1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_timer_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_timer_0:timer_0 " "Elaborating entity \"DE10_Lite_SOPC_timer_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_timer_0:timer_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "timer_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_touch_panel_busy DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_busy:touch_panel_busy " "Elaborating entity \"DE10_Lite_SOPC_touch_panel_busy\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_busy:touch_panel_busy\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "touch_panel_busy" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_touch_panel_pen_irq_n DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_pen_irq_n:touch_panel_pen_irq_n " "Elaborating entity \"DE10_Lite_SOPC_touch_panel_pen_irq_n\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_pen_irq_n:touch_panel_pen_irq_n\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "touch_panel_pen_irq_n" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870534986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_touch_panel_spi DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_spi:touch_panel_spi " "Elaborating entity \"DE10_Lite_SOPC_touch_panel_spi\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_spi:touch_panel_spi\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "touch_panel_spi" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "mm_interconnect_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "proc_data_master_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "proc_instruction_master_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "lt24_controller_0_avalon_slave_0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_debug_mem_slave_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "proc_debug_mem_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_pll_pll_slave_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "system_pll_pll_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870535989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "lcd_reset_n_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "touch_panel_spi_spi_control_port_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "proc_data_master_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "proc_instruction_master_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870536888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router:router\|DE10_Lite_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router:router\|DE10_Lite_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_001 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_001:router_001\|DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_001:router_001\|DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_002:router_002\|DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_002:router_002\|DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_003 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_003\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_003" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_003:router_003\|DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_003:router_003\|DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_005 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_005\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_005:router_005\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_005" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_005:router_005\|DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_005:router_005\|DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_008 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_008\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_008:router_008\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_008" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_008:router_008\|DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_008:router_008\|DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_009 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_009\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_009:router_009\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_009" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_009:router_009\|DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_009:router_009\|DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_010 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_010\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_010:router_010\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_010" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_010:router_010\|DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_010:router_010\|DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_data_master_limiter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "proc_data_master_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_instruction_master_limiter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "proc_instruction_master_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870537954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_demux DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_mux DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_mux DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525870538735 "|DE10_Lite_First_Computer|DE10_Lite_SOPC:u0|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525870538751 "|DE10_Lite_First_Computer|DE10_Lite_SOPC:u0|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525870538751 "|DE10_Lite_First_Computer|DE10_Lite_SOPC:u0|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "crosser" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870538895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_irq_mapper DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE10_Lite_SOPC_irq_mapper\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "irq_mapper" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "irq_synchronizer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870539301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870539301 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870539301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "rst_controller" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "rst_controller_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870539395 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "the_DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1525870541886 "|DE10_Lite_First_Computer|DE10_Lite_SOPC:u0|DE10_Lite_SOPC_proc:proc|DE10_Lite_SOPC_proc_cpu:cpu|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci|DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525870543220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.09.14:55:48 Progress: Loading sld558bbc97/alt_sld_fab_wrapper_hw.tcl " "2018.05.09.14:55:48 Progress: Loading sld558bbc97/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870548112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870550904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870551310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870553185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870553325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870553466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870553642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870553657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870553673 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525870554548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld558bbc97/alt_sld_fab.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870554835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870554835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870554964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870554964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870554964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870554964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870555042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870555042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870555151 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870555151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870555151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870555245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870555245 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1525870561282 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525870561282 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525870565056 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525870565056 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525870565056 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525870565056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525870565056 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525870565056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870565119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565119 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870565119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7c1 " "Found entity 1: altsyncram_e7c1" {  } { { "db/altsyncram_e7c1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_e7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870565182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870565182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870565291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565291 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870565291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870565338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870565338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870565448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565448 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870565448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7c1 " "Found entity 1: altsyncram_g7c1" {  } { { "db/altsyncram_g7c1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_g7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870565526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870565526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870565682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565682 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870565682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870565729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870565729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870565776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_mult_cell:the_DE10_Lite_SOPC_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870565776 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870565776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870565823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870565823 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1525870567244 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1525870567244 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1525870567338 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1525870567338 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1525870567338 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1525870567338 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1525870567338 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525870567369 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 442 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 243 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 132 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 356 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 253 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 306 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 352 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 7655 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 2618 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 5916 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 7664 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 4044 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.v" 5835 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 285 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_timer_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525870567697 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525870567697 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525870570889 "|DE10_Lite_First_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525870570889 "|DE10_Lite_First_Computer|LT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525870570889 "|DE10_Lite_First_Computer|LT24_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525870570889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870571454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "524 " "524 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525870576535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870577020 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525870577473 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525870577473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870577707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_First_Computer.map.smsg " "Generated suppressed messages file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_First_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870579404 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525870582851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870582851 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 151 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 307 0 0 } } { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 341 0 0 } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 122 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525870583336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525870583742 "|DE10_Lite_First_Computer|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525870583742 "|DE10_Lite_First_Computer|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525870583742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6952 " "Implemented 6952 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525870583742 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525870583742 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525870583742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6521 " "Implemented 6521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525870583742 ""} { "Info" "ICUT_CUT_TM_RAMS" "327 " "Implemented 327 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525870583742 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525870583742 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525870583742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525870583742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "912 " "Peak virtual memory: 912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525870583898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 14:56:23 2018 " "Processing ended: Wed May 09 14:56:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525870583898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525870583898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525870583898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870583898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525870586106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525870586106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 14:56:25 2018 " "Processing started: Wed May 09 14:56:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525870586106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525870586106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525870586106 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525870586970 ""}
{ "Info" "0" "" "Project  = DE10_Lite_First_Computer" {  } {  } 0 0 "Project  = DE10_Lite_First_Computer" 0 0 "Fitter" 0 0 1525870586970 ""}
{ "Info" "0" "" "Revision = DE10_Lite_First_Computer" {  } {  } 0 0 "Revision = DE10_Lite_First_Computer" 0 0 "Fitter" 0 0 1525870586970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525870587267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525870587267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Lite_First_Computer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_Lite_First_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525870587345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525870587392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525870587392 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525870587517 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2094 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525870587517 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[3\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[3\] port" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2096 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525870587517 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1525870587517 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525870587942 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525870587942 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525870588626 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525870588626 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17903 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525870588642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17905 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525870588642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525870588642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17909 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525870588642 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525870588642 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1525870588642 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1525870588642 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1525870588642 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1525870588642 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525870588642 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525870589439 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870591895 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525870591895 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525870592051 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525870592067 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.sdc " "Reading SDC File: 'DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525870592067 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525870592114 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_First_Computer.SDC " "Reading SDC File: 'DE10_Lite_First_Computer.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525870592239 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525870592254 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525870592254 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[3\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[3\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525870592254 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1525870592254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1525870592254 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525870592301 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1525870592301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525870592414 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525870592429 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|system_pll\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|system_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " " 100.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525870592429 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525870592429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17870 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17027 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 17134 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|DE10_Lite_SOPC_proc_cpu_nios2_oci:the_DE10_Lite_SOPC_proc_cpu_nios2_oci\|DE10_Lite_SOPC_proc_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2891 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 7103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|active_rnw~2 " "Destination node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|active_rnw~2" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 8136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|active_cs_n~1 " "Destination node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|active_cs_n~1" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 8199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 8211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_proc:proc\|DE10_Lite_SOPC_proc_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 7103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|i_refs\[0\] " "Destination node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|i_refs\[0\]" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|i_refs\[2\] " "Destination node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|i_refs\[2\]" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|i_refs\[1\] " "Destination node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|i_refs\[1\]" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 932 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 939 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 8314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|prev_reset  " "Automatically promoted node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525870593341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|readdata\[0\]~1 " "Destination node DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|readdata\[0\]~1" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 11504 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525870593341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525870593341 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 287 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 2124 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525870593341 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525870594935 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525870594951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525870594951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525870594967 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525870595013 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1525870595013 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1525870595013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525870595013 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525870595060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525870596865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "84 Block RAM " "Packed 84 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525870596881 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525870596881 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525870596881 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525870596881 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525870596881 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1525870596881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525870596881 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 151 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 307 0 0 } } { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 341 0 0 } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 122 0 0 } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525870597099 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525870597959 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1525870597959 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525870597975 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525870598053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525870600577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525870602637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525870602731 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525870614420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525870614420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525870616551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525870624266 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525870624266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525870630961 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525870630961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525870630977 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.49 " "Total time spent on timing analysis during the Fitter is 9.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525870631383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525870631446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525870634704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525870634704 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525870638563 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525870640723 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525870641968 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 725 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 687 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 686 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525870642030 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1525870642030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_First_Computer.fit.smsg " "Generated suppressed messages file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_First_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525870642561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 93 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1709 " "Peak virtual memory: 1709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525870644629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 14:57:24 2018 " "Processing ended: Wed May 09 14:57:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525870644629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525870644629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525870644629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525870644629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525870646228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525870646233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 14:57:26 2018 " "Processing started: Wed May 09 14:57:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525870646233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525870646233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525870646233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525870646851 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525870649732 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525870649891 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1525870649891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525870650298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 14:57:30 2018 " "Processing ended: Wed May 09 14:57:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525870650298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525870650298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525870650298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525870650298 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525870651035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525870652187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525870652203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 14:57:31 2018 " "Processing started: Wed May 09 14:57:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525870652203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870652203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_sta DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870652203 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1525870652328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870652816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870652816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870652863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870652863 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525870653645 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870653645 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870653801 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870653832 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.sdc " "Reading SDC File: 'DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_proc_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870653848 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870653898 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_First_Computer.SDC " "Reading SDC File: 'DE10_Lite_First_Computer.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654076 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525870654092 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525870654092 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[3\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|system_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|system_pll\|sd1\|pll7\|clk\[3\]\} \{u0\|system_pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525870654092 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654092 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525870654139 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654201 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525870654217 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525870654264 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1525870654342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.126 " "Worst-case setup slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    1.126               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.230               0.000 MAX10_CLK1_50  " "   15.230               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.616               0.000 altera_reserved_tck  " "   44.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.873               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   88.873               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    0.249               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "    0.324               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 MAX10_CLK1_50  " "    0.342               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.669 " "Worst-case recovery slack is 3.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.669               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    3.669               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.713               0.000 MAX10_CLK1_50  " "   16.713               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.934               0.000 altera_reserved_tck  " "   47.934               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.050               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   96.050               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.072 " "Worst-case removal slack is 1.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 MAX10_CLK1_50  " "    1.072               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.150               0.000 altera_reserved_tck  " "    1.150               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.439               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "    2.439               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.138               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    4.138               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.619 " "Worst-case minimum pulse width slack is 4.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.619               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    4.619               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.640               0.000 MAX10_CLK1_50  " "    9.640               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.683               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   49.683               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870654515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654515 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.357 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.357" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.431 ns " "Worst Case Available Settling Time: 12.431 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870654547 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654547 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525870654562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870654625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870658594 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525870659046 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.825 " "Worst-case setup slack is 1.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.825               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    1.825               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.534               0.000 MAX10_CLK1_50  " "   15.534               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.921               0.000 altera_reserved_tck  " "   44.921               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   89.685               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   89.685               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    0.247               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "    0.291               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 MAX10_CLK1_50  " "    0.307               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.172 " "Worst-case recovery slack is 4.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.172               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    4.172               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.944               0.000 MAX10_CLK1_50  " "   16.944               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.127               0.000 altera_reserved_tck  " "   48.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.383               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   96.383               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.974 " "Worst-case removal slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 MAX10_CLK1_50  " "    0.974               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 altera_reserved_tck  " "    1.054               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.197               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "    2.197               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.756               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    3.756               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.632 " "Worst-case minimum pulse width slack is 4.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.632               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    4.632               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.654               0.000 MAX10_CLK1_50  " "    9.654               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.653               0.000 altera_reserved_tck  " "   49.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.687               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   49.687               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659313 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.357 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.357" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.927 ns " "Worst Case Available Settling Time: 12.927 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870659359 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659359 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525870659375 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525870659754 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.134 " "Worst-case setup slack is 6.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.134               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    6.134               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.799               0.000 MAX10_CLK1_50  " "   17.799               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.926               0.000 altera_reserved_tck  " "   47.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.992               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   94.992               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    0.099               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "    0.142               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 MAX10_CLK1_50  " "    0.150               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.978 " "Worst-case recovery slack is 6.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.978               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    6.978               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.410               0.000 MAX10_CLK1_50  " "   18.410               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.305               0.000 altera_reserved_tck  " "   49.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.021               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   98.021               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870659996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870659996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.463 " "Worst-case removal slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 MAX10_CLK1_50  " "    0.463               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "    1.225               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.944               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    1.944               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870660028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.711 " "Worst-case minimum pulse width slack is 4.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.711               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\]  " "    4.711               0.000 u0\|system_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.303               0.000 MAX10_CLK1_50  " "    9.303               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\]  " "   49.716               0.000 u0\|system_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525870660043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870660043 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.357 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.357" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.688 ns " "Worst Case Available Settling Time: 16.688 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525870660074 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870660074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870661304 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870661304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "793 " "Peak virtual memory: 793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525870661476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 14:57:41 2018 " "Processing ended: Wed May 09 14:57:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525870661476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525870661476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525870661476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870661476 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus Prime Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525870662276 ""}
