project:
  title:        "FIR Filter FSM"
  author:       "Your Name"
  discord:      "YourDiscord#1234"
  description:  "A finite state machine controlling a Finite Impulse Response (FIR) filter computation."
  language:     "Verilog"
  clock_hz:     100000000  # 100 MHz clock frequency

  inputs:
    - "clk"
    - "rst"
    - "Shift_Accum_Loop_C_0_tr0"
  outputs:
    - "fsm_output"

  testbenches:
    - "tb.v"
    - "test.py"
