m255
K3
13
cModel Technology
Z0 dC:\Users\pwhite8\vlsi\fpga\final_fpga\software\FPGA\obj\default\runtime\sim\mentor
Efinal_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
o-work new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo -O0
Z1 tExplicit 1
Z2 dC:\Users\pwhite8\vlsi\fpga\final_fpga\software\FPGA\obj\default\runtime\sim\mentor
!s108 1386027050.003000
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho|-work|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|
!s107 C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho|
