C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis  -sap  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\testeISP.sap  -otap  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\testeISP.tap  -omap  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\testeISP.map   -part M2S025T  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\synlog\report\testeISP_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  testeISP  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\scratchproject.prs  -multisrs  -ovm  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\testeISP.vm   -freq 100.000   -tcl  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\designer\testeISP\synthesis.fdc  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\synwork\testeISP_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\syntmp\testeISP.plg  -osyn  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\testeISP.srm  -prjdir  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\  -prjname  testeISP_syn  -log  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\synlog\testeISP_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\testeISP.sap -otap ..\testeISP.tap -omap ..\testeISP.map -part M2S025T -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\testeISP_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module testeISP -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\testeISP.vm -freq 100.000 -tcl ..\..\designer\testeISP\synthesis.fdc ..\synwork\testeISP_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam testeISP.plg -osyn ..\testeISP.srm -prjdir ..\ -prjname testeISP_syn -log ..\synlog\testeISP_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\testeisp.sap|io:o|time:1743612013|size:2289|exec:0|csum:
file:..\testeisp.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\testeisp.map|io:o|time:1743612016|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1743447278|size:4380|exec:0|csum:
file:..\testeisp.vm|io:o|time:1743612015|size:40457|exec:0|csum:
file:..\..\designer\testeisp\synthesis.fdc|io:i|time:1743612011|size:64|exec:0|csum:5B1B66DCD87EA0F0BACB49E3425792C0
file:..\synwork\testeisp_prem.srd|io:i|time:1743612013|size:81850|exec:0|csum:643CDA82804EB3A56AF815360236CD34
file:..\..\..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:testeisp.plg|io:o|time:1743612016|size:1022|exec:0|csum:
file:..\testeisp.srm|io:o|time:1743612015|size:4751|exec:0|csum:
file:..\synlog\testeisp_fpga_mapper.srr|io:o|time:1743612016|size:34037|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
