#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~48.in[3] (.names)                                                                        0.907     2.184
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                       0.235     2.419
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                               1.764     4.183
data arrival time                                                                                                                          4.183

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.183
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.183


#Path 2
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~40.in[3] (.names)                                                                        0.907     2.183
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                       0.235     2.418
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                               1.755     4.173
data arrival time                                                                                                                          4.173

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.173
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.173


#Path 3
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~53.in[2] (.names)                                                                        1.034     2.310
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                       0.235     2.545
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                               1.570     4.116
data arrival time                                                                                                                          4.116

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.116
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.116


#Path 4
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~42.in[3] (.names)                                                                        0.893     2.169
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                       0.235     2.404
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                               1.602     4.006
data arrival time                                                                                                                          4.006

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.006
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.006


#Path 5
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~35.in[3] (.names)                                                                        1.038     2.315
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                       0.235     2.550
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                               1.448     3.997
data arrival time                                                                                                                          3.997

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.997
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.997


#Path 6
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~14.in[3] (.names)                                                                        0.899     2.175
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                       0.235     2.410
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                               1.505     3.915
data arrival time                                                                                                                          3.915

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.915
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.915


#Path 7
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~12.in[3] (.names)                                                                        0.898     2.175
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                       0.235     2.410
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                               1.501     3.911
data arrival time                                                                                                                          3.911

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.911
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.911


#Path 8
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~55.in[2] (.names)                                                                        1.036     2.312
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                       0.235     2.547
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                               1.326     3.873
data arrival time                                                                                                                          3.873

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.873
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.873


#Path 9
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~47.in[3] (.names)                                                                        0.768     2.045
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                       0.235     2.280
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                               1.588     3.868
data arrival time                                                                                                                          3.868

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.868
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.868


#Path 10
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~29.in[3] (.names)                                                                        0.761     2.037
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                       0.235     2.272
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                               1.570     3.842
data arrival time                                                                                                                          3.842

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.842
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.842


#Path 11
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~9.in[3] (.names)                                                                        0.756     2.032
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                       0.235     2.267
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                               1.556     3.823
data arrival time                                                                                                                         3.823

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.823
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.823


#Path 12
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~17.in[3] (.names)                                                                        0.904     2.180
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                       0.235     2.415
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                               1.362     3.777
data arrival time                                                                                                                          3.777

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.777
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.777


#Path 13
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~45.in[1] (.names)                                                                        1.031     2.307
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                       0.235     2.542
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                               1.192     3.734
data arrival time                                                                                                                          3.734

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.734
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.734


#Path 14
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~0.in[3] (.names)                                                                        0.772     2.048
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                       0.235     2.283
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                               1.446     3.729
data arrival time                                                                                                                         3.729

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.729
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.729


#Path 15
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~39.in[2] (.names)                                                                        1.028     2.305
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                       0.235     2.540
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                               1.184     3.724
data arrival time                                                                                                                          3.724

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.724
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.724


#Path 16
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~62.in[3] (.names)                                                                        0.757     2.034
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                       0.235     2.269
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                               1.441     3.710
data arrival time                                                                                                                          3.710

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.710
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.710


#Path 17
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~16.in[3] (.names)                                                                        0.776     2.053
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                       0.235     2.288
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                               1.419     3.706
data arrival time                                                                                                                          3.706

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.706
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.706


#Path 18
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~36.in[1] (.names)                                                                        0.758     2.035
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                       0.235     2.270
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                               1.436     3.706
data arrival time                                                                                                                          3.706

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.706
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.706


#Path 19
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~6.in[2] (.names)                                                                        1.308     2.584
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                       0.235     2.819
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                               0.876     3.694
data arrival time                                                                                                                         3.694

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.694
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.694


#Path 20
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~38.in[2] (.names)                                                                        0.898     2.174
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                       0.235     2.409
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                               1.281     3.690
data arrival time                                                                                                                          3.690

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.690
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.690


#Path 21
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~63.in[3] (.names)                                                                        0.897     2.173
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                       0.235     2.408
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                               1.249     3.657
data arrival time                                                                                                                          3.657

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.657
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.657


#Path 22
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~18.in[2] (.names)                                                                        0.620     1.897
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                       0.235     2.132
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                               1.511     3.642
data arrival time                                                                                                                          3.642

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.642
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.642


#Path 23
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~57.in[2] (.names)                                                                        1.310     2.587
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                       0.235     2.822
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                               0.814     3.636
data arrival time                                                                                                                          3.636

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.636
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.636


#Path 24
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~7.in[3] (.names)                                                                        0.753     2.030
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                       0.235     2.265
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                               1.365     3.629
data arrival time                                                                                                                         3.629

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.629
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.629


#Path 25
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~59.in[0] (.names)                                                                        0.766     2.042
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                       0.235     2.277
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                               1.344     3.621
data arrival time                                                                                                                          3.621

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.621
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.621


#Path 26
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~54.in[2] (.names)                                                                        0.765     2.042
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                       0.235     2.277
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                               1.339     3.616
data arrival time                                                                                                                          3.616

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.616
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.616


#Path 27
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~20.in[3] (.names)                                                                        0.492     1.768
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                       0.235     2.003
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                               1.603     3.607
data arrival time                                                                                                                          3.607

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.607
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.607


#Path 28
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~15.in[3] (.names)                                                                        0.762     2.039
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                       0.235     2.274
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                               1.327     3.601
data arrival time                                                                                                                          3.601

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.601
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.601


#Path 29
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~21.in[3] (.names)                                                                        0.624     1.900
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                       0.235     2.135
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                               1.457     3.592
data arrival time                                                                                                                          3.592

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.592
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.592


#Path 30
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~24.in[1] (.names)                                                                        1.041     2.317
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                       0.235     2.552
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                               1.028     3.580
data arrival time                                                                                                                          3.580

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.580
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.580


#Path 31
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~61.in[0] (.names)                                                                        0.759     2.036
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                       0.235     2.271
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                               1.306     3.577
data arrival time                                                                                                                          3.577

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.577
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.577


#Path 32
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~32.in[2] (.names)                                                                        1.320     2.596
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                       0.235     2.831
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                               0.739     3.570
data arrival time                                                                                                                          3.570

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.570
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.570


#Path 33
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~22.in[2] (.names)                                                                        1.041     2.317
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                       0.235     2.552
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                               1.017     3.569
data arrival time                                                                                                                          3.569

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.569
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.569


#Path 34
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~27.in[2] (.names)                                                                        1.047     2.324
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                       0.235     2.559
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                               0.933     3.491
data arrival time                                                                                                                          3.491

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.491
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.491


#Path 35
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~11.in[2] (.names)                                                                        1.032     2.309
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                       0.235     2.544
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                               0.941     3.485
data arrival time                                                                                                                          3.485

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.485
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.485


#Path 36
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~23.in[2] (.names)                                                                        1.326     2.603
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                       0.235     2.838
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                               0.642     3.480
data arrival time                                                                                                                          3.480

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.480
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.480


#Path 37
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~4.in[2] (.names)                                                                        1.182     2.459
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                       0.235     2.694
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                               0.770     3.464
data arrival time                                                                                                                         3.464

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.464
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.464


#Path 38
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~28.in[1] (.names)                                                                        1.030     2.306
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                       0.235     2.541
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                               0.919     3.460
data arrival time                                                                                                                          3.460

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.460
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.460


#Path 39
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~1.in[3] (.names)                                                                        0.628     1.904
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                       0.235     2.139
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                               1.312     3.451
data arrival time                                                                                                                         3.451

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.451
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.451


#Path 40
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~5.in[1] (.names)                                                                        1.036     2.312
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                       0.235     2.547
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                               0.895     3.442
data arrival time                                                                                                                         3.442

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.442
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.442


#Path 41
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~58.in[2] (.names)                                                                        0.892     2.169
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                       0.235     2.404
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                               1.038     3.442
data arrival time                                                                                                                          3.442

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.442
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.442


#Path 42
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~37.in[1] (.names)                                                                        0.758     2.035
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                       0.235     2.270
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                               1.171     3.441
data arrival time                                                                                                                          3.441

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.441
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.441


#Path 43
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~52.in[3] (.names)                                                                        0.625     1.902
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                       0.235     2.137
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                               1.304     3.441
data arrival time                                                                                                                          3.441

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.441
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.441


#Path 44
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~51.in[2] (.names)                                                                        0.894     2.171
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                       0.235     2.406
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                               1.033     3.439
data arrival time                                                                                                                          3.439

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.439
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.439


#Path 45
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~34.in[2] (.names)                                                                        0.890     2.166
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                       0.235     2.401
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                               1.031     3.432
data arrival time                                                                                                                          3.432

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.432
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.432


#Path 46
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~43.in[1] (.names)                                                                        0.759     2.035
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                       0.235     2.270
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                               1.151     3.422
data arrival time                                                                                                                          3.422

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.422
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.422


#Path 47
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~30.in[1] (.names)                                                                        0.906     2.182
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                       0.235     2.417
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                               0.942     3.359
data arrival time                                                                                                                          3.359

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.359
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.359


#Path 48
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~3.in[2] (.names)                                                                        0.765     2.041
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                       0.235     2.276
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                               1.081     3.358
data arrival time                                                                                                                         3.358

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.358
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.358


#Path 49
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~41.in[2] (.names)                                                                        0.761     2.037
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                       0.235     2.272
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                               1.084     3.356
data arrival time                                                                                                                          3.356

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.356
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.356


#Path 50
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~60.in[2] (.names)                                                                        1.038     2.315
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                       0.235     2.550
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                               0.807     3.356
data arrival time                                                                                                                          3.356

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.356
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.356


#Path 51
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~50.in[2] (.names)                                                                        1.040     2.316
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                       0.235     2.551
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                               0.802     3.354
data arrival time                                                                                                                          3.354

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.354
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.354


#Path 52
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~8.in[1] (.names)                                                                        0.617     1.893
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                       0.235     2.128
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                               1.221     3.350
data arrival time                                                                                                                         3.350

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.350
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.350


#Path 53
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~33.in[2] (.names)                                                                        0.896     2.173
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                       0.235     2.408
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                               0.939     3.347
data arrival time                                                                                                                          3.347

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.347
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.347


#Path 54
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~10.in[2] (.names)                                                                        0.621     1.897
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                       0.235     2.132
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                               1.213     3.345
data arrival time                                                                                                                          3.345

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.345
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.345


#Path 55
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~25.in[2] (.names)                                                                        0.893     2.170
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                       0.235     2.405
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                               0.940     3.345
data arrival time                                                                                                                          3.345

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.345
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.345


#Path 56
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~26.in[2] (.names)                                                                        0.759     2.035
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                       0.235     2.270
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                               1.073     3.343
data arrival time                                                                                                                          3.343

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.343
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.343


#Path 57
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~13.in[2] (.names)                                                                        1.180     2.457
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                       0.235     2.692
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                               0.651     3.342
data arrival time                                                                                                                          3.342

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.342
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.342


#Path 58
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~56.in[0] (.names)                                                                        0.620     1.896
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                       0.235     2.131
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                               1.205     3.337
data arrival time                                                                                                                          3.337

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.337
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.337


#Path 59
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~2.in[2] (.names)                                                                        0.763     2.040
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                       0.235     2.275
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                               1.057     3.332
data arrival time                                                                                                                         3.332

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.332
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.332


#Path 60
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~31.in[2] (.names)                                                                        0.902     2.178
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                       0.235     2.413
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                               0.914     3.327
data arrival time                                                                                                                          3.327

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.327
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.327


#Path 61
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~44.in[2] (.names)                                                                        1.019     2.296
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                       0.235     2.531
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                               0.795     3.326
data arrival time                                                                                                                          3.326

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.326
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.326


#Path 62
Startpoint: matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                 0.042     0.042
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                               1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[53] (matmul_4x4_systolic)                       1.956     3.232
data arrival time                                                                                                                                                                 3.232

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                       0.000     0.042
cell setup time                                                                                                                                                        -0.094    -0.052
data required time                                                                                                                                                               -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               -0.052
data arrival time                                                                                                                                                                -3.232
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.284


#Path 63
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~19.in[2] (.names)                                                                        0.763     2.039
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                       0.235     2.274
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                               0.942     3.216
data arrival time                                                                                                                          3.216

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.216
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.216


#Path 64
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~46.in[2] (.names)                                                                        1.291     2.567
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                       0.235     2.802
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                               0.366     3.168
data arrival time                                                                                                                          3.168

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.168
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.168


#Path 65
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~49.in[2] (.names)                                                                        0.627     1.904
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                       0.235     2.139
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                               1.027     3.166
data arrival time                                                                                                                          3.166

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.166
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.166


#Path 66
Startpoint: matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~0.a_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                                                                 0.042     0.042
matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]                                               1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~0.a_data[61] (matmul_4x4_systolic)                       1.674     2.951
data arrival time                                                                                                                                                                 2.951

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                       0.000     0.042
cell setup time                                                                                                                                                        -0.094    -0.052
data required time                                                                                                                                                               -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               -0.052
data arrival time                                                                                                                                                                -2.951
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.002


#Path 67
Startpoint: matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                 0.042     0.042
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                               1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[55] (matmul_4x4_systolic)                       1.568     2.845
data arrival time                                                                                                                                                                 2.845

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                       0.000     0.042
cell setup time                                                                                                                                                        -0.094    -0.052
data required time                                                                                                                                                               -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               -0.052
data arrival time                                                                                                                                                                -2.845
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -2.896


#Path 68
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~38.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~38.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 69
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~25.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~25.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 70
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~24.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~24.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 71
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~23.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~23.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 72
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~22.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~22.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 73
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~21.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~21.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 74
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 75
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~20.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~20.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 76
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~26.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~26.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 77
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~27.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~27.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 78
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~28.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~28.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 79
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 80
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 81
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 82
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 83
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 84
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~10.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~10.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 85
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 86
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~37.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~37.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 87
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~36.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~36.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 88
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~9.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~9.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 89
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 90
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~1.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~1.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 91
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 92
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~3.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~3.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 93
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 94
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~5.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~5.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 95
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 96
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 97
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~8.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~8.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                         2.417

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.417
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.884


#Path 98
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~19.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~19.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 99
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~11.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~11.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#Path 100
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~12.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~12.we[0] (single_port_ram)                        2.417     2.417
data arrival time                                                                                                                          2.417

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.417
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.884


#End of timing report
