$date
	Mon Feb 17 21:47:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem2_tb $end
$var wire 1 ! X $end
$var wire 1 " AC $end
$var wire 1 # AB $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$scope module dut $end
$var wire 1 $ A $end
$var wire 1 # AB $end
$var wire 1 " AC $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1&
#20
0&
1%
#30
1&
#40
0&
0%
1$
#50
1!
1"
1&
#60
0"
1#
0&
1%
#70
1"
1&
