<stg><name>distance_squared</name>


<trans_list>

<trans id="208" from="1" to="2">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="3" to="4">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="4" to="5">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="5" to="28">
<condition id="122">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="5" to="6">
<condition id="145">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="6" to="7">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="7" to="8">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="8" to="9">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="9" to="10">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="10" to="11">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="11" to="12">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="12" to="13">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="13" to="14">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="14" to="15">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="15" to="16">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="16" to="17">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="17" to="18">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="18" to="19">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="19" to="20">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="20" to="21">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="22" to="23">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="23" to="24">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="24" to="25">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="25" to="26">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="26" to="27">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="27" to="5">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="28" to="29">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="29" to="30">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="30" to="31">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="31" to="32">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="32" to="33">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="33" to="34">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="34" to="35">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="35" to="36">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="36" to="37">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="37" to="38">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="38" to="39">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="39" to="40">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="40" to="41">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="41" to="42">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="42" to="43">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="43" to="44">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="44" to="45">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="45" to="46">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="46" to="47">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="47" to="48">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="48" to="49">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="49" to="50">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="50" to="51">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="51" to="52">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="52" to="53">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="53" to="54">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="54" to="55">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="55" to="56">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="56" to="57">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="57" to="58">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="58" to="59">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="59" to="60">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="60" to="61">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="61" to="62">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="62" to="63">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="63" to="64">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="64" to="65">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="65" to="66">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:0  %sum_of_squares_split = alloca [8 x double], align 8 ; <[8 x double]*> [#uses=9]

]]></node>
<StgValue><ssdm name="sum_of_squares_split"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:25  %sum_of_squares_split_addr = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 0 ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:26  store double 0.000000e+000, double* %sum_of_squares_split_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:27  %sum_of_squares_split_addr_1 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 1 ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:28  store double 0.000000e+000, double* %sum_of_squares_split_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:29  %sum_of_squares_split_addr_2 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 2 ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:30  store double 0.000000e+000, double* %sum_of_squares_split_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31  %sum_of_squares_split_addr_3 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 3 ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:32  store double 0.000000e+000, double* %sum_of_squares_split_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:33  %sum_of_squares_split_addr_4 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 4 ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:34  store double 0.000000e+000, double* %sum_of_squares_split_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35  %sum_of_squares_split_addr_5 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 5 ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:36  store double 0.000000e+000, double* %sum_of_squares_split_addr_5, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str15, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecWire(double* %sum, [8 x i8]* @p_str18, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_2) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:5  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str16, [10 x i8]* @p_str20, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [66 x i8]* @p_str21, [24 x i8]* @p_str22) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_3) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:8  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecIFCore(double* %sum, [1 x i8]* @p_str16, [10 x i8]* @p_str20, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [24 x i8]* @p_str22) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_4) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:11  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:12  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="8">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecFifo(i64* %vector1_data_V, i8* %vector1_keep_V, i1* %vector1_last_V, [8 x i8]* @p_str26, [1 x i8]* @p_str16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:14  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_6) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecIFCore(i64* %vector1_data_V, i8* %vector1_keep_V, i1* %vector1_last_V, [1 x i8]* @p_str16, [5 x i8]* @p_str27, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [27 x i8]* @p_str28) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecIFCore(i64* %vector1_data_V, i8* %vector1_keep_V, i1* %vector1_last_V, [1 x i8]* @p_str16, [5 x i8]* @p_str27, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [139 x i8]* @p_str29, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:17  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_5) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:18  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:19  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="8">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecFifo(i64* %vector2_data_V, i8* %vector2_keep_V, i1* %vector2_last_V, [8 x i8]* @p_str26, [1 x i8]* @p_str16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:21  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecIFCore(i64* %vector2_data_V, i8* %vector2_keep_V, i1* %vector2_last_V, [1 x i8]* @p_str16, [5 x i8]* @p_str27, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [27 x i8]* @p_str32) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecIFCore(i64* %vector2_data_V, i8* %vector2_keep_V, i1* %vector2_last_V, [1 x i8]* @p_str16, [5 x i8]* @p_str27, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [139 x i8]* @p_str33, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:24  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_7) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:37  %sum_of_squares_split_addr_6 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 6 ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr_6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:38  store double 0.000000e+000, double* %sum_of_squares_split_addr_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:39  %sum_of_squares_split_addr_7 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 7 ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr_7"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:40  store double 0.000000e+000, double* %sum_of_squares_split_addr_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
entry:41  br label %bb1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1:0  %dim = phi i8 [ %dim_1, %bb ], [ 0, %entry ]    ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1:1  %exitcond1 = icmp eq i8 %dim, -56               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1:2  %dim_1 = add i8 %dim, 1                         ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="dim_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1:3  br i1 %exitcond1, label %bb4.0, label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="3" op_0_bw="8">
<![CDATA[
bb:0  %dim_cast2 = trunc i8 %dim to i3                ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="dim_cast2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:4  %vector1_data_V_read = call i64 @_ssdm_op_FifoRead.volatile.i64P(i64* %vector1_data_V) nounwind ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="vector1_data_V_read"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:6  %vector2_data_V_read = call i64 @_ssdm_op_FifoRead.volatile.i64P(i64* %vector2_data_V) nounwind ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="vector2_data_V_read"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64">
<![CDATA[
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector1_data"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64">
<![CDATA[
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector2_data"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64">
<![CDATA[
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector1_data"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64">
<![CDATA[
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector2_data"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64">
<![CDATA[
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector1_data"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64">
<![CDATA[
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector2_data"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64">
<![CDATA[
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector1_data"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64">
<![CDATA[
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector2_data"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64">
<![CDATA[
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector1_data"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64">
<![CDATA[
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="vector2_data"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="126" st_id="12" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="130" st_id="16" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="diff_squared"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="132" st_id="18" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="diff_squared"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="133" st_id="19" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="diff_squared"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="134" st_id="20" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="diff_squared"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="3">
<![CDATA[
bb:10  %tmp_cast = zext i3 %dim_cast2 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %sum_of_squares_split_addr_8 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i32 0, i32 %tmp_cast ; <double*> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_addr_8"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="3">
<![CDATA[
bb:12  %sum_of_squares_split_load = load double* %sum_of_squares_split_addr_8, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="138" st_id="21" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="diff_squared"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="3">
<![CDATA[
bb:12  %sum_of_squares_split_load = load double* %sum_of_squares_split_addr_8, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="140" st_id="22" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:13  %tmp_1 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="141" st_id="23" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:13  %tmp_1 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="142" st_id="24" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:13  %tmp_1 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="143" st_id="25" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:13  %tmp_1 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="144" st_id="26" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:13  %tmp_1 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="145" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str34) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str34) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="147" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
bb:14  store double %tmp_1, double* %sum_of_squares_split_addr_8, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb:15  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str34, i32 %tmp_s) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
bb:16  br label %bb1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:0  %sum_of_squares_split_load_1 = load double* %sum_of_squares_split_addr, align 8 ; <double> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:0  %sum_of_squares_split_load_1 = load double* %sum_of_squares_split_addr, align 8 ; <double> [#uses=2]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_1"/></StgValue>
</operation>

<operation id="153" st_id="29" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:1  %sum_of_squares_1_0_to_fcmp = fcmp oeq double %sum_of_squares_split_load_1, -0.000000e+000 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_1_0_to_fcmp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="154" st_id="30" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:1  %sum_of_squares_1_0_to_fcmp = fcmp oeq double %sum_of_squares_split_load_1, -0.000000e+000 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_1_0_to_fcmp"/></StgValue>
</operation>

<operation id="155" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:3  %sum_of_squares_split_load_2 = load double* %sum_of_squares_split_addr_1, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="156" st_id="31" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:1  %sum_of_squares_1_0_to_fcmp = fcmp oeq double %sum_of_squares_split_load_1, -0.000000e+000 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_1_0_to_fcmp"/></StgValue>
</operation>

<operation id="157" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb4.0:2  %sum_of_squares = select i1 %sum_of_squares_1_0_to_fcmp, double 0.000000e+000, double %sum_of_squares_split_load_1 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares"/></StgValue>
</operation>

<operation id="158" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:3  %sum_of_squares_split_load_2 = load double* %sum_of_squares_split_addr_1, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="159" st_id="32" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="160" st_id="33" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="161" st_id="34" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="162" st_id="35" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_1"/></StgValue>
</operation>

<operation id="163" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:5  %sum_of_squares_split_load_3 = load double* %sum_of_squares_split_addr_2, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="164" st_id="36" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_1"/></StgValue>
</operation>

<operation id="165" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:5  %sum_of_squares_split_load_3 = load double* %sum_of_squares_split_addr_2, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="166" st_id="37" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="167" st_id="38" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="168" st_id="39" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="169" st_id="40" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_2"/></StgValue>
</operation>

<operation id="170" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:7  %sum_of_squares_split_load_4 = load double* %sum_of_squares_split_addr_3, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="171" st_id="41" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_2"/></StgValue>
</operation>

<operation id="172" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:7  %sum_of_squares_split_load_4 = load double* %sum_of_squares_split_addr_3, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="173" st_id="42" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="174" st_id="43" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="175" st_id="44" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="176" st_id="45" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_3"/></StgValue>
</operation>

<operation id="177" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:9  %sum_of_squares_split_load_5 = load double* %sum_of_squares_split_addr_4, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="178" st_id="46" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_3"/></StgValue>
</operation>

<operation id="179" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:9  %sum_of_squares_split_load_5 = load double* %sum_of_squares_split_addr_4, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="180" st_id="47" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="181" st_id="48" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="182" st_id="49" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="183" st_id="50" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_4"/></StgValue>
</operation>

<operation id="184" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:11  %sum_of_squares_split_load_6 = load double* %sum_of_squares_split_addr_5, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_6"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="185" st_id="51" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_4"/></StgValue>
</operation>

<operation id="186" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:11  %sum_of_squares_split_load_6 = load double* %sum_of_squares_split_addr_5, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="187" st_id="52" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="188" st_id="53" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="189" st_id="54" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="190" st_id="55" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_5"/></StgValue>
</operation>

<operation id="191" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:13  %sum_of_squares_split_load_7 = load double* %sum_of_squares_split_addr_6, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="192" st_id="56" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_5"/></StgValue>
</operation>

<operation id="193" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:13  %sum_of_squares_split_load_7 = load double* %sum_of_squares_split_addr_6, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="194" st_id="57" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="195" st_id="58" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="196" st_id="59" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="197" st_id="60" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_6"/></StgValue>
</operation>

<operation id="198" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:15  %sum_of_squares_split_load_8 = load double* %sum_of_squares_split_addr_7, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_8"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="199" st_id="61" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_6"/></StgValue>
</operation>

<operation id="200" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="3">
<![CDATA[
bb4.0:15  %sum_of_squares_split_load_8 = load double* %sum_of_squares_split_addr_7, align 8 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_split_load_8"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="201" st_id="62" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="202" st_id="63" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_7"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="203" st_id="64" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_7"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="204" st_id="65" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_7"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="205" st_id="66" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_of_squares_7"/></StgValue>
</operation>

<operation id="206" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb4.0:17  call void @_ssdm_op_WireWrite.doubleP(double* %sum, double %sum_of_squares_7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0">
<![CDATA[
bb4.0:18  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
