Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 22:20:55 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  c0/S[1]       | Mofminute_1/Q_reg[0]_0      | Mofminute_2/Q[3]_i_3__2_n_0 |                1 |              4 |         4.00 |
|  c0/S[1]       | Mofminute_1/Q_reg[3]_0      | Mofhour_1/Q[3]_i_3__3_n_0   |                1 |              4 |         4.00 |
|  c0/S[1]       | Mofsecond_1/Q[3]_i_1__3_n_0 | Mofsecond_1/Q[3]_i_3_n_0    |                2 |              4 |         2.00 |
|  c0/S[1]       | Mofsecond_1/Q_reg[0]_1      | Mofsecond_2/Q[3]_i_3__0_n_0 |                1 |              4 |         4.00 |
|  c0/S[1]       | Mofsecond_2/Q_reg[0]_0      | Mofminute_1/Q[3]_i_3__1_n_0 |                1 |              4 |         4.00 |
|  c0/S[1]       | Mofhour_1/Q_reg[3]_0        | Mofhour_2/Q[3]_i_3__4_n_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                             | LD/LG1/Load_out_reg_0       |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG |                             |                             |               24 |             69 |         2.88 |
+----------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


