// Seed: 2048325391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_7 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4
);
  supply1 id_6;
  supply0 id_7;
  assign id_4 = id_6;
  wor id_8;
  assign id_6 = 1;
  wire id_9;
  assign id_8 = 1'b0;
  assign id_4 = 1;
  assign id_8 = 1 | id_6 ? 1 : id_7;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9
  );
endmodule
