$date
	Wed Oct 17 17:16:34 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10us
$end
$scope module EchoProcessor_tb $end
$var wire 1 ! clk $end
$var wire 8 " medicion [7:0] $end
$var reg 1 # dummy $end
$var reg 513 $ dumpfile_path [512:0] $end
$var reg 1 % echo $end
$var reg 1 & trigger $end
$scope module inst $end
$var wire 1 ! Clk $end
$var wire 1 ' aux_clk $end
$var wire 1 ( echo $end
$var wire 8 ) result [7:0] $end
$var wire 1 * t_s $end
$scope module ingeniero $end
$var wire 1 ' clk $end
$var wire 1 * reset $end
$var reg 8 + out [7:0] $end
$upscope $end
$upscope $end
$scope module clk_gen $end
$var reg 1 , clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
bx +
0*
bx )
0(
0'
0&
0%
b110001001101001011011100010111101101111011101010111010001110000011101010111010000101110011101100110001101100100 $
1#
bx "
0!
$end
#1
b0 +
b0 "
b0 )
1&
1*
#2
1%
1(
0&
0*
#5
b1 +
b1 "
b1 )
1'
1,
1!
#10
0'
0,
0!
#15
b10 +
b10 "
b10 )
1'
1,
1!
#20
0'
0,
0!
#25
b11 +
b11 "
b11 )
1'
1,
1!
#30
0'
0,
0!
#35
b100 +
b100 "
b100 )
1'
1,
1!
#40
0'
0,
0!
#45
b101 +
b101 "
b101 )
1'
1,
1!
#50
0'
0,
0!
#55
b110 +
b110 "
b110 )
1'
1,
1!
#60
0'
0,
0!
#65
b111 +
b111 "
b111 )
1'
1,
1!
#70
0'
0,
0!
#75
b1000 +
b1000 "
b1000 )
1'
1,
1!
#80
0'
0,
0!
#85
b1001 +
b1001 "
b1001 )
1'
1,
1!
#90
0'
0,
0!
#95
b1010 +
b1010 "
b1010 )
1'
1,
1!
#100
0'
0,
0!
#102
0%
0(
#103
b0 +
b0 "
b0 )
1&
1*
#104
1%
1(
0&
0*
#105
b1 +
b1 "
b1 )
1'
1,
1!
#110
0'
0,
0!
#115
b10 +
b10 "
b10 )
1'
1,
1!
#120
0'
0,
0!
#125
b11 +
b11 "
b11 )
1'
1,
1!
#130
0'
0,
0!
#135
b100 +
b100 "
b100 )
1'
1,
1!
#140
0'
0,
0!
#145
b101 +
b101 "
b101 )
1'
1,
1!
#150
0'
0,
0!
#155
b110 +
b110 "
b110 )
1'
1,
1!
#160
0'
0,
0!
#165
b111 +
b111 "
b111 )
1'
1,
1!
#170
0'
0,
0!
#175
b1000 +
b1000 "
b1000 )
1'
1,
1!
#180
0'
0,
0!
#184
0%
0(
