<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p341" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_341{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_341{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_341{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_341{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_341{left:165px;bottom:1022px;letter-spacing:-0.16px;}
#t6_341{left:236px;bottom:1022px;letter-spacing:-0.12px;}
#t7_341{left:236px;bottom:1005px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_341{left:236px;bottom:988px;letter-spacing:-0.11px;}
#t9_341{left:236px;bottom:972px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#ta_341{left:236px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_341{left:236px;bottom:938px;letter-spacing:-0.11px;}
#tc_341{left:236px;bottom:921px;letter-spacing:-0.12px;}
#td_341{left:236px;bottom:904px;letter-spacing:-0.13px;}
#te_341{left:236px;bottom:888px;letter-spacing:-0.11px;}
#tf_341{left:236px;bottom:871px;letter-spacing:-0.12px;}
#tg_341{left:236px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#th_341{left:236px;bottom:837px;letter-spacing:-0.12px;}
#ti_341{left:236px;bottom:820px;letter-spacing:-0.12px;}
#tj_341{left:236px;bottom:804px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tk_341{left:236px;bottom:779px;letter-spacing:-0.11px;}
#tl_341{left:236px;bottom:762px;letter-spacing:-0.12px;}
#tm_341{left:236px;bottom:745px;letter-spacing:-0.11px;}
#tn_341{left:165px;bottom:721px;letter-spacing:-0.16px;}
#to_341{left:236px;bottom:721px;letter-spacing:-0.12px;}
#tp_341{left:236px;bottom:704px;letter-spacing:-0.13px;}
#tq_341{left:236px;bottom:687px;letter-spacing:-0.11px;}
#tr_341{left:236px;bottom:671px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_341{left:236px;bottom:654px;letter-spacing:-0.11px;}
#tt_341{left:236px;bottom:637px;letter-spacing:-0.11px;}
#tu_341{left:236px;bottom:620px;letter-spacing:-0.12px;}
#tv_341{left:236px;bottom:603px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tw_341{left:236px;bottom:587px;letter-spacing:-0.12px;}
#tx_341{left:165px;bottom:562px;letter-spacing:-0.15px;}
#ty_341{left:236px;bottom:562px;letter-spacing:-0.12px;}
#tz_341{left:165px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_341{left:103px;bottom:513px;letter-spacing:-0.17px;}
#t11_341{left:165px;bottom:513px;letter-spacing:-0.17px;}
#t12_341{left:236px;bottom:513px;letter-spacing:-0.12px;}
#t13_341{left:236px;bottom:496px;letter-spacing:-0.12px;}
#t14_341{left:236px;bottom:480px;letter-spacing:-0.12px;}
#t15_341{left:165px;bottom:455px;letter-spacing:-0.15px;}
#t16_341{left:236px;bottom:455px;letter-spacing:-0.12px;}
#t17_341{left:236px;bottom:438px;letter-spacing:-0.12px;}
#t18_341{left:165px;bottom:414px;letter-spacing:-0.16px;}
#t19_341{left:236px;bottom:414px;letter-spacing:-0.12px;}
#t1a_341{left:165px;bottom:389px;letter-spacing:-0.11px;}
#t1b_341{left:236px;bottom:389px;letter-spacing:-0.12px;}
#t1c_341{left:165px;bottom:365px;letter-spacing:-0.12px;}
#t1d_341{left:103px;bottom:341px;letter-spacing:-0.17px;}
#t1e_341{left:236px;bottom:341px;letter-spacing:-0.16px;}
#t1f_341{left:251px;bottom:321px;letter-spacing:-0.11px;}
#t1g_341{left:251px;bottom:301px;letter-spacing:-0.11px;}
#t1h_341{left:251px;bottom:281px;letter-spacing:-0.11px;}
#t1i_341{left:251px;bottom:261px;letter-spacing:-0.11px;}
#t1j_341{left:249px;bottom:241px;letter-spacing:-0.11px;}
#t1k_341{left:165px;bottom:217px;letter-spacing:-0.16px;}
#t1l_341{left:236px;bottom:217px;letter-spacing:-0.11px;}
#t1m_341{left:165px;bottom:192px;letter-spacing:-0.16px;}
#t1n_341{left:236px;bottom:192px;letter-spacing:-0.11px;}
#t1o_341{left:165px;bottom:168px;letter-spacing:-0.14px;}
#t1p_341{left:236px;bottom:168px;letter-spacing:-0.11px;}
#t1q_341{left:165px;bottom:144px;letter-spacing:-0.15px;}
#t1r_341{left:236px;bottom:144px;letter-spacing:-0.12px;}
#t1s_341{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_341{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1u_341{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1v_341{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t1w_341{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_341{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_341{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_341{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_341{font-size:14px;font-family:NeoSansIntel-Italic_34d3;color:#000;}
.s5_341{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_341{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_341{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts341" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_34d3;
	src: url("fonts/NeoSansIntel-Italic_34d3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg341Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg341" style="-webkit-user-select: none;"><object width="935" height="1210" data="341/341.svg" type="image/svg+xml" id="pdf341" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_341" class="t s1_341">CPUID—CPU Identification </span>
<span id="t2_341" class="t s2_341">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_341" class="t s1_341">Vol. 2A </span><span id="t4_341" class="t s1_341">3-231 </span>
<span id="t5_341" class="t s3_341">EBX </span><span id="t6_341" class="t s3_341">Bit 00: If 1, indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that IA32_RTIT_CR3_MATCH </span>
<span id="t7_341" class="t s3_341">MSR can be accessed. </span>
<span id="t8_341" class="t s3_341">Bit 01: If 1, indicates support of Configurable PSB and Cycle-Accurate Mode. </span>
<span id="t9_341" class="t s3_341">Bit 02: If 1, indicates support of IP Filtering, TraceStop filtering, and preservation of Intel PT MSRs across </span>
<span id="ta_341" class="t s3_341">warm reset. </span>
<span id="tb_341" class="t s3_341">Bit 03: If 1, indicates support of MTC timing packet and suppression of COFI-based packets. </span>
<span id="tc_341" class="t s3_341">Bit 04: If 1, indicates support of PTWRITE. Writes can set IA32_RTIT_CTL[12] (PTWEn) and </span>
<span id="td_341" class="t s3_341">IA32_RTIT_CTL[5] (FUPonPTW), and PTWRITE can generate packets. </span>
<span id="te_341" class="t s3_341">Bit 05: If 1, indicates support of Power Event Trace. Writes can set IA32_RTIT_CTL[4] (PwrEvtEn), </span>
<span id="tf_341" class="t s3_341">enabling Power Event Trace packet generation. </span>
<span id="tg_341" class="t s3_341">Bit 06: If 1, indicates support for PSB and PMI preservation. Writes can set IA32_RTIT_CTL[56] (InjectPsb- </span>
<span id="th_341" class="t s3_341">PmiOnEnable), enabling the processor to set IA32_RTIT_STATUS[7] (PendTopaPMI) and/or IA32_R- </span>
<span id="ti_341" class="t s3_341">TIT_STATUS[6] (PendPSB) in order to preserve ToPA PMIs and/or PSBs otherwise lost due to Intel PT </span>
<span id="tj_341" class="t s3_341">disable. Writes can also set PendToPAPMI and PendPSB. </span>
<span id="tk_341" class="t s3_341">Bit 07: If 1, writes can set IA32_RTIT_CTL[31] (EventEn), enabling Event Trace packet generation. </span>
<span id="tl_341" class="t s3_341">Bit 08: If 1, writes can set IA32_RTIT_CTL[55] (DisTNT), disabling TNT packet generation. </span>
<span id="tm_341" class="t s3_341">Bit 31-09: Reserved. </span>
<span id="tn_341" class="t s3_341">ECX </span><span id="to_341" class="t s3_341">Bit 00: If 1, Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output </span>
<span id="tp_341" class="t s3_341">scheme; IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed. </span>
<span id="tq_341" class="t s3_341">Bit 01: If 1, ToPA tables can hold any number of output entries, up to the maximum allowed by the </span>
<span id="tr_341" class="t s3_341">MaskOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS. </span>
<span id="ts_341" class="t s3_341">Bit 02: If 1, indicates support of Single-Range Output scheme. </span>
<span id="tt_341" class="t s3_341">Bit 03: If 1, indicates support of output to Trace Transport subsystem. </span>
<span id="tu_341" class="t s3_341">Bit 30-04: Reserved. </span>
<span id="tv_341" class="t s3_341">Bit 31: If 1, generated packets which contain IP payloads have LIP values, which include the CS base com- </span>
<span id="tw_341" class="t s3_341">ponent. </span>
<span id="tx_341" class="t s3_341">EDX </span><span id="ty_341" class="t s3_341">Bits 31-00: Reserved. </span>
<span id="tz_341" class="t s4_341">Intel® Processor Trace Enumeration Sub-leaf (Initial EAX Value = 14H, ECX = 1) </span>
<span id="t10_341" class="t s3_341">14H </span><span id="t11_341" class="t s3_341">EAX </span><span id="t12_341" class="t s3_341">Bits 02-00: Number of configurable Address Ranges for filtering. </span>
<span id="t13_341" class="t s3_341">Bits 15-03: Reserved. </span>
<span id="t14_341" class="t s3_341">Bits 31-16: Bitmap of supported MTC period encodings. </span>
<span id="t15_341" class="t s3_341">EBX </span><span id="t16_341" class="t s3_341">Bits 15-00: Bitmap of supported Cycle Threshold value encodings. </span>
<span id="t17_341" class="t s3_341">Bit 31-16: Bitmap of supported Configurable PSB frequency encodings. </span>
<span id="t18_341" class="t s3_341">ECX </span><span id="t19_341" class="t s3_341">Bits 31-00: Reserved. </span>
<span id="t1a_341" class="t s3_341">EDX </span><span id="t1b_341" class="t s3_341">Bits 31-00: Reserved. </span>
<span id="t1c_341" class="t s4_341">Time Stamp Counter and Nominal Core Crystal Clock Information Leaf (Initial EAX Value = 15H) </span>
<span id="t1d_341" class="t s3_341">15H </span><span id="t1e_341" class="t s5_341">NOTES: </span>
<span id="t1f_341" class="t s3_341">If EBX[31:0] is 0, the TSC/”core crystal clock” ratio is not enumerated. </span>
<span id="t1g_341" class="t s3_341">EBX[31:0]/EAX[31:0] indicates the ratio of the TSC frequency and the core crystal clock frequency. </span>
<span id="t1h_341" class="t s3_341">If ECX is 0, the nominal core crystal clock frequency is not enumerated. </span>
<span id="t1i_341" class="t s3_341">“TSC frequency” = “core crystal clock frequency” * EBX/EAX. </span>
<span id="t1j_341" class="t s3_341">The core crystal clock may differ from the reference clock, bus clock, or core clock frequencies. </span>
<span id="t1k_341" class="t s3_341">EAX </span><span id="t1l_341" class="t s3_341">Bits 31-00: An unsigned integer which is the denominator of the TSC/”core crystal clock” ratio. </span>
<span id="t1m_341" class="t s3_341">EBX </span><span id="t1n_341" class="t s3_341">Bits 31-00: An unsigned integer which is the numerator of the TSC/”core crystal clock” ratio. </span>
<span id="t1o_341" class="t s3_341">ECX </span><span id="t1p_341" class="t s3_341">Bits 31-00: An unsigned integer which is the nominal frequency of the core crystal clock in Hz. </span>
<span id="t1q_341" class="t s3_341">EDX </span><span id="t1r_341" class="t s3_341">Bits 31-00: Reserved = 0. </span>
<span id="t1s_341" class="t s6_341">Table 3-8. </span><span id="t1t_341" class="t s6_341">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1u_341" class="t s7_341">Initial EAX </span>
<span id="t1v_341" class="t s7_341">Value </span><span id="t1w_341" class="t s7_341">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
