
WARNING: Written by a Verilog novice.  Likely to be a bad example.

