$date
	Sat Oct 22 20:42:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#790340
b11010 !
1"
#790342
b11010 &
b11010 %
1$
#790343
0"
#790346
b1101 &
b1101 %
#790350
b101000 &
b101000 %
#790354
b10100 &
b10100 %
#790358
b1010 &
b1010 %
#790362
b101 &
b101 %
#790366
b10000 &
b10000 %
#790370
b1000 &
b1000 %
#790374
b100 &
b100 %
#790378
b10 &
b10 %
#790382
b1 &
1#
b1 %
#790386
b0 &
b0 %
0#
0$
#1755783
b10 !
1"
#1755786
b10 &
b10 %
1$
#1755787
0"
#1755790
b1 &
1#
b1 %
#1755794
b0 &
b0 %
0#
0$
#2725353
b11101 !
1"
#2725354
b11101 &
b11101 %
1$
#2725355
0"
#2725358
b1011000 &
b1011000 %
#2725362
b101100 &
b101100 %
#2725366
b10110 &
b10110 %
#2725370
b1011 &
b1011 %
#2725374
b100010 &
b100010 %
#2725378
b10001 &
b10001 %
#2725382
b110100 &
b110100 %
#2725386
b11010 &
b11010 %
#2725390
b1101 &
b1101 %
#2725394
b101000 &
b101000 %
#2725398
b10100 &
b10100 %
#2725402
b1010 &
b1010 %
#2725406
b101 &
b101 %
#2725410
b10000 &
b10000 %
#2725414
b1000 &
b1000 %
#2725418
b100 &
b100 %
#2725422
b10 &
b10 %
#2725426
b1 &
b1 %
1#
#2725430
b0 &
0#
b0 %
0$
#4500012
