Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Kevin/Documents/ise_project/washmachine/testofwashmachine_isim_beh.exe -prj C:/Users/Kevin/Documents/ise_project/washmachine/testofwashmachine_beh.prj work.testofwashmachine work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Kevin/Documents/ise_project/washmachine/SEG7_LUT.v" into library work
Analyzing Verilog file "C:/Users/Kevin/Documents/ise_project/washmachine/Divider50MHz.v" into library work
Analyzing Verilog file "C:/Users/Kevin/Documents/ise_project/washmachine/counter6.v" into library work
Analyzing Verilog file "C:/Users/Kevin/Documents/ise_project/washmachine/counter10.v" into library work
Analyzing Verilog file "C:/Users/Kevin/Documents/ise_project/washmachine/top_washmachine.v" into library work
Analyzing Verilog file "C:/Users/Kevin/Documents/ise_project/washmachine/testofwashmachine.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Kevin/Documents/ise_project/washmachine/testofwashmachine.v" Line 54: Size mismatch in connection of port <SEL>. Formal port size is 4-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:/Users/Kevin/Documents/ise_project/washmachine/top_washmachine.v" Line 46: Size mismatch in connection of port <nCLR>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module Divider50MHz(CLK_Freq=50000000,O...
Compiling module counter10
Compiling module counter6
Compiling module SEG7_LUT
Compiling module top_washmachine
Compiling module testofwashmachine
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/Kevin/Documents/ise_project/washmachine/testofwashmachine_isim_beh.exe
Fuse Memory Usage: 27360 KB
Fuse CPU Usage: 546 ms
