#ifndef _HI3518_DEFS_H_
#define _HI3518_DEFS_H_

#include <asm/memory.h>

#define DDR_BASE        0x80000000
#define DDRC_BASE       0x20110000
#define IOCONFIG_BASE   0x200F0000
#define UART2_BASE      0x200A0000
#define UART1_BASE      0x20090000
#define UART0_BASE      0x20080000
#define SYS_CTRL_BASE   0x20050000
#define WDG_BASE        0x20040000
#define CRG_REG_BASE    0x20030000
#define TIMER23_BASE    0x20010000
#define TIMER01_BASE    0x20000000
#define REG_BASE_INTC   0x10140000
#define DMAC_BASE       0x100D0000
#define RTC_BASE        0x20060000

#define SSP0_BASE       0x200C0000
#define SSP1_BASE       0x200E0000
#define I2C_BASE        0x200D0000

#define GPIO0_BASE      0x20140000 
#define GPIO1_BASE      0x20150000 
#define GPIO2_BASE      0x20160000 
#define GPIO3_BASE      0x20170000 
#define GPIO4_BASE      0x20180000 
#define GPIO5_BASE      0x20190000 
#define GPIO6_BASE      0x201a0000 
#define GPIO7_BASE      0x201b0000 
#define GPIO8_BASE      0x201c0000
#define GPIO9_BASE      0x201d0000
#define GPIO10_BASE     0x201e0000
#define GPIO11_BASE     0x201f0000

#define MUXCTRL_REG0    0x000
#define MUXCTRL_REG1    0x004
#define MUXCTRL_REG2    0x008
#define MUXCTRL_REG3    0x00C
#define MUXCTRL_REG4    0x010
#define MUXCTRL_REG5    0x014
#define MUXCTRL_REG6    0x018
#define MUXCTRL_REG7    0x01C
#define MUXCTRL_REG8    0x020
#define MUXCTRL_REG9    0x024
#define MUXCTRL_REG10   0x028
#define MUXCTRL_REG11   0x02C
#define MUXCTRL_REG12   0x030
#define MUXCTRL_REG13   0x034
#define MUXCTRL_REG14   0x038
#define MUXCTRL_REG15   0x03C
#define MUXCTRL_REG16   0x040
#define MUXCTRL_REG17   0x044
#define MUXCTRL_REG18   0x048
#define MUXCTRL_REG19   0x04C
#define MUXCTRL_REG20   0x050
#define MUXCTRL_REG21   0x054
#define MUXCTRL_REG22   0x058
#define MUXCTRL_REG23   0x05C
#define MUXCTRL_REG24   0x060
#define MUXCTRL_REG25   0x064
#define MUXCTRL_REG26   0x068
#define MUXCTRL_REG27   0x06C
#define MUXCTRL_REG28   0x070
#define MUXCTRL_REG29   0x074
#define MUXCTRL_REG30   0x078
#define MUXCTRL_REG31   0x07C
#define MUXCTRL_REG32   0x080
#define MUXCTRL_REG33   0x084
#define MUXCTRL_REG34   0x088
#define MUXCTRL_REG35   0x08C
#define MUXCTRL_REG36   0x090
#define MUXCTRL_REG37   0x094
#define MUXCTRL_REG38   0x098
#define MUXCTRL_REG39   0x09C
#define MUXCTRL_REG40   0x0A0
#define MUXCTRL_REG41   0x0A4
#define MUXCTRL_REG42   0x0A8
#define MUXCTRL_REG43   0x0AC
#define MUXCTRL_REG44   0x0B0
#define MUXCTRL_REG45   0x0B4
#define MUXCTRL_REG46   0x0B8
#define MUXCTRL_REG47   0x0BC
#define MUXCTRL_REG48   0x0C0
#define MUXCTRL_REG49   0x0C4
#define MUXCTRL_REG50   0x0C8
#define MUXCTRL_REG51   0x0CC
#define MUXCTRL_REG52   0x0D0
#define MUXCTRL_REG53   0x0D4
#define MUXCTRL_REG54   0x0D8
#define MUXCTRL_REG55   0x0DC
#define MUXCTRL_REG56   0x0E0
#define MUXCTRL_REG57   0x0E4
#define MUXCTRL_REG58   0x0E8
#define MUXCTRL_REG59   0x0EC
#define MUXCTRL_REG60   0x0F0
#define MUXCTRL_REG61   0x0F4
#define MUXCTRL_REG62   0x0F8
#define MUXCTRL_REG63   0x0FC
#define MUXCTRL_REG64   0x100
#define MUXCTRL_REG65   0x104
#define MUXCTRL_REG66   0x108
#define MUXCTRL_REG67   0x10C
#define MUXCTRL_REG68   0x110
#define MUXCTRL_REG69   0x114
#define MUXCTRL_REG70   0x118
#define MUXCTRL_REG71   0x11C
#define MUXCTRL_REG72   0x120
#define MUXCTRL_REG73   0x124
#define MUXCTRL_REG74   0x128
#define MUXCTRL_REG75   0x12C
#define MUXCTRL_REG76   0x130
#define MUXCTRL_REG77   0x134
#define MUXCTRL_REG78   0x138
#define MUXCTRL_REG79   0x13C
#define MUXCTRL_REG80   0x140
#define MUXCTRL_REG81   0x144
#define MUXCTRL_REG82   0x148
#define MUXCTRL_REG83   0x14C
#define MUXCTRL_REG84   0x150
#define MUXCTRL_REG85   0x154
#define MUXCTRL_REG86   0x158
#define MUXCTRL_REG87   0x15C
#define MUXCTRL_REG88   0x160
#define MUXCTRL_REG89   0x164
#define MUXCTRL_REG90   0x168
#define MUXCTRL_REG91   0x16C
#define MUXCTRL_REG92   0x170
#define MUXCTRL_REG93   0x174
#define MUXCTRL_REG94   0x178

#define HI3518_IRQ_START    (0)

#define TIMER01_IRQ     (HI3518_IRQ_START + 3)
#define TIMER23_IRQ     (HI3518_IRQ_START + 4)

#define UART0_IRQ       (HI3518_IRQ_START + 5)
#define UART1_IRQ       (HI3518_IRQ_START + 5)
#define UART2_IRQ       (HI3518_IRQ_START + 25)

#define GPIO0_IRQ       (HI3518_IRQ_START + 29)
#define GPIO1_IRQ       (HI3518_IRQ_START + 29)
#define GPIO2_IRQ       (HI3518_IRQ_START + 29)
#define GPIO11_IRQ      (HI3518_IRQ_START + 29)

#define GPIO3_IRQ       (HI3518_IRQ_START + 30)
#define GPIO4_IRQ       (HI3518_IRQ_START + 30)
#define GPIO5_IRQ       (HI3518_IRQ_START + 30)
#define GPIO10_IRQ      (HI3518_IRQ_START + 30)

#define GPIO6_IRQ       (HI3518_IRQ_START + 31)
#define GPIO7_IRQ       (HI3518_IRQ_START + 31)
#define GPIO8_IRQ       (HI3518_IRQ_START + 31)
#define GPIO9_IRQ       (HI3518_IRQ_START + 31)

#define WDG_IRQ         (HI3518_IRQ_START + 1)

#define RTC_IRQ         (HI3518_IRQ_START + 2)
#define TEMPER_IRQ      (HI3518_IRQ_START + 10)

#define SSP0_IRQ        (HI3518_IRQ_START + 6)
#define SSP1_IRQ        (HI3518_IRQ_START + 7)

#define I2C_IRQ         (HI3518_IRQ_START + 20)

#define DMAC_IRQ        (HI3518_IRQ_START + 14)

#define HI3518_NR_IRQS  (HI3518_IRQ_START + 32)

#endif // _HI3518_DEFS_H_