
SpectrumMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ca0  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013474  08004e64  08004e64  00014e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080182d8  080182d8  00030074  2**0
                  CONTENTS
  4 .ARM          00000008  080182d8  080182d8  000282d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080182e0  080182e0  00030074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080182e0  080182e0  000282e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080182e4  080182e4  000282e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080182e8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001419c  20000074  0801835c  00030074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20014210  0801835c  00034210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a95a  00000000  00000000  000300a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f1c  00000000  00000000  0003a9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000790  00000000  00000000  0003c920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000650  00000000  00000000  0003d0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020ee6  00000000  00000000  0003d700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a152  00000000  00000000  0005e5e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7a15  00000000  00000000  00068738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c3  00000000  00000000  0013014d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d0c  00000000  00000000  00130210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002a79  00000000  00000000  00131f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000074 	.word	0x20000074
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08004e4c 	.word	0x08004e4c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000078 	.word	0x20000078
 8000200:	08004e4c 	.word	0x08004e4c

08000204 <arm_bitreversal_32>:
 8000204:	1c4b      	adds	r3, r1, #1
 8000206:	2b01      	cmp	r3, #1
 8000208:	bf98      	it	ls
 800020a:	4770      	bxls	lr
 800020c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000210:	1c91      	adds	r1, r2, #2
 8000212:	089b      	lsrs	r3, r3, #2

08000214 <arm_bitreversal_32_0>:
 8000214:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000218:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 800021c:	880a      	ldrh	r2, [r1, #0]
 800021e:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000222:	4480      	add	r8, r0
 8000224:	4481      	add	r9, r0
 8000226:	4402      	add	r2, r0
 8000228:	4484      	add	ip, r0
 800022a:	f8d9 7000 	ldr.w	r7, [r9]
 800022e:	f8d8 6000 	ldr.w	r6, [r8]
 8000232:	6815      	ldr	r5, [r2, #0]
 8000234:	f8dc 4000 	ldr.w	r4, [ip]
 8000238:	f8c9 6000 	str.w	r6, [r9]
 800023c:	f8c8 7000 	str.w	r7, [r8]
 8000240:	f8cc 5000 	str.w	r5, [ip]
 8000244:	6014      	str	r4, [r2, #0]
 8000246:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800024a:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800024e:	6855      	ldr	r5, [r2, #4]
 8000250:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000254:	f8c9 6004 	str.w	r6, [r9, #4]
 8000258:	f8c8 7004 	str.w	r7, [r8, #4]
 800025c:	f8cc 5004 	str.w	r5, [ip, #4]
 8000260:	6054      	str	r4, [r2, #4]
 8000262:	3108      	adds	r1, #8
 8000264:	3b01      	subs	r3, #1
 8000266:	d1d5      	bne.n	8000214 <arm_bitreversal_32_0>
 8000268:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800026c:	4770      	bx	lr

0800026e <arm_bitreversal_16>:
 800026e:	1c4b      	adds	r3, r1, #1
 8000270:	2b01      	cmp	r3, #1
 8000272:	bf98      	it	ls
 8000274:	4770      	bxls	lr
 8000276:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800027a:	1c91      	adds	r1, r2, #2
 800027c:	089b      	lsrs	r3, r3, #2

0800027e <arm_bitreversal_16_0>:
 800027e:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000282:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000286:	880a      	ldrh	r2, [r1, #0]
 8000288:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800028c:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 8000290:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000294:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000298:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 800029c:	f8d9 7000 	ldr.w	r7, [r9]
 80002a0:	f8d8 6000 	ldr.w	r6, [r8]
 80002a4:	6815      	ldr	r5, [r2, #0]
 80002a6:	f8dc 4000 	ldr.w	r4, [ip]
 80002aa:	f8c9 6000 	str.w	r6, [r9]
 80002ae:	f8c8 7000 	str.w	r7, [r8]
 80002b2:	f8cc 5000 	str.w	r5, [ip]
 80002b6:	6014      	str	r4, [r2, #0]
 80002b8:	3108      	adds	r1, #8
 80002ba:	3b01      	subs	r3, #1
 80002bc:	d1df      	bne.n	800027e <arm_bitreversal_16_0>
 80002be:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002c2:	4770      	bx	lr

080002c4 <__aeabi_uldivmod>:
 80002c4:	b953      	cbnz	r3, 80002dc <__aeabi_uldivmod+0x18>
 80002c6:	b94a      	cbnz	r2, 80002dc <__aeabi_uldivmod+0x18>
 80002c8:	2900      	cmp	r1, #0
 80002ca:	bf08      	it	eq
 80002cc:	2800      	cmpeq	r0, #0
 80002ce:	bf1c      	itt	ne
 80002d0:	f04f 31ff 	movne.w	r1, #4294967295
 80002d4:	f04f 30ff 	movne.w	r0, #4294967295
 80002d8:	f000 b96e 	b.w	80005b8 <__aeabi_idiv0>
 80002dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e4:	f000 f806 	bl	80002f4 <__udivmoddi4>
 80002e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f0:	b004      	add	sp, #16
 80002f2:	4770      	bx	lr

080002f4 <__udivmoddi4>:
 80002f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f8:	9d08      	ldr	r5, [sp, #32]
 80002fa:	4604      	mov	r4, r0
 80002fc:	468c      	mov	ip, r1
 80002fe:	2b00      	cmp	r3, #0
 8000300:	f040 8083 	bne.w	800040a <__udivmoddi4+0x116>
 8000304:	428a      	cmp	r2, r1
 8000306:	4617      	mov	r7, r2
 8000308:	d947      	bls.n	800039a <__udivmoddi4+0xa6>
 800030a:	fab2 f282 	clz	r2, r2
 800030e:	b142      	cbz	r2, 8000322 <__udivmoddi4+0x2e>
 8000310:	f1c2 0020 	rsb	r0, r2, #32
 8000314:	fa24 f000 	lsr.w	r0, r4, r0
 8000318:	4091      	lsls	r1, r2
 800031a:	4097      	lsls	r7, r2
 800031c:	ea40 0c01 	orr.w	ip, r0, r1
 8000320:	4094      	lsls	r4, r2
 8000322:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000326:	0c23      	lsrs	r3, r4, #16
 8000328:	fbbc f6f8 	udiv	r6, ip, r8
 800032c:	fa1f fe87 	uxth.w	lr, r7
 8000330:	fb08 c116 	mls	r1, r8, r6, ip
 8000334:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000338:	fb06 f10e 	mul.w	r1, r6, lr
 800033c:	4299      	cmp	r1, r3
 800033e:	d909      	bls.n	8000354 <__udivmoddi4+0x60>
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 8119 	bcs.w	800057c <__udivmoddi4+0x288>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 8116 	bls.w	800057c <__udivmoddi4+0x288>
 8000350:	3e02      	subs	r6, #2
 8000352:	443b      	add	r3, r7
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 fe0e 	mul.w	lr, r0, lr
 8000368:	45a6      	cmp	lr, r4
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x8c>
 800036c:	193c      	adds	r4, r7, r4
 800036e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000372:	f080 8105 	bcs.w	8000580 <__udivmoddi4+0x28c>
 8000376:	45a6      	cmp	lr, r4
 8000378:	f240 8102 	bls.w	8000580 <__udivmoddi4+0x28c>
 800037c:	3802      	subs	r0, #2
 800037e:	443c      	add	r4, r7
 8000380:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000384:	eba4 040e 	sub.w	r4, r4, lr
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa0>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	b902      	cbnz	r2, 800039e <__udivmoddi4+0xaa>
 800039c:	deff      	udf	#255	; 0xff
 800039e:	fab2 f282 	clz	r2, r2
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	d150      	bne.n	8000448 <__udivmoddi4+0x154>
 80003a6:	1bcb      	subs	r3, r1, r7
 80003a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ac:	fa1f f887 	uxth.w	r8, r7
 80003b0:	2601      	movs	r6, #1
 80003b2:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b6:	0c21      	lsrs	r1, r4, #16
 80003b8:	fb0e 331c 	mls	r3, lr, ip, r3
 80003bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003c0:	fb08 f30c 	mul.w	r3, r8, ip
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d907      	bls.n	80003d8 <__udivmoddi4+0xe4>
 80003c8:	1879      	adds	r1, r7, r1
 80003ca:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0xe2>
 80003d0:	428b      	cmp	r3, r1
 80003d2:	f200 80e9 	bhi.w	80005a8 <__udivmoddi4+0x2b4>
 80003d6:	4684      	mov	ip, r0
 80003d8:	1ac9      	subs	r1, r1, r3
 80003da:	b2a3      	uxth	r3, r4
 80003dc:	fbb1 f0fe 	udiv	r0, r1, lr
 80003e0:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e8:	fb08 f800 	mul.w	r8, r8, r0
 80003ec:	45a0      	cmp	r8, r4
 80003ee:	d907      	bls.n	8000400 <__udivmoddi4+0x10c>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f6:	d202      	bcs.n	80003fe <__udivmoddi4+0x10a>
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	f200 80d9 	bhi.w	80005b0 <__udivmoddi4+0x2bc>
 80003fe:	4618      	mov	r0, r3
 8000400:	eba4 0408 	sub.w	r4, r4, r8
 8000404:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000408:	e7bf      	b.n	800038a <__udivmoddi4+0x96>
 800040a:	428b      	cmp	r3, r1
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x12e>
 800040e:	2d00      	cmp	r5, #0
 8000410:	f000 80b1 	beq.w	8000576 <__udivmoddi4+0x282>
 8000414:	2600      	movs	r6, #0
 8000416:	e9c5 0100 	strd	r0, r1, [r5]
 800041a:	4630      	mov	r0, r6
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	fab3 f683 	clz	r6, r3
 8000426:	2e00      	cmp	r6, #0
 8000428:	d14a      	bne.n	80004c0 <__udivmoddi4+0x1cc>
 800042a:	428b      	cmp	r3, r1
 800042c:	d302      	bcc.n	8000434 <__udivmoddi4+0x140>
 800042e:	4282      	cmp	r2, r0
 8000430:	f200 80b8 	bhi.w	80005a4 <__udivmoddi4+0x2b0>
 8000434:	1a84      	subs	r4, r0, r2
 8000436:	eb61 0103 	sbc.w	r1, r1, r3
 800043a:	2001      	movs	r0, #1
 800043c:	468c      	mov	ip, r1
 800043e:	2d00      	cmp	r5, #0
 8000440:	d0a8      	beq.n	8000394 <__udivmoddi4+0xa0>
 8000442:	e9c5 4c00 	strd	r4, ip, [r5]
 8000446:	e7a5      	b.n	8000394 <__udivmoddi4+0xa0>
 8000448:	f1c2 0320 	rsb	r3, r2, #32
 800044c:	fa20 f603 	lsr.w	r6, r0, r3
 8000450:	4097      	lsls	r7, r2
 8000452:	fa01 f002 	lsl.w	r0, r1, r2
 8000456:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800045a:	40d9      	lsrs	r1, r3
 800045c:	4330      	orrs	r0, r6
 800045e:	0c03      	lsrs	r3, r0, #16
 8000460:	fbb1 f6fe 	udiv	r6, r1, lr
 8000464:	fa1f f887 	uxth.w	r8, r7
 8000468:	fb0e 1116 	mls	r1, lr, r6, r1
 800046c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000470:	fb06 f108 	mul.w	r1, r6, r8
 8000474:	4299      	cmp	r1, r3
 8000476:	fa04 f402 	lsl.w	r4, r4, r2
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x19c>
 800047c:	18fb      	adds	r3, r7, r3
 800047e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000482:	f080 808d 	bcs.w	80005a0 <__udivmoddi4+0x2ac>
 8000486:	4299      	cmp	r1, r3
 8000488:	f240 808a 	bls.w	80005a0 <__udivmoddi4+0x2ac>
 800048c:	3e02      	subs	r6, #2
 800048e:	443b      	add	r3, r7
 8000490:	1a5b      	subs	r3, r3, r1
 8000492:	b281      	uxth	r1, r0
 8000494:	fbb3 f0fe 	udiv	r0, r3, lr
 8000498:	fb0e 3310 	mls	r3, lr, r0, r3
 800049c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a0:	fb00 f308 	mul.w	r3, r0, r8
 80004a4:	428b      	cmp	r3, r1
 80004a6:	d907      	bls.n	80004b8 <__udivmoddi4+0x1c4>
 80004a8:	1879      	adds	r1, r7, r1
 80004aa:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ae:	d273      	bcs.n	8000598 <__udivmoddi4+0x2a4>
 80004b0:	428b      	cmp	r3, r1
 80004b2:	d971      	bls.n	8000598 <__udivmoddi4+0x2a4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	4439      	add	r1, r7
 80004b8:	1acb      	subs	r3, r1, r3
 80004ba:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004be:	e778      	b.n	80003b2 <__udivmoddi4+0xbe>
 80004c0:	f1c6 0c20 	rsb	ip, r6, #32
 80004c4:	fa03 f406 	lsl.w	r4, r3, r6
 80004c8:	fa22 f30c 	lsr.w	r3, r2, ip
 80004cc:	431c      	orrs	r4, r3
 80004ce:	fa20 f70c 	lsr.w	r7, r0, ip
 80004d2:	fa01 f306 	lsl.w	r3, r1, r6
 80004d6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004da:	fa21 f10c 	lsr.w	r1, r1, ip
 80004de:	431f      	orrs	r7, r3
 80004e0:	0c3b      	lsrs	r3, r7, #16
 80004e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e6:	fa1f f884 	uxth.w	r8, r4
 80004ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ee:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004f2:	fb09 fa08 	mul.w	sl, r9, r8
 80004f6:	458a      	cmp	sl, r1
 80004f8:	fa02 f206 	lsl.w	r2, r2, r6
 80004fc:	fa00 f306 	lsl.w	r3, r0, r6
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x220>
 8000502:	1861      	adds	r1, r4, r1
 8000504:	f109 30ff 	add.w	r0, r9, #4294967295
 8000508:	d248      	bcs.n	800059c <__udivmoddi4+0x2a8>
 800050a:	458a      	cmp	sl, r1
 800050c:	d946      	bls.n	800059c <__udivmoddi4+0x2a8>
 800050e:	f1a9 0902 	sub.w	r9, r9, #2
 8000512:	4421      	add	r1, r4
 8000514:	eba1 010a 	sub.w	r1, r1, sl
 8000518:	b2bf      	uxth	r7, r7
 800051a:	fbb1 f0fe 	udiv	r0, r1, lr
 800051e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000522:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000526:	fb00 f808 	mul.w	r8, r0, r8
 800052a:	45b8      	cmp	r8, r7
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x24a>
 800052e:	19e7      	adds	r7, r4, r7
 8000530:	f100 31ff 	add.w	r1, r0, #4294967295
 8000534:	d22e      	bcs.n	8000594 <__udivmoddi4+0x2a0>
 8000536:	45b8      	cmp	r8, r7
 8000538:	d92c      	bls.n	8000594 <__udivmoddi4+0x2a0>
 800053a:	3802      	subs	r0, #2
 800053c:	4427      	add	r7, r4
 800053e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000542:	eba7 0708 	sub.w	r7, r7, r8
 8000546:	fba0 8902 	umull	r8, r9, r0, r2
 800054a:	454f      	cmp	r7, r9
 800054c:	46c6      	mov	lr, r8
 800054e:	4649      	mov	r1, r9
 8000550:	d31a      	bcc.n	8000588 <__udivmoddi4+0x294>
 8000552:	d017      	beq.n	8000584 <__udivmoddi4+0x290>
 8000554:	b15d      	cbz	r5, 800056e <__udivmoddi4+0x27a>
 8000556:	ebb3 020e 	subs.w	r2, r3, lr
 800055a:	eb67 0701 	sbc.w	r7, r7, r1
 800055e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000562:	40f2      	lsrs	r2, r6
 8000564:	ea4c 0202 	orr.w	r2, ip, r2
 8000568:	40f7      	lsrs	r7, r6
 800056a:	e9c5 2700 	strd	r2, r7, [r5]
 800056e:	2600      	movs	r6, #0
 8000570:	4631      	mov	r1, r6
 8000572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000576:	462e      	mov	r6, r5
 8000578:	4628      	mov	r0, r5
 800057a:	e70b      	b.n	8000394 <__udivmoddi4+0xa0>
 800057c:	4606      	mov	r6, r0
 800057e:	e6e9      	b.n	8000354 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fd      	b.n	8000380 <__udivmoddi4+0x8c>
 8000584:	4543      	cmp	r3, r8
 8000586:	d2e5      	bcs.n	8000554 <__udivmoddi4+0x260>
 8000588:	ebb8 0e02 	subs.w	lr, r8, r2
 800058c:	eb69 0104 	sbc.w	r1, r9, r4
 8000590:	3801      	subs	r0, #1
 8000592:	e7df      	b.n	8000554 <__udivmoddi4+0x260>
 8000594:	4608      	mov	r0, r1
 8000596:	e7d2      	b.n	800053e <__udivmoddi4+0x24a>
 8000598:	4660      	mov	r0, ip
 800059a:	e78d      	b.n	80004b8 <__udivmoddi4+0x1c4>
 800059c:	4681      	mov	r9, r0
 800059e:	e7b9      	b.n	8000514 <__udivmoddi4+0x220>
 80005a0:	4666      	mov	r6, ip
 80005a2:	e775      	b.n	8000490 <__udivmoddi4+0x19c>
 80005a4:	4630      	mov	r0, r6
 80005a6:	e74a      	b.n	800043e <__udivmoddi4+0x14a>
 80005a8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005ac:	4439      	add	r1, r7
 80005ae:	e713      	b.n	80003d8 <__udivmoddi4+0xe4>
 80005b0:	3802      	subs	r0, #2
 80005b2:	443c      	add	r4, r7
 80005b4:	e724      	b.n	8000400 <__udivmoddi4+0x10c>
 80005b6:	bf00      	nop

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 fd7f 	bl	80010c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f903 	bl	80007d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 fa31 	bl	8000a30 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ce:	f000 f9f9 	bl	80009c4 <MX_DMA_Init>
  MX_I2S1_Init();
 80005d2:	f000 f99b 	bl	800090c <MX_I2S1_Init>
  MX_I2S2_Init();
 80005d6:	f000 f9c7 	bl	8000968 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */
  HAL_I2S_Receive_DMA(&hi2s1, rxBuf, 8192);
 80005da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005de:	4975      	ldr	r1, [pc, #468]	; (80007b4 <main+0x1f8>)
 80005e0:	4875      	ldr	r0, [pc, #468]	; (80007b8 <main+0x1fc>)
 80005e2:	f001 fd97 	bl	8002114 <HAL_I2S_Receive_DMA>
  HAL_I2S_Transmit_DMA(&hi2s2, txBuf, 8192);
 80005e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005ea:	4974      	ldr	r1, [pc, #464]	; (80007bc <main+0x200>)
 80005ec:	4874      	ldr	r0, [pc, #464]	; (80007c0 <main+0x204>)
 80005ee:	f001 fce9 	bl	8001fc4 <HAL_I2S_Transmit_DMA>

  arm_rfft_fast_init_f32(&fft_handler, 2048);
 80005f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005f6:	4873      	ldr	r0, [pc, #460]	; (80007c4 <main+0x208>)
 80005f8:	f003 fa74 	bl	8003ae4 <arm_rfft_fast_init_f32>

    /* USER CODE BEGIN 3 */

	  //do audio loopback and push mono-sum to fft_in_buf

	  int fft_in_ptr = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60fb      	str	r3, [r7, #12]
	  if (callback_state == 1) {
 8000600:	4b71      	ldr	r3, [pc, #452]	; (80007c8 <main+0x20c>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d167      	bne.n	80006d8 <main+0x11c>
		  for (int i=0; i<8192; i=i+4) {
 8000608:	2300      	movs	r3, #0
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	e05e      	b.n	80006cc <main+0x110>
			  fft_in_buf[fft_in_ptr] = (float) ((int) (rxBuf[i]<<16)|rxBuf[i+1]);
 800060e:	4a69      	ldr	r2, [pc, #420]	; (80007b4 <main+0x1f8>)
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000616:	041b      	lsls	r3, r3, #16
 8000618:	68ba      	ldr	r2, [r7, #8]
 800061a:	3201      	adds	r2, #1
 800061c:	4965      	ldr	r1, [pc, #404]	; (80007b4 <main+0x1f8>)
 800061e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000622:	4313      	orrs	r3, r2
 8000624:	ee07 3a90 	vmov	s15, r3
 8000628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800062c:	4a67      	ldr	r2, [pc, #412]	; (80007cc <main+0x210>)
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	4413      	add	r3, r2
 8000634:	edc3 7a00 	vstr	s15, [r3]
			  fft_in_buf[fft_in_ptr] += (float) ((int) (rxBuf[i+2]<<16)|rxBuf[i+3]);
 8000638:	4a64      	ldr	r2, [pc, #400]	; (80007cc <main+0x210>)
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	4413      	add	r3, r2
 8000640:	ed93 7a00 	vldr	s14, [r3]
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	3302      	adds	r3, #2
 8000648:	4a5a      	ldr	r2, [pc, #360]	; (80007b4 <main+0x1f8>)
 800064a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800064e:	041b      	lsls	r3, r3, #16
 8000650:	68ba      	ldr	r2, [r7, #8]
 8000652:	3203      	adds	r2, #3
 8000654:	4957      	ldr	r1, [pc, #348]	; (80007b4 <main+0x1f8>)
 8000656:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800065a:	4313      	orrs	r3, r2
 800065c:	ee07 3a90 	vmov	s15, r3
 8000660:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000668:	4a58      	ldr	r2, [pc, #352]	; (80007cc <main+0x210>)
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	009b      	lsls	r3, r3, #2
 800066e:	4413      	add	r3, r2
 8000670:	edc3 7a00 	vstr	s15, [r3]
			  txBuf[i] = rxBuf[i];
 8000674:	4a4f      	ldr	r2, [pc, #316]	; (80007b4 <main+0x1f8>)
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800067c:	4a4f      	ldr	r2, [pc, #316]	; (80007bc <main+0x200>)
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  txBuf[i+1] = rxBuf[i+1];
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	1c5a      	adds	r2, r3, #1
 8000688:	68bb      	ldr	r3, [r7, #8]
 800068a:	3301      	adds	r3, #1
 800068c:	4949      	ldr	r1, [pc, #292]	; (80007b4 <main+0x1f8>)
 800068e:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000692:	4a4a      	ldr	r2, [pc, #296]	; (80007bc <main+0x200>)
 8000694:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  txBuf[i+2] = rxBuf[i+2];
 8000698:	68bb      	ldr	r3, [r7, #8]
 800069a:	1c9a      	adds	r2, r3, #2
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	3302      	adds	r3, #2
 80006a0:	4944      	ldr	r1, [pc, #272]	; (80007b4 <main+0x1f8>)
 80006a2:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80006a6:	4a45      	ldr	r2, [pc, #276]	; (80007bc <main+0x200>)
 80006a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  txBuf[i+3] = rxBuf[i+3];
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	1cda      	adds	r2, r3, #3
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	3303      	adds	r3, #3
 80006b4:	493f      	ldr	r1, [pc, #252]	; (80007b4 <main+0x1f8>)
 80006b6:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80006ba:	4a40      	ldr	r2, [pc, #256]	; (80007bc <main+0x200>)
 80006bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  fft_in_ptr++;
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	60fb      	str	r3, [r7, #12]
		  for (int i=0; i<8192; i=i+4) {
 80006c6:	68bb      	ldr	r3, [r7, #8]
 80006c8:	3304      	adds	r3, #4
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80006d2:	db9c      	blt.n	800060e <main+0x52>
		  }

		  DoFFT();
 80006d4:	f000 f9fe 	bl	8000ad4 <DoFFT>
	  }

	  if (callback_state == 2) {
 80006d8:	4b3b      	ldr	r3, [pc, #236]	; (80007c8 <main+0x20c>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2b02      	cmp	r3, #2
 80006de:	d18d      	bne.n	80005fc <main+0x40>
		  for (int i=8192; i<16384; i=i+4) {
 80006e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	e05e      	b.n	80007a6 <main+0x1ea>
			  fft_in_buf[fft_in_ptr] = (float) ((int) (rxBuf[i]<<16)|rxBuf[i+1]);
 80006e8:	4a32      	ldr	r2, [pc, #200]	; (80007b4 <main+0x1f8>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006f0:	041b      	lsls	r3, r3, #16
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	3201      	adds	r2, #1
 80006f6:	492f      	ldr	r1, [pc, #188]	; (80007b4 <main+0x1f8>)
 80006f8:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	ee07 3a90 	vmov	s15, r3
 8000702:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000706:	4a31      	ldr	r2, [pc, #196]	; (80007cc <main+0x210>)
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	4413      	add	r3, r2
 800070e:	edc3 7a00 	vstr	s15, [r3]
			  fft_in_buf[fft_in_ptr] += (float) ((int) (rxBuf[i+2]<<16)|rxBuf[i+3]);
 8000712:	4a2e      	ldr	r2, [pc, #184]	; (80007cc <main+0x210>)
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	4413      	add	r3, r2
 800071a:	ed93 7a00 	vldr	s14, [r3]
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	3302      	adds	r3, #2
 8000722:	4a24      	ldr	r2, [pc, #144]	; (80007b4 <main+0x1f8>)
 8000724:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000728:	041b      	lsls	r3, r3, #16
 800072a:	687a      	ldr	r2, [r7, #4]
 800072c:	3203      	adds	r2, #3
 800072e:	4921      	ldr	r1, [pc, #132]	; (80007b4 <main+0x1f8>)
 8000730:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000734:	4313      	orrs	r3, r2
 8000736:	ee07 3a90 	vmov	s15, r3
 800073a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800073e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000742:	4a22      	ldr	r2, [pc, #136]	; (80007cc <main+0x210>)
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	4413      	add	r3, r2
 800074a:	edc3 7a00 	vstr	s15, [r3]
			  txBuf[i] = rxBuf[i];
 800074e:	4a19      	ldr	r2, [pc, #100]	; (80007b4 <main+0x1f8>)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000756:	4a19      	ldr	r2, [pc, #100]	; (80007bc <main+0x200>)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  txBuf[i+1] = rxBuf[i+1];
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	1c5a      	adds	r2, r3, #1
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	3301      	adds	r3, #1
 8000766:	4913      	ldr	r1, [pc, #76]	; (80007b4 <main+0x1f8>)
 8000768:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800076c:	4a13      	ldr	r2, [pc, #76]	; (80007bc <main+0x200>)
 800076e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  txBuf[i+2] = rxBuf[i+2];
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	1c9a      	adds	r2, r3, #2
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	3302      	adds	r3, #2
 800077a:	490e      	ldr	r1, [pc, #56]	; (80007b4 <main+0x1f8>)
 800077c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000780:	4a0e      	ldr	r2, [pc, #56]	; (80007bc <main+0x200>)
 8000782:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  txBuf[i+3] = rxBuf[i+3];
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	1cda      	adds	r2, r3, #3
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	3303      	adds	r3, #3
 800078e:	4909      	ldr	r1, [pc, #36]	; (80007b4 <main+0x1f8>)
 8000790:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000794:	4a09      	ldr	r2, [pc, #36]	; (80007bc <main+0x200>)
 8000796:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  fft_in_ptr++;
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	3301      	adds	r3, #1
 800079e:	60fb      	str	r3, [r7, #12]
		  for (int i=8192; i<16384; i=i+4) {
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3304      	adds	r3, #4
 80007a4:	607b      	str	r3, [r7, #4]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80007ac:	db9c      	blt.n	80006e8 <main+0x12c>
		  }


		  DoFFT();
 80007ae:	f000 f991 	bl	8000ad4 <DoFFT>
  {
 80007b2:	e723      	b.n	80005fc <main+0x40>
 80007b4:	200080ac 	.word	0x200080ac
 80007b8:	200100bc 	.word	0x200100bc
 80007bc:	200000ac 	.word	0x200000ac
 80007c0:	200141c4 	.word	0x200141c4
 80007c4:	20000094 	.word	0x20000094
 80007c8:	20000090 	.word	0x20000090
 80007cc:	20012164 	.word	0x20012164

080007d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b0ac      	sub	sp, #176	; 0xb0
 80007d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80007da:	2234      	movs	r2, #52	; 0x34
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f004 f97e 	bl	8004ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	225c      	movs	r2, #92	; 0x5c
 80007fa:	2100      	movs	r1, #0
 80007fc:	4618      	mov	r0, r3
 80007fe:	f004 f96f 	bl	8004ae0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	4b3f      	ldr	r3, [pc, #252]	; (8000904 <SystemClock_Config+0x134>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080a:	4a3e      	ldr	r2, [pc, #248]	; (8000904 <SystemClock_Config+0x134>)
 800080c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000810:	6413      	str	r3, [r2, #64]	; 0x40
 8000812:	4b3c      	ldr	r3, [pc, #240]	; (8000904 <SystemClock_Config+0x134>)
 8000814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	4b39      	ldr	r3, [pc, #228]	; (8000908 <SystemClock_Config+0x138>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a38      	ldr	r2, [pc, #224]	; (8000908 <SystemClock_Config+0x138>)
 8000828:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800082c:	6013      	str	r3, [r2, #0]
 800082e:	4b36      	ldr	r3, [pc, #216]	; (8000908 <SystemClock_Config+0x138>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800083a:	2302      	movs	r3, #2
 800083c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800083e:	2301      	movs	r3, #1
 8000840:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000844:	2310      	movs	r3, #16
 8000846:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800084a:	2302      	movs	r3, #2
 800084c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000850:	2300      	movs	r3, #0
 8000852:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000856:	2308      	movs	r3, #8
 8000858:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800085c:	23b4      	movs	r3, #180	; 0xb4
 800085e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000862:	2302      	movs	r3, #2
 8000864:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000868:	2302      	movs	r3, #2
 800086a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800086e:	2302      	movs	r3, #2
 8000870:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000874:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000878:	4618      	mov	r0, r3
 800087a:	f002 fe95 	bl	80035a8 <HAL_RCC_OscConfig>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000884:	f000 fa2e 	bl	8000ce4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000888:	f001 fe8a 	bl	80025a0 <HAL_PWREx_EnableOverDrive>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000892:	f000 fa27 	bl	8000ce4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000896:	230f      	movs	r3, #15
 8000898:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800089a:	2302      	movs	r3, #2
 800089c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089e:	2300      	movs	r3, #0
 80008a0:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008a2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008a6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ac:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008ae:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80008b2:	2105      	movs	r1, #5
 80008b4:	4618      	mov	r0, r3
 80008b6:	f001 fec3 	bl	8002640 <HAL_RCC_ClockConfig>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80008c0:	f000 fa10 	bl	8000ce4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1|RCC_PERIPHCLK_I2S_APB2;
 80008c4:	2303      	movs	r3, #3
 80008c6:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80008c8:	23c0      	movs	r3, #192	; 0xc0
 80008ca:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 80008cc:	2302      	movs	r3, #2
 80008ce:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 80008d0:	2310      	movs	r3, #16
 80008d2:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80008d4:	2302      	movs	r3, #2
 80008d6:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 80008d8:	2302      	movs	r3, #2
 80008da:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLI2SDivQ = 1;
 80008dc:	2301      	movs	r3, #1
 80008de:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.I2sApb2ClockSelection = RCC_I2SAPB2CLKSOURCE_PLLI2S;
 80008e0:	2300      	movs	r3, #0
 80008e2:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 80008e4:	2300      	movs	r3, #0
 80008e6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	4618      	mov	r0, r3
 80008ee:	f001 ff8d 	bl	800280c <HAL_RCCEx_PeriphCLKConfig>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <SystemClock_Config+0x12c>
  {
    Error_Handler();
 80008f8:	f000 f9f4 	bl	8000ce4 <Error_Handler>
  }
}
 80008fc:	bf00      	nop
 80008fe:	37b0      	adds	r7, #176	; 0xb0
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40023800 	.word	0x40023800
 8000908:	40007000 	.word	0x40007000

0800090c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000910:	4b13      	ldr	r3, [pc, #76]	; (8000960 <MX_I2S1_Init+0x54>)
 8000912:	4a14      	ldr	r2, [pc, #80]	; (8000964 <MX_I2S1_Init+0x58>)
 8000914:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 8000916:	4b12      	ldr	r3, [pc, #72]	; (8000960 <MX_I2S1_Init+0x54>)
 8000918:	f44f 7240 	mov.w	r2, #768	; 0x300
 800091c:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <MX_I2S1_Init+0x54>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000924:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <MX_I2S1_Init+0x54>)
 8000926:	2203      	movs	r2, #3
 8000928:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800092a:	4b0d      	ldr	r3, [pc, #52]	; (8000960 <MX_I2S1_Init+0x54>)
 800092c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000930:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000932:	4b0b      	ldr	r3, [pc, #44]	; (8000960 <MX_I2S1_Init+0x54>)
 8000934:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000938:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <MX_I2S1_Init+0x54>)
 800093c:	2200      	movs	r2, #0
 800093e:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 8000940:	4b07      	ldr	r3, [pc, #28]	; (8000960 <MX_I2S1_Init+0x54>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
  hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000946:	4b06      	ldr	r3, [pc, #24]	; (8000960 <MX_I2S1_Init+0x54>)
 8000948:	2200      	movs	r2, #0
 800094a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800094c:	4804      	ldr	r0, [pc, #16]	; (8000960 <MX_I2S1_Init+0x54>)
 800094e:	f001 fa41 	bl	8001dd4 <HAL_I2S_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_I2S1_Init+0x50>
  {
    Error_Handler();
 8000958:	f000 f9c4 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}
 8000960:	200100bc 	.word	0x200100bc
 8000964:	40013000 	.word	0x40013000

08000968 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800096c:	4b13      	ldr	r3, [pc, #76]	; (80009bc <MX_I2S2_Init+0x54>)
 800096e:	4a14      	ldr	r2, [pc, #80]	; (80009c0 <MX_I2S2_Init+0x58>)
 8000970:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000972:	4b12      	ldr	r3, [pc, #72]	; (80009bc <MX_I2S2_Init+0x54>)
 8000974:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000978:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800097a:	4b10      	ldr	r3, [pc, #64]	; (80009bc <MX_I2S2_Init+0x54>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000980:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <MX_I2S2_Init+0x54>)
 8000982:	2203      	movs	r2, #3
 8000984:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000986:	4b0d      	ldr	r3, [pc, #52]	; (80009bc <MX_I2S2_Init+0x54>)
 8000988:	f44f 7200 	mov.w	r2, #512	; 0x200
 800098c:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <MX_I2S2_Init+0x54>)
 8000990:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000994:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <MX_I2S2_Init+0x54>)
 8000998:	2200      	movs	r2, #0
 800099a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800099c:	4b07      	ldr	r3, [pc, #28]	; (80009bc <MX_I2S2_Init+0x54>)
 800099e:	2200      	movs	r2, #0
 80009a0:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <MX_I2S2_Init+0x54>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80009a8:	4804      	ldr	r0, [pc, #16]	; (80009bc <MX_I2S2_Init+0x54>)
 80009aa:	f001 fa13 	bl	8001dd4 <HAL_I2S_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80009b4:	f000 f996 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	200141c4 	.word	0x200141c4
 80009c0:	40003800 	.word	0x40003800

080009c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	607b      	str	r3, [r7, #4]
 80009ce:	4b17      	ldr	r3, [pc, #92]	; (8000a2c <MX_DMA_Init+0x68>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a16      	ldr	r2, [pc, #88]	; (8000a2c <MX_DMA_Init+0x68>)
 80009d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <MX_DMA_Init+0x68>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009e2:	607b      	str	r3, [r7, #4]
 80009e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	603b      	str	r3, [r7, #0]
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <MX_DMA_Init+0x68>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ee:	4a0f      	ldr	r2, [pc, #60]	; (8000a2c <MX_DMA_Init+0x68>)
 80009f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f4:	6313      	str	r3, [r2, #48]	; 0x30
 80009f6:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <MX_DMA_Init+0x68>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009fe:	603b      	str	r3, [r7, #0]
 8000a00:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2100      	movs	r1, #0
 8000a06:	200f      	movs	r0, #15
 8000a08:	f000 fca9 	bl	800135e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000a0c:	200f      	movs	r0, #15
 8000a0e:	f000 fcc2 	bl	8001396 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2100      	movs	r1, #0
 8000a16:	2038      	movs	r0, #56	; 0x38
 8000a18:	f000 fca1 	bl	800135e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a1c:	2038      	movs	r0, #56	; 0x38
 8000a1e:	f000 fcba 	bl	8001396 <HAL_NVIC_EnableIRQ>

}
 8000a22:	bf00      	nop
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40023800 	.word	0x40023800

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	4a16      	ldr	r2, [pc, #88]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a40:	f043 0304 	orr.w	r3, r3, #4
 8000a44:	6313      	str	r3, [r2, #48]	; 0x30
 8000a46:	4b14      	ldr	r3, [pc, #80]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	f003 0304 	and.w	r3, r3, #4
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	60bb      	str	r3, [r7, #8]
 8000a56:	4b10      	ldr	r3, [pc, #64]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	4a0f      	ldr	r2, [pc, #60]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a5c:	f043 0301 	orr.w	r3, r3, #1
 8000a60:	6313      	str	r3, [r2, #48]	; 0x30
 8000a62:	4b0d      	ldr	r3, [pc, #52]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	4b09      	ldr	r3, [pc, #36]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	4a08      	ldr	r2, [pc, #32]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a78:	f043 0302 	orr.w	r3, r3, #2
 8000a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7e:	4b06      	ldr	r3, [pc, #24]	; (8000a98 <MX_GPIO_Init+0x68>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	f003 0302 	and.w	r3, r3, #2
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]

}
 8000a8a:	bf00      	nop
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	40023800 	.word	0x40023800

08000a9c <complexABS>:

/* USER CODE BEGIN 4 */
float complexABS(float real, float compl)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000aa6:	edc7 0a00 	vstr	s1, [r7]
	return sqrtf(real*real+compl*compl);
 8000aaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000aae:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000ab2:	edd7 7a00 	vldr	s15, [r7]
 8000ab6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000abe:	eeb0 0a67 	vmov.f32	s0, s15
 8000ac2:	f004 f84b 	bl	8004b5c <sqrtf>
 8000ac6:	eef0 7a40 	vmov.f32	s15, s0
}
 8000aca:	eeb0 0a67 	vmov.f32	s0, s15
 8000ace:	3708      	adds	r7, #8
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <DoFFT>:

void DoFFT()
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
	//Do FFT
	arm_rfft_fast_f32(&fft_handler, &fft_in_buf,&fft_out_buf,0);
 8000ade:	2300      	movs	r3, #0
 8000ae0:	4a48      	ldr	r2, [pc, #288]	; (8000c04 <DoFFT+0x130>)
 8000ae2:	4949      	ldr	r1, [pc, #292]	; (8000c08 <DoFFT+0x134>)
 8000ae4:	4849      	ldr	r0, [pc, #292]	; (8000c0c <DoFFT+0x138>)
 8000ae6:	f003 f881 	bl	8003bec <arm_rfft_fast_f32>

	int freqs[1024];
	int freqpoint = 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000af0:	f102 020c 	add.w	r2, r2, #12
 8000af4:	6013      	str	r3, [r2, #0]
	int offset = 150; //variable noisefloor offset
 8000af6:	2396      	movs	r3, #150	; 0x96
 8000af8:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000afc:	f102 0204 	add.w	r2, r2, #4
 8000b00:	6013      	str	r3, [r2, #0]

	//calculate abs values and linear-to-dB
	for (int i=0; i<2048; i=i+2) {
 8000b02:	2300      	movs	r3, #0
 8000b04:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000b08:	f102 0208 	add.w	r2, r2, #8
 8000b0c:	6013      	str	r3, [r2, #0]
 8000b0e:	e067      	b.n	8000be0 <DoFFT+0x10c>
		freqs[freqpoint] = (int)(20*log10f(complexABS(fft_out_buf[i], fft_out_buf[i+1])))-offset;
 8000b10:	4a3c      	ldr	r2, [pc, #240]	; (8000c04 <DoFFT+0x130>)
 8000b12:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000b16:	f103 0308 	add.w	r3, r3, #8
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	4413      	add	r3, r2
 8000b20:	edd3 7a00 	vldr	s15, [r3]
 8000b24:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000b28:	f103 0308 	add.w	r3, r3, #8
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	4a34      	ldr	r2, [pc, #208]	; (8000c04 <DoFFT+0x130>)
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	4413      	add	r3, r2
 8000b36:	ed93 7a00 	vldr	s14, [r3]
 8000b3a:	eef0 0a47 	vmov.f32	s1, s14
 8000b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b42:	f7ff ffab 	bl	8000a9c <complexABS>
 8000b46:	eef0 7a40 	vmov.f32	s15, s0
 8000b4a:	eeb0 0a67 	vmov.f32	s0, s15
 8000b4e:	f003 ffcf 	bl	8004af0 <log10f>
 8000b52:	eef0 7a40 	vmov.f32	s15, s0
 8000b56:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b62:	ee17 2a90 	vmov	r2, s15
 8000b66:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000b6a:	f103 0304 	add.w	r3, r3, #4
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	1ad1      	subs	r1, r2, r3
 8000b72:	f107 0310 	add.w	r3, r7, #16
 8000b76:	3b0c      	subs	r3, #12
 8000b78:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000b7c:	f102 020c 	add.w	r2, r2, #12
 8000b80:	6812      	ldr	r2, [r2, #0]
 8000b82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if (freqs[freqpoint]<0) freqs[freqpoint]=0;
 8000b86:	f107 0310 	add.w	r3, r7, #16
 8000b8a:	3b0c      	subs	r3, #12
 8000b8c:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000b90:	f102 020c 	add.w	r2, r2, #12
 8000b94:	6812      	ldr	r2, [r2, #0]
 8000b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	da0a      	bge.n	8000bb4 <DoFFT+0xe0>
 8000b9e:	f107 0310 	add.w	r3, r7, #16
 8000ba2:	3b0c      	subs	r3, #12
 8000ba4:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000ba8:	f102 020c 	add.w	r2, r2, #12
 8000bac:	6812      	ldr	r2, [r2, #0]
 8000bae:	2100      	movs	r1, #0
 8000bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		freqpoint++;
 8000bb4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000bb8:	f103 030c 	add.w	r3, r3, #12
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000bc4:	f102 020c 	add.w	r2, r2, #12
 8000bc8:	6013      	str	r3, [r2, #0]
	for (int i=0; i<2048; i=i+2) {
 8000bca:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000bce:	f103 0308 	add.w	r3, r3, #8
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	3302      	adds	r3, #2
 8000bd6:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000bda:	f102 0208 	add.w	r2, r2, #8
 8000bde:	6013      	str	r3, [r2, #0]
 8000be0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000be4:	f103 0308 	add.w	r3, r3, #8
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000bee:	db8f      	blt.n	8000b10 <DoFFT+0x3c>


	//if (uartfree==1) HAL_UART_Transmit_DMA(&huart2, &outarray[0], 11);
	uartfree = 0;
	*/
	callback_state=0;
 8000bf0:	4b07      	ldr	r3, [pc, #28]	; (8000c10 <DoFFT+0x13c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20010104 	.word	0x20010104
 8000c08:	20012164 	.word	0x20012164
 8000c0c:	20000094 	.word	0x20000094
 8000c10:	20000090 	.word	0x20000090

08000c14 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s1)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	  int left=(rxBuf[0]<<16 | rxBuf[1]);
 8000c1c:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <HAL_I2S_RxHalfCpltCallback+0x5c>)
 8000c1e:	881b      	ldrh	r3, [r3, #0]
 8000c20:	041b      	lsls	r3, r3, #16
 8000c22:	4a13      	ldr	r2, [pc, #76]	; (8000c70 <HAL_I2S_RxHalfCpltCallback+0x5c>)
 8000c24:	8852      	ldrh	r2, [r2, #2]
 8000c26:	4313      	orrs	r3, r2
 8000c28:	60fb      	str	r3, [r7, #12]
	  int right=(rxBuf[2]<<16 | rxBuf[3]);
 8000c2a:	4b11      	ldr	r3, [pc, #68]	; (8000c70 <HAL_I2S_RxHalfCpltCallback+0x5c>)
 8000c2c:	889b      	ldrh	r3, [r3, #4]
 8000c2e:	041b      	lsls	r3, r3, #16
 8000c30:	4a0f      	ldr	r2, [pc, #60]	; (8000c70 <HAL_I2S_RxHalfCpltCallback+0x5c>)
 8000c32:	88d2      	ldrh	r2, [r2, #6]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	60bb      	str	r3, [r7, #8]
	  txBuf[0]=(left>>16)&0xFFFF;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	0c1b      	lsrs	r3, r3, #16
 8000c3c:	b29a      	uxth	r2, r3
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <HAL_I2S_RxHalfCpltCallback+0x60>)
 8000c40:	801a      	strh	r2, [r3, #0]
	  txBuf[1]=left&0xFFFF;
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <HAL_I2S_RxHalfCpltCallback+0x60>)
 8000c48:	805a      	strh	r2, [r3, #2]
	  txBuf[2]=(right>>16)&0xFFFF;
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	0c1b      	lsrs	r3, r3, #16
 8000c4e:	b29a      	uxth	r2, r3
 8000c50:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <HAL_I2S_RxHalfCpltCallback+0x60>)
 8000c52:	809a      	strh	r2, [r3, #4]
	  txBuf[3]=right&0xFFFF;
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_I2S_RxHalfCpltCallback+0x60>)
 8000c5a:	80da      	strh	r2, [r3, #6]

	  callback_state = 1;
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <HAL_I2S_RxHalfCpltCallback+0x64>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
}
 8000c62:	bf00      	nop
 8000c64:	3714      	adds	r7, #20
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	200080ac 	.word	0x200080ac
 8000c74:	200000ac 	.word	0x200000ac
 8000c78:	20000090 	.word	0x20000090

08000c7c <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s1)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
	  int left=(rxBuf[4]<<16 | rxBuf[5]);
 8000c84:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <HAL_I2S_RxCpltCallback+0x5c>)
 8000c86:	891b      	ldrh	r3, [r3, #8]
 8000c88:	041b      	lsls	r3, r3, #16
 8000c8a:	4a13      	ldr	r2, [pc, #76]	; (8000cd8 <HAL_I2S_RxCpltCallback+0x5c>)
 8000c8c:	8952      	ldrh	r2, [r2, #10]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
	  int right=(rxBuf[6]<<16 | rxBuf[7]);
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <HAL_I2S_RxCpltCallback+0x5c>)
 8000c94:	899b      	ldrh	r3, [r3, #12]
 8000c96:	041b      	lsls	r3, r3, #16
 8000c98:	4a0f      	ldr	r2, [pc, #60]	; (8000cd8 <HAL_I2S_RxCpltCallback+0x5c>)
 8000c9a:	89d2      	ldrh	r2, [r2, #14]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
	  txBuf[4]=(left>>16)&0xFFFF;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	0c1b      	lsrs	r3, r3, #16
 8000ca4:	b29a      	uxth	r2, r3
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	; (8000cdc <HAL_I2S_RxCpltCallback+0x60>)
 8000ca8:	811a      	strh	r2, [r3, #8]
	  txBuf[5]=left&0xFFFF;
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	b29a      	uxth	r2, r3
 8000cae:	4b0b      	ldr	r3, [pc, #44]	; (8000cdc <HAL_I2S_RxCpltCallback+0x60>)
 8000cb0:	815a      	strh	r2, [r3, #10]
	  txBuf[6]=(right>>16)&0xFFFF;
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	0c1b      	lsrs	r3, r3, #16
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <HAL_I2S_RxCpltCallback+0x60>)
 8000cba:	819a      	strh	r2, [r3, #12]
	  txBuf[7]=right&0xFFFF;
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <HAL_I2S_RxCpltCallback+0x60>)
 8000cc2:	81da      	strh	r2, [r3, #14]

	  callback_state = 2;
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <HAL_I2S_RxCpltCallback+0x64>)
 8000cc6:	2202      	movs	r2, #2
 8000cc8:	701a      	strb	r2, [r3, #0]
}
 8000cca:	bf00      	nop
 8000ccc:	3714      	adds	r7, #20
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	200080ac 	.word	0x200080ac
 8000cdc:	200000ac 	.word	0x200000ac
 8000ce0:	20000090 	.word	0x20000090

08000ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce8:	b672      	cpsid	i
}
 8000cea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cec:	e7fe      	b.n	8000cec <Error_Handler+0x8>
	...

08000cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	4b10      	ldr	r3, [pc, #64]	; (8000d3c <HAL_MspInit+0x4c>)
 8000cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cfe:	4a0f      	ldr	r2, [pc, #60]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d04:	6453      	str	r3, [r2, #68]	; 0x44
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d0e:	607b      	str	r3, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	603b      	str	r3, [r7, #0]
 8000d16:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	4a08      	ldr	r2, [pc, #32]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d20:	6413      	str	r3, [r2, #64]	; 0x40
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d2a:	603b      	str	r3, [r7, #0]
 8000d2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	40023800 	.word	0x40023800

08000d40 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08e      	sub	sp, #56	; 0x38
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
 8000d56:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a90      	ldr	r2, [pc, #576]	; (8000fa0 <HAL_I2S_MspInit+0x260>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d17b      	bne.n	8000e5a <HAL_I2S_MspInit+0x11a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	623b      	str	r3, [r7, #32]
 8000d66:	4b8f      	ldr	r3, [pc, #572]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d6a:	4a8e      	ldr	r2, [pc, #568]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000d6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d70:	6453      	str	r3, [r2, #68]	; 0x44
 8000d72:	4b8c      	ldr	r3, [pc, #560]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d7a:	623b      	str	r3, [r7, #32]
 8000d7c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61fb      	str	r3, [r7, #28]
 8000d82:	4b88      	ldr	r3, [pc, #544]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a87      	ldr	r2, [pc, #540]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	4b85      	ldr	r3, [pc, #532]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	61fb      	str	r3, [r7, #28]
 8000d98:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61bb      	str	r3, [r7, #24]
 8000d9e:	4b81      	ldr	r3, [pc, #516]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	4a80      	ldr	r2, [pc, #512]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000da4:	f043 0304 	orr.w	r3, r3, #4
 8000da8:	6313      	str	r3, [r2, #48]	; 0x30
 8000daa:	4b7e      	ldr	r3, [pc, #504]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dae:	f003 0304 	and.w	r3, r3, #4
 8000db2:	61bb      	str	r3, [r7, #24]
 8000db4:	69bb      	ldr	r3, [r7, #24]
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    PC4     ------> I2S1_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8000db6:	23b0      	movs	r3, #176	; 0xb0
 8000db8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dc6:	2305      	movs	r3, #5
 8000dc8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4875      	ldr	r0, [pc, #468]	; (8000fa8 <HAL_I2S_MspInit+0x268>)
 8000dd2:	f000 fe6b 	bl	8001aac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000dd6:	2310      	movs	r3, #16
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de2:	2300      	movs	r3, #0
 8000de4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000de6:	2305      	movs	r3, #5
 8000de8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dee:	4619      	mov	r1, r3
 8000df0:	486e      	ldr	r0, [pc, #440]	; (8000fac <HAL_I2S_MspInit+0x26c>)
 8000df2:	f000 fe5b 	bl	8001aac <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8000df6:	4b6e      	ldr	r3, [pc, #440]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000df8:	4a6e      	ldr	r2, [pc, #440]	; (8000fb4 <HAL_I2S_MspInit+0x274>)
 8000dfa:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000dfc:	4b6c      	ldr	r3, [pc, #432]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000dfe:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000e02:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e04:	4b6a      	ldr	r3, [pc, #424]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e0a:	4b69      	ldr	r3, [pc, #420]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e10:	4b67      	ldr	r3, [pc, #412]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e16:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e18:	4b65      	ldr	r3, [pc, #404]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e1a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e1e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e20:	4b63      	ldr	r3, [pc, #396]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e26:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000e28:	4b61      	ldr	r3, [pc, #388]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e2e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e30:	4b5f      	ldr	r3, [pc, #380]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e36:	4b5e      	ldr	r3, [pc, #376]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000e3c:	485c      	ldr	r0, [pc, #368]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e3e:	f000 fac5 	bl	80013cc <HAL_DMA_Init>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <HAL_I2S_MspInit+0x10c>
    {
      Error_Handler();
 8000e48:	f7ff ff4c 	bl	8000ce4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a58      	ldr	r2, [pc, #352]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e50:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e52:	4a57      	ldr	r2, [pc, #348]	; (8000fb0 <HAL_I2S_MspInit+0x270>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000e58:	e09e      	b.n	8000f98 <HAL_I2S_MspInit+0x258>
  else if(hi2s->Instance==SPI2)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a56      	ldr	r2, [pc, #344]	; (8000fb8 <HAL_I2S_MspInit+0x278>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	f040 8099 	bne.w	8000f98 <HAL_I2S_MspInit+0x258>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
 8000e6a:	4b4e      	ldr	r3, [pc, #312]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6e:	4a4d      	ldr	r2, [pc, #308]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e74:	6413      	str	r3, [r2, #64]	; 0x40
 8000e76:	4b4b      	ldr	r3, [pc, #300]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e7e:	617b      	str	r3, [r7, #20]
 8000e80:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	613b      	str	r3, [r7, #16]
 8000e86:	4b47      	ldr	r3, [pc, #284]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8a:	4a46      	ldr	r2, [pc, #280]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000e8c:	f043 0304 	orr.w	r3, r3, #4
 8000e90:	6313      	str	r3, [r2, #48]	; 0x30
 8000e92:	4b44      	ldr	r3, [pc, #272]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e96:	f003 0304 	and.w	r3, r3, #4
 8000e9a:	613b      	str	r3, [r7, #16]
 8000e9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	4b40      	ldr	r3, [pc, #256]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	4a3f      	ldr	r2, [pc, #252]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	6313      	str	r3, [r2, #48]	; 0x30
 8000eae:	4b3d      	ldr	r3, [pc, #244]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60bb      	str	r3, [r7, #8]
 8000ebe:	4b39      	ldr	r3, [pc, #228]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	4a38      	ldr	r2, [pc, #224]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000ec4:	f043 0302 	orr.w	r3, r3, #2
 8000ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eca:	4b36      	ldr	r3, [pc, #216]	; (8000fa4 <HAL_I2S_MspInit+0x264>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	60bb      	str	r3, [r7, #8]
 8000ed4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eda:	2302      	movs	r3, #2
 8000edc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8000ee6:	2307      	movs	r3, #7
 8000ee8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eee:	4619      	mov	r1, r3
 8000ef0:	482e      	ldr	r0, [pc, #184]	; (8000fac <HAL_I2S_MspInit+0x26c>)
 8000ef2:	f000 fddb 	bl	8001aac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ef6:	2340      	movs	r3, #64	; 0x40
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efa:	2302      	movs	r3, #2
 8000efc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8000f06:	2306      	movs	r3, #6
 8000f08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4825      	ldr	r0, [pc, #148]	; (8000fa8 <HAL_I2S_MspInit+0x268>)
 8000f12:	f000 fdcb 	bl	8001aac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000f16:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f28:	2305      	movs	r3, #5
 8000f2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f30:	4619      	mov	r1, r3
 8000f32:	4822      	ldr	r0, [pc, #136]	; (8000fbc <HAL_I2S_MspInit+0x27c>)
 8000f34:	f000 fdba 	bl	8001aac <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8000f38:	4b21      	ldr	r3, [pc, #132]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f3a:	4a22      	ldr	r2, [pc, #136]	; (8000fc4 <HAL_I2S_MspInit+0x284>)
 8000f3c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000f3e:	4b20      	ldr	r3, [pc, #128]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f44:	4b1e      	ldr	r3, [pc, #120]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f46:	2240      	movs	r2, #64	; 0x40
 8000f48:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f4a:	4b1d      	ldr	r3, [pc, #116]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f50:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f56:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f58:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f5e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f60:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f66:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8000f68:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f6e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000f7c:	4810      	ldr	r0, [pc, #64]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f7e:	f000 fa25 	bl	80013cc <HAL_DMA_Init>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <HAL_I2S_MspInit+0x24c>
      Error_Handler();
 8000f88:	f7ff feac 	bl	8000ce4 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f90:	639a      	str	r2, [r3, #56]	; 0x38
 8000f92:	4a0b      	ldr	r2, [pc, #44]	; (8000fc0 <HAL_I2S_MspInit+0x280>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000f98:	bf00      	nop
 8000f9a:	3738      	adds	r7, #56	; 0x38
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40013000 	.word	0x40013000
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	40020800 	.word	0x40020800
 8000fb0:	20012104 	.word	0x20012104
 8000fb4:	40026410 	.word	0x40026410
 8000fb8:	40003800 	.word	0x40003800
 8000fbc:	40020400 	.word	0x40020400
 8000fc0:	20014164 	.word	0x20014164
 8000fc4:	40026070 	.word	0x40026070

08000fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <NMI_Handler+0x4>

08000fce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <HardFault_Handler+0x4>

08000fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <MemManage_Handler+0x4>

08000fda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fde:	e7fe      	b.n	8000fde <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001002:	b480      	push	{r7}
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001014:	f000 f8a8 	bl	8001168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}

0800101c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001020:	4802      	ldr	r0, [pc, #8]	; (800102c <DMA1_Stream4_IRQHandler+0x10>)
 8001022:	f000 fad9 	bl	80015d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20014164 	.word	0x20014164

08001030 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001034:	4802      	ldr	r0, [pc, #8]	; (8001040 <DMA2_Stream0_IRQHandler+0x10>)
 8001036:	f000 facf 	bl	80015d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20012104 	.word	0x20012104

08001044 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001048:	4b08      	ldr	r3, [pc, #32]	; (800106c <SystemInit+0x28>)
 800104a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800104e:	4a07      	ldr	r2, [pc, #28]	; (800106c <SystemInit+0x28>)
 8001050:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001054:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001058:	4b04      	ldr	r3, [pc, #16]	; (800106c <SystemInit+0x28>)
 800105a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800105e:	609a      	str	r2, [r3, #8]
#endif
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001070:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010a8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001074:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001076:	e003      	b.n	8001080 <LoopCopyDataInit>

08001078 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001078:	4b0c      	ldr	r3, [pc, #48]	; (80010ac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800107a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800107c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800107e:	3104      	adds	r1, #4

08001080 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001080:	480b      	ldr	r0, [pc, #44]	; (80010b0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001084:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001086:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001088:	d3f6      	bcc.n	8001078 <CopyDataInit>
  ldr  r2, =_sbss
 800108a:	4a0b      	ldr	r2, [pc, #44]	; (80010b8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800108c:	e002      	b.n	8001094 <LoopFillZerobss>

0800108e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800108e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001090:	f842 3b04 	str.w	r3, [r2], #4

08001094 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001094:	4b09      	ldr	r3, [pc, #36]	; (80010bc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001096:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001098:	d3f9      	bcc.n	800108e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800109a:	f7ff ffd3 	bl	8001044 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800109e:	f003 fcfb 	bl	8004a98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010a2:	f7ff fa8b 	bl	80005bc <main>
  bx  lr    
 80010a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010a8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80010ac:	080182e8 	.word	0x080182e8
  ldr  r0, =_sdata
 80010b0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80010b4:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 80010b8:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 80010bc:	20014210 	.word	0x20014210

080010c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010c0:	e7fe      	b.n	80010c0 <ADC_IRQHandler>
	...

080010c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010c8:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <HAL_Init+0x40>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a0d      	ldr	r2, [pc, #52]	; (8001104 <HAL_Init+0x40>)
 80010ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010d4:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <HAL_Init+0x40>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <HAL_Init+0x40>)
 80010da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010e0:	4b08      	ldr	r3, [pc, #32]	; (8001104 <HAL_Init+0x40>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a07      	ldr	r2, [pc, #28]	; (8001104 <HAL_Init+0x40>)
 80010e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ec:	2003      	movs	r0, #3
 80010ee:	f000 f92b 	bl	8001348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010f2:	2000      	movs	r0, #0
 80010f4:	f000 f808 	bl	8001108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010f8:	f7ff fdfa 	bl	8000cf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40023c00 	.word	0x40023c00

08001108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <HAL_InitTick+0x54>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b12      	ldr	r3, [pc, #72]	; (8001160 <HAL_InitTick+0x58>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001122:	fbb2 f3f3 	udiv	r3, r2, r3
 8001126:	4618      	mov	r0, r3
 8001128:	f000 f943 	bl	80013b2 <HAL_SYSTICK_Config>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e00e      	b.n	8001154 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b0f      	cmp	r3, #15
 800113a:	d80a      	bhi.n	8001152 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800113c:	2200      	movs	r2, #0
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	f04f 30ff 	mov.w	r0, #4294967295
 8001144:	f000 f90b 	bl	800135e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001148:	4a06      	ldr	r2, [pc, #24]	; (8001164 <HAL_InitTick+0x5c>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800114e:	2300      	movs	r3, #0
 8001150:	e000      	b.n	8001154 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
}
 8001154:	4618      	mov	r0, r3
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000000 	.word	0x20000000
 8001160:	20000008 	.word	0x20000008
 8001164:	20000004 	.word	0x20000004

08001168 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <HAL_IncTick+0x20>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	461a      	mov	r2, r3
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <HAL_IncTick+0x24>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4413      	add	r3, r2
 8001178:	4a04      	ldr	r2, [pc, #16]	; (800118c <HAL_IncTick+0x24>)
 800117a:	6013      	str	r3, [r2, #0]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	20000008 	.word	0x20000008
 800118c:	2001420c 	.word	0x2001420c

08001190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  return uwTick;
 8001194:	4b03      	ldr	r3, [pc, #12]	; (80011a4 <HAL_GetTick+0x14>)
 8001196:	681b      	ldr	r3, [r3, #0]
}
 8001198:	4618      	mov	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	2001420c 	.word	0x2001420c

080011a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011b8:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <__NVIC_SetPriorityGrouping+0x44>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011c4:	4013      	ands	r3, r2
 80011c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011da:	4a04      	ldr	r2, [pc, #16]	; (80011ec <__NVIC_SetPriorityGrouping+0x44>)
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	60d3      	str	r3, [r2, #12]
}
 80011e0:	bf00      	nop
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f4:	4b04      	ldr	r3, [pc, #16]	; (8001208 <__NVIC_GetPriorityGrouping+0x18>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	0a1b      	lsrs	r3, r3, #8
 80011fa:	f003 0307 	and.w	r3, r3, #7
}
 80011fe:	4618      	mov	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121a:	2b00      	cmp	r3, #0
 800121c:	db0b      	blt.n	8001236 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	f003 021f 	and.w	r2, r3, #31
 8001224:	4907      	ldr	r1, [pc, #28]	; (8001244 <__NVIC_EnableIRQ+0x38>)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	095b      	lsrs	r3, r3, #5
 800122c:	2001      	movs	r0, #1
 800122e:	fa00 f202 	lsl.w	r2, r0, r2
 8001232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	e000e100 	.word	0xe000e100

08001248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	6039      	str	r1, [r7, #0]
 8001252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001258:	2b00      	cmp	r3, #0
 800125a:	db0a      	blt.n	8001272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	b2da      	uxtb	r2, r3
 8001260:	490c      	ldr	r1, [pc, #48]	; (8001294 <__NVIC_SetPriority+0x4c>)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	0112      	lsls	r2, r2, #4
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	440b      	add	r3, r1
 800126c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001270:	e00a      	b.n	8001288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4908      	ldr	r1, [pc, #32]	; (8001298 <__NVIC_SetPriority+0x50>)
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	3b04      	subs	r3, #4
 8001280:	0112      	lsls	r2, r2, #4
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	440b      	add	r3, r1
 8001286:	761a      	strb	r2, [r3, #24]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	e000e100 	.word	0xe000e100
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800129c:	b480      	push	{r7}
 800129e:	b089      	sub	sp, #36	; 0x24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	f1c3 0307 	rsb	r3, r3, #7
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	bf28      	it	cs
 80012ba:	2304      	movcs	r3, #4
 80012bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3304      	adds	r3, #4
 80012c2:	2b06      	cmp	r3, #6
 80012c4:	d902      	bls.n	80012cc <NVIC_EncodePriority+0x30>
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	3b03      	subs	r3, #3
 80012ca:	e000      	b.n	80012ce <NVIC_EncodePriority+0x32>
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d0:	f04f 32ff 	mov.w	r2, #4294967295
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43da      	mvns	r2, r3
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	401a      	ands	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e4:	f04f 31ff 	mov.w	r1, #4294967295
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	fa01 f303 	lsl.w	r3, r1, r3
 80012ee:	43d9      	mvns	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f4:	4313      	orrs	r3, r2
         );
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3724      	adds	r7, #36	; 0x24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
	...

08001304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3b01      	subs	r3, #1
 8001310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001314:	d301      	bcc.n	800131a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001316:	2301      	movs	r3, #1
 8001318:	e00f      	b.n	800133a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131a:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <SysTick_Config+0x40>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b01      	subs	r3, #1
 8001320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001322:	210f      	movs	r1, #15
 8001324:	f04f 30ff 	mov.w	r0, #4294967295
 8001328:	f7ff ff8e 	bl	8001248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <SysTick_Config+0x40>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001332:	4b04      	ldr	r3, [pc, #16]	; (8001344 <SysTick_Config+0x40>)
 8001334:	2207      	movs	r2, #7
 8001336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	e000e010 	.word	0xe000e010

08001348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff ff29 	bl	80011a8 <__NVIC_SetPriorityGrouping>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800135e:	b580      	push	{r7, lr}
 8001360:	b086      	sub	sp, #24
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
 800136a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001370:	f7ff ff3e 	bl	80011f0 <__NVIC_GetPriorityGrouping>
 8001374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	68b9      	ldr	r1, [r7, #8]
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff ff8e 	bl	800129c <NVIC_EncodePriority>
 8001380:	4602      	mov	r2, r0
 8001382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001386:	4611      	mov	r1, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff5d 	bl	8001248 <__NVIC_SetPriority>
}
 800138e:	bf00      	nop
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	4603      	mov	r3, r0
 800139e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff ff31 	bl	800120c <__NVIC_EnableIRQ>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b082      	sub	sp, #8
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff ffa2 	bl	8001304 <SysTick_Config>
 80013c0:	4603      	mov	r3, r0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80013d8:	f7ff feda 	bl	8001190 <HAL_GetTick>
 80013dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d101      	bne.n	80013e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e099      	b.n	800151c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2202      	movs	r2, #2
 80013f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f022 0201 	bic.w	r2, r2, #1
 8001406:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001408:	e00f      	b.n	800142a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800140a:	f7ff fec1 	bl	8001190 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b05      	cmp	r3, #5
 8001416:	d908      	bls.n	800142a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2220      	movs	r2, #32
 800141c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2203      	movs	r2, #3
 8001422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e078      	b.n	800151c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0301 	and.w	r3, r3, #1
 8001434:	2b00      	cmp	r3, #0
 8001436:	d1e8      	bne.n	800140a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	4b38      	ldr	r3, [pc, #224]	; (8001524 <HAL_DMA_Init+0x158>)
 8001444:	4013      	ands	r3, r2
 8001446:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	685a      	ldr	r2, [r3, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001456:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	691b      	ldr	r3, [r3, #16]
 800145c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001462:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800146e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	4313      	orrs	r3, r2
 800147a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001480:	2b04      	cmp	r3, #4
 8001482:	d107      	bne.n	8001494 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148c:	4313      	orrs	r3, r2
 800148e:	697a      	ldr	r2, [r7, #20]
 8001490:	4313      	orrs	r3, r2
 8001492:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	695b      	ldr	r3, [r3, #20]
 80014a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	f023 0307 	bic.w	r3, r3, #7
 80014aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b0:	697a      	ldr	r2, [r7, #20]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d117      	bne.n	80014ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c2:	697a      	ldr	r2, [r7, #20]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d00e      	beq.n	80014ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f000 fa6f 	bl	80019b4 <DMA_CheckFifoParam>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d008      	beq.n	80014ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2240      	movs	r2, #64	; 0x40
 80014e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2201      	movs	r2, #1
 80014e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80014ea:	2301      	movs	r3, #1
 80014ec:	e016      	b.n	800151c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	697a      	ldr	r2, [r7, #20]
 80014f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f000 fa26 	bl	8001948 <DMA_CalcBaseAndBitshift>
 80014fc:	4603      	mov	r3, r0
 80014fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001504:	223f      	movs	r2, #63	; 0x3f
 8001506:	409a      	lsls	r2, r3
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2201      	movs	r2, #1
 8001516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	f010803f 	.word	0xf010803f

08001528 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
 8001534:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001536:	2300      	movs	r3, #0
 8001538:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800153e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001546:	2b01      	cmp	r3, #1
 8001548:	d101      	bne.n	800154e <HAL_DMA_Start_IT+0x26>
 800154a:	2302      	movs	r3, #2
 800154c:	e040      	b.n	80015d0 <HAL_DMA_Start_IT+0xa8>
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2201      	movs	r2, #1
 8001552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b01      	cmp	r3, #1
 8001560:	d12f      	bne.n	80015c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2202      	movs	r2, #2
 8001566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	68b9      	ldr	r1, [r7, #8]
 8001576:	68f8      	ldr	r0, [r7, #12]
 8001578:	f000 f9b8 	bl	80018ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001580:	223f      	movs	r2, #63	; 0x3f
 8001582:	409a      	lsls	r2, r3
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f042 0216 	orr.w	r2, r2, #22
 8001596:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159c:	2b00      	cmp	r3, #0
 800159e:	d007      	beq.n	80015b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f042 0208 	orr.w	r2, r2, #8
 80015ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f042 0201 	orr.w	r2, r2, #1
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	e005      	b.n	80015ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80015ca:	2302      	movs	r3, #2
 80015cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80015ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80015e4:	4b92      	ldr	r3, [pc, #584]	; (8001830 <HAL_DMA_IRQHandler+0x258>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a92      	ldr	r2, [pc, #584]	; (8001834 <HAL_DMA_IRQHandler+0x25c>)
 80015ea:	fba2 2303 	umull	r2, r3, r2, r3
 80015ee:	0a9b      	lsrs	r3, r3, #10
 80015f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001602:	2208      	movs	r2, #8
 8001604:	409a      	lsls	r2, r3
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	4013      	ands	r3, r2
 800160a:	2b00      	cmp	r3, #0
 800160c:	d01a      	beq.n	8001644 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0304 	and.w	r3, r3, #4
 8001618:	2b00      	cmp	r3, #0
 800161a:	d013      	beq.n	8001644 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f022 0204 	bic.w	r2, r2, #4
 800162a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001630:	2208      	movs	r2, #8
 8001632:	409a      	lsls	r2, r3
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800163c:	f043 0201 	orr.w	r2, r3, #1
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001648:	2201      	movs	r2, #1
 800164a:	409a      	lsls	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4013      	ands	r3, r2
 8001650:	2b00      	cmp	r3, #0
 8001652:	d012      	beq.n	800167a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00b      	beq.n	800167a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001666:	2201      	movs	r2, #1
 8001668:	409a      	lsls	r2, r3
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001672:	f043 0202 	orr.w	r2, r3, #2
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800167e:	2204      	movs	r2, #4
 8001680:	409a      	lsls	r2, r3
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	4013      	ands	r3, r2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d012      	beq.n	80016b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0302 	and.w	r3, r3, #2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d00b      	beq.n	80016b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800169c:	2204      	movs	r2, #4
 800169e:	409a      	lsls	r2, r3
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016a8:	f043 0204 	orr.w	r2, r3, #4
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016b4:	2210      	movs	r2, #16
 80016b6:	409a      	lsls	r2, r3
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	4013      	ands	r3, r2
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d043      	beq.n	8001748 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0308 	and.w	r3, r3, #8
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d03c      	beq.n	8001748 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016d2:	2210      	movs	r2, #16
 80016d4:	409a      	lsls	r2, r3
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d018      	beq.n	800171a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d108      	bne.n	8001708 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d024      	beq.n	8001748 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	4798      	blx	r3
 8001706:	e01f      	b.n	8001748 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800170c:	2b00      	cmp	r3, #0
 800170e:	d01b      	beq.n	8001748 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	4798      	blx	r3
 8001718:	e016      	b.n	8001748 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001724:	2b00      	cmp	r3, #0
 8001726:	d107      	bne.n	8001738 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f022 0208 	bic.w	r2, r2, #8
 8001736:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173c:	2b00      	cmp	r3, #0
 800173e:	d003      	beq.n	8001748 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800174c:	2220      	movs	r2, #32
 800174e:	409a      	lsls	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4013      	ands	r3, r2
 8001754:	2b00      	cmp	r3, #0
 8001756:	f000 808e 	beq.w	8001876 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0310 	and.w	r3, r3, #16
 8001764:	2b00      	cmp	r3, #0
 8001766:	f000 8086 	beq.w	8001876 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800176e:	2220      	movs	r2, #32
 8001770:	409a      	lsls	r2, r3
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b05      	cmp	r3, #5
 8001780:	d136      	bne.n	80017f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f022 0216 	bic.w	r2, r2, #22
 8001790:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	695a      	ldr	r2, [r3, #20]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d103      	bne.n	80017b2 <HAL_DMA_IRQHandler+0x1da>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d007      	beq.n	80017c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f022 0208 	bic.w	r2, r2, #8
 80017c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017c6:	223f      	movs	r2, #63	; 0x3f
 80017c8:	409a      	lsls	r2, r3
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2201      	movs	r2, #1
 80017da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d07d      	beq.n	80018e2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	4798      	blx	r3
        }
        return;
 80017ee:	e078      	b.n	80018e2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d01c      	beq.n	8001838 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d108      	bne.n	800181e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001810:	2b00      	cmp	r3, #0
 8001812:	d030      	beq.n	8001876 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	4798      	blx	r3
 800181c:	e02b      	b.n	8001876 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001822:	2b00      	cmp	r3, #0
 8001824:	d027      	beq.n	8001876 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	4798      	blx	r3
 800182e:	e022      	b.n	8001876 <HAL_DMA_IRQHandler+0x29e>
 8001830:	20000000 	.word	0x20000000
 8001834:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10f      	bne.n	8001866 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 0210 	bic.w	r2, r2, #16
 8001854:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2201      	movs	r2, #1
 8001862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800187a:	2b00      	cmp	r3, #0
 800187c:	d032      	beq.n	80018e4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	d022      	beq.n	80018d0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2205      	movs	r2, #5
 800188e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f022 0201 	bic.w	r2, r2, #1
 80018a0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	3301      	adds	r3, #1
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	697a      	ldr	r2, [r7, #20]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d307      	bcc.n	80018be <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1f2      	bne.n	80018a2 <HAL_DMA_IRQHandler+0x2ca>
 80018bc:	e000      	b.n	80018c0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80018be:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	4798      	blx	r3
 80018e0:	e000      	b.n	80018e4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80018e2:	bf00      	nop
    }
  }
}
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop

080018ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
 80018f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001908:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	2b40      	cmp	r3, #64	; 0x40
 8001918:	d108      	bne.n	800192c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	68ba      	ldr	r2, [r7, #8]
 8001928:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800192a:	e007      	b.n	800193c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	68ba      	ldr	r2, [r7, #8]
 8001932:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	60da      	str	r2, [r3, #12]
}
 800193c:	bf00      	nop
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	b2db      	uxtb	r3, r3
 8001956:	3b10      	subs	r3, #16
 8001958:	4a14      	ldr	r2, [pc, #80]	; (80019ac <DMA_CalcBaseAndBitshift+0x64>)
 800195a:	fba2 2303 	umull	r2, r3, r2, r3
 800195e:	091b      	lsrs	r3, r3, #4
 8001960:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001962:	4a13      	ldr	r2, [pc, #76]	; (80019b0 <DMA_CalcBaseAndBitshift+0x68>)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	4413      	add	r3, r2
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	461a      	mov	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2b03      	cmp	r3, #3
 8001974:	d909      	bls.n	800198a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800197e:	f023 0303 	bic.w	r3, r3, #3
 8001982:	1d1a      	adds	r2, r3, #4
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	659a      	str	r2, [r3, #88]	; 0x58
 8001988:	e007      	b.n	800199a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001992:	f023 0303 	bic.w	r3, r3, #3
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	aaaaaaab 	.word	0xaaaaaaab
 80019b0:	08004e74 	.word	0x08004e74

080019b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019bc:	2300      	movs	r3, #0
 80019be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d11f      	bne.n	8001a0e <DMA_CheckFifoParam+0x5a>
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	2b03      	cmp	r3, #3
 80019d2:	d856      	bhi.n	8001a82 <DMA_CheckFifoParam+0xce>
 80019d4:	a201      	add	r2, pc, #4	; (adr r2, 80019dc <DMA_CheckFifoParam+0x28>)
 80019d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019da:	bf00      	nop
 80019dc:	080019ed 	.word	0x080019ed
 80019e0:	080019ff 	.word	0x080019ff
 80019e4:	080019ed 	.word	0x080019ed
 80019e8:	08001a83 	.word	0x08001a83
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d046      	beq.n	8001a86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019fc:	e043      	b.n	8001a86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a02:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001a06:	d140      	bne.n	8001a8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a0c:	e03d      	b.n	8001a8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a16:	d121      	bne.n	8001a5c <DMA_CheckFifoParam+0xa8>
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	2b03      	cmp	r3, #3
 8001a1c:	d837      	bhi.n	8001a8e <DMA_CheckFifoParam+0xda>
 8001a1e:	a201      	add	r2, pc, #4	; (adr r2, 8001a24 <DMA_CheckFifoParam+0x70>)
 8001a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a24:	08001a35 	.word	0x08001a35
 8001a28:	08001a3b 	.word	0x08001a3b
 8001a2c:	08001a35 	.word	0x08001a35
 8001a30:	08001a4d 	.word	0x08001a4d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	73fb      	strb	r3, [r7, #15]
      break;
 8001a38:	e030      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d025      	beq.n	8001a92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a4a:	e022      	b.n	8001a92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a50:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001a54:	d11f      	bne.n	8001a96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001a5a:	e01c      	b.n	8001a96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d903      	bls.n	8001a6a <DMA_CheckFifoParam+0xb6>
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d003      	beq.n	8001a70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001a68:	e018      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	73fb      	strb	r3, [r7, #15]
      break;
 8001a6e:	e015      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00e      	beq.n	8001a9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8001a80:	e00b      	b.n	8001a9a <DMA_CheckFifoParam+0xe6>
      break;
 8001a82:	bf00      	nop
 8001a84:	e00a      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
      break;
 8001a86:	bf00      	nop
 8001a88:	e008      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
      break;
 8001a8a:	bf00      	nop
 8001a8c:	e006      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
      break;
 8001a8e:	bf00      	nop
 8001a90:	e004      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
      break;
 8001a92:	bf00      	nop
 8001a94:	e002      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
      break;   
 8001a96:	bf00      	nop
 8001a98:	e000      	b.n	8001a9c <DMA_CheckFifoParam+0xe8>
      break;
 8001a9a:	bf00      	nop
    }
  } 
  
  return status; 
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop

08001aac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b089      	sub	sp, #36	; 0x24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
 8001ac6:	e165      	b.n	8001d94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ac8:	2201      	movs	r2, #1
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	697a      	ldr	r2, [r7, #20]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	f040 8154 	bne.w	8001d8e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f003 0303 	and.w	r3, r3, #3
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d005      	beq.n	8001afe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d130      	bne.n	8001b60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	2203      	movs	r2, #3
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	4013      	ands	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b34:	2201      	movs	r2, #1
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4013      	ands	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	091b      	lsrs	r3, r3, #4
 8001b4a:	f003 0201 	and.w	r2, r3, #1
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f003 0303 	and.w	r3, r3, #3
 8001b68:	2b03      	cmp	r3, #3
 8001b6a:	d017      	beq.n	8001b9c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	2203      	movs	r2, #3
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	4013      	ands	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f003 0303 	and.w	r3, r3, #3
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d123      	bne.n	8001bf0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	08da      	lsrs	r2, r3, #3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3208      	adds	r2, #8
 8001bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	220f      	movs	r2, #15
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	691a      	ldr	r2, [r3, #16]
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	08da      	lsrs	r2, r3, #3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3208      	adds	r2, #8
 8001bea:	69b9      	ldr	r1, [r7, #24]
 8001bec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	2203      	movs	r2, #3
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4013      	ands	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f003 0203 	and.w	r2, r3, #3
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 80ae 	beq.w	8001d8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	4b5d      	ldr	r3, [pc, #372]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3a:	4a5c      	ldr	r2, [pc, #368]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001c3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c40:	6453      	str	r3, [r2, #68]	; 0x44
 8001c42:	4b5a      	ldr	r3, [pc, #360]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c4e:	4a58      	ldr	r2, [pc, #352]	; (8001db0 <HAL_GPIO_Init+0x304>)
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	089b      	lsrs	r3, r3, #2
 8001c54:	3302      	adds	r3, #2
 8001c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	f003 0303 	and.w	r3, r3, #3
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	220f      	movs	r2, #15
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a4f      	ldr	r2, [pc, #316]	; (8001db4 <HAL_GPIO_Init+0x308>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d025      	beq.n	8001cc6 <HAL_GPIO_Init+0x21a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a4e      	ldr	r2, [pc, #312]	; (8001db8 <HAL_GPIO_Init+0x30c>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d01f      	beq.n	8001cc2 <HAL_GPIO_Init+0x216>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4d      	ldr	r2, [pc, #308]	; (8001dbc <HAL_GPIO_Init+0x310>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d019      	beq.n	8001cbe <HAL_GPIO_Init+0x212>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a4c      	ldr	r2, [pc, #304]	; (8001dc0 <HAL_GPIO_Init+0x314>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d013      	beq.n	8001cba <HAL_GPIO_Init+0x20e>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a4b      	ldr	r2, [pc, #300]	; (8001dc4 <HAL_GPIO_Init+0x318>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d00d      	beq.n	8001cb6 <HAL_GPIO_Init+0x20a>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a4a      	ldr	r2, [pc, #296]	; (8001dc8 <HAL_GPIO_Init+0x31c>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d007      	beq.n	8001cb2 <HAL_GPIO_Init+0x206>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a49      	ldr	r2, [pc, #292]	; (8001dcc <HAL_GPIO_Init+0x320>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d101      	bne.n	8001cae <HAL_GPIO_Init+0x202>
 8001caa:	2306      	movs	r3, #6
 8001cac:	e00c      	b.n	8001cc8 <HAL_GPIO_Init+0x21c>
 8001cae:	2307      	movs	r3, #7
 8001cb0:	e00a      	b.n	8001cc8 <HAL_GPIO_Init+0x21c>
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	e008      	b.n	8001cc8 <HAL_GPIO_Init+0x21c>
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	e006      	b.n	8001cc8 <HAL_GPIO_Init+0x21c>
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e004      	b.n	8001cc8 <HAL_GPIO_Init+0x21c>
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	e002      	b.n	8001cc8 <HAL_GPIO_Init+0x21c>
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e000      	b.n	8001cc8 <HAL_GPIO_Init+0x21c>
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	69fa      	ldr	r2, [r7, #28]
 8001cca:	f002 0203 	and.w	r2, r2, #3
 8001cce:	0092      	lsls	r2, r2, #2
 8001cd0:	4093      	lsls	r3, r2
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cd8:	4935      	ldr	r1, [pc, #212]	; (8001db0 <HAL_GPIO_Init+0x304>)
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	089b      	lsrs	r3, r3, #2
 8001cde:	3302      	adds	r3, #2
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ce6:	4b3a      	ldr	r3, [pc, #232]	; (8001dd0 <HAL_GPIO_Init+0x324>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d003      	beq.n	8001d0a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d0a:	4a31      	ldr	r2, [pc, #196]	; (8001dd0 <HAL_GPIO_Init+0x324>)
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001d10:	4b2f      	ldr	r3, [pc, #188]	; (8001dd0 <HAL_GPIO_Init+0x324>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d34:	4a26      	ldr	r2, [pc, #152]	; (8001dd0 <HAL_GPIO_Init+0x324>)
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d3a:	4b25      	ldr	r3, [pc, #148]	; (8001dd0 <HAL_GPIO_Init+0x324>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4013      	ands	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d5e:	4a1c      	ldr	r2, [pc, #112]	; (8001dd0 <HAL_GPIO_Init+0x324>)
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d64:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <HAL_GPIO_Init+0x324>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d003      	beq.n	8001d88 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d88:	4a11      	ldr	r2, [pc, #68]	; (8001dd0 <HAL_GPIO_Init+0x324>)
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	3301      	adds	r3, #1
 8001d92:	61fb      	str	r3, [r7, #28]
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	2b0f      	cmp	r3, #15
 8001d98:	f67f ae96 	bls.w	8001ac8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d9c:	bf00      	nop
 8001d9e:	bf00      	nop
 8001da0:	3724      	adds	r7, #36	; 0x24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40013800 	.word	0x40013800
 8001db4:	40020000 	.word	0x40020000
 8001db8:	40020400 	.word	0x40020400
 8001dbc:	40020800 	.word	0x40020800
 8001dc0:	40020c00 	.word	0x40020c00
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40021400 	.word	0x40021400
 8001dcc:	40021800 	.word	0x40021800
 8001dd0:	40013c00 	.word	0x40013c00

08001dd4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b088      	sub	sp, #32
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e0e1      	b.n	8001faa <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d109      	bne.n	8001e06 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a6d      	ldr	r2, [pc, #436]	; (8001fb4 <HAL_I2S_Init+0x1e0>)
 8001dfe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7fe ff9d 	bl	8000d40 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	6812      	ldr	r2, [r2, #0]
 8001e18:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001e1c:	f023 030f 	bic.w	r3, r3, #15
 8001e20:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2202      	movs	r2, #2
 8001e28:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d06f      	beq.n	8001f12 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d102      	bne.n	8001e40 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001e3a:	2310      	movs	r3, #16
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	e001      	b.n	8001e44 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001e40:	2320      	movs	r3, #32
 8001e42:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2b20      	cmp	r3, #32
 8001e4a:	d802      	bhi.n	8001e52 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a58      	ldr	r2, [pc, #352]	; (8001fb8 <HAL_I2S_Init+0x1e4>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d004      	beq.n	8001e66 <HAL_I2S_Init+0x92>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a56      	ldr	r2, [pc, #344]	; (8001fbc <HAL_I2S_Init+0x1e8>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d104      	bne.n	8001e70 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8001e66:	2001      	movs	r0, #1
 8001e68:	f000 fffa 	bl	8002e60 <HAL_RCCEx_GetPeriphCLKFreq>
 8001e6c:	60f8      	str	r0, [r7, #12]
 8001e6e:	e003      	b.n	8001e78 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8001e70:	2002      	movs	r0, #2
 8001e72:	f000 fff5 	bl	8002e60 <HAL_RCCEx_GetPeriphCLKFreq>
 8001e76:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e80:	d125      	bne.n	8001ece <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d010      	beq.n	8001eac <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e94:	4613      	mov	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea6:	3305      	adds	r3, #5
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	e01f      	b.n	8001eec <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	68fa      	ldr	r2, [r7, #12]
 8001eb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	695b      	ldr	r3, [r3, #20]
 8001ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec8:	3305      	adds	r3, #5
 8001eca:	613b      	str	r3, [r7, #16]
 8001ecc:	e00e      	b.n	8001eec <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	461a      	mov	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee8:	3305      	adds	r3, #5
 8001eea:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4a34      	ldr	r2, [pc, #208]	; (8001fc0 <HAL_I2S_Init+0x1ec>)
 8001ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef4:	08db      	lsrs	r3, r3, #3
 8001ef6:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	085b      	lsrs	r3, r3, #1
 8001f08:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	021b      	lsls	r3, r3, #8
 8001f0e:	61bb      	str	r3, [r7, #24]
 8001f10:	e003      	b.n	8001f1a <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001f12:	2302      	movs	r3, #2
 8001f14:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d902      	bls.n	8001f26 <HAL_I2S_Init+0x152>
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	2bff      	cmp	r3, #255	; 0xff
 8001f24:	d907      	bls.n	8001f36 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2a:	f043 0210 	orr.w	r2, r3, #16
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e039      	b.n	8001faa <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	691a      	ldr	r2, [r3, #16]
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	ea42 0103 	orr.w	r1, r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	69fa      	ldr	r2, [r7, #28]
 8001f46:	430a      	orrs	r2, r1
 8001f48:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	69db      	ldr	r3, [r3, #28]
 8001f50:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001f54:	f023 030f 	bic.w	r3, r3, #15
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	6851      	ldr	r1, [r2, #4]
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6892      	ldr	r2, [r2, #8]
 8001f60:	4311      	orrs	r1, r2
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	68d2      	ldr	r2, [r2, #12]
 8001f66:	4311      	orrs	r1, r2
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	6992      	ldr	r2, [r2, #24]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f78:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2b30      	cmp	r3, #48	; 0x30
 8001f80:	d003      	beq.n	8001f8a <HAL_I2S_Init+0x1b6>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2bb0      	cmp	r3, #176	; 0xb0
 8001f88:	d107      	bne.n	8001f9a <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	69da      	ldr	r2, [r3, #28]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f98:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3720      	adds	r7, #32
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	0800248b 	.word	0x0800248b
 8001fb8:	40003800 	.word	0x40003800
 8001fbc:	40003c00 	.word	0x40003c00
 8001fc0:	cccccccd 	.word	0xcccccccd

08001fc4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d002      	beq.n	8001fde <HAL_I2S_Transmit_DMA+0x1a>
 8001fd8:	88fb      	ldrh	r3, [r7, #6]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e08e      	b.n	8002100 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d101      	bne.n	8001ff2 <HAL_I2S_Transmit_DMA+0x2e>
 8001fee:	2302      	movs	r3, #2
 8001ff0:	e086      	b.n	8002100 <HAL_I2S_Transmit_DMA+0x13c>
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b01      	cmp	r3, #1
 8002004:	d005      	beq.n	8002012 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800200e:	2302      	movs	r3, #2
 8002010:	e076      	b.n	8002100 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2203      	movs	r2, #3
 8002016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	2b03      	cmp	r3, #3
 8002036:	d002      	beq.n	800203e <HAL_I2S_Transmit_DMA+0x7a>
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	2b05      	cmp	r3, #5
 800203c:	d10a      	bne.n	8002054 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 800203e:	88fb      	ldrh	r3, [r7, #6]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	b29a      	uxth	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002048:	88fb      	ldrh	r3, [r7, #6]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	b29a      	uxth	r2, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002052:	e005      	b.n	8002060 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	88fa      	ldrh	r2, [r7, #6]
 8002058:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	88fa      	ldrh	r2, [r7, #6]
 800205e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002064:	4a28      	ldr	r2, [pc, #160]	; (8002108 <HAL_I2S_Transmit_DMA+0x144>)
 8002066:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800206c:	4a27      	ldr	r2, [pc, #156]	; (800210c <HAL_I2S_Transmit_DMA+0x148>)
 800206e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002074:	4a26      	ldr	r2, [pc, #152]	; (8002110 <HAL_I2S_Transmit_DMA+0x14c>)
 8002076:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002080:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002088:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800208e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002090:	f7ff fa4a 	bl	8001528 <HAL_DMA_Start_IT>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00f      	beq.n	80020ba <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	f043 0208 	orr.w	r2, r3, #8
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e022      	b.n	8002100 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d107      	bne.n	80020d8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	69da      	ldr	r2, [r3, #28]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80020d6:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d107      	bne.n	80020f6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	685a      	ldr	r2, [r3, #4]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f042 0202 	orr.w	r2, r2, #2
 80020f4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3718      	adds	r7, #24
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	0800230b 	.word	0x0800230b
 800210c:	080022c9 	.word	0x080022c9
 8002110:	08002385 	.word	0x08002385

08002114 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	4613      	mov	r3, r2
 8002120:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d002      	beq.n	800212e <HAL_I2S_Receive_DMA+0x1a>
 8002128:	88fb      	ldrh	r3, [r7, #6]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e0a1      	b.n	8002276 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b01      	cmp	r3, #1
 800213c:	d101      	bne.n	8002142 <HAL_I2S_Receive_DMA+0x2e>
 800213e:	2302      	movs	r3, #2
 8002140:	e099      	b.n	8002276 <HAL_I2S_Receive_DMA+0x162>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2201      	movs	r2, #1
 8002146:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b01      	cmp	r3, #1
 8002154:	d005      	beq.n	8002162 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800215e:	2302      	movs	r3, #2
 8002160:	e089      	b.n	8002276 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2204      	movs	r2, #4
 8002166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	69db      	ldr	r3, [r3, #28]
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	2b03      	cmp	r3, #3
 8002186:	d002      	beq.n	800218e <HAL_I2S_Receive_DMA+0x7a>
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	2b05      	cmp	r3, #5
 800218c:	d10a      	bne.n	80021a4 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 800218e:	88fb      	ldrh	r3, [r7, #6]
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	b29a      	uxth	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002198:	88fb      	ldrh	r3, [r7, #6]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	b29a      	uxth	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	865a      	strh	r2, [r3, #50]	; 0x32
 80021a2:	e005      	b.n	80021b0 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	88fa      	ldrh	r2, [r7, #6]
 80021a8:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	88fa      	ldrh	r2, [r7, #6]
 80021ae:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021b4:	4a32      	ldr	r2, [pc, #200]	; (8002280 <HAL_I2S_Receive_DMA+0x16c>)
 80021b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021bc:	4a31      	ldr	r2, [pc, #196]	; (8002284 <HAL_I2S_Receive_DMA+0x170>)
 80021be:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021c4:	4a30      	ldr	r2, [pc, #192]	; (8002288 <HAL_I2S_Receive_DMA+0x174>)
 80021c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021d6:	d10a      	bne.n	80021ee <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80021d8:	2300      	movs	r3, #0
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	613b      	str	r3, [r7, #16]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	613b      	str	r3, [r7, #16]
 80021ec:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	330c      	adds	r3, #12
 80021f8:	4619      	mov	r1, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fe:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002204:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002206:	f7ff f98f 	bl	8001528 <HAL_DMA_Start_IT>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00f      	beq.n	8002230 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002214:	f043 0208 	orr.w	r2, r3, #8
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e022      	b.n	8002276 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800223a:	2b00      	cmp	r3, #0
 800223c:	d107      	bne.n	800224e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	69da      	ldr	r2, [r3, #28]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800224c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b00      	cmp	r3, #0
 800225a:	d107      	bne.n	800226c <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	685a      	ldr	r2, [r3, #4]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f042 0201 	orr.w	r2, r2, #1
 800226a:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2200      	movs	r2, #0
 8002270:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	08002369 	.word	0x08002369
 8002284:	08002327 	.word	0x08002327
 8002288:	08002385 	.word	0x08002385

0800228c <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022d4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d10e      	bne.n	80022fc <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f022 0202 	bic.w	r2, r2, #2
 80022ec:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f7ff ffcf 	bl	80022a0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002302:	bf00      	nop
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b084      	sub	sp, #16
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002316:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f7ff ffb7 	bl	800228c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800231e:	bf00      	nop
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b084      	sub	sp, #16
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002332:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	69db      	ldr	r3, [r3, #28]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10e      	bne.n	800235a <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 0201 	bic.w	r2, r2, #1
 800234a:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2200      	movs	r2, #0
 8002350:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2201      	movs	r2, #1
 8002356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f7fe fc8e 	bl	8000c7c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002360:	bf00      	nop
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002374:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f7fe fc4c 	bl	8000c14 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800237c:	bf00      	nop
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002390:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	685a      	ldr	r2, [r3, #4]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f022 0203 	bic.w	r2, r2, #3
 80023a0:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2200      	movs	r2, #0
 80023a6:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	f043 0208 	orr.w	r2, r3, #8
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80023c2:	68f8      	ldr	r0, [r7, #12]
 80023c4:	f7ff ff76 	bl	80022b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80023c8:	bf00      	nop
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	881a      	ldrh	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e8:	1c9a      	adds	r2, r3, #2
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	3b01      	subs	r3, #1
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002400:	b29b      	uxth	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d10e      	bne.n	8002424 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002414:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2201      	movs	r2, #1
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff ff3e 	bl	80022a0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002424:	bf00      	nop
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243e:	b292      	uxth	r2, r2
 8002440:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002446:	1c9a      	adds	r2, r3, #2
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002450:	b29b      	uxth	r3, r3
 8002452:	3b01      	subs	r3, #1
 8002454:	b29a      	uxth	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800245e:	b29b      	uxth	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10e      	bne.n	8002482 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002472:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f7fe fbfd 	bl	8000c7c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b086      	sub	sp, #24
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	d13a      	bne.n	800251c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d109      	bne.n	80024c4 <I2S_IRQHandler+0x3a>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ba:	2b40      	cmp	r3, #64	; 0x40
 80024bc:	d102      	bne.n	80024c4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f7ff ffb4 	bl	800242c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ca:	2b40      	cmp	r3, #64	; 0x40
 80024cc:	d126      	bne.n	800251c <I2S_IRQHandler+0x92>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0320 	and.w	r3, r3, #32
 80024d8:	2b20      	cmp	r3, #32
 80024da:	d11f      	bne.n	800251c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685a      	ldr	r2, [r3, #4]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80024ea:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80024ec:	2300      	movs	r3, #0
 80024ee:	613b      	str	r3, [r7, #16]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	613b      	str	r3, [r7, #16]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	613b      	str	r3, [r7, #16]
 8002500:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2201      	movs	r2, #1
 8002506:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250e:	f043 0202 	orr.w	r2, r3, #2
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff fecc 	bl	80022b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002522:	b2db      	uxtb	r3, r3
 8002524:	2b03      	cmp	r3, #3
 8002526:	d136      	bne.n	8002596 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b02      	cmp	r3, #2
 8002530:	d109      	bne.n	8002546 <I2S_IRQHandler+0xbc>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800253c:	2b80      	cmp	r3, #128	; 0x80
 800253e:	d102      	bne.n	8002546 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f7ff ff45 	bl	80023d0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f003 0308 	and.w	r3, r3, #8
 800254c:	2b08      	cmp	r3, #8
 800254e:	d122      	bne.n	8002596 <I2S_IRQHandler+0x10c>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0320 	and.w	r3, r3, #32
 800255a:	2b20      	cmp	r3, #32
 800255c:	d11b      	bne.n	8002596 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800256c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800256e:	2300      	movs	r3, #0
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002588:	f043 0204 	orr.w	r2, r3, #4
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff fe8f 	bl	80022b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002596:	bf00      	nop
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80025a6:	2300      	movs	r3, #0
 80025a8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	603b      	str	r3, [r7, #0]
 80025ae:	4b20      	ldr	r3, [pc, #128]	; (8002630 <HAL_PWREx_EnableOverDrive+0x90>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	4a1f      	ldr	r2, [pc, #124]	; (8002630 <HAL_PWREx_EnableOverDrive+0x90>)
 80025b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b8:	6413      	str	r3, [r2, #64]	; 0x40
 80025ba:	4b1d      	ldr	r3, [pc, #116]	; (8002630 <HAL_PWREx_EnableOverDrive+0x90>)
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c2:	603b      	str	r3, [r7, #0]
 80025c4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80025c6:	4b1b      	ldr	r3, [pc, #108]	; (8002634 <HAL_PWREx_EnableOverDrive+0x94>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025cc:	f7fe fde0 	bl	8001190 <HAL_GetTick>
 80025d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025d2:	e009      	b.n	80025e8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025d4:	f7fe fddc 	bl	8001190 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025e2:	d901      	bls.n	80025e8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e01f      	b.n	8002628 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <HAL_PWREx_EnableOverDrive+0x98>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025f4:	d1ee      	bne.n	80025d4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80025f6:	4b11      	ldr	r3, [pc, #68]	; (800263c <HAL_PWREx_EnableOverDrive+0x9c>)
 80025f8:	2201      	movs	r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025fc:	f7fe fdc8 	bl	8001190 <HAL_GetTick>
 8002600:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002602:	e009      	b.n	8002618 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002604:	f7fe fdc4 	bl	8001190 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002612:	d901      	bls.n	8002618 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e007      	b.n	8002628 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002618:	4b07      	ldr	r3, [pc, #28]	; (8002638 <HAL_PWREx_EnableOverDrive+0x98>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002620:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002624:	d1ee      	bne.n	8002604 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40023800 	.word	0x40023800
 8002634:	420e0040 	.word	0x420e0040
 8002638:	40007000 	.word	0x40007000
 800263c:	420e0044 	.word	0x420e0044

08002640 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d101      	bne.n	8002654 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e0cc      	b.n	80027ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002654:	4b68      	ldr	r3, [pc, #416]	; (80027f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 030f 	and.w	r3, r3, #15
 800265c:	683a      	ldr	r2, [r7, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d90c      	bls.n	800267c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002662:	4b65      	ldr	r3, [pc, #404]	; (80027f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800266a:	4b63      	ldr	r3, [pc, #396]	; (80027f8 <HAL_RCC_ClockConfig+0x1b8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	429a      	cmp	r2, r3
 8002676:	d001      	beq.n	800267c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e0b8      	b.n	80027ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d020      	beq.n	80026ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	2b00      	cmp	r3, #0
 8002692:	d005      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002694:	4b59      	ldr	r3, [pc, #356]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	4a58      	ldr	r2, [pc, #352]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 800269a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800269e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0308 	and.w	r3, r3, #8
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026ac:	4b53      	ldr	r3, [pc, #332]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	4a52      	ldr	r2, [pc, #328]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80026b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026b8:	4b50      	ldr	r3, [pc, #320]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	494d      	ldr	r1, [pc, #308]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d044      	beq.n	8002760 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d107      	bne.n	80026ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026de:	4b47      	ldr	r3, [pc, #284]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d119      	bne.n	800271e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e07f      	b.n	80027ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d003      	beq.n	80026fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026fa:	2b03      	cmp	r3, #3
 80026fc:	d107      	bne.n	800270e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026fe:	4b3f      	ldr	r3, [pc, #252]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d109      	bne.n	800271e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e06f      	b.n	80027ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800270e:	4b3b      	ldr	r3, [pc, #236]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e067      	b.n	80027ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800271e:	4b37      	ldr	r3, [pc, #220]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f023 0203 	bic.w	r2, r3, #3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	4934      	ldr	r1, [pc, #208]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 800272c:	4313      	orrs	r3, r2
 800272e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002730:	f7fe fd2e 	bl	8001190 <HAL_GetTick>
 8002734:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002736:	e00a      	b.n	800274e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002738:	f7fe fd2a 	bl	8001190 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	f241 3288 	movw	r2, #5000	; 0x1388
 8002746:	4293      	cmp	r3, r2
 8002748:	d901      	bls.n	800274e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e04f      	b.n	80027ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274e:	4b2b      	ldr	r3, [pc, #172]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 020c 	and.w	r2, r3, #12
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	429a      	cmp	r2, r3
 800275e:	d1eb      	bne.n	8002738 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002760:	4b25      	ldr	r3, [pc, #148]	; (80027f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 030f 	and.w	r3, r3, #15
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	d20c      	bcs.n	8002788 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276e:	4b22      	ldr	r3, [pc, #136]	; (80027f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002776:	4b20      	ldr	r3, [pc, #128]	; (80027f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 030f 	and.w	r3, r3, #15
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	d001      	beq.n	8002788 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e032      	b.n	80027ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b00      	cmp	r3, #0
 8002792:	d008      	beq.n	80027a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002794:	4b19      	ldr	r3, [pc, #100]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	4916      	ldr	r1, [pc, #88]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0308 	and.w	r3, r3, #8
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d009      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027b2:	4b12      	ldr	r3, [pc, #72]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	490e      	ldr	r1, [pc, #56]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027c6:	f000 fd93 	bl	80032f0 <HAL_RCC_GetSysClockFreq>
 80027ca:	4602      	mov	r2, r0
 80027cc:	4b0b      	ldr	r3, [pc, #44]	; (80027fc <HAL_RCC_ClockConfig+0x1bc>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	091b      	lsrs	r3, r3, #4
 80027d2:	f003 030f 	and.w	r3, r3, #15
 80027d6:	490a      	ldr	r1, [pc, #40]	; (8002800 <HAL_RCC_ClockConfig+0x1c0>)
 80027d8:	5ccb      	ldrb	r3, [r1, r3]
 80027da:	fa22 f303 	lsr.w	r3, r2, r3
 80027de:	4a09      	ldr	r2, [pc, #36]	; (8002804 <HAL_RCC_ClockConfig+0x1c4>)
 80027e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <HAL_RCC_ClockConfig+0x1c8>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7fe fc8e 	bl	8001108 <HAL_InitTick>

  return HAL_OK;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40023c00 	.word	0x40023c00
 80027fc:	40023800 	.word	0x40023800
 8002800:	08004e64 	.word	0x08004e64
 8002804:	20000000 	.word	0x20000000
 8002808:	20000004 	.word	0x20000004

0800280c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08c      	sub	sp, #48	; 0x30
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002834:	2300      	movs	r3, #0
 8002836:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b00      	cmp	r3, #0
 8002842:	d010      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002844:	4b6f      	ldr	r3, [pc, #444]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002846:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800284a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002852:	496c      	ldr	r1, [pc, #432]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002854:	4313      	orrs	r3, r2
 8002856:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002862:	2301      	movs	r3, #1
 8002864:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d010      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002872:	4b64      	ldr	r3, [pc, #400]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002874:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002878:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002880:	4960      	ldr	r1, [pc, #384]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002882:	4313      	orrs	r3, r2
 8002884:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d101      	bne.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002890:	2301      	movs	r3, #1
 8002892:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	d017      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028a0:	4b58      	ldr	r3, [pc, #352]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	4955      	ldr	r1, [pc, #340]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028be:	d101      	bne.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80028c0:	2301      	movs	r3, #1
 80028c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d101      	bne.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80028cc:	2301      	movs	r3, #1
 80028ce:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0308 	and.w	r3, r3, #8
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d017      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028dc:	4b49      	ldr	r3, [pc, #292]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028e2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ea:	4946      	ldr	r1, [pc, #280]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028fa:	d101      	bne.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80028fc:	2301      	movs	r3, #1
 80028fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002908:	2301      	movs	r3, #1
 800290a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 808a 	beq.w	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	4b39      	ldr	r3, [pc, #228]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	4a38      	ldr	r2, [pc, #224]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002928:	6413      	str	r3, [r2, #64]	; 0x40
 800292a:	4b36      	ldr	r3, [pc, #216]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002932:	60bb      	str	r3, [r7, #8]
 8002934:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002936:	4b34      	ldr	r3, [pc, #208]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a33      	ldr	r2, [pc, #204]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800293c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002940:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002942:	f7fe fc25 	bl	8001190 <HAL_GetTick>
 8002946:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002948:	e008      	b.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800294a:	f7fe fc21 	bl	8001190 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d901      	bls.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e278      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800295c:	4b2a      	ldr	r3, [pc, #168]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002964:	2b00      	cmp	r3, #0
 8002966:	d0f0      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002968:	4b26      	ldr	r3, [pc, #152]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800296a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800296c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002970:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002972:	6a3b      	ldr	r3, [r7, #32]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d02f      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002980:	6a3a      	ldr	r2, [r7, #32]
 8002982:	429a      	cmp	r2, r3
 8002984:	d028      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002986:	4b1f      	ldr	r3, [pc, #124]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800298a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800298e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002990:	4b1e      	ldr	r3, [pc, #120]	; (8002a0c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002992:	2201      	movs	r2, #1
 8002994:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002996:	4b1d      	ldr	r3, [pc, #116]	; (8002a0c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800299c:	4a19      	ldr	r2, [pc, #100]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800299e:	6a3b      	ldr	r3, [r7, #32]
 80029a0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80029a2:	4b18      	ldr	r3, [pc, #96]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d114      	bne.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80029ae:	f7fe fbef 	bl	8001190 <HAL_GetTick>
 80029b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b4:	e00a      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029b6:	f7fe fbeb 	bl	8001190 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d901      	bls.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e240      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029cc:	4b0d      	ldr	r3, [pc, #52]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d0ee      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029e4:	d114      	bne.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80029e6:	4b07      	ldr	r3, [pc, #28]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80029f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029fa:	4902      	ldr	r1, [pc, #8]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	608b      	str	r3, [r1, #8]
 8002a00:	e00c      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002a02:	bf00      	nop
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40007000 	.word	0x40007000
 8002a0c:	42470e40 	.word	0x42470e40
 8002a10:	4b4a      	ldr	r3, [pc, #296]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	4a49      	ldr	r2, [pc, #292]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a16:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002a1a:	6093      	str	r3, [r2, #8]
 8002a1c:	4b47      	ldr	r3, [pc, #284]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a1e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a28:	4944      	ldr	r1, [pc, #272]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0310 	and.w	r3, r3, #16
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d004      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8002a40:	4b3f      	ldr	r3, [pc, #252]	; (8002b40 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002a42:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00a      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002a50:	4b3a      	ldr	r3, [pc, #232]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a56:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5e:	4937      	ldr	r1, [pc, #220]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00a      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002a72:	4b32      	ldr	r3, [pc, #200]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a78:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a80:	492e      	ldr	r1, [pc, #184]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d011      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002a94:	4b29      	ldr	r3, [pc, #164]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a9a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa2:	4926      	ldr	r1, [pc, #152]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ab2:	d101      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00a      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002ac4:	4b1d      	ldr	r3, [pc, #116]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aca:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad2:	491a      	ldr	r1, [pc, #104]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d011      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002ae6:	4b15      	ldr	r3, [pc, #84]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ae8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aec:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002af4:	4911      	ldr	r1, [pc, #68]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b04:	d101      	bne.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002b06:	2301      	movs	r3, #1
 8002b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d005      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b18:	f040 80ff 	bne.w	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002b1c:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b22:	f7fe fb35 	bl	8001190 <HAL_GetTick>
 8002b26:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b28:	e00e      	b.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002b2a:	f7fe fb31 	bl	8001190 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d907      	bls.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e188      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	424711e0 	.word	0x424711e0
 8002b44:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b48:	4b7e      	ldr	r3, [pc, #504]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1ea      	bne.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d003      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d009      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d028      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d124      	bne.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002b7c:	4b71      	ldr	r3, [pc, #452]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b82:	0c1b      	lsrs	r3, r3, #16
 8002b84:	f003 0303 	and.w	r3, r3, #3
 8002b88:	3301      	adds	r3, #1
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b8e:	4b6d      	ldr	r3, [pc, #436]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b94:	0e1b      	lsrs	r3, r3, #24
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	019b      	lsls	r3, r3, #6
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	085b      	lsrs	r3, r3, #1
 8002bac:	3b01      	subs	r3, #1
 8002bae:	041b      	lsls	r3, r3, #16
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	061b      	lsls	r3, r3, #24
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	071b      	lsls	r3, r3, #28
 8002bbe:	4961      	ldr	r1, [pc, #388]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0304 	and.w	r3, r3, #4
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d004      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002bda:	d00a      	beq.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d035      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bf0:	d130      	bne.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002bf2:	4b54      	ldr	r3, [pc, #336]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bf8:	0c1b      	lsrs	r3, r3, #16
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	3301      	adds	r3, #1
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c04:	4b4f      	ldr	r3, [pc, #316]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c0a:	0f1b      	lsrs	r3, r3, #28
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	019b      	lsls	r3, r3, #6
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	085b      	lsrs	r3, r3, #1
 8002c22:	3b01      	subs	r3, #1
 8002c24:	041b      	lsls	r3, r3, #16
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	061b      	lsls	r3, r3, #24
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	071b      	lsls	r3, r3, #28
 8002c34:	4943      	ldr	r1, [pc, #268]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c3c:	4b41      	ldr	r3, [pc, #260]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c42:	f023 021f 	bic.w	r2, r3, #31
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	493d      	ldr	r1, [pc, #244]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d029      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c68:	d124      	bne.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002c6a:	4b36      	ldr	r3, [pc, #216]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c70:	0c1b      	lsrs	r3, r3, #16
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	3301      	adds	r3, #1
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c7c:	4b31      	ldr	r3, [pc, #196]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c82:	0f1b      	lsrs	r3, r3, #28
 8002c84:	f003 0307 	and.w	r3, r3, #7
 8002c88:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	019b      	lsls	r3, r3, #6
 8002c94:	431a      	orrs	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	085b      	lsrs	r3, r3, #1
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	041b      	lsls	r3, r3, #16
 8002ca0:	431a      	orrs	r2, r3
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	061b      	lsls	r3, r3, #24
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	071b      	lsls	r3, r3, #28
 8002cac:	4925      	ldr	r1, [pc, #148]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d016      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	019b      	lsls	r3, r3, #6
 8002cca:	431a      	orrs	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	085b      	lsrs	r3, r3, #1
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	041b      	lsls	r3, r3, #16
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	061b      	lsls	r3, r3, #24
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	071b      	lsls	r3, r3, #28
 8002ce6:	4917      	ldr	r1, [pc, #92]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002cee:	4b16      	ldr	r3, [pc, #88]	; (8002d48 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002cf4:	f7fe fa4c 	bl	8001190 <HAL_GetTick>
 8002cf8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002cfa:	e008      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002cfc:	f7fe fa48 	bl	8001190 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e09f      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d0e:	4b0d      	ldr	r3, [pc, #52]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f0      	beq.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	f040 8095 	bne.w	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002d22:	4b0a      	ldr	r3, [pc, #40]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d28:	f7fe fa32 	bl	8001190 <HAL_GetTick>
 8002d2c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d2e:	e00f      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002d30:	f7fe fa2e 	bl	8001190 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d908      	bls.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e085      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002d42:	bf00      	nop
 8002d44:	40023800 	.word	0x40023800
 8002d48:	42470068 	.word	0x42470068
 8002d4c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d50:	4b41      	ldr	r3, [pc, #260]	; (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d5c:	d0e8      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0304 	and.w	r3, r3, #4
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d003      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d009      	beq.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d02b      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d127      	bne.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002d86:	4b34      	ldr	r3, [pc, #208]	; (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8c:	0c1b      	lsrs	r3, r3, #16
 8002d8e:	f003 0303 	and.w	r3, r3, #3
 8002d92:	3301      	adds	r3, #1
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	699a      	ldr	r2, [r3, #24]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	69db      	ldr	r3, [r3, #28]
 8002da0:	019b      	lsls	r3, r3, #6
 8002da2:	431a      	orrs	r2, r3
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	085b      	lsrs	r3, r3, #1
 8002da8:	3b01      	subs	r3, #1
 8002daa:	041b      	lsls	r3, r3, #16
 8002dac:	431a      	orrs	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db2:	061b      	lsls	r3, r3, #24
 8002db4:	4928      	ldr	r1, [pc, #160]	; (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002dbc:	4b26      	ldr	r3, [pc, #152]	; (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002dc2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	021b      	lsls	r3, r3, #8
 8002dce:	4922      	ldr	r1, [pc, #136]	; (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d01d      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002de6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dea:	d118      	bne.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002dec:	4b1a      	ldr	r3, [pc, #104]	; (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df2:	0e1b      	lsrs	r3, r3, #24
 8002df4:	f003 030f 	and.w	r3, r3, #15
 8002df8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699a      	ldr	r2, [r3, #24]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	019b      	lsls	r3, r3, #6
 8002e04:	431a      	orrs	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	085b      	lsrs	r3, r3, #1
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	041b      	lsls	r3, r3, #16
 8002e10:	431a      	orrs	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	061b      	lsls	r3, r3, #24
 8002e16:	4910      	ldr	r1, [pc, #64]	; (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e1e:	4b0f      	ldr	r3, [pc, #60]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002e24:	f7fe f9b4 	bl	8001190 <HAL_GetTick>
 8002e28:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002e2c:	f7fe f9b0 	bl	8001190 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e007      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e3e:	4b06      	ldr	r3, [pc, #24]	; (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e46:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e4a:	d1ef      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3730      	adds	r7, #48	; 0x30
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	42470070 	.word	0x42470070

08002e60 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b089      	sub	sp, #36	; 0x24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	60bb      	str	r3, [r7, #8]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	2b07      	cmp	r3, #7
 8002e86:	f200 8224 	bhi.w	80032d2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8002e8a:	a201      	add	r2, pc, #4	; (adr r2, 8002e90 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8002e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e90:	08003093 	.word	0x08003093
 8002e94:	080031bd 	.word	0x080031bd
 8002e98:	080032d3 	.word	0x080032d3
 8002e9c:	08002eb1 	.word	0x08002eb1
 8002ea0:	080032d3 	.word	0x080032d3
 8002ea4:	080032d3 	.word	0x080032d3
 8002ea8:	080032d3 	.word	0x080032d3
 8002eac:	08002eb1 	.word	0x08002eb1
  switch (PeriphClk)
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8002eb0:	4ba8      	ldr	r3, [pc, #672]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002eb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002eb6:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8002ebe:	613b      	str	r3, [r7, #16]
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002ec6:	f000 80d6 	beq.w	8003076 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002ed0:	f200 80dd 	bhi.w	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002eda:	f000 809f 	beq.w	800301c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ee4:	f200 80d3 	bhi.w	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eee:	d05b      	beq.n	8002fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ef6:	f200 80ca 	bhi.w	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002f00:	f000 80b6 	beq.w	8003070 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002f0a:	f200 80c0 	bhi.w	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f14:	f000 8082 	beq.w	800301c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f1e:	f200 80b6 	bhi.w	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d004      	beq.n	8002f32 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f2e:	d03b      	beq.n	8002fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
      default :
        {
          break;
 8002f30:	e0ad      	b.n	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8002f32:	4b88      	ldr	r3, [pc, #544]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d109      	bne.n	8002f52 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8002f3e:	4b85      	ldr	r3, [pc, #532]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f48:	4a83      	ldr	r2, [pc, #524]	; (8003158 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4e:	61bb      	str	r3, [r7, #24]
 8002f50:	e008      	b.n	8002f64 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8002f52:	4b80      	ldr	r3, [pc, #512]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f5c:	4a7f      	ldr	r2, [pc, #508]	; (800315c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8002f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f62:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8002f64:	4b7b      	ldr	r3, [pc, #492]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f6a:	0e1b      	lsrs	r3, r3, #24
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 8002f72:	4b78      	ldr	r3, [pc, #480]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f78:	099b      	lsrs	r3, r3, #6
 8002f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	fb02 f203 	mul.w	r2, r2, r3
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f8a:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8002f8c:	4b71      	ldr	r3, [pc, #452]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f92:	0a1b      	lsrs	r3, r3, #8
 8002f94:	f003 031f 	and.w	r3, r3, #31
 8002f98:	3301      	adds	r3, #1
 8002f9a:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8002f9c:	69fa      	ldr	r2, [r7, #28]
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa4:	61fb      	str	r3, [r7, #28]
          break;
 8002fa6:	e073      	b.n	8003090 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8002fa8:	4b6a      	ldr	r3, [pc, #424]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d109      	bne.n	8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8002fb4:	4b67      	ldr	r3, [pc, #412]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002fb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fbe:	4a66      	ldr	r2, [pc, #408]	; (8003158 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc4:	61bb      	str	r3, [r7, #24]
 8002fc6:	e008      	b.n	8002fda <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 8002fc8:	4b62      	ldr	r3, [pc, #392]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002fca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fd2:	4a62      	ldr	r2, [pc, #392]	; (800315c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8002fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd8:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 8002fda:	4b5e      	ldr	r3, [pc, #376]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fe0:	0e1b      	lsrs	r3, r3, #24
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 8002fe8:	4b5a      	ldr	r3, [pc, #360]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002fea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fee:	099b      	lsrs	r3, r3, #6
 8002ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	fb02 f203 	mul.w	r2, r2, r3
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003000:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8003002:	4b54      	ldr	r3, [pc, #336]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003004:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003008:	f003 031f 	and.w	r3, r3, #31
 800300c:	3301      	adds	r3, #1
 800300e:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8003010:	69fa      	ldr	r2, [r7, #28]
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	fbb2 f3f3 	udiv	r3, r2, r3
 8003018:	61fb      	str	r3, [r7, #28]
          break;
 800301a:	e039      	b.n	8003090 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800301c:	4b4d      	ldr	r3, [pc, #308]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d108      	bne.n	800303a <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003028:	4b4a      	ldr	r3, [pc, #296]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003030:	4a49      	ldr	r2, [pc, #292]	; (8003158 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003032:	fbb2 f3f3 	udiv	r3, r2, r3
 8003036:	61bb      	str	r3, [r7, #24]
 8003038:	e007      	b.n	800304a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800303a:	4b46      	ldr	r3, [pc, #280]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003042:	4a46      	ldr	r2, [pc, #280]	; (800315c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003044:	fbb2 f3f3 	udiv	r3, r2, r3
 8003048:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 800304a:	4b42      	ldr	r3, [pc, #264]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	0f1b      	lsrs	r3, r3, #28
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 8003056:	4b3f      	ldr	r3, [pc, #252]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	099b      	lsrs	r3, r3, #6
 800305c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	fb02 f203 	mul.w	r2, r2, r3
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	fbb2 f3f3 	udiv	r3, r2, r3
 800306c:	61fb      	str	r3, [r7, #28]
          break;
 800306e:	e00f      	b.n	8003090 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8003070:	4b3b      	ldr	r3, [pc, #236]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003072:	61fb      	str	r3, [r7, #28]
          break;
 8003074:	e00c      	b.n	8003090 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003076:	4b37      	ldr	r3, [pc, #220]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d102      	bne.n	8003088 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 8003082:	4b35      	ldr	r3, [pc, #212]	; (8003158 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003084:	61fb      	str	r3, [r7, #28]
          break;
 8003086:	e003      	b.n	8003090 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 8003088:	4b34      	ldr	r3, [pc, #208]	; (800315c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800308a:	61fb      	str	r3, [r7, #28]
          break;
 800308c:	e000      	b.n	8003090 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 800308e:	bf00      	nop
        }
      }
      break;
 8003090:	e11f      	b.n	80032d2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8003092:	4b30      	ldr	r3, [pc, #192]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003094:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003098:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80030a4:	d079      	beq.n	800319a <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80030ac:	f200 8082 	bhi.w	80031b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030b6:	d03c      	beq.n	8003132 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030be:	d879      	bhi.n	80031b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d006      	beq.n	80030d4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030cc:	d172      	bne.n	80031b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80030ce:	4b24      	ldr	r3, [pc, #144]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80030d0:	61fb      	str	r3, [r7, #28]
          break;
 80030d2:	e072      	b.n	80031ba <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80030d4:	4b1f      	ldr	r3, [pc, #124]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030e0:	d109      	bne.n	80030f6 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80030e2:	4b1c      	ldr	r3, [pc, #112]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80030e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030ec:	4a1b      	ldr	r2, [pc, #108]	; (800315c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80030ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f2:	61bb      	str	r3, [r7, #24]
 80030f4:	e008      	b.n	8003108 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80030f6:	4b17      	ldr	r3, [pc, #92]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80030f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003100:	4a15      	ldr	r2, [pc, #84]	; (8003158 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003102:	fbb2 f3f3 	udiv	r3, r2, r3
 8003106:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003108:	4b12      	ldr	r3, [pc, #72]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800310a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800310e:	099b      	lsrs	r3, r3, #6
 8003110:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	fb02 f303 	mul.w	r3, r2, r3
 800311a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800311c:	4b0d      	ldr	r3, [pc, #52]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800311e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003122:	0f1b      	lsrs	r3, r3, #28
 8003124:	f003 0307 	and.w	r3, r3, #7
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	fbb2 f3f3 	udiv	r3, r2, r3
 800312e:	61fb      	str	r3, [r7, #28]
          break;
 8003130:	e043      	b.n	80031ba <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003132:	4b08      	ldr	r3, [pc, #32]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800313a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800313e:	d111      	bne.n	8003164 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003140:	4b04      	ldr	r3, [pc, #16]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003148:	4a04      	ldr	r2, [pc, #16]	; (800315c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800314a:	fbb2 f3f3 	udiv	r3, r2, r3
 800314e:	61bb      	str	r3, [r7, #24]
 8003150:	e010      	b.n	8003174 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8003152:	bf00      	nop
 8003154:	40023800 	.word	0x40023800
 8003158:	00f42400 	.word	0x00f42400
 800315c:	017d7840 	.word	0x017d7840
 8003160:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003164:	4b5e      	ldr	r3, [pc, #376]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800316c:	4a5d      	ldr	r2, [pc, #372]	; (80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800316e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003172:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8003174:	4b5a      	ldr	r3, [pc, #360]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	099b      	lsrs	r3, r3, #6
 800317a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	fb02 f303 	mul.w	r3, r2, r3
 8003184:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8003186:	4b56      	ldr	r3, [pc, #344]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	0f1b      	lsrs	r3, r3, #28
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	68ba      	ldr	r2, [r7, #8]
 8003192:	fbb2 f3f3 	udiv	r3, r2, r3
 8003196:	61fb      	str	r3, [r7, #28]
          break;
 8003198:	e00f      	b.n	80031ba <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800319a:	4b51      	ldr	r3, [pc, #324]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031a6:	d102      	bne.n	80031ae <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 80031a8:	4b4f      	ldr	r3, [pc, #316]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80031aa:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80031ac:	e005      	b.n	80031ba <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 80031ae:	4b4d      	ldr	r3, [pc, #308]	; (80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80031b0:	61fb      	str	r3, [r7, #28]
          break;
 80031b2:	e002      	b.n	80031ba <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	61fb      	str	r3, [r7, #28]
          break;
 80031b8:	bf00      	nop
        }
      }
      break;
 80031ba:	e08a      	b.n	80032d2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80031bc:	4b48      	ldr	r3, [pc, #288]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80031be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031c2:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 80031c6:	60fb      	str	r3, [r7, #12]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80031ce:	d06f      	beq.n	80032b0 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80031d6:	d878      	bhi.n	80032ca <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031de:	d03c      	beq.n	800325a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031e6:	d870      	bhi.n	80032ca <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d006      	beq.n	80031fc <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031f4:	d169      	bne.n	80032ca <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80031f6:	4b3d      	ldr	r3, [pc, #244]	; (80032ec <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80031f8:	61fb      	str	r3, [r7, #28]
          break;
 80031fa:	e069      	b.n	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80031fc:	4b38      	ldr	r3, [pc, #224]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003204:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003208:	d109      	bne.n	800321e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800320a:	4b35      	ldr	r3, [pc, #212]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800320c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003210:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003214:	4a34      	ldr	r2, [pc, #208]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003216:	fbb2 f3f3 	udiv	r3, r2, r3
 800321a:	61bb      	str	r3, [r7, #24]
 800321c:	e008      	b.n	8003230 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800321e:	4b30      	ldr	r3, [pc, #192]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003220:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003224:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003228:	4a2e      	ldr	r2, [pc, #184]	; (80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800322a:	fbb2 f3f3 	udiv	r3, r2, r3
 800322e:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003230:	4b2b      	ldr	r3, [pc, #172]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003232:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003236:	099b      	lsrs	r3, r3, #6
 8003238:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	fb02 f303 	mul.w	r3, r2, r3
 8003242:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003244:	4b26      	ldr	r3, [pc, #152]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003246:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800324a:	0f1b      	lsrs	r3, r3, #28
 800324c:	f003 0307 	and.w	r3, r3, #7
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	fbb2 f3f3 	udiv	r3, r2, r3
 8003256:	61fb      	str	r3, [r7, #28]
          break;
 8003258:	e03a      	b.n	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800325a:	4b21      	ldr	r3, [pc, #132]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003262:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003266:	d108      	bne.n	800327a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003268:	4b1d      	ldr	r3, [pc, #116]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003270:	4a1d      	ldr	r2, [pc, #116]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003272:	fbb2 f3f3 	udiv	r3, r2, r3
 8003276:	61bb      	str	r3, [r7, #24]
 8003278:	e007      	b.n	800328a <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800327a:	4b19      	ldr	r3, [pc, #100]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003282:	4a18      	ldr	r2, [pc, #96]	; (80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003284:	fbb2 f3f3 	udiv	r3, r2, r3
 8003288:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800328a:	4b15      	ldr	r3, [pc, #84]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	099b      	lsrs	r3, r3, #6
 8003290:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	fb02 f303 	mul.w	r3, r2, r3
 800329a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800329c:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	0f1b      	lsrs	r3, r3, #28
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	68ba      	ldr	r2, [r7, #8]
 80032a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ac:	61fb      	str	r3, [r7, #28]
          break;
 80032ae:	e00f      	b.n	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80032b0:	4b0b      	ldr	r3, [pc, #44]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032bc:	d102      	bne.n	80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 80032be:	4b0a      	ldr	r3, [pc, #40]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80032c0:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80032c2:	e005      	b.n	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 80032c4:	4b07      	ldr	r3, [pc, #28]	; (80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80032c6:	61fb      	str	r3, [r7, #28]
          break;
 80032c8:	e002      	b.n	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61fb      	str	r3, [r7, #28]
          break;
 80032ce:	bf00      	nop
        }
      }
      break;
 80032d0:	bf00      	nop
    }
  }
  return frequency;
 80032d2:	69fb      	ldr	r3, [r7, #28]
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3724      	adds	r7, #36	; 0x24
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	40023800 	.word	0x40023800
 80032e4:	00f42400 	.word	0x00f42400
 80032e8:	017d7840 	.word	0x017d7840
 80032ec:	00bb8000 	.word	0x00bb8000

080032f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80032f4:	b087      	sub	sp, #28
 80032f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032f8:	2600      	movs	r6, #0
 80032fa:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 80032fc:	2600      	movs	r6, #0
 80032fe:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8003300:	2600      	movs	r6, #0
 8003302:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8003304:	2600      	movs	r6, #0
 8003306:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003308:	2600      	movs	r6, #0
 800330a:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800330c:	4ea3      	ldr	r6, [pc, #652]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 800330e:	68b6      	ldr	r6, [r6, #8]
 8003310:	f006 060c 	and.w	r6, r6, #12
 8003314:	2e0c      	cmp	r6, #12
 8003316:	f200 8137 	bhi.w	8003588 <HAL_RCC_GetSysClockFreq+0x298>
 800331a:	f20f 0c08 	addw	ip, pc, #8
 800331e:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 8003322:	bf00      	nop
 8003324:	08003359 	.word	0x08003359
 8003328:	08003589 	.word	0x08003589
 800332c:	08003589 	.word	0x08003589
 8003330:	08003589 	.word	0x08003589
 8003334:	0800335f 	.word	0x0800335f
 8003338:	08003589 	.word	0x08003589
 800333c:	08003589 	.word	0x08003589
 8003340:	08003589 	.word	0x08003589
 8003344:	08003365 	.word	0x08003365
 8003348:	08003589 	.word	0x08003589
 800334c:	08003589 	.word	0x08003589
 8003350:	08003589 	.word	0x08003589
 8003354:	0800347b 	.word	0x0800347b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003358:	4b91      	ldr	r3, [pc, #580]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800335a:	613b      	str	r3, [r7, #16]
       break;
 800335c:	e117      	b.n	800358e <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800335e:	4b91      	ldr	r3, [pc, #580]	; (80035a4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8003360:	613b      	str	r3, [r7, #16]
      break;
 8003362:	e114      	b.n	800358e <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003364:	4b8d      	ldr	r3, [pc, #564]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800336c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800336e:	4b8b      	ldr	r3, [pc, #556]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d024      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800337a:	4b88      	ldr	r3, [pc, #544]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	099b      	lsrs	r3, r3, #6
 8003380:	461a      	mov	r2, r3
 8003382:	f04f 0300 	mov.w	r3, #0
 8003386:	f240 14ff 	movw	r4, #511	; 0x1ff
 800338a:	f04f 0500 	mov.w	r5, #0
 800338e:	ea02 0004 	and.w	r0, r2, r4
 8003392:	ea03 0105 	and.w	r1, r3, r5
 8003396:	4b83      	ldr	r3, [pc, #524]	; (80035a4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8003398:	fb03 f201 	mul.w	r2, r3, r1
 800339c:	2300      	movs	r3, #0
 800339e:	fb03 f300 	mul.w	r3, r3, r0
 80033a2:	4413      	add	r3, r2
 80033a4:	4a7f      	ldr	r2, [pc, #508]	; (80035a4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80033a6:	fba0 0102 	umull	r0, r1, r0, r2
 80033aa:	440b      	add	r3, r1
 80033ac:	4619      	mov	r1, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	461a      	mov	r2, r3
 80033b2:	f04f 0300 	mov.w	r3, #0
 80033b6:	f7fc ff85 	bl	80002c4 <__aeabi_uldivmod>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4613      	mov	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	e04c      	b.n	800345e <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033c4:	4b75      	ldr	r3, [pc, #468]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	099b      	lsrs	r3, r3, #6
 80033ca:	461a      	mov	r2, r3
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	f240 10ff 	movw	r0, #511	; 0x1ff
 80033d4:	f04f 0100 	mov.w	r1, #0
 80033d8:	ea02 0800 	and.w	r8, r2, r0
 80033dc:	ea03 0901 	and.w	r9, r3, r1
 80033e0:	4640      	mov	r0, r8
 80033e2:	4649      	mov	r1, r9
 80033e4:	f04f 0200 	mov.w	r2, #0
 80033e8:	f04f 0300 	mov.w	r3, #0
 80033ec:	014b      	lsls	r3, r1, #5
 80033ee:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80033f2:	0142      	lsls	r2, r0, #5
 80033f4:	4610      	mov	r0, r2
 80033f6:	4619      	mov	r1, r3
 80033f8:	ebb0 0008 	subs.w	r0, r0, r8
 80033fc:	eb61 0109 	sbc.w	r1, r1, r9
 8003400:	f04f 0200 	mov.w	r2, #0
 8003404:	f04f 0300 	mov.w	r3, #0
 8003408:	018b      	lsls	r3, r1, #6
 800340a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800340e:	0182      	lsls	r2, r0, #6
 8003410:	1a12      	subs	r2, r2, r0
 8003412:	eb63 0301 	sbc.w	r3, r3, r1
 8003416:	f04f 0000 	mov.w	r0, #0
 800341a:	f04f 0100 	mov.w	r1, #0
 800341e:	00d9      	lsls	r1, r3, #3
 8003420:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003424:	00d0      	lsls	r0, r2, #3
 8003426:	4602      	mov	r2, r0
 8003428:	460b      	mov	r3, r1
 800342a:	eb12 0208 	adds.w	r2, r2, r8
 800342e:	eb43 0309 	adc.w	r3, r3, r9
 8003432:	f04f 0000 	mov.w	r0, #0
 8003436:	f04f 0100 	mov.w	r1, #0
 800343a:	0299      	lsls	r1, r3, #10
 800343c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003440:	0290      	lsls	r0, r2, #10
 8003442:	4602      	mov	r2, r0
 8003444:	460b      	mov	r3, r1
 8003446:	4610      	mov	r0, r2
 8003448:	4619      	mov	r1, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	461a      	mov	r2, r3
 800344e:	f04f 0300 	mov.w	r3, #0
 8003452:	f7fc ff37 	bl	80002c4 <__aeabi_uldivmod>
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	4613      	mov	r3, r2
 800345c:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800345e:	4b4f      	ldr	r3, [pc, #316]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	0c1b      	lsrs	r3, r3, #16
 8003464:	f003 0303 	and.w	r3, r3, #3
 8003468:	3301      	adds	r3, #1
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	fbb2 f3f3 	udiv	r3, r2, r3
 8003476:	613b      	str	r3, [r7, #16]
      break;
 8003478:	e089      	b.n	800358e <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800347a:	4948      	ldr	r1, [pc, #288]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 800347c:	6849      	ldr	r1, [r1, #4]
 800347e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003482:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003484:	4945      	ldr	r1, [pc, #276]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003486:	6849      	ldr	r1, [r1, #4]
 8003488:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800348c:	2900      	cmp	r1, #0
 800348e:	d024      	beq.n	80034da <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003490:	4942      	ldr	r1, [pc, #264]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003492:	6849      	ldr	r1, [r1, #4]
 8003494:	0989      	lsrs	r1, r1, #6
 8003496:	4608      	mov	r0, r1
 8003498:	f04f 0100 	mov.w	r1, #0
 800349c:	f240 14ff 	movw	r4, #511	; 0x1ff
 80034a0:	f04f 0500 	mov.w	r5, #0
 80034a4:	ea00 0204 	and.w	r2, r0, r4
 80034a8:	ea01 0305 	and.w	r3, r1, r5
 80034ac:	493d      	ldr	r1, [pc, #244]	; (80035a4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80034ae:	fb01 f003 	mul.w	r0, r1, r3
 80034b2:	2100      	movs	r1, #0
 80034b4:	fb01 f102 	mul.w	r1, r1, r2
 80034b8:	1844      	adds	r4, r0, r1
 80034ba:	493a      	ldr	r1, [pc, #232]	; (80035a4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80034bc:	fba2 0101 	umull	r0, r1, r2, r1
 80034c0:	1863      	adds	r3, r4, r1
 80034c2:	4619      	mov	r1, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	461a      	mov	r2, r3
 80034c8:	f04f 0300 	mov.w	r3, #0
 80034cc:	f7fc fefa 	bl	80002c4 <__aeabi_uldivmod>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4613      	mov	r3, r2
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	e04a      	b.n	8003570 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034da:	4b30      	ldr	r3, [pc, #192]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	099b      	lsrs	r3, r3, #6
 80034e0:	461a      	mov	r2, r3
 80034e2:	f04f 0300 	mov.w	r3, #0
 80034e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80034ea:	f04f 0100 	mov.w	r1, #0
 80034ee:	ea02 0400 	and.w	r4, r2, r0
 80034f2:	ea03 0501 	and.w	r5, r3, r1
 80034f6:	4620      	mov	r0, r4
 80034f8:	4629      	mov	r1, r5
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	f04f 0300 	mov.w	r3, #0
 8003502:	014b      	lsls	r3, r1, #5
 8003504:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003508:	0142      	lsls	r2, r0, #5
 800350a:	4610      	mov	r0, r2
 800350c:	4619      	mov	r1, r3
 800350e:	1b00      	subs	r0, r0, r4
 8003510:	eb61 0105 	sbc.w	r1, r1, r5
 8003514:	f04f 0200 	mov.w	r2, #0
 8003518:	f04f 0300 	mov.w	r3, #0
 800351c:	018b      	lsls	r3, r1, #6
 800351e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003522:	0182      	lsls	r2, r0, #6
 8003524:	1a12      	subs	r2, r2, r0
 8003526:	eb63 0301 	sbc.w	r3, r3, r1
 800352a:	f04f 0000 	mov.w	r0, #0
 800352e:	f04f 0100 	mov.w	r1, #0
 8003532:	00d9      	lsls	r1, r3, #3
 8003534:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003538:	00d0      	lsls	r0, r2, #3
 800353a:	4602      	mov	r2, r0
 800353c:	460b      	mov	r3, r1
 800353e:	1912      	adds	r2, r2, r4
 8003540:	eb45 0303 	adc.w	r3, r5, r3
 8003544:	f04f 0000 	mov.w	r0, #0
 8003548:	f04f 0100 	mov.w	r1, #0
 800354c:	0299      	lsls	r1, r3, #10
 800354e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003552:	0290      	lsls	r0, r2, #10
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	4610      	mov	r0, r2
 800355a:	4619      	mov	r1, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	461a      	mov	r2, r3
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	f7fc feae 	bl	80002c4 <__aeabi_uldivmod>
 8003568:	4602      	mov	r2, r0
 800356a:	460b      	mov	r3, r1
 800356c:	4613      	mov	r3, r2
 800356e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003570:	4b0a      	ldr	r3, [pc, #40]	; (800359c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	0f1b      	lsrs	r3, r3, #28
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	fbb2 f3f3 	udiv	r3, r2, r3
 8003584:	613b      	str	r3, [r7, #16]
      break;
 8003586:	e002      	b.n	800358e <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003588:	4b05      	ldr	r3, [pc, #20]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800358a:	613b      	str	r3, [r7, #16]
      break;
 800358c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800358e:	693b      	ldr	r3, [r7, #16]
}
 8003590:	4618      	mov	r0, r3
 8003592:	371c      	adds	r7, #28
 8003594:	46bd      	mov	sp, r7
 8003596:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800
 80035a0:	00f42400 	.word	0x00f42400
 80035a4:	017d7840 	.word	0x017d7840

080035a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e28d      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f000 8083 	beq.w	80036ce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80035c8:	4b94      	ldr	r3, [pc, #592]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f003 030c 	and.w	r3, r3, #12
 80035d0:	2b04      	cmp	r3, #4
 80035d2:	d019      	beq.n	8003608 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80035d4:	4b91      	ldr	r3, [pc, #580]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d106      	bne.n	80035ee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80035e0:	4b8e      	ldr	r3, [pc, #568]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035ec:	d00c      	beq.n	8003608 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ee:	4b8b      	ldr	r3, [pc, #556]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80035f6:	2b0c      	cmp	r3, #12
 80035f8:	d112      	bne.n	8003620 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035fa:	4b88      	ldr	r3, [pc, #544]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003602:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003606:	d10b      	bne.n	8003620 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003608:	4b84      	ldr	r3, [pc, #528]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d05b      	beq.n	80036cc <HAL_RCC_OscConfig+0x124>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d157      	bne.n	80036cc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e25a      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003628:	d106      	bne.n	8003638 <HAL_RCC_OscConfig+0x90>
 800362a:	4b7c      	ldr	r3, [pc, #496]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a7b      	ldr	r2, [pc, #492]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003634:	6013      	str	r3, [r2, #0]
 8003636:	e01d      	b.n	8003674 <HAL_RCC_OscConfig+0xcc>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003640:	d10c      	bne.n	800365c <HAL_RCC_OscConfig+0xb4>
 8003642:	4b76      	ldr	r3, [pc, #472]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a75      	ldr	r2, [pc, #468]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800364c:	6013      	str	r3, [r2, #0]
 800364e:	4b73      	ldr	r3, [pc, #460]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a72      	ldr	r2, [pc, #456]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	e00b      	b.n	8003674 <HAL_RCC_OscConfig+0xcc>
 800365c:	4b6f      	ldr	r3, [pc, #444]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a6e      	ldr	r2, [pc, #440]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003666:	6013      	str	r3, [r2, #0]
 8003668:	4b6c      	ldr	r3, [pc, #432]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a6b      	ldr	r2, [pc, #428]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800366e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367c:	f7fd fd88 	bl	8001190 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003684:	f7fd fd84 	bl	8001190 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b64      	cmp	r3, #100	; 0x64
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e21f      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003696:	4b61      	ldr	r3, [pc, #388]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0f0      	beq.n	8003684 <HAL_RCC_OscConfig+0xdc>
 80036a2:	e014      	b.n	80036ce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a4:	f7fd fd74 	bl	8001190 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036ac:	f7fd fd70 	bl	8001190 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	; 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e20b      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036be:	4b57      	ldr	r3, [pc, #348]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f0      	bne.n	80036ac <HAL_RCC_OscConfig+0x104>
 80036ca:	e000      	b.n	80036ce <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d06f      	beq.n	80037ba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80036da:	4b50      	ldr	r3, [pc, #320]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 030c 	and.w	r3, r3, #12
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d017      	beq.n	8003716 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80036e6:	4b4d      	ldr	r3, [pc, #308]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80036ee:	2b08      	cmp	r3, #8
 80036f0:	d105      	bne.n	80036fe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80036f2:	4b4a      	ldr	r3, [pc, #296]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00b      	beq.n	8003716 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036fe:	4b47      	ldr	r3, [pc, #284]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003706:	2b0c      	cmp	r3, #12
 8003708:	d11c      	bne.n	8003744 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800370a:	4b44      	ldr	r3, [pc, #272]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d116      	bne.n	8003744 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003716:	4b41      	ldr	r3, [pc, #260]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d005      	beq.n	800372e <HAL_RCC_OscConfig+0x186>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d001      	beq.n	800372e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e1d3      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800372e:	4b3b      	ldr	r3, [pc, #236]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	4937      	ldr	r1, [pc, #220]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800373e:	4313      	orrs	r3, r2
 8003740:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003742:	e03a      	b.n	80037ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d020      	beq.n	800378e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800374c:	4b34      	ldr	r3, [pc, #208]	; (8003820 <HAL_RCC_OscConfig+0x278>)
 800374e:	2201      	movs	r2, #1
 8003750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003752:	f7fd fd1d 	bl	8001190 <HAL_GetTick>
 8003756:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003758:	e008      	b.n	800376c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800375a:	f7fd fd19 	bl	8001190 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d901      	bls.n	800376c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e1b4      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800376c:	4b2b      	ldr	r3, [pc, #172]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d0f0      	beq.n	800375a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003778:	4b28      	ldr	r3, [pc, #160]	; (800381c <HAL_RCC_OscConfig+0x274>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	4925      	ldr	r1, [pc, #148]	; (800381c <HAL_RCC_OscConfig+0x274>)
 8003788:	4313      	orrs	r3, r2
 800378a:	600b      	str	r3, [r1, #0]
 800378c:	e015      	b.n	80037ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800378e:	4b24      	ldr	r3, [pc, #144]	; (8003820 <HAL_RCC_OscConfig+0x278>)
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003794:	f7fd fcfc 	bl	8001190 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800379c:	f7fd fcf8 	bl	8001190 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e193      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ae:	4b1b      	ldr	r3, [pc, #108]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d036      	beq.n	8003834 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d016      	beq.n	80037fc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ce:	4b15      	ldr	r3, [pc, #84]	; (8003824 <HAL_RCC_OscConfig+0x27c>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d4:	f7fd fcdc 	bl	8001190 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037dc:	f7fd fcd8 	bl	8001190 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e173      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ee:	4b0b      	ldr	r3, [pc, #44]	; (800381c <HAL_RCC_OscConfig+0x274>)
 80037f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f0      	beq.n	80037dc <HAL_RCC_OscConfig+0x234>
 80037fa:	e01b      	b.n	8003834 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037fc:	4b09      	ldr	r3, [pc, #36]	; (8003824 <HAL_RCC_OscConfig+0x27c>)
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003802:	f7fd fcc5 	bl	8001190 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003808:	e00e      	b.n	8003828 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800380a:	f7fd fcc1 	bl	8001190 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b02      	cmp	r3, #2
 8003816:	d907      	bls.n	8003828 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e15c      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
 800381c:	40023800 	.word	0x40023800
 8003820:	42470000 	.word	0x42470000
 8003824:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003828:	4b8a      	ldr	r3, [pc, #552]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 800382a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1ea      	bne.n	800380a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b00      	cmp	r3, #0
 800383e:	f000 8097 	beq.w	8003970 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003842:	2300      	movs	r3, #0
 8003844:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003846:	4b83      	ldr	r3, [pc, #524]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10f      	bne.n	8003872 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003852:	2300      	movs	r3, #0
 8003854:	60bb      	str	r3, [r7, #8]
 8003856:	4b7f      	ldr	r3, [pc, #508]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	4a7e      	ldr	r2, [pc, #504]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 800385c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003860:	6413      	str	r3, [r2, #64]	; 0x40
 8003862:	4b7c      	ldr	r3, [pc, #496]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800386a:	60bb      	str	r3, [r7, #8]
 800386c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800386e:	2301      	movs	r3, #1
 8003870:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003872:	4b79      	ldr	r3, [pc, #484]	; (8003a58 <HAL_RCC_OscConfig+0x4b0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800387a:	2b00      	cmp	r3, #0
 800387c:	d118      	bne.n	80038b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800387e:	4b76      	ldr	r3, [pc, #472]	; (8003a58 <HAL_RCC_OscConfig+0x4b0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a75      	ldr	r2, [pc, #468]	; (8003a58 <HAL_RCC_OscConfig+0x4b0>)
 8003884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003888:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800388a:	f7fd fc81 	bl	8001190 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003892:	f7fd fc7d 	bl	8001190 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e118      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038a4:	4b6c      	ldr	r3, [pc, #432]	; (8003a58 <HAL_RCC_OscConfig+0x4b0>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0f0      	beq.n	8003892 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d106      	bne.n	80038c6 <HAL_RCC_OscConfig+0x31e>
 80038b8:	4b66      	ldr	r3, [pc, #408]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038bc:	4a65      	ldr	r2, [pc, #404]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038be:	f043 0301 	orr.w	r3, r3, #1
 80038c2:	6713      	str	r3, [r2, #112]	; 0x70
 80038c4:	e01c      	b.n	8003900 <HAL_RCC_OscConfig+0x358>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	2b05      	cmp	r3, #5
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCC_OscConfig+0x340>
 80038ce:	4b61      	ldr	r3, [pc, #388]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d2:	4a60      	ldr	r2, [pc, #384]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038d4:	f043 0304 	orr.w	r3, r3, #4
 80038d8:	6713      	str	r3, [r2, #112]	; 0x70
 80038da:	4b5e      	ldr	r3, [pc, #376]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038de:	4a5d      	ldr	r2, [pc, #372]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038e0:	f043 0301 	orr.w	r3, r3, #1
 80038e4:	6713      	str	r3, [r2, #112]	; 0x70
 80038e6:	e00b      	b.n	8003900 <HAL_RCC_OscConfig+0x358>
 80038e8:	4b5a      	ldr	r3, [pc, #360]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ec:	4a59      	ldr	r2, [pc, #356]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038ee:	f023 0301 	bic.w	r3, r3, #1
 80038f2:	6713      	str	r3, [r2, #112]	; 0x70
 80038f4:	4b57      	ldr	r3, [pc, #348]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038f8:	4a56      	ldr	r2, [pc, #344]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038fa:	f023 0304 	bic.w	r3, r3, #4
 80038fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d015      	beq.n	8003934 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003908:	f7fd fc42 	bl	8001190 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800390e:	e00a      	b.n	8003926 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003910:	f7fd fc3e 	bl	8001190 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	f241 3288 	movw	r2, #5000	; 0x1388
 800391e:	4293      	cmp	r3, r2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e0d7      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003926:	4b4b      	ldr	r3, [pc, #300]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0ee      	beq.n	8003910 <HAL_RCC_OscConfig+0x368>
 8003932:	e014      	b.n	800395e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003934:	f7fd fc2c 	bl	8001190 <HAL_GetTick>
 8003938:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800393a:	e00a      	b.n	8003952 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800393c:	f7fd fc28 	bl	8001190 <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	f241 3288 	movw	r2, #5000	; 0x1388
 800394a:	4293      	cmp	r3, r2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e0c1      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003952:	4b40      	ldr	r3, [pc, #256]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1ee      	bne.n	800393c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800395e:	7dfb      	ldrb	r3, [r7, #23]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d105      	bne.n	8003970 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003964:	4b3b      	ldr	r3, [pc, #236]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003968:	4a3a      	ldr	r2, [pc, #232]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 800396a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800396e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 80ad 	beq.w	8003ad4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800397a:	4b36      	ldr	r3, [pc, #216]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 030c 	and.w	r3, r3, #12
 8003982:	2b08      	cmp	r3, #8
 8003984:	d060      	beq.n	8003a48 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	2b02      	cmp	r3, #2
 800398c:	d145      	bne.n	8003a1a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800398e:	4b33      	ldr	r3, [pc, #204]	; (8003a5c <HAL_RCC_OscConfig+0x4b4>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003994:	f7fd fbfc 	bl	8001190 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800399c:	f7fd fbf8 	bl	8001190 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e093      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ae:	4b29      	ldr	r3, [pc, #164]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f0      	bne.n	800399c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	69da      	ldr	r2, [r3, #28]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c8:	019b      	lsls	r3, r3, #6
 80039ca:	431a      	orrs	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d0:	085b      	lsrs	r3, r3, #1
 80039d2:	3b01      	subs	r3, #1
 80039d4:	041b      	lsls	r3, r3, #16
 80039d6:	431a      	orrs	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039dc:	061b      	lsls	r3, r3, #24
 80039de:	431a      	orrs	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	071b      	lsls	r3, r3, #28
 80039e6:	491b      	ldr	r1, [pc, #108]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039ec:	4b1b      	ldr	r3, [pc, #108]	; (8003a5c <HAL_RCC_OscConfig+0x4b4>)
 80039ee:	2201      	movs	r2, #1
 80039f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f2:	f7fd fbcd 	bl	8001190 <HAL_GetTick>
 80039f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f8:	e008      	b.n	8003a0c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039fa:	f7fd fbc9 	bl	8001190 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d901      	bls.n	8003a0c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e064      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a0c:	4b11      	ldr	r3, [pc, #68]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0f0      	beq.n	80039fa <HAL_RCC_OscConfig+0x452>
 8003a18:	e05c      	b.n	8003ad4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a1a:	4b10      	ldr	r3, [pc, #64]	; (8003a5c <HAL_RCC_OscConfig+0x4b4>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a20:	f7fd fbb6 	bl	8001190 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a28:	f7fd fbb2 	bl	8001190 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e04d      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a3a:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCC_OscConfig+0x480>
 8003a46:	e045      	b.n	8003ad4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d107      	bne.n	8003a60 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e040      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
 8003a54:	40023800 	.word	0x40023800
 8003a58:	40007000 	.word	0x40007000
 8003a5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a60:	4b1f      	ldr	r3, [pc, #124]	; (8003ae0 <HAL_RCC_OscConfig+0x538>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d030      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d129      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d122      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a90:	4013      	ands	r3, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d119      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa6:	085b      	lsrs	r3, r3, #1
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d10f      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d107      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d001      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e000      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3718      	adds	r7, #24
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40023800 	.word	0x40023800

08003ae4 <arm_rfft_fast_init_f32>:
 8003ae4:	084b      	lsrs	r3, r1, #1
 8003ae6:	2b80      	cmp	r3, #128	; 0x80
 8003ae8:	b410      	push	{r4}
 8003aea:	8201      	strh	r1, [r0, #16]
 8003aec:	8003      	strh	r3, [r0, #0]
 8003aee:	d047      	beq.n	8003b80 <arm_rfft_fast_init_f32+0x9c>
 8003af0:	d917      	bls.n	8003b22 <arm_rfft_fast_init_f32+0x3e>
 8003af2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003af6:	d03d      	beq.n	8003b74 <arm_rfft_fast_init_f32+0x90>
 8003af8:	d929      	bls.n	8003b4e <arm_rfft_fast_init_f32+0x6a>
 8003afa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003afe:	d020      	beq.n	8003b42 <arm_rfft_fast_init_f32+0x5e>
 8003b00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b04:	d113      	bne.n	8003b2e <arm_rfft_fast_init_f32+0x4a>
 8003b06:	4921      	ldr	r1, [pc, #132]	; (8003b8c <arm_rfft_fast_init_f32+0xa8>)
 8003b08:	4a21      	ldr	r2, [pc, #132]	; (8003b90 <arm_rfft_fast_init_f32+0xac>)
 8003b0a:	4b22      	ldr	r3, [pc, #136]	; (8003b94 <arm_rfft_fast_init_f32+0xb0>)
 8003b0c:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8003b10:	8184      	strh	r4, [r0, #12]
 8003b12:	6081      	str	r1, [r0, #8]
 8003b14:	6042      	str	r2, [r0, #4]
 8003b16:	6143      	str	r3, [r0, #20]
 8003b18:	2000      	movs	r0, #0
 8003b1a:	b240      	sxtb	r0, r0
 8003b1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	2b20      	cmp	r3, #32
 8003b24:	d01c      	beq.n	8003b60 <arm_rfft_fast_init_f32+0x7c>
 8003b26:	2b40      	cmp	r3, #64	; 0x40
 8003b28:	d006      	beq.n	8003b38 <arm_rfft_fast_init_f32+0x54>
 8003b2a:	2b10      	cmp	r3, #16
 8003b2c:	d01d      	beq.n	8003b6a <arm_rfft_fast_init_f32+0x86>
 8003b2e:	20ff      	movs	r0, #255	; 0xff
 8003b30:	b240      	sxtb	r0, r0
 8003b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b36:	4770      	bx	lr
 8003b38:	2438      	movs	r4, #56	; 0x38
 8003b3a:	4917      	ldr	r1, [pc, #92]	; (8003b98 <arm_rfft_fast_init_f32+0xb4>)
 8003b3c:	4a17      	ldr	r2, [pc, #92]	; (8003b9c <arm_rfft_fast_init_f32+0xb8>)
 8003b3e:	4b18      	ldr	r3, [pc, #96]	; (8003ba0 <arm_rfft_fast_init_f32+0xbc>)
 8003b40:	e7e6      	b.n	8003b10 <arm_rfft_fast_init_f32+0x2c>
 8003b42:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8003b46:	4917      	ldr	r1, [pc, #92]	; (8003ba4 <arm_rfft_fast_init_f32+0xc0>)
 8003b48:	4a17      	ldr	r2, [pc, #92]	; (8003ba8 <arm_rfft_fast_init_f32+0xc4>)
 8003b4a:	4b18      	ldr	r3, [pc, #96]	; (8003bac <arm_rfft_fast_init_f32+0xc8>)
 8003b4c:	e7e0      	b.n	8003b10 <arm_rfft_fast_init_f32+0x2c>
 8003b4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b52:	d1ec      	bne.n	8003b2e <arm_rfft_fast_init_f32+0x4a>
 8003b54:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8003b58:	4915      	ldr	r1, [pc, #84]	; (8003bb0 <arm_rfft_fast_init_f32+0xcc>)
 8003b5a:	4a16      	ldr	r2, [pc, #88]	; (8003bb4 <arm_rfft_fast_init_f32+0xd0>)
 8003b5c:	4b16      	ldr	r3, [pc, #88]	; (8003bb8 <arm_rfft_fast_init_f32+0xd4>)
 8003b5e:	e7d7      	b.n	8003b10 <arm_rfft_fast_init_f32+0x2c>
 8003b60:	2430      	movs	r4, #48	; 0x30
 8003b62:	4916      	ldr	r1, [pc, #88]	; (8003bbc <arm_rfft_fast_init_f32+0xd8>)
 8003b64:	4a16      	ldr	r2, [pc, #88]	; (8003bc0 <arm_rfft_fast_init_f32+0xdc>)
 8003b66:	4b17      	ldr	r3, [pc, #92]	; (8003bc4 <arm_rfft_fast_init_f32+0xe0>)
 8003b68:	e7d2      	b.n	8003b10 <arm_rfft_fast_init_f32+0x2c>
 8003b6a:	2414      	movs	r4, #20
 8003b6c:	4916      	ldr	r1, [pc, #88]	; (8003bc8 <arm_rfft_fast_init_f32+0xe4>)
 8003b6e:	4a17      	ldr	r2, [pc, #92]	; (8003bcc <arm_rfft_fast_init_f32+0xe8>)
 8003b70:	4b17      	ldr	r3, [pc, #92]	; (8003bd0 <arm_rfft_fast_init_f32+0xec>)
 8003b72:	e7cd      	b.n	8003b10 <arm_rfft_fast_init_f32+0x2c>
 8003b74:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8003b78:	4916      	ldr	r1, [pc, #88]	; (8003bd4 <arm_rfft_fast_init_f32+0xf0>)
 8003b7a:	4a17      	ldr	r2, [pc, #92]	; (8003bd8 <arm_rfft_fast_init_f32+0xf4>)
 8003b7c:	4b17      	ldr	r3, [pc, #92]	; (8003bdc <arm_rfft_fast_init_f32+0xf8>)
 8003b7e:	e7c7      	b.n	8003b10 <arm_rfft_fast_init_f32+0x2c>
 8003b80:	24d0      	movs	r4, #208	; 0xd0
 8003b82:	4917      	ldr	r1, [pc, #92]	; (8003be0 <arm_rfft_fast_init_f32+0xfc>)
 8003b84:	4a17      	ldr	r2, [pc, #92]	; (8003be4 <arm_rfft_fast_init_f32+0x100>)
 8003b86:	4b18      	ldr	r3, [pc, #96]	; (8003be8 <arm_rfft_fast_init_f32+0x104>)
 8003b88:	e7c2      	b.n	8003b10 <arm_rfft_fast_init_f32+0x2c>
 8003b8a:	bf00      	nop
 8003b8c:	08013c84 	.word	0x08013c84
 8003b90:	08004e7c 	.word	0x08004e7c
 8003b94:	0800afec 	.word	0x0800afec
 8003b98:	08008f7c 	.word	0x08008f7c
 8003b9c:	08015a44 	.word	0x08015a44
 8003ba0:	08017f34 	.word	0x08017f34
 8003ba4:	0801196c 	.word	0x0801196c
 8003ba8:	0800f86c 	.word	0x0800f86c
 8003bac:	08008fec 	.word	0x08008fec
 8003bb0:	08017bc4 	.word	0x08017bc4
 8003bb4:	0800efec 	.word	0x0800efec
 8003bb8:	08015c44 	.word	0x08015c44
 8003bbc:	08012824 	.word	0x08012824
 8003bc0:	0801186c 	.word	0x0801186c
 8003bc4:	08008e7c 	.word	0x08008e7c
 8003bc8:	0801277c 	.word	0x0801277c
 8003bcc:	0800f7ec 	.word	0x0800f7ec
 8003bd0:	080127a4 	.word	0x080127a4
 8003bd4:	08016444 	.word	0x08016444
 8003bd8:	08012c84 	.word	0x08012c84
 8003bdc:	080167c4 	.word	0x080167c4
 8003be0:	08018134 	.word	0x08018134
 8003be4:	08012884 	.word	0x08012884
 8003be8:	080177c4 	.word	0x080177c4

08003bec <arm_rfft_fast_f32>:
 8003bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf0:	8a06      	ldrh	r6, [r0, #16]
 8003bf2:	0876      	lsrs	r6, r6, #1
 8003bf4:	4607      	mov	r7, r0
 8003bf6:	4615      	mov	r5, r2
 8003bf8:	8006      	strh	r6, [r0, #0]
 8003bfa:	460c      	mov	r4, r1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d15c      	bne.n	8003cba <arm_rfft_fast_f32+0xce>
 8003c00:	461a      	mov	r2, r3
 8003c02:	2301      	movs	r3, #1
 8003c04:	f000 fbe6 	bl	80043d4 <arm_cfft_f32>
 8003c08:	edd4 7a00 	vldr	s15, [r4]
 8003c0c:	ed94 7a01 	vldr	s14, [r4, #4]
 8003c10:	883e      	ldrh	r6, [r7, #0]
 8003c12:	6978      	ldr	r0, [r7, #20]
 8003c14:	ee37 7a07 	vadd.f32	s14, s14, s14
 8003c18:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003c1c:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8003c20:	ee77 6a87 	vadd.f32	s13, s15, s14
 8003c24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003c28:	3e01      	subs	r6, #1
 8003c2a:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8003c2e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8003c32:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8003c36:	ed85 7a00 	vstr	s14, [r5]
 8003c3a:	edc5 7a01 	vstr	s15, [r5, #4]
 8003c3e:	3010      	adds	r0, #16
 8003c40:	f105 0210 	add.w	r2, r5, #16
 8003c44:	3b08      	subs	r3, #8
 8003c46:	f104 0110 	add.w	r1, r4, #16
 8003c4a:	ed51 4a02 	vldr	s9, [r1, #-8]
 8003c4e:	ed93 5a02 	vldr	s10, [r3, #8]
 8003c52:	ed11 7a01 	vldr	s14, [r1, #-4]
 8003c56:	ed10 6a02 	vldr	s12, [r0, #-8]
 8003c5a:	edd3 5a03 	vldr	s11, [r3, #12]
 8003c5e:	ed50 6a01 	vldr	s13, [r0, #-4]
 8003c62:	ee75 7a64 	vsub.f32	s15, s10, s9
 8003c66:	ee35 4a87 	vadd.f32	s8, s11, s14
 8003c6a:	ee35 5a24 	vadd.f32	s10, s10, s9
 8003c6e:	ee77 5a65 	vsub.f32	s11, s14, s11
 8003c72:	ee66 4a27 	vmul.f32	s9, s12, s15
 8003c76:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8003c7a:	ee34 5a85 	vadd.f32	s10, s9, s10
 8003c7e:	ee26 6a04 	vmul.f32	s12, s12, s8
 8003c82:	ee66 6a84 	vmul.f32	s13, s13, s8
 8003c86:	ee77 7a25 	vadd.f32	s15, s14, s11
 8003c8a:	ee76 6a85 	vadd.f32	s13, s13, s10
 8003c8e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003c92:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8003c96:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8003c9a:	3e01      	subs	r6, #1
 8003c9c:	ed42 6a02 	vstr	s13, [r2, #-8]
 8003ca0:	ed42 7a01 	vstr	s15, [r2, #-4]
 8003ca4:	f1a3 0308 	sub.w	r3, r3, #8
 8003ca8:	f101 0108 	add.w	r1, r1, #8
 8003cac:	f100 0008 	add.w	r0, r0, #8
 8003cb0:	f102 0208 	add.w	r2, r2, #8
 8003cb4:	d1c9      	bne.n	8003c4a <arm_rfft_fast_f32+0x5e>
 8003cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cba:	edd1 7a00 	vldr	s15, [r1]
 8003cbe:	edd1 6a01 	vldr	s13, [r1, #4]
 8003cc2:	6941      	ldr	r1, [r0, #20]
 8003cc4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003cc8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003ccc:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8003cd0:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003cd4:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8003cd8:	3e01      	subs	r6, #1
 8003cda:	ed82 7a00 	vstr	s14, [r2]
 8003cde:	edc2 7a01 	vstr	s15, [r2, #4]
 8003ce2:	00f0      	lsls	r0, r6, #3
 8003ce4:	b3ee      	cbz	r6, 8003d62 <arm_rfft_fast_f32+0x176>
 8003ce6:	3808      	subs	r0, #8
 8003ce8:	f101 0e10 	add.w	lr, r1, #16
 8003cec:	4420      	add	r0, r4
 8003cee:	f104 0110 	add.w	r1, r4, #16
 8003cf2:	f102 0c10 	add.w	ip, r2, #16
 8003cf6:	ed90 7a02 	vldr	s14, [r0, #8]
 8003cfa:	ed51 6a02 	vldr	s13, [r1, #-8]
 8003cfe:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8003d02:	ed90 4a03 	vldr	s8, [r0, #12]
 8003d06:	ed11 5a01 	vldr	s10, [r1, #-4]
 8003d0a:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8003d0e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8003d12:	ee74 4a05 	vadd.f32	s9, s8, s10
 8003d16:	ee26 3a27 	vmul.f32	s6, s12, s15
 8003d1a:	ee77 6a26 	vadd.f32	s13, s14, s13
 8003d1e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8003d22:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8003d26:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8003d2a:	ee77 7a05 	vadd.f32	s15, s14, s10
 8003d2e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8003d32:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8003d36:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003d3a:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8003d3e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8003d42:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003d46:	3e01      	subs	r6, #1
 8003d48:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8003d4c:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8003d50:	f1a0 0008 	sub.w	r0, r0, #8
 8003d54:	f101 0108 	add.w	r1, r1, #8
 8003d58:	f10e 0e08 	add.w	lr, lr, #8
 8003d5c:	f10c 0c08 	add.w	ip, ip, #8
 8003d60:	d1c9      	bne.n	8003cf6 <arm_rfft_fast_f32+0x10a>
 8003d62:	4638      	mov	r0, r7
 8003d64:	4629      	mov	r1, r5
 8003d66:	461a      	mov	r2, r3
 8003d68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	f000 bb31 	b.w	80043d4 <arm_cfft_f32>
 8003d72:	bf00      	nop

08003d74 <arm_cfft_radix8by2_f32>:
 8003d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d78:	ed2d 8b08 	vpush	{d8-d11}
 8003d7c:	f8b0 e000 	ldrh.w	lr, [r0]
 8003d80:	6842      	ldr	r2, [r0, #4]
 8003d82:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8003d86:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8003d8a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8003d8e:	4607      	mov	r7, r0
 8003d90:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8003d94:	f000 80af 	beq.w	8003ef6 <arm_cfft_radix8by2_f32+0x182>
 8003d98:	3310      	adds	r3, #16
 8003d9a:	18ce      	adds	r6, r1, r3
 8003d9c:	3210      	adds	r2, #16
 8003d9e:	4443      	add	r3, r8
 8003da0:	f101 0510 	add.w	r5, r1, #16
 8003da4:	f108 0410 	add.w	r4, r8, #16
 8003da8:	ed54 1a04 	vldr	s3, [r4, #-16]
 8003dac:	ed13 4a04 	vldr	s8, [r3, #-16]
 8003db0:	ed53 3a03 	vldr	s7, [r3, #-12]
 8003db4:	ed53 5a02 	vldr	s11, [r3, #-8]
 8003db8:	ed13 5a01 	vldr	s10, [r3, #-4]
 8003dbc:	ed54 6a03 	vldr	s13, [r4, #-12]
 8003dc0:	ed14 0a02 	vldr	s0, [r4, #-8]
 8003dc4:	ed16 2a04 	vldr	s4, [r6, #-16]
 8003dc8:	ed56 2a03 	vldr	s5, [r6, #-12]
 8003dcc:	ed15 6a03 	vldr	s12, [r5, #-12]
 8003dd0:	ed15 7a01 	vldr	s14, [r5, #-4]
 8003dd4:	ed15 3a04 	vldr	s6, [r5, #-16]
 8003dd8:	ed54 7a01 	vldr	s15, [r4, #-4]
 8003ddc:	ed56 0a02 	vldr	s1, [r6, #-8]
 8003de0:	ed16 1a01 	vldr	s2, [r6, #-4]
 8003de4:	ed55 4a02 	vldr	s9, [r5, #-8]
 8003de8:	ee73 ba21 	vadd.f32	s23, s6, s3
 8003dec:	ee36 ba26 	vadd.f32	s22, s12, s13
 8003df0:	ee37 aa27 	vadd.f32	s20, s14, s15
 8003df4:	ee72 9a04 	vadd.f32	s19, s4, s8
 8003df8:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8003dfc:	ee31 8a05 	vadd.f32	s16, s2, s10
 8003e00:	ee74 aa80 	vadd.f32	s21, s9, s0
 8003e04:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8003e08:	ed45 ba04 	vstr	s23, [r5, #-16]
 8003e0c:	ed05 ba03 	vstr	s22, [r5, #-12]
 8003e10:	ed45 aa02 	vstr	s21, [r5, #-8]
 8003e14:	ed05 aa01 	vstr	s20, [r5, #-4]
 8003e18:	ed06 8a01 	vstr	s16, [r6, #-4]
 8003e1c:	ed46 9a04 	vstr	s19, [r6, #-16]
 8003e20:	ed06 9a03 	vstr	s18, [r6, #-12]
 8003e24:	ed46 8a02 	vstr	s17, [r6, #-8]
 8003e28:	ee76 6a66 	vsub.f32	s13, s12, s13
 8003e2c:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8003e30:	ed12 6a03 	vldr	s12, [r2, #-12]
 8003e34:	ed52 2a04 	vldr	s5, [r2, #-16]
 8003e38:	ee33 3a61 	vsub.f32	s6, s6, s3
 8003e3c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8003e40:	ee26 8a86 	vmul.f32	s16, s13, s12
 8003e44:	ee24 2a06 	vmul.f32	s4, s8, s12
 8003e48:	ee63 1a22 	vmul.f32	s3, s6, s5
 8003e4c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8003e50:	ee23 3a06 	vmul.f32	s6, s6, s12
 8003e54:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8003e58:	ee23 6a86 	vmul.f32	s12, s7, s12
 8003e5c:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8003e60:	ee36 6a04 	vadd.f32	s12, s12, s8
 8003e64:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8003e68:	ee72 3a63 	vsub.f32	s7, s4, s7
 8003e6c:	ee71 2a88 	vadd.f32	s5, s3, s16
 8003e70:	ed44 6a03 	vstr	s13, [r4, #-12]
 8003e74:	ed44 2a04 	vstr	s5, [r4, #-16]
 8003e78:	ed43 3a04 	vstr	s7, [r3, #-16]
 8003e7c:	ed03 6a03 	vstr	s12, [r3, #-12]
 8003e80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e84:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8003e88:	ed12 7a01 	vldr	s14, [r2, #-4]
 8003e8c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8003e90:	ee35 6a41 	vsub.f32	s12, s10, s2
 8003e94:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8003e98:	ee67 3a87 	vmul.f32	s7, s15, s14
 8003e9c:	ee26 5a87 	vmul.f32	s10, s13, s14
 8003ea0:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8003ea4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003ea8:	ee64 4a87 	vmul.f32	s9, s9, s14
 8003eac:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8003eb0:	ee26 7a07 	vmul.f32	s14, s12, s14
 8003eb4:	ee26 6a25 	vmul.f32	s12, s12, s11
 8003eb8:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8003ebc:	ee74 5a23 	vadd.f32	s11, s8, s7
 8003ec0:	ee35 6a46 	vsub.f32	s12, s10, s12
 8003ec4:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003ec8:	f1be 0e01 	subs.w	lr, lr, #1
 8003ecc:	ed44 5a02 	vstr	s11, [r4, #-8]
 8003ed0:	f105 0510 	add.w	r5, r5, #16
 8003ed4:	ed44 7a01 	vstr	s15, [r4, #-4]
 8003ed8:	f106 0610 	add.w	r6, r6, #16
 8003edc:	ed03 6a02 	vstr	s12, [r3, #-8]
 8003ee0:	ed03 7a01 	vstr	s14, [r3, #-4]
 8003ee4:	f102 0210 	add.w	r2, r2, #16
 8003ee8:	f104 0410 	add.w	r4, r4, #16
 8003eec:	f103 0310 	add.w	r3, r3, #16
 8003ef0:	f47f af5a 	bne.w	8003da8 <arm_cfft_radix8by2_f32+0x34>
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	fa1f f48c 	uxth.w	r4, ip
 8003efa:	4608      	mov	r0, r1
 8003efc:	2302      	movs	r3, #2
 8003efe:	4621      	mov	r1, r4
 8003f00:	f000 fae2 	bl	80044c8 <arm_radix8_butterfly_f32>
 8003f04:	ecbd 8b08 	vpop	{d8-d11}
 8003f08:	4640      	mov	r0, r8
 8003f0a:	4621      	mov	r1, r4
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	2302      	movs	r3, #2
 8003f10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f14:	f000 bad8 	b.w	80044c8 <arm_radix8_butterfly_f32>

08003f18 <arm_cfft_radix8by4_f32>:
 8003f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f1c:	ed2d 8b0a 	vpush	{d8-d12}
 8003f20:	8802      	ldrh	r2, [r0, #0]
 8003f22:	ed91 6a00 	vldr	s12, [r1]
 8003f26:	b08f      	sub	sp, #60	; 0x3c
 8003f28:	460f      	mov	r7, r1
 8003f2a:	0852      	lsrs	r2, r2, #1
 8003f2c:	0093      	lsls	r3, r2, #2
 8003f2e:	900c      	str	r0, [sp, #48]	; 0x30
 8003f30:	9103      	str	r1, [sp, #12]
 8003f32:	6841      	ldr	r1, [r0, #4]
 8003f34:	ed97 7a01 	vldr	s14, [r7, #4]
 8003f38:	4638      	mov	r0, r7
 8003f3a:	4418      	add	r0, r3
 8003f3c:	4606      	mov	r6, r0
 8003f3e:	9009      	str	r0, [sp, #36]	; 0x24
 8003f40:	4418      	add	r0, r3
 8003f42:	edd0 6a00 	vldr	s13, [r0]
 8003f46:	edd6 3a00 	vldr	s7, [r6]
 8003f4a:	edd6 2a01 	vldr	s5, [r6, #4]
 8003f4e:	edd0 7a01 	vldr	s15, [r0, #4]
 8003f52:	900a      	str	r0, [sp, #40]	; 0x28
 8003f54:	ee76 5a26 	vadd.f32	s11, s12, s13
 8003f58:	4604      	mov	r4, r0
 8003f5a:	4625      	mov	r5, r4
 8003f5c:	441c      	add	r4, r3
 8003f5e:	ed94 4a00 	vldr	s8, [r4]
 8003f62:	ed94 5a01 	vldr	s10, [r4, #4]
 8003f66:	9401      	str	r4, [sp, #4]
 8003f68:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8003f6c:	4630      	mov	r0, r6
 8003f6e:	ee74 4a24 	vadd.f32	s9, s8, s9
 8003f72:	463e      	mov	r6, r7
 8003f74:	ee14 ea90 	vmov	lr, s9
 8003f78:	ee76 6a66 	vsub.f32	s13, s12, s13
 8003f7c:	f846 eb08 	str.w	lr, [r6], #8
 8003f80:	ee37 6a27 	vadd.f32	s12, s14, s15
 8003f84:	edd0 4a01 	vldr	s9, [r0, #4]
 8003f88:	9604      	str	r6, [sp, #16]
 8003f8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f8e:	9e01      	ldr	r6, [sp, #4]
 8003f90:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8003f94:	ed96 2a01 	vldr	s4, [r6, #4]
 8003f98:	ee36 7a24 	vadd.f32	s14, s12, s9
 8003f9c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8003fa0:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8003fa4:	ee36 6a62 	vsub.f32	s12, s12, s5
 8003fa8:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8003fac:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8003fb0:	ee73 3a45 	vsub.f32	s7, s6, s10
 8003fb4:	4604      	mov	r4, r0
 8003fb6:	ee36 6a45 	vsub.f32	s12, s12, s10
 8003fba:	ee75 6a26 	vadd.f32	s13, s10, s13
 8003fbe:	46a3      	mov	fp, r4
 8003fc0:	ee37 7a02 	vadd.f32	s14, s14, s4
 8003fc4:	ee34 5a84 	vadd.f32	s10, s9, s8
 8003fc8:	ee13 8a90 	vmov	r8, s7
 8003fcc:	46a4      	mov	ip, r4
 8003fce:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8003fd2:	ed87 7a01 	vstr	s14, [r7, #4]
 8003fd6:	f84b 8b08 	str.w	r8, [fp], #8
 8003fda:	f1ac 0704 	sub.w	r7, ip, #4
 8003fde:	ed8c 5a01 	vstr	s10, [ip, #4]
 8003fe2:	f101 0c08 	add.w	ip, r1, #8
 8003fe6:	462c      	mov	r4, r5
 8003fe8:	f8cd c014 	str.w	ip, [sp, #20]
 8003fec:	ee15 ca90 	vmov	ip, s11
 8003ff0:	f844 cb08 	str.w	ip, [r4], #8
 8003ff4:	9407      	str	r4, [sp, #28]
 8003ff6:	f101 0410 	add.w	r4, r1, #16
 8003ffa:	ed85 6a01 	vstr	s12, [r5, #4]
 8003ffe:	0852      	lsrs	r2, r2, #1
 8004000:	9402      	str	r4, [sp, #8]
 8004002:	462c      	mov	r4, r5
 8004004:	f101 0518 	add.w	r5, r1, #24
 8004008:	920b      	str	r2, [sp, #44]	; 0x2c
 800400a:	46b2      	mov	sl, r6
 800400c:	9506      	str	r5, [sp, #24]
 800400e:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8004012:	3a02      	subs	r2, #2
 8004014:	ee16 5a90 	vmov	r5, s13
 8004018:	46b6      	mov	lr, r6
 800401a:	4630      	mov	r0, r6
 800401c:	0852      	lsrs	r2, r2, #1
 800401e:	f84a 5b08 	str.w	r5, [sl], #8
 8004022:	f1a0 0604 	sub.w	r6, r0, #4
 8004026:	edce 7a01 	vstr	s15, [lr, #4]
 800402a:	9208      	str	r2, [sp, #32]
 800402c:	f000 8130 	beq.w	8004290 <arm_cfft_radix8by4_f32+0x378>
 8004030:	4691      	mov	r9, r2
 8004032:	9a03      	ldr	r2, [sp, #12]
 8004034:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004038:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800403c:	3b08      	subs	r3, #8
 800403e:	f102 0510 	add.w	r5, r2, #16
 8004042:	f101 0c20 	add.w	ip, r1, #32
 8004046:	f1a4 020c 	sub.w	r2, r4, #12
 800404a:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800404e:	4433      	add	r3, r6
 8004050:	3410      	adds	r4, #16
 8004052:	4650      	mov	r0, sl
 8004054:	4659      	mov	r1, fp
 8004056:	ed55 3a02 	vldr	s7, [r5, #-8]
 800405a:	ed14 5a02 	vldr	s10, [r4, #-8]
 800405e:	ed91 7a00 	vldr	s14, [r1]
 8004062:	edd0 7a00 	vldr	s15, [r0]
 8004066:	ed15 4a01 	vldr	s8, [r5, #-4]
 800406a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800406e:	edd0 6a01 	vldr	s13, [r0, #4]
 8004072:	ed91 6a01 	vldr	s12, [r1, #4]
 8004076:	ee33 8a85 	vadd.f32	s16, s7, s10
 800407a:	ee34 0a25 	vadd.f32	s0, s8, s11
 800407e:	ee78 4a07 	vadd.f32	s9, s16, s14
 8004082:	ee74 5a65 	vsub.f32	s11, s8, s11
 8004086:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800408a:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800408e:	ed45 4a02 	vstr	s9, [r5, #-8]
 8004092:	edd1 4a01 	vldr	s9, [r1, #4]
 8004096:	ed90 4a01 	vldr	s8, [r0, #4]
 800409a:	ee70 4a24 	vadd.f32	s9, s0, s9
 800409e:	ee76 aa05 	vadd.f32	s21, s12, s10
 80040a2:	ee74 4a84 	vadd.f32	s9, s9, s8
 80040a6:	ee35 aac7 	vsub.f32	s20, s11, s14
 80040aa:	ed45 4a01 	vstr	s9, [r5, #-4]
 80040ae:	edd6 1a00 	vldr	s3, [r6]
 80040b2:	edd7 0a00 	vldr	s1, [r7]
 80040b6:	ed92 4a02 	vldr	s8, [r2, #8]
 80040ba:	edd3 3a02 	vldr	s7, [r3, #8]
 80040be:	ed93 2a01 	vldr	s4, [r3, #4]
 80040c2:	ed16 1a01 	vldr	s2, [r6, #-4]
 80040c6:	edd2 2a01 	vldr	s5, [r2, #4]
 80040ca:	ed57 9a01 	vldr	s19, [r7, #-4]
 80040ce:	ee70 4aa1 	vadd.f32	s9, s1, s3
 80040d2:	ee39 3a81 	vadd.f32	s6, s19, s2
 80040d6:	ee74 8a84 	vadd.f32	s17, s9, s8
 80040da:	ee70 1ae1 	vsub.f32	s3, s1, s3
 80040de:	ee73 8aa8 	vadd.f32	s17, s7, s17
 80040e2:	ee7a aae6 	vsub.f32	s21, s21, s13
 80040e6:	ee18 aa90 	vmov	sl, s17
 80040ea:	f847 a908 	str.w	sl, [r7], #-8
 80040ee:	edd2 8a01 	vldr	s17, [r2, #4]
 80040f2:	ed93 9a01 	vldr	s18, [r3, #4]
 80040f6:	ee73 8a28 	vadd.f32	s17, s6, s17
 80040fa:	ee3a aa27 	vadd.f32	s20, s20, s15
 80040fe:	ee78 8a89 	vadd.f32	s17, s17, s18
 8004102:	ee74 0a63 	vsub.f32	s1, s8, s7
 8004106:	edc7 8a01 	vstr	s17, [r7, #4]
 800410a:	ed18 ba02 	vldr	s22, [r8, #-8]
 800410e:	ed58 8a01 	vldr	s17, [r8, #-4]
 8004112:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8004116:	ee6a ba28 	vmul.f32	s23, s20, s17
 800411a:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800411e:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8004122:	ee30 9a81 	vadd.f32	s18, s1, s2
 8004126:	ee79 9a82 	vadd.f32	s19, s19, s4
 800412a:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800412e:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8004132:	ee69 baa8 	vmul.f32	s23, s19, s17
 8004136:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800413a:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800413e:	ee69 8a28 	vmul.f32	s17, s18, s17
 8004142:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8004146:	ee1c aa10 	vmov	sl, s24
 800414a:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800414e:	f841 ab08 	str.w	sl, [r1], #8
 8004152:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8004156:	ee3b bacb 	vsub.f32	s22, s23, s22
 800415a:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800415e:	ee33 3a62 	vsub.f32	s6, s6, s5
 8004162:	ed01 aa01 	vstr	s20, [r1, #-4]
 8004166:	edc2 8a01 	vstr	s17, [r2, #4]
 800416a:	ed82 ba02 	vstr	s22, [r2, #8]
 800416e:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8004172:	ee74 3a63 	vsub.f32	s7, s8, s7
 8004176:	ee38 8a47 	vsub.f32	s16, s16, s14
 800417a:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800417e:	ee30 0a46 	vsub.f32	s0, s0, s12
 8004182:	ee33 3a42 	vsub.f32	s6, s6, s4
 8004186:	ee38 8a67 	vsub.f32	s16, s16, s15
 800418a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800418e:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8004192:	ee63 8a04 	vmul.f32	s17, s6, s8
 8004196:	ee28 aa24 	vmul.f32	s20, s16, s9
 800419a:	ee60 9a04 	vmul.f32	s19, s0, s8
 800419e:	ee28 8a04 	vmul.f32	s16, s16, s8
 80041a2:	ee20 0a24 	vmul.f32	s0, s0, s9
 80041a6:	ee63 3a84 	vmul.f32	s7, s7, s8
 80041aa:	ee39 4a68 	vsub.f32	s8, s18, s17
 80041ae:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80041b2:	ee14 aa10 	vmov	sl, s8
 80041b6:	ee30 0a48 	vsub.f32	s0, s0, s16
 80041ba:	ee63 4a24 	vmul.f32	s9, s6, s9
 80041be:	ed44 9a02 	vstr	s19, [r4, #-8]
 80041c2:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80041c6:	ed04 0a01 	vstr	s0, [r4, #-4]
 80041ca:	f846 a908 	str.w	sl, [r6], #-8
 80041ce:	ee35 6a46 	vsub.f32	s12, s10, s12
 80041d2:	ee35 7a87 	vadd.f32	s14, s11, s14
 80041d6:	edc6 3a01 	vstr	s7, [r6, #4]
 80041da:	ee76 6a86 	vadd.f32	s13, s13, s12
 80041de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041e2:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 80041e6:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 80041ea:	ee67 5a86 	vmul.f32	s11, s15, s12
 80041ee:	ee26 5a87 	vmul.f32	s10, s13, s14
 80041f2:	ee72 2a62 	vsub.f32	s5, s4, s5
 80041f6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80041fa:	ee72 2ae1 	vsub.f32	s5, s5, s3
 80041fe:	ee75 5a25 	vadd.f32	s11, s10, s11
 8004202:	ee62 0a86 	vmul.f32	s1, s5, s12
 8004206:	ee66 6a86 	vmul.f32	s13, s13, s12
 800420a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800420e:	ee21 6a06 	vmul.f32	s12, s2, s12
 8004212:	ee62 2a87 	vmul.f32	s5, s5, s14
 8004216:	ee21 1a07 	vmul.f32	s2, s2, s14
 800421a:	ee15 aa90 	vmov	sl, s11
 800421e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004222:	f840 ab08 	str.w	sl, [r0], #8
 8004226:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800422a:	ee76 2a22 	vadd.f32	s5, s12, s5
 800422e:	f1b9 0901 	subs.w	r9, r9, #1
 8004232:	ed40 7a01 	vstr	s15, [r0, #-4]
 8004236:	f105 0508 	add.w	r5, r5, #8
 800423a:	ed83 1a02 	vstr	s2, [r3, #8]
 800423e:	edc3 2a01 	vstr	s5, [r3, #4]
 8004242:	f108 0808 	add.w	r8, r8, #8
 8004246:	f1a2 0208 	sub.w	r2, r2, #8
 800424a:	f10c 0c10 	add.w	ip, ip, #16
 800424e:	f104 0408 	add.w	r4, r4, #8
 8004252:	f10e 0e18 	add.w	lr, lr, #24
 8004256:	f1a3 0308 	sub.w	r3, r3, #8
 800425a:	f47f aefc 	bne.w	8004056 <arm_cfft_radix8by4_f32+0x13e>
 800425e:	9908      	ldr	r1, [sp, #32]
 8004260:	9802      	ldr	r0, [sp, #8]
 8004262:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 8004266:	00cb      	lsls	r3, r1, #3
 8004268:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800426c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8004270:	9102      	str	r1, [sp, #8]
 8004272:	9904      	ldr	r1, [sp, #16]
 8004274:	4419      	add	r1, r3
 8004276:	9104      	str	r1, [sp, #16]
 8004278:	9905      	ldr	r1, [sp, #20]
 800427a:	4419      	add	r1, r3
 800427c:	9105      	str	r1, [sp, #20]
 800427e:	9907      	ldr	r1, [sp, #28]
 8004280:	449b      	add	fp, r3
 8004282:	4419      	add	r1, r3
 8004284:	449a      	add	sl, r3
 8004286:	9b06      	ldr	r3, [sp, #24]
 8004288:	9107      	str	r1, [sp, #28]
 800428a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800428e:	9306      	str	r3, [sp, #24]
 8004290:	9a04      	ldr	r2, [sp, #16]
 8004292:	9807      	ldr	r0, [sp, #28]
 8004294:	edd2 3a00 	vldr	s7, [r2]
 8004298:	ed90 4a00 	vldr	s8, [r0]
 800429c:	eddb 7a00 	vldr	s15, [fp]
 80042a0:	ed9a 3a00 	vldr	s6, [sl]
 80042a4:	edd2 4a01 	vldr	s9, [r2, #4]
 80042a8:	ed90 7a01 	vldr	s14, [r0, #4]
 80042ac:	ed9b 2a01 	vldr	s4, [fp, #4]
 80042b0:	edda 5a01 	vldr	s11, [sl, #4]
 80042b4:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 80042b8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80042ba:	ee73 6a84 	vadd.f32	s13, s7, s8
 80042be:	ee34 6a87 	vadd.f32	s12, s9, s14
 80042c2:	ee36 5aa7 	vadd.f32	s10, s13, s15
 80042c6:	ee34 7ac7 	vsub.f32	s14, s9, s14
 80042ca:	ee33 5a05 	vadd.f32	s10, s6, s10
 80042ce:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80042d2:	ed82 5a00 	vstr	s10, [r2]
 80042d6:	ed9b 5a01 	vldr	s10, [fp, #4]
 80042da:	edda 4a01 	vldr	s9, [sl, #4]
 80042de:	ee36 5a05 	vadd.f32	s10, s12, s10
 80042e2:	ee72 3a04 	vadd.f32	s7, s4, s8
 80042e6:	ee35 5a24 	vadd.f32	s10, s10, s9
 80042ea:	ee77 4a67 	vsub.f32	s9, s14, s15
 80042ee:	ed82 5a01 	vstr	s10, [r2, #4]
 80042f2:	9a05      	ldr	r2, [sp, #20]
 80042f4:	ee34 5a83 	vadd.f32	s10, s9, s6
 80042f8:	edd2 1a00 	vldr	s3, [r2]
 80042fc:	edd2 2a01 	vldr	s5, [r2, #4]
 8004300:	9a02      	ldr	r2, [sp, #8]
 8004302:	ee73 3ae5 	vsub.f32	s7, s7, s11
 8004306:	ee36 6a42 	vsub.f32	s12, s12, s4
 800430a:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800430e:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8004312:	ee65 2a22 	vmul.f32	s5, s10, s5
 8004316:	ee25 5a21 	vmul.f32	s10, s10, s3
 800431a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800431e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8004322:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004326:	edcb 2a00 	vstr	s5, [fp]
 800432a:	ed8b 5a01 	vstr	s10, [fp, #4]
 800432e:	edd2 3a01 	vldr	s7, [r2, #4]
 8004332:	ed92 5a00 	vldr	s10, [r2]
 8004336:	9a06      	ldr	r2, [sp, #24]
 8004338:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800433c:	ee36 6a65 	vsub.f32	s12, s12, s11
 8004340:	ee66 4a85 	vmul.f32	s9, s13, s10
 8004344:	ee26 5a05 	vmul.f32	s10, s12, s10
 8004348:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800434c:	ee26 6a23 	vmul.f32	s12, s12, s7
 8004350:	ee75 6a66 	vsub.f32	s13, s10, s13
 8004354:	ee34 6a86 	vadd.f32	s12, s9, s12
 8004358:	ee34 4a42 	vsub.f32	s8, s8, s4
 800435c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004360:	edc0 6a01 	vstr	s13, [r0, #4]
 8004364:	ed80 6a00 	vstr	s12, [r0]
 8004368:	ed92 6a01 	vldr	s12, [r2, #4]
 800436c:	9803      	ldr	r0, [sp, #12]
 800436e:	ee77 7a43 	vsub.f32	s15, s14, s6
 8004372:	ee75 5a84 	vadd.f32	s11, s11, s8
 8004376:	ed92 7a00 	vldr	s14, [r2]
 800437a:	ee65 6a87 	vmul.f32	s13, s11, s14
 800437e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004382:	ee65 5a86 	vmul.f32	s11, s11, s12
 8004386:	ee67 7a86 	vmul.f32	s15, s15, s12
 800438a:	ee77 5a65 	vsub.f32	s11, s14, s11
 800438e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004392:	edca 5a01 	vstr	s11, [sl, #4]
 8004396:	edca 7a00 	vstr	s15, [sl]
 800439a:	6872      	ldr	r2, [r6, #4]
 800439c:	4621      	mov	r1, r4
 800439e:	2304      	movs	r3, #4
 80043a0:	f000 f892 	bl	80044c8 <arm_radix8_butterfly_f32>
 80043a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043a6:	6872      	ldr	r2, [r6, #4]
 80043a8:	4621      	mov	r1, r4
 80043aa:	2304      	movs	r3, #4
 80043ac:	f000 f88c 	bl	80044c8 <arm_radix8_butterfly_f32>
 80043b0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80043b2:	6872      	ldr	r2, [r6, #4]
 80043b4:	4621      	mov	r1, r4
 80043b6:	2304      	movs	r3, #4
 80043b8:	f000 f886 	bl	80044c8 <arm_radix8_butterfly_f32>
 80043bc:	9801      	ldr	r0, [sp, #4]
 80043be:	6872      	ldr	r2, [r6, #4]
 80043c0:	4621      	mov	r1, r4
 80043c2:	2304      	movs	r3, #4
 80043c4:	b00f      	add	sp, #60	; 0x3c
 80043c6:	ecbd 8b0a 	vpop	{d8-d12}
 80043ca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ce:	f000 b87b 	b.w	80044c8 <arm_radix8_butterfly_f32>
 80043d2:	bf00      	nop

080043d4 <arm_cfft_f32>:
 80043d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043d8:	2a01      	cmp	r2, #1
 80043da:	4606      	mov	r6, r0
 80043dc:	4617      	mov	r7, r2
 80043de:	460c      	mov	r4, r1
 80043e0:	4698      	mov	r8, r3
 80043e2:	8805      	ldrh	r5, [r0, #0]
 80043e4:	d054      	beq.n	8004490 <arm_cfft_f32+0xbc>
 80043e6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80043ea:	d04c      	beq.n	8004486 <arm_cfft_f32+0xb2>
 80043ec:	d916      	bls.n	800441c <arm_cfft_f32+0x48>
 80043ee:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80043f2:	d01a      	beq.n	800442a <arm_cfft_f32+0x56>
 80043f4:	d95c      	bls.n	80044b0 <arm_cfft_f32+0xdc>
 80043f6:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80043fa:	d044      	beq.n	8004486 <arm_cfft_f32+0xb2>
 80043fc:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8004400:	d105      	bne.n	800440e <arm_cfft_f32+0x3a>
 8004402:	4620      	mov	r0, r4
 8004404:	4629      	mov	r1, r5
 8004406:	6872      	ldr	r2, [r6, #4]
 8004408:	2301      	movs	r3, #1
 800440a:	f000 f85d 	bl	80044c8 <arm_radix8_butterfly_f32>
 800440e:	f1b8 0f00 	cmp.w	r8, #0
 8004412:	d111      	bne.n	8004438 <arm_cfft_f32+0x64>
 8004414:	2f01      	cmp	r7, #1
 8004416:	d016      	beq.n	8004446 <arm_cfft_f32+0x72>
 8004418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800441c:	2d20      	cmp	r5, #32
 800441e:	d032      	beq.n	8004486 <arm_cfft_f32+0xb2>
 8004420:	d94a      	bls.n	80044b8 <arm_cfft_f32+0xe4>
 8004422:	2d40      	cmp	r5, #64	; 0x40
 8004424:	d0ed      	beq.n	8004402 <arm_cfft_f32+0x2e>
 8004426:	2d80      	cmp	r5, #128	; 0x80
 8004428:	d1f1      	bne.n	800440e <arm_cfft_f32+0x3a>
 800442a:	4630      	mov	r0, r6
 800442c:	4621      	mov	r1, r4
 800442e:	f7ff fca1 	bl	8003d74 <arm_cfft_radix8by2_f32>
 8004432:	f1b8 0f00 	cmp.w	r8, #0
 8004436:	d0ed      	beq.n	8004414 <arm_cfft_f32+0x40>
 8004438:	4620      	mov	r0, r4
 800443a:	89b1      	ldrh	r1, [r6, #12]
 800443c:	68b2      	ldr	r2, [r6, #8]
 800443e:	f7fb fee1 	bl	8000204 <arm_bitreversal_32>
 8004442:	2f01      	cmp	r7, #1
 8004444:	d1e8      	bne.n	8004418 <arm_cfft_f32+0x44>
 8004446:	ee07 5a90 	vmov	s15, r5
 800444a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800444e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004452:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8004456:	2d00      	cmp	r5, #0
 8004458:	d0de      	beq.n	8004418 <arm_cfft_f32+0x44>
 800445a:	f104 0108 	add.w	r1, r4, #8
 800445e:	2300      	movs	r3, #0
 8004460:	3301      	adds	r3, #1
 8004462:	429d      	cmp	r5, r3
 8004464:	f101 0108 	add.w	r1, r1, #8
 8004468:	ed11 7a04 	vldr	s14, [r1, #-16]
 800446c:	ed51 7a03 	vldr	s15, [r1, #-12]
 8004470:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004474:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004478:	ed01 7a04 	vstr	s14, [r1, #-16]
 800447c:	ed41 7a03 	vstr	s15, [r1, #-12]
 8004480:	d1ee      	bne.n	8004460 <arm_cfft_f32+0x8c>
 8004482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004486:	4630      	mov	r0, r6
 8004488:	4621      	mov	r1, r4
 800448a:	f7ff fd45 	bl	8003f18 <arm_cfft_radix8by4_f32>
 800448e:	e7be      	b.n	800440e <arm_cfft_f32+0x3a>
 8004490:	b1ad      	cbz	r5, 80044be <arm_cfft_f32+0xea>
 8004492:	f101 030c 	add.w	r3, r1, #12
 8004496:	2200      	movs	r2, #0
 8004498:	ed53 7a02 	vldr	s15, [r3, #-8]
 800449c:	3201      	adds	r2, #1
 800449e:	eef1 7a67 	vneg.f32	s15, s15
 80044a2:	4295      	cmp	r5, r2
 80044a4:	ed43 7a02 	vstr	s15, [r3, #-8]
 80044a8:	f103 0308 	add.w	r3, r3, #8
 80044ac:	d1f4      	bne.n	8004498 <arm_cfft_f32+0xc4>
 80044ae:	e79a      	b.n	80043e6 <arm_cfft_f32+0x12>
 80044b0:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80044b4:	d0a5      	beq.n	8004402 <arm_cfft_f32+0x2e>
 80044b6:	e7aa      	b.n	800440e <arm_cfft_f32+0x3a>
 80044b8:	2d10      	cmp	r5, #16
 80044ba:	d0b6      	beq.n	800442a <arm_cfft_f32+0x56>
 80044bc:	e7a7      	b.n	800440e <arm_cfft_f32+0x3a>
 80044be:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80044c2:	d894      	bhi.n	80043ee <arm_cfft_f32+0x1a>
 80044c4:	e7aa      	b.n	800441c <arm_cfft_f32+0x48>
 80044c6:	bf00      	nop

080044c8 <arm_radix8_butterfly_f32>:
 80044c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044cc:	ed2d 8b10 	vpush	{d8-d15}
 80044d0:	b09d      	sub	sp, #116	; 0x74
 80044d2:	461c      	mov	r4, r3
 80044d4:	ed9f bac8 	vldr	s22, [pc, #800]	; 80047f8 <arm_radix8_butterfly_f32+0x330>
 80044d8:	921a      	str	r2, [sp, #104]	; 0x68
 80044da:	1d03      	adds	r3, r0, #4
 80044dc:	4682      	mov	sl, r0
 80044de:	4689      	mov	r9, r1
 80044e0:	468b      	mov	fp, r1
 80044e2:	931b      	str	r3, [sp, #108]	; 0x6c
 80044e4:	9400      	str	r4, [sp, #0]
 80044e6:	469e      	mov	lr, r3
 80044e8:	ea4f 03db 	mov.w	r3, fp, lsr #3
 80044ec:	005a      	lsls	r2, r3, #1
 80044ee:	18d6      	adds	r6, r2, r3
 80044f0:	18f5      	adds	r5, r6, r3
 80044f2:	9203      	str	r2, [sp, #12]
 80044f4:	195a      	adds	r2, r3, r5
 80044f6:	18d0      	adds	r0, r2, r3
 80044f8:	00df      	lsls	r7, r3, #3
 80044fa:	1819      	adds	r1, r3, r0
 80044fc:	463c      	mov	r4, r7
 80044fe:	9701      	str	r7, [sp, #4]
 8004500:	4457      	add	r7, sl
 8004502:	930c      	str	r3, [sp, #48]	; 0x30
 8004504:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8004508:	011b      	lsls	r3, r3, #4
 800450a:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800450e:	eb07 0c04 	add.w	ip, r7, r4
 8004512:	9c00      	ldr	r4, [sp, #0]
 8004514:	9302      	str	r3, [sp, #8]
 8004516:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800451a:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800451e:	3204      	adds	r2, #4
 8004520:	3104      	adds	r1, #4
 8004522:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8004526:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800452a:	f04f 0800 	mov.w	r8, #0
 800452e:	eddc 7a00 	vldr	s15, [ip]
 8004532:	edd7 6a00 	vldr	s13, [r7]
 8004536:	edd6 3a00 	vldr	s7, [r6]
 800453a:	ed5e aa01 	vldr	s21, [lr, #-4]
 800453e:	edd5 4a00 	vldr	s9, [r5]
 8004542:	ed90 2a00 	vldr	s4, [r0]
 8004546:	ed12 7a01 	vldr	s14, [r2, #-4]
 800454a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800454e:	ee77 8a82 	vadd.f32	s17, s15, s4
 8004552:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8004556:	ee76 1a87 	vadd.f32	s3, s13, s14
 800455a:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800455e:	ee31 6a84 	vadd.f32	s12, s3, s8
 8004562:	ee33 5a28 	vadd.f32	s10, s6, s17
 8004566:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800456a:	ee75 6a06 	vadd.f32	s13, s10, s12
 800456e:	ee35 5a46 	vsub.f32	s10, s10, s12
 8004572:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8004576:	ed85 5a00 	vstr	s10, [r5]
 800457a:	ed96 1a01 	vldr	s2, [r6, #4]
 800457e:	edd7 5a01 	vldr	s11, [r7, #4]
 8004582:	ed92 aa00 	vldr	s20, [r2]
 8004586:	ed91 6a00 	vldr	s12, [r1]
 800458a:	ed9e 9a00 	vldr	s18, [lr]
 800458e:	ed95 5a01 	vldr	s10, [r5, #4]
 8004592:	eddc 6a01 	vldr	s13, [ip, #4]
 8004596:	edd0 9a01 	vldr	s19, [r0, #4]
 800459a:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800459e:	ee71 2a46 	vsub.f32	s5, s2, s12
 80045a2:	ee75 3aca 	vsub.f32	s7, s11, s20
 80045a6:	ee37 0a60 	vsub.f32	s0, s14, s1
 80045aa:	ee33 8aa2 	vadd.f32	s16, s7, s5
 80045ae:	ee37 7a20 	vadd.f32	s14, s14, s1
 80045b2:	ee73 2ae2 	vsub.f32	s5, s7, s5
 80045b6:	ee37 2ac2 	vsub.f32	s4, s15, s4
 80045ba:	ee79 3a05 	vadd.f32	s7, s18, s10
 80045be:	ee60 0a0b 	vmul.f32	s1, s0, s22
 80045c2:	ee39 5a45 	vsub.f32	s10, s18, s10
 80045c6:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 80045ca:	ee36 9aa9 	vadd.f32	s18, s13, s19
 80045ce:	ee75 5a8a 	vadd.f32	s11, s11, s20
 80045d2:	ee31 6a06 	vadd.f32	s12, s2, s12
 80045d6:	ee76 6ae9 	vsub.f32	s13, s13, s19
 80045da:	ee28 8a0b 	vmul.f32	s16, s16, s22
 80045de:	ee62 2a8b 	vmul.f32	s5, s5, s22
 80045e2:	ee67 7a0b 	vmul.f32	s15, s14, s22
 80045e6:	ee33 3a68 	vsub.f32	s6, s6, s17
 80045ea:	ee36 0a88 	vadd.f32	s0, s13, s16
 80045ee:	ee75 8a86 	vadd.f32	s17, s11, s12
 80045f2:	ee36 7ac8 	vsub.f32	s14, s13, s16
 80045f6:	ee71 1ac4 	vsub.f32	s3, s3, s8
 80045fa:	ee75 6a62 	vsub.f32	s13, s10, s5
 80045fe:	ee33 4ac9 	vsub.f32	s8, s7, s18
 8004602:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8004606:	ee33 1a89 	vadd.f32	s2, s7, s18
 800460a:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800460e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8004612:	ee75 4a22 	vadd.f32	s9, s10, s5
 8004616:	ee32 5a27 	vadd.f32	s10, s4, s15
 800461a:	ee72 7a67 	vsub.f32	s15, s4, s15
 800461e:	ee33 8a06 	vadd.f32	s16, s6, s12
 8004622:	ee75 2a87 	vadd.f32	s5, s11, s14
 8004626:	ee31 9a28 	vadd.f32	s18, s2, s17
 800462a:	ee33 6a46 	vsub.f32	s12, s6, s12
 800462e:	ee74 0a61 	vsub.f32	s1, s8, s3
 8004632:	ee33 2a80 	vadd.f32	s4, s7, s0
 8004636:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800463a:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800463e:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8004642:	ee31 1a68 	vsub.f32	s2, s2, s17
 8004646:	ee34 4a21 	vadd.f32	s8, s8, s3
 800464a:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800464e:	ee74 4a85 	vadd.f32	s9, s9, s10
 8004652:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8004656:	44d8      	add	r8, fp
 8004658:	45c1      	cmp	r9, r8
 800465a:	ed8e 9a00 	vstr	s18, [lr]
 800465e:	ed85 1a01 	vstr	s2, [r5, #4]
 8004662:	449e      	add	lr, r3
 8004664:	ed8c 8a00 	vstr	s16, [ip]
 8004668:	441d      	add	r5, r3
 800466a:	ed80 6a00 	vstr	s12, [r0]
 800466e:	edcc 0a01 	vstr	s1, [ip, #4]
 8004672:	ed80 4a01 	vstr	s8, [r0, #4]
 8004676:	449c      	add	ip, r3
 8004678:	ed87 2a00 	vstr	s4, [r7]
 800467c:	4418      	add	r0, r3
 800467e:	ed41 3a01 	vstr	s7, [r1, #-4]
 8004682:	ed42 2a01 	vstr	s5, [r2, #-4]
 8004686:	ed86 7a00 	vstr	s14, [r6]
 800468a:	ed87 3a01 	vstr	s6, [r7, #4]
 800468e:	edc1 4a00 	vstr	s9, [r1]
 8004692:	441f      	add	r7, r3
 8004694:	edc2 5a00 	vstr	s11, [r2]
 8004698:	4419      	add	r1, r3
 800469a:	edc6 6a01 	vstr	s13, [r6, #4]
 800469e:	441a      	add	r2, r3
 80046a0:	441e      	add	r6, r3
 80046a2:	f63f af44 	bhi.w	800452e <arm_radix8_butterfly_f32+0x66>
 80046a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80046a8:	2907      	cmp	r1, #7
 80046aa:	4620      	mov	r0, r4
 80046ac:	f240 81e9 	bls.w	8004a82 <arm_radix8_butterfly_f32+0x5ba>
 80046b0:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 80046b4:	193e      	adds	r6, r7, r4
 80046b6:	1935      	adds	r5, r6, r4
 80046b8:	9c03      	ldr	r4, [sp, #12]
 80046ba:	9000      	str	r0, [sp, #0]
 80046bc:	4622      	mov	r2, r4
 80046be:	3201      	adds	r2, #1
 80046c0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80046c4:	9900      	ldr	r1, [sp, #0]
 80046c6:	1828      	adds	r0, r5, r0
 80046c8:	eb00 0e01 	add.w	lr, r0, r1
 80046cc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80046ce:	440a      	add	r2, r1
 80046d0:	eb04 0c01 	add.w	ip, r4, r1
 80046d4:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80046d8:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 80046dc:	9a00      	ldr	r2, [sp, #0]
 80046de:	940f      	str	r4, [sp, #60]	; 0x3c
 80046e0:	00ed      	lsls	r5, r5, #3
 80046e2:	9511      	str	r5, [sp, #68]	; 0x44
 80046e4:	00d5      	lsls	r5, r2, #3
 80046e6:	950d      	str	r5, [sp, #52]	; 0x34
 80046e8:	9d01      	ldr	r5, [sp, #4]
 80046ea:	3508      	adds	r5, #8
 80046ec:	9516      	str	r5, [sp, #88]	; 0x58
 80046ee:	9d02      	ldr	r5, [sp, #8]
 80046f0:	3508      	adds	r5, #8
 80046f2:	0114      	lsls	r4, r2, #4
 80046f4:	9517      	str	r5, [sp, #92]	; 0x5c
 80046f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80046f8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80046fa:	940e      	str	r4, [sp, #56]	; 0x38
 80046fc:	00c0      	lsls	r0, r0, #3
 80046fe:	9010      	str	r0, [sp, #64]	; 0x40
 8004700:	18aa      	adds	r2, r5, r2
 8004702:	9207      	str	r2, [sp, #28]
 8004704:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004706:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004708:	18aa      	adds	r2, r5, r2
 800470a:	9208      	str	r2, [sp, #32]
 800470c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800470e:	18aa      	adds	r2, r5, r2
 8004710:	9209      	str	r2, [sp, #36]	; 0x24
 8004712:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004716:	f10e 0204 	add.w	r2, lr, #4
 800471a:	920a      	str	r2, [sp, #40]	; 0x28
 800471c:	00c9      	lsls	r1, r1, #3
 800471e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004720:	310c      	adds	r1, #12
 8004722:	00f6      	lsls	r6, r6, #3
 8004724:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8004728:	9114      	str	r1, [sp, #80]	; 0x50
 800472a:	18a9      	adds	r1, r5, r2
 800472c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800472e:	9612      	str	r6, [sp, #72]	; 0x48
 8004730:	00ff      	lsls	r7, r7, #3
 8004732:	19ae      	adds	r6, r5, r6
 8004734:	3008      	adds	r0, #8
 8004736:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800473a:	9606      	str	r6, [sp, #24]
 800473c:	9019      	str	r0, [sp, #100]	; 0x64
 800473e:	18aa      	adds	r2, r5, r2
 8004740:	0164      	lsls	r4, r4, #5
 8004742:	19ee      	adds	r6, r5, r7
 8004744:	f10c 000c 	add.w	r0, ip, #12
 8004748:	9713      	str	r7, [sp, #76]	; 0x4c
 800474a:	9604      	str	r6, [sp, #16]
 800474c:	9015      	str	r0, [sp, #84]	; 0x54
 800474e:	9103      	str	r1, [sp, #12]
 8004750:	9205      	str	r2, [sp, #20]
 8004752:	f104 0208 	add.w	r2, r4, #8
 8004756:	9218      	str	r2, [sp, #96]	; 0x60
 8004758:	f04f 0801 	mov.w	r8, #1
 800475c:	2200      	movs	r2, #0
 800475e:	f102 0108 	add.w	r1, r2, #8
 8004762:	460f      	mov	r7, r1
 8004764:	910b      	str	r1, [sp, #44]	; 0x2c
 8004766:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004768:	188e      	adds	r6, r1, r2
 800476a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800476c:	188d      	adds	r5, r1, r2
 800476e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8004770:	188c      	adds	r4, r1, r2
 8004772:	9919      	ldr	r1, [sp, #100]	; 0x64
 8004774:	1888      	adds	r0, r1, r2
 8004776:	9914      	ldr	r1, [sp, #80]	; 0x50
 8004778:	eb01 0c02 	add.w	ip, r1, r2
 800477c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800477e:	440a      	add	r2, r1
 8004780:	9903      	ldr	r1, [sp, #12]
 8004782:	edd1 fa00 	vldr	s31, [r1]
 8004786:	9905      	ldr	r1, [sp, #20]
 8004788:	ed91 fa00 	vldr	s30, [r1]
 800478c:	9904      	ldr	r1, [sp, #16]
 800478e:	edd1 ea00 	vldr	s29, [r1]
 8004792:	9906      	ldr	r1, [sp, #24]
 8004794:	ed91 ea00 	vldr	s28, [r1]
 8004798:	9909      	ldr	r1, [sp, #36]	; 0x24
 800479a:	edd1 da00 	vldr	s27, [r1]
 800479e:	9908      	ldr	r1, [sp, #32]
 80047a0:	ed91 da00 	vldr	s26, [r1]
 80047a4:	9907      	ldr	r1, [sp, #28]
 80047a6:	edd1 ca00 	vldr	s25, [r1]
 80047aa:	9903      	ldr	r1, [sp, #12]
 80047ac:	ed91 ca01 	vldr	s24, [r1, #4]
 80047b0:	9905      	ldr	r1, [sp, #20]
 80047b2:	edd1 ba01 	vldr	s23, [r1, #4]
 80047b6:	9904      	ldr	r1, [sp, #16]
 80047b8:	edd1 aa01 	vldr	s21, [r1, #4]
 80047bc:	9906      	ldr	r1, [sp, #24]
 80047be:	ed91 aa01 	vldr	s20, [r1, #4]
 80047c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047c4:	edd1 7a01 	vldr	s15, [r1, #4]
 80047c8:	9908      	ldr	r1, [sp, #32]
 80047ca:	edcd 7a00 	vstr	s15, [sp]
 80047ce:	edd1 7a01 	vldr	s15, [r1, #4]
 80047d2:	9907      	ldr	r1, [sp, #28]
 80047d4:	edcd 7a01 	vstr	s15, [sp, #4]
 80047d8:	edd1 7a01 	vldr	s15, [r1, #4]
 80047dc:	eb0a 0e07 	add.w	lr, sl, r7
 80047e0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80047e2:	edcd 7a02 	vstr	s15, [sp, #8]
 80047e6:	eb0c 010a 	add.w	r1, ip, sl
 80047ea:	4456      	add	r6, sl
 80047ec:	4455      	add	r5, sl
 80047ee:	4454      	add	r4, sl
 80047f0:	4450      	add	r0, sl
 80047f2:	4452      	add	r2, sl
 80047f4:	46c4      	mov	ip, r8
 80047f6:	e001      	b.n	80047fc <arm_radix8_butterfly_f32+0x334>
 80047f8:	3f3504f3 	.word	0x3f3504f3
 80047fc:	ed96 5a00 	vldr	s10, [r6]
 8004800:	ed52 9a01 	vldr	s19, [r2, #-4]
 8004804:	ed11 6a01 	vldr	s12, [r1, #-4]
 8004808:	edd0 7a00 	vldr	s15, [r0]
 800480c:	ed17 7a01 	vldr	s14, [r7, #-4]
 8004810:	edde 3a00 	vldr	s7, [lr]
 8004814:	ed94 3a00 	vldr	s6, [r4]
 8004818:	ed95 2a00 	vldr	s4, [r5]
 800481c:	ed9e 0a01 	vldr	s0, [lr, #4]
 8004820:	ee33 8a85 	vadd.f32	s16, s7, s10
 8004824:	ee32 1a06 	vadd.f32	s2, s4, s12
 8004828:	ee33 4a29 	vadd.f32	s8, s6, s19
 800482c:	ee77 4a87 	vadd.f32	s9, s15, s14
 8004830:	ee78 1a04 	vadd.f32	s3, s16, s8
 8004834:	ee71 6a24 	vadd.f32	s13, s2, s9
 8004838:	ee32 2a46 	vsub.f32	s4, s4, s12
 800483c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8004840:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004844:	ed8e 6a00 	vstr	s12, [lr]
 8004848:	edd0 8a01 	vldr	s17, [r0, #4]
 800484c:	ed95 9a01 	vldr	s18, [r5, #4]
 8004850:	edd1 2a00 	vldr	s5, [r1]
 8004854:	ed97 7a00 	vldr	s14, [r7]
 8004858:	edd4 0a01 	vldr	s1, [r4, #4]
 800485c:	ed96 6a01 	vldr	s12, [r6, #4]
 8004860:	edd2 5a00 	vldr	s11, [r2]
 8004864:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8004868:	ee33 3a69 	vsub.f32	s6, s6, s19
 800486c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8004870:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8004874:	ee38 4a44 	vsub.f32	s8, s16, s8
 8004878:	ee38 7a87 	vadd.f32	s14, s17, s14
 800487c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8004880:	ee79 2a22 	vadd.f32	s5, s18, s5
 8004884:	ee75 8a69 	vsub.f32	s17, s10, s19
 8004888:	ee32 9a27 	vadd.f32	s18, s4, s15
 800488c:	ee35 5a29 	vadd.f32	s10, s10, s19
 8004890:	ee72 7a67 	vsub.f32	s15, s4, s15
 8004894:	ee30 2a06 	vadd.f32	s4, s0, s12
 8004898:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800489c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80048a0:	ee32 9a08 	vadd.f32	s18, s4, s16
 80048a4:	ee68 8a8b 	vmul.f32	s17, s17, s22
 80048a8:	ee32 2a48 	vsub.f32	s4, s4, s16
 80048ac:	ee71 4a64 	vsub.f32	s9, s2, s9
 80048b0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80048b4:	ee32 1a87 	vadd.f32	s2, s5, s14
 80048b8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80048bc:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80048c0:	ee30 6a46 	vsub.f32	s12, s0, s12
 80048c4:	ee73 0a29 	vadd.f32	s1, s6, s19
 80048c8:	ee36 0a28 	vadd.f32	s0, s12, s17
 80048cc:	ee33 3a69 	vsub.f32	s6, s6, s19
 80048d0:	ee32 7a64 	vsub.f32	s14, s4, s9
 80048d4:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80048d8:	ee36 6a68 	vsub.f32	s12, s12, s17
 80048dc:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80048e0:	ee75 8a85 	vadd.f32	s17, s11, s10
 80048e4:	ee74 3a22 	vadd.f32	s7, s8, s5
 80048e8:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80048ec:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80048f0:	ee79 1a41 	vsub.f32	s3, s18, s2
 80048f4:	ee39 8aa8 	vadd.f32	s16, s19, s17
 80048f8:	ee76 5a43 	vsub.f32	s11, s12, s6
 80048fc:	ee74 2a62 	vsub.f32	s5, s8, s5
 8004900:	ee72 4a24 	vadd.f32	s9, s4, s9
 8004904:	ee30 4a60 	vsub.f32	s8, s0, s1
 8004908:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800490c:	ee30 0a20 	vadd.f32	s0, s0, s1
 8004910:	ee77 9a85 	vadd.f32	s19, s15, s10
 8004914:	ee36 6a03 	vadd.f32	s12, s12, s6
 8004918:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800491c:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8004920:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8004924:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8004928:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800492c:	ee39 1a01 	vadd.f32	s2, s18, s2
 8004930:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8004934:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8004938:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800493c:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8004940:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8004944:	ee35 3a03 	vadd.f32	s6, s10, s6
 8004948:	ee72 6a66 	vsub.f32	s13, s4, s13
 800494c:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8004950:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8004954:	ed9d 4a02 	vldr	s8, [sp, #8]
 8004958:	ed8e 1a01 	vstr	s2, [lr, #4]
 800495c:	ee77 3a63 	vsub.f32	s7, s14, s7
 8004960:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8004964:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004968:	ed86 3a00 	vstr	s6, [r6]
 800496c:	ee30 9a89 	vadd.f32	s18, s1, s18
 8004970:	ee32 2a05 	vadd.f32	s4, s4, s10
 8004974:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8004978:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800497c:	ee67 2a22 	vmul.f32	s5, s14, s5
 8004980:	ee64 1a00 	vmul.f32	s3, s8, s0
 8004984:	ee27 7a24 	vmul.f32	s14, s14, s9
 8004988:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800498c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8004990:	ee64 8a28 	vmul.f32	s17, s8, s17
 8004994:	ed9d 4a00 	vldr	s8, [sp]
 8004998:	edc6 6a01 	vstr	s13, [r6, #4]
 800499c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80049a0:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 80049a4:	ee64 9a29 	vmul.f32	s19, s8, s19
 80049a8:	ee24 4a25 	vmul.f32	s8, s8, s11
 80049ac:	ee30 7a87 	vadd.f32	s14, s1, s14
 80049b0:	ee74 4a84 	vadd.f32	s9, s9, s8
 80049b4:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80049b8:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80049bc:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80049c0:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80049c4:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80049c8:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80049cc:	ee75 1a21 	vadd.f32	s3, s10, s3
 80049d0:	ee30 0a68 	vsub.f32	s0, s0, s17
 80049d4:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80049d8:	ee70 0a84 	vadd.f32	s1, s1, s8
 80049dc:	ee36 6a67 	vsub.f32	s12, s12, s15
 80049e0:	44dc      	add	ip, fp
 80049e2:	45e1      	cmp	r9, ip
 80049e4:	ed84 9a00 	vstr	s18, [r4]
 80049e8:	edc4 3a01 	vstr	s7, [r4, #4]
 80049ec:	449e      	add	lr, r3
 80049ee:	ed02 7a01 	vstr	s14, [r2, #-4]
 80049f2:	edc2 2a00 	vstr	s5, [r2]
 80049f6:	441e      	add	r6, r3
 80049f8:	ed85 2a00 	vstr	s4, [r5]
 80049fc:	ed85 8a01 	vstr	s16, [r5, #4]
 8004a00:	441c      	add	r4, r3
 8004a02:	ed47 1a01 	vstr	s3, [r7, #-4]
 8004a06:	ed87 0a00 	vstr	s0, [r7]
 8004a0a:	441a      	add	r2, r3
 8004a0c:	ed41 4a01 	vstr	s9, [r1, #-4]
 8004a10:	edc1 9a00 	vstr	s19, [r1]
 8004a14:	441d      	add	r5, r3
 8004a16:	edc0 0a00 	vstr	s1, [r0]
 8004a1a:	441f      	add	r7, r3
 8004a1c:	ed80 6a01 	vstr	s12, [r0, #4]
 8004a20:	4419      	add	r1, r3
 8004a22:	4418      	add	r0, r3
 8004a24:	f63f aeea 	bhi.w	80047fc <arm_radix8_butterfly_f32+0x334>
 8004a28:	9a03      	ldr	r2, [sp, #12]
 8004a2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a2c:	440a      	add	r2, r1
 8004a2e:	9203      	str	r2, [sp, #12]
 8004a30:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004a32:	9a05      	ldr	r2, [sp, #20]
 8004a34:	440a      	add	r2, r1
 8004a36:	9205      	str	r2, [sp, #20]
 8004a38:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8004a3a:	9a04      	ldr	r2, [sp, #16]
 8004a3c:	440a      	add	r2, r1
 8004a3e:	9204      	str	r2, [sp, #16]
 8004a40:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004a42:	9a06      	ldr	r2, [sp, #24]
 8004a44:	440a      	add	r2, r1
 8004a46:	9206      	str	r2, [sp, #24]
 8004a48:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004a4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a4c:	440a      	add	r2, r1
 8004a4e:	9209      	str	r2, [sp, #36]	; 0x24
 8004a50:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004a52:	9a08      	ldr	r2, [sp, #32]
 8004a54:	440a      	add	r2, r1
 8004a56:	9208      	str	r2, [sp, #32]
 8004a58:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004a5a:	9a07      	ldr	r2, [sp, #28]
 8004a5c:	440a      	add	r2, r1
 8004a5e:	9207      	str	r2, [sp, #28]
 8004a60:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a64:	f108 0801 	add.w	r8, r8, #1
 8004a68:	3208      	adds	r2, #8
 8004a6a:	4588      	cmp	r8, r1
 8004a6c:	920a      	str	r2, [sp, #40]	; 0x28
 8004a6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004a70:	f47f ae75 	bne.w	800475e <arm_radix8_butterfly_f32+0x296>
 8004a74:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	46c3      	mov	fp, r8
 8004a7c:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 8004a80:	e532      	b.n	80044e8 <arm_radix8_butterfly_f32+0x20>
 8004a82:	b01d      	add	sp, #116	; 0x74
 8004a84:	ecbd 8b10 	vpop	{d8-d15}
 8004a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004a8c <__errno>:
 8004a8c:	4b01      	ldr	r3, [pc, #4]	; (8004a94 <__errno+0x8>)
 8004a8e:	6818      	ldr	r0, [r3, #0]
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	2000000c 	.word	0x2000000c

08004a98 <__libc_init_array>:
 8004a98:	b570      	push	{r4, r5, r6, lr}
 8004a9a:	4d0d      	ldr	r5, [pc, #52]	; (8004ad0 <__libc_init_array+0x38>)
 8004a9c:	4c0d      	ldr	r4, [pc, #52]	; (8004ad4 <__libc_init_array+0x3c>)
 8004a9e:	1b64      	subs	r4, r4, r5
 8004aa0:	10a4      	asrs	r4, r4, #2
 8004aa2:	2600      	movs	r6, #0
 8004aa4:	42a6      	cmp	r6, r4
 8004aa6:	d109      	bne.n	8004abc <__libc_init_array+0x24>
 8004aa8:	4d0b      	ldr	r5, [pc, #44]	; (8004ad8 <__libc_init_array+0x40>)
 8004aaa:	4c0c      	ldr	r4, [pc, #48]	; (8004adc <__libc_init_array+0x44>)
 8004aac:	f000 f9ce 	bl	8004e4c <_init>
 8004ab0:	1b64      	subs	r4, r4, r5
 8004ab2:	10a4      	asrs	r4, r4, #2
 8004ab4:	2600      	movs	r6, #0
 8004ab6:	42a6      	cmp	r6, r4
 8004ab8:	d105      	bne.n	8004ac6 <__libc_init_array+0x2e>
 8004aba:	bd70      	pop	{r4, r5, r6, pc}
 8004abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ac0:	4798      	blx	r3
 8004ac2:	3601      	adds	r6, #1
 8004ac4:	e7ee      	b.n	8004aa4 <__libc_init_array+0xc>
 8004ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aca:	4798      	blx	r3
 8004acc:	3601      	adds	r6, #1
 8004ace:	e7f2      	b.n	8004ab6 <__libc_init_array+0x1e>
 8004ad0:	080182e0 	.word	0x080182e0
 8004ad4:	080182e0 	.word	0x080182e0
 8004ad8:	080182e0 	.word	0x080182e0
 8004adc:	080182e4 	.word	0x080182e4

08004ae0 <memset>:
 8004ae0:	4402      	add	r2, r0
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d100      	bne.n	8004aea <memset+0xa>
 8004ae8:	4770      	bx	lr
 8004aea:	f803 1b01 	strb.w	r1, [r3], #1
 8004aee:	e7f9      	b.n	8004ae4 <memset+0x4>

08004af0 <log10f>:
 8004af0:	b508      	push	{r3, lr}
 8004af2:	ed2d 8b02 	vpush	{d8}
 8004af6:	eeb0 8a40 	vmov.f32	s16, s0
 8004afa:	f000 f855 	bl	8004ba8 <__ieee754_log10f>
 8004afe:	4b14      	ldr	r3, [pc, #80]	; (8004b50 <log10f+0x60>)
 8004b00:	f993 3000 	ldrsb.w	r3, [r3]
 8004b04:	3301      	adds	r3, #1
 8004b06:	d014      	beq.n	8004b32 <log10f+0x42>
 8004b08:	eeb4 8a48 	vcmp.f32	s16, s16
 8004b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b10:	d60f      	bvs.n	8004b32 <log10f+0x42>
 8004b12:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1a:	d80a      	bhi.n	8004b32 <log10f+0x42>
 8004b1c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b24:	d108      	bne.n	8004b38 <log10f+0x48>
 8004b26:	f7ff ffb1 	bl	8004a8c <__errno>
 8004b2a:	2322      	movs	r3, #34	; 0x22
 8004b2c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8004b54 <log10f+0x64>
 8004b30:	6003      	str	r3, [r0, #0]
 8004b32:	ecbd 8b02 	vpop	{d8}
 8004b36:	bd08      	pop	{r3, pc}
 8004b38:	f7ff ffa8 	bl	8004a8c <__errno>
 8004b3c:	ecbd 8b02 	vpop	{d8}
 8004b40:	2321      	movs	r3, #33	; 0x21
 8004b42:	6003      	str	r3, [r0, #0]
 8004b44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004b48:	4803      	ldr	r0, [pc, #12]	; (8004b58 <log10f+0x68>)
 8004b4a:	f000 b889 	b.w	8004c60 <nanf>
 8004b4e:	bf00      	nop
 8004b50:	20000070 	.word	0x20000070
 8004b54:	ff800000 	.word	0xff800000
 8004b58:	080182d4 	.word	0x080182d4

08004b5c <sqrtf>:
 8004b5c:	b508      	push	{r3, lr}
 8004b5e:	ed2d 8b02 	vpush	{d8}
 8004b62:	eeb0 8a40 	vmov.f32	s16, s0
 8004b66:	f000 f877 	bl	8004c58 <__ieee754_sqrtf>
 8004b6a:	4b0d      	ldr	r3, [pc, #52]	; (8004ba0 <sqrtf+0x44>)
 8004b6c:	f993 3000 	ldrsb.w	r3, [r3]
 8004b70:	3301      	adds	r3, #1
 8004b72:	d011      	beq.n	8004b98 <sqrtf+0x3c>
 8004b74:	eeb4 8a48 	vcmp.f32	s16, s16
 8004b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b7c:	d60c      	bvs.n	8004b98 <sqrtf+0x3c>
 8004b7e:	eddf 8a09 	vldr	s17, [pc, #36]	; 8004ba4 <sqrtf+0x48>
 8004b82:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b8a:	d505      	bpl.n	8004b98 <sqrtf+0x3c>
 8004b8c:	f7ff ff7e 	bl	8004a8c <__errno>
 8004b90:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004b94:	2321      	movs	r3, #33	; 0x21
 8004b96:	6003      	str	r3, [r0, #0]
 8004b98:	ecbd 8b02 	vpop	{d8}
 8004b9c:	bd08      	pop	{r3, pc}
 8004b9e:	bf00      	nop
 8004ba0:	20000070 	.word	0x20000070
 8004ba4:	00000000 	.word	0x00000000

08004ba8 <__ieee754_log10f>:
 8004ba8:	b508      	push	{r3, lr}
 8004baa:	ee10 2a10 	vmov	r2, s0
 8004bae:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8004bb2:	ed2d 8b02 	vpush	{d8}
 8004bb6:	d108      	bne.n	8004bca <__ieee754_log10f+0x22>
 8004bb8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004c40 <__ieee754_log10f+0x98>
 8004bbc:	eddf 7a21 	vldr	s15, [pc, #132]	; 8004c44 <__ieee754_log10f+0x9c>
 8004bc0:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8004bc4:	ecbd 8b02 	vpop	{d8}
 8004bc8:	bd08      	pop	{r3, pc}
 8004bca:	2a00      	cmp	r2, #0
 8004bcc:	da02      	bge.n	8004bd4 <__ieee754_log10f+0x2c>
 8004bce:	ee30 7a40 	vsub.f32	s14, s0, s0
 8004bd2:	e7f3      	b.n	8004bbc <__ieee754_log10f+0x14>
 8004bd4:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8004bd8:	db02      	blt.n	8004be0 <__ieee754_log10f+0x38>
 8004bda:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004bde:	e7f1      	b.n	8004bc4 <__ieee754_log10f+0x1c>
 8004be0:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8004be4:	bfbf      	itttt	lt
 8004be6:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 8004c48 <__ieee754_log10f+0xa0>
 8004bea:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8004bee:	f06f 0118 	mvnlt.w	r1, #24
 8004bf2:	ee17 2a90 	vmovlt	r2, s15
 8004bf6:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8004bfa:	bfa8      	it	ge
 8004bfc:	2100      	movge	r1, #0
 8004bfe:	3b7f      	subs	r3, #127	; 0x7f
 8004c00:	440b      	add	r3, r1
 8004c02:	0fd9      	lsrs	r1, r3, #31
 8004c04:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8004c08:	ee07 3a90 	vmov	s15, r3
 8004c0c:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8004c10:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 8004c14:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8004c18:	ee00 3a10 	vmov	s0, r3
 8004c1c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8004c20:	f000 f824 	bl	8004c6c <__ieee754_logf>
 8004c24:	eddf 7a09 	vldr	s15, [pc, #36]	; 8004c4c <__ieee754_log10f+0xa4>
 8004c28:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004c2c:	eddf 7a08 	vldr	s15, [pc, #32]	; 8004c50 <__ieee754_log10f+0xa8>
 8004c30:	eea8 0a27 	vfma.f32	s0, s16, s15
 8004c34:	eddf 7a07 	vldr	s15, [pc, #28]	; 8004c54 <__ieee754_log10f+0xac>
 8004c38:	eea8 0a27 	vfma.f32	s0, s16, s15
 8004c3c:	e7c2      	b.n	8004bc4 <__ieee754_log10f+0x1c>
 8004c3e:	bf00      	nop
 8004c40:	cc000000 	.word	0xcc000000
 8004c44:	00000000 	.word	0x00000000
 8004c48:	4c000000 	.word	0x4c000000
 8004c4c:	3ede5bd9 	.word	0x3ede5bd9
 8004c50:	355427db 	.word	0x355427db
 8004c54:	3e9a2080 	.word	0x3e9a2080

08004c58 <__ieee754_sqrtf>:
 8004c58:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004c5c:	4770      	bx	lr
	...

08004c60 <nanf>:
 8004c60:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004c68 <nanf+0x8>
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	7fc00000 	.word	0x7fc00000

08004c6c <__ieee754_logf>:
 8004c6c:	ee10 3a10 	vmov	r3, s0
 8004c70:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8004c74:	d106      	bne.n	8004c84 <__ieee754_logf+0x18>
 8004c76:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8004e0c <__ieee754_logf+0x1a0>
 8004c7a:	eddf 7a65 	vldr	s15, [pc, #404]	; 8004e10 <__ieee754_logf+0x1a4>
 8004c7e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8004c82:	4770      	bx	lr
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	da02      	bge.n	8004c8e <__ieee754_logf+0x22>
 8004c88:	ee30 7a40 	vsub.f32	s14, s0, s0
 8004c8c:	e7f5      	b.n	8004c7a <__ieee754_logf+0xe>
 8004c8e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004c92:	db02      	blt.n	8004c9a <__ieee754_logf+0x2e>
 8004c94:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004c98:	4770      	bx	lr
 8004c9a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c9e:	bfb8      	it	lt
 8004ca0:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 8004e14 <__ieee754_logf+0x1a8>
 8004ca4:	485c      	ldr	r0, [pc, #368]	; (8004e18 <__ieee754_logf+0x1ac>)
 8004ca6:	bfbe      	ittt	lt
 8004ca8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8004cac:	f06f 0118 	mvnlt.w	r1, #24
 8004cb0:	ee17 3a90 	vmovlt	r3, s15
 8004cb4:	ea4f 52e3 	mov.w	r2, r3, asr #23
 8004cb8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004cbc:	4418      	add	r0, r3
 8004cbe:	bfa8      	it	ge
 8004cc0:	2100      	movge	r1, #0
 8004cc2:	3a7f      	subs	r2, #127	; 0x7f
 8004cc4:	440a      	add	r2, r1
 8004cc6:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 8004cca:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 8004cce:	4319      	orrs	r1, r3
 8004cd0:	ee00 1a10 	vmov	s0, r1
 8004cd4:	4951      	ldr	r1, [pc, #324]	; (8004e1c <__ieee754_logf+0x1b0>)
 8004cd6:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 8004cda:	f103 000f 	add.w	r0, r3, #15
 8004cde:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004ce2:	4001      	ands	r1, r0
 8004ce4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004ce8:	bb89      	cbnz	r1, 8004d4e <__ieee754_logf+0xe2>
 8004cea:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf2:	d10f      	bne.n	8004d14 <__ieee754_logf+0xa8>
 8004cf4:	2a00      	cmp	r2, #0
 8004cf6:	f000 8085 	beq.w	8004e04 <__ieee754_logf+0x198>
 8004cfa:	ee07 2a90 	vmov	s15, r2
 8004cfe:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8004e20 <__ieee754_logf+0x1b4>
 8004d02:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8004e24 <__ieee754_logf+0x1b8>
 8004d06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d0a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004d0e:	eea7 0a87 	vfma.f32	s0, s15, s14
 8004d12:	4770      	bx	lr
 8004d14:	eddf 6a44 	vldr	s13, [pc, #272]	; 8004e28 <__ieee754_logf+0x1bc>
 8004d18:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004d1c:	eee0 7a66 	vfms.f32	s15, s0, s13
 8004d20:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004d24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d28:	b912      	cbnz	r2, 8004d30 <__ieee754_logf+0xc4>
 8004d2a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004d2e:	4770      	bx	lr
 8004d30:	ee07 2a90 	vmov	s15, r2
 8004d34:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8004e20 <__ieee754_logf+0x1b4>
 8004d38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d3c:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8004d40:	ee37 0a40 	vsub.f32	s0, s14, s0
 8004d44:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8004e24 <__ieee754_logf+0x1b8>
 8004d48:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8004d4c:	4770      	bx	lr
 8004d4e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8004d52:	ee70 7a27 	vadd.f32	s15, s0, s15
 8004d56:	eddf 5a35 	vldr	s11, [pc, #212]	; 8004e2c <__ieee754_logf+0x1c0>
 8004d5a:	eddf 4a35 	vldr	s9, [pc, #212]	; 8004e30 <__ieee754_logf+0x1c4>
 8004d5e:	4935      	ldr	r1, [pc, #212]	; (8004e34 <__ieee754_logf+0x1c8>)
 8004d60:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8004d64:	4419      	add	r1, r3
 8004d66:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 8004d6a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004d6e:	430b      	orrs	r3, r1
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	ee07 2a90 	vmov	s15, r2
 8004d76:	ee26 5a06 	vmul.f32	s10, s12, s12
 8004d7a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004d7e:	ee25 7a05 	vmul.f32	s14, s10, s10
 8004d82:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8004e38 <__ieee754_logf+0x1cc>
 8004d86:	eee7 7a25 	vfma.f32	s15, s14, s11
 8004d8a:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8004e3c <__ieee754_logf+0x1d0>
 8004d8e:	eee7 5a87 	vfma.f32	s11, s15, s14
 8004d92:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8004e40 <__ieee754_logf+0x1d4>
 8004d96:	eee7 7a24 	vfma.f32	s15, s14, s9
 8004d9a:	eddf 4a2a 	vldr	s9, [pc, #168]	; 8004e44 <__ieee754_logf+0x1d8>
 8004d9e:	eee7 4a87 	vfma.f32	s9, s15, s14
 8004da2:	eddf 7a29 	vldr	s15, [pc, #164]	; 8004e48 <__ieee754_logf+0x1dc>
 8004da6:	eee4 7a87 	vfma.f32	s15, s9, s14
 8004daa:	ee67 7a85 	vmul.f32	s15, s15, s10
 8004dae:	eee5 7a87 	vfma.f32	s15, s11, s14
 8004db2:	dd1c      	ble.n	8004dee <__ieee754_logf+0x182>
 8004db4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004db8:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004dbc:	ee27 7a00 	vmul.f32	s14, s14, s0
 8004dc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004dc4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004dc8:	b922      	cbnz	r2, 8004dd4 <__ieee754_logf+0x168>
 8004dca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dce:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004dd2:	4770      	bx	lr
 8004dd4:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8004e20 <__ieee754_logf+0x1b4>
 8004dd8:	eee6 7a86 	vfma.f32	s15, s13, s12
 8004ddc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004de0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8004de4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8004e24 <__ieee754_logf+0x1b8>
 8004de8:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8004dec:	4770      	bx	lr
 8004dee:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004df2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004df6:	2a00      	cmp	r2, #0
 8004df8:	d0e9      	beq.n	8004dce <__ieee754_logf+0x162>
 8004dfa:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8004e20 <__ieee754_logf+0x1b4>
 8004dfe:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8004e02:	e7ed      	b.n	8004de0 <__ieee754_logf+0x174>
 8004e04:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8004e10 <__ieee754_logf+0x1a4>
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	cc000000 	.word	0xcc000000
 8004e10:	00000000 	.word	0x00000000
 8004e14:	4c000000 	.word	0x4c000000
 8004e18:	004afb20 	.word	0x004afb20
 8004e1c:	007ffff0 	.word	0x007ffff0
 8004e20:	3717f7d1 	.word	0x3717f7d1
 8004e24:	3f317180 	.word	0x3f317180
 8004e28:	3eaaaaab 	.word	0x3eaaaaab
 8004e2c:	3e1cd04f 	.word	0x3e1cd04f
 8004e30:	3e178897 	.word	0x3e178897
 8004e34:	ffcf5c30 	.word	0xffcf5c30
 8004e38:	3e638e29 	.word	0x3e638e29
 8004e3c:	3ecccccd 	.word	0x3ecccccd
 8004e40:	3e3a3325 	.word	0x3e3a3325
 8004e44:	3e924925 	.word	0x3e924925
 8004e48:	3f2aaaab 	.word	0x3f2aaaab

08004e4c <_init>:
 8004e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4e:	bf00      	nop
 8004e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e52:	bc08      	pop	{r3}
 8004e54:	469e      	mov	lr, r3
 8004e56:	4770      	bx	lr

08004e58 <_fini>:
 8004e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e5a:	bf00      	nop
 8004e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e5e:	bc08      	pop	{r3}
 8004e60:	469e      	mov	lr, r3
 8004e62:	4770      	bx	lr
