// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/30/2025 11:09:20"

// 
// Device: Altera 10CL040YF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module spi (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	reset_n,
	led,
	unused_pin_l6,
	led_nios,
	esc_sclk_pin_m2,
	esc_ss_n_pin_m1,
	esc_cs_export_pin_m4,
	esc_mosi_pin_m3,
	esc_miso_pin_n2,
	esc_eepdone_input_export_pin_n1,
	reserved_reset_n,
	unused_pin_p2,
	unused_pin_p1,
	unused_pin_r2);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	reset_n;
output 	led;
output 	unused_pin_l6;
output 	led_nios;
output 	esc_sclk_pin_m2;
output 	esc_ss_n_pin_m1;
output 	esc_cs_export_pin_m4;
output 	esc_mosi_pin_m3;
input 	esc_miso_pin_n2;
input 	esc_eepdone_input_export_pin_n1;
input 	reserved_reset_n;
output 	unused_pin_p2;
output 	unused_pin_p1;
output 	unused_pin_r2;

// Design Ports Information
// led	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_l6	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_nios	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_sclk_pin_m2	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_ss_n_pin_m1	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_cs_export_pin_m4	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_mosi_pin_m3	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserved_reset_n	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_p2	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_p1	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_r2	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_eepdone_input_export_pin_n1	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_miso_pin_n2	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \reserved_reset_n~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \u0|count[0]~32_combout ;
wire \u0|count[0]~33 ;
wire \u0|count[1]~34_combout ;
wire \u0|count[1]~35 ;
wire \u0|count[2]~36_combout ;
wire \u0|count[2]~37 ;
wire \u0|count[3]~38_combout ;
wire \u0|count[3]~39 ;
wire \u0|count[4]~40_combout ;
wire \u0|count[4]~41 ;
wire \u0|count[5]~42_combout ;
wire \u0|count[5]~43 ;
wire \u0|count[6]~44_combout ;
wire \u0|count[6]~45 ;
wire \u0|count[7]~46_combout ;
wire \u0|count[7]~47 ;
wire \u0|count[8]~48_combout ;
wire \u0|count[8]~49 ;
wire \u0|count[9]~50_combout ;
wire \u0|count[9]~51 ;
wire \u0|count[10]~52_combout ;
wire \u0|count[10]~53 ;
wire \u0|count[11]~54_combout ;
wire \u0|count[11]~55 ;
wire \u0|count[12]~56_combout ;
wire \u0|count[12]~57 ;
wire \u0|count[13]~58_combout ;
wire \u0|count[13]~59 ;
wire \u0|count[14]~60_combout ;
wire \u0|count[14]~61 ;
wire \u0|count[15]~62_combout ;
wire \u0|count[15]~63 ;
wire \u0|count[16]~64_combout ;
wire \u0|count[16]~65 ;
wire \u0|count[17]~66_combout ;
wire \u0|count[17]~67 ;
wire \u0|count[18]~68_combout ;
wire \u0|count[18]~69 ;
wire \u0|count[19]~70_combout ;
wire \u0|count[19]~71 ;
wire \u0|count[20]~72_combout ;
wire \u0|count[20]~73 ;
wire \u0|count[21]~74_combout ;
wire \u0|count[21]~75 ;
wire \u0|count[22]~76_combout ;
wire \u0|LessThan0~6_combout ;
wire \u0|count[22]~77 ;
wire \u0|count[23]~78_combout ;
wire \u0|LessThan0~2_combout ;
wire \u0|LessThan0~3_combout ;
wire \u0|LessThan0~4_combout ;
wire \u0|LessThan0~5_combout ;
wire \u0|LessThan0~7_combout ;
wire \u0|count[23]~79 ;
wire \u0|count[24]~80_combout ;
wire \u0|count[24]~81 ;
wire \u0|count[25]~82_combout ;
wire \u0|count[25]~83 ;
wire \u0|count[26]~84_combout ;
wire \u0|count[26]~85 ;
wire \u0|count[27]~86_combout ;
wire \u0|count[27]~87 ;
wire \u0|count[28]~88_combout ;
wire \u0|count[28]~89 ;
wire \u0|count[29]~90_combout ;
wire \u0|count[29]~91 ;
wire \u0|count[30]~92_combout ;
wire \u0|count[30]~93 ;
wire \u0|count[31]~94_combout ;
wire \u0|LessThan0~1_combout ;
wire \u0|LessThan0~0_combout ;
wire \u0|LessThan0~8_combout ;
wire \u0|led_output~0_combout ;
wire \u0|led_output~q ;
wire \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset_n~input_o ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \u1|rst_controller|r_sync_rst_chain~1_combout ;
wire \u1|rst_controller|r_sync_rst_chain~0_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u1|rst_controller|WideOr0~0_combout ;
wire \u1|rst_controller|r_sync_rst~q ;
wire \u1|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~feeder_combout ;
wire \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout ;
wire \u1|nios|cpu|D_op_cmpge~0_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|always2~0_combout ;
wire \u1|rst_controller|r_early_rst~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ;
wire \u1|nios|cpu|D_ctrl_jmp_direct~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ;
wire \u1|nios|cpu|Add1~3_combout ;
wire \u1|nios|cpu|F_pc_plus_one[0]~1 ;
wire \u1|nios|cpu|F_pc_plus_one[1]~3 ;
wire \u1|nios|cpu|F_pc_plus_one[2]~4_combout ;
wire \u1|nios|cpu|D_op_opx_rsv63~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ;
wire \u1|nios|cpu|F_iw[24]~16_combout ;
wire \u1|nios|cpu|Equal0~15_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \u1|nios|cpu|F_pc_plus_one[4]~9 ;
wire \u1|nios|cpu|F_pc_plus_one[5]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \u1|nios|cpu|D_ctrl_mem16~0_combout ;
wire \u1|nios|cpu|D_ctrl_mem16~1_combout ;
wire \u1|nios|cpu|Equal0~9_combout ;
wire \u1|nios|cpu|Equal0~16_combout ;
wire \u1|nios|cpu|Equal0~11_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \u1|nios|cpu|Equal0~12_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~5_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~6_combout ;
wire \u1|nios|cpu|Equal62~12_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~2_combout ;
wire \u1|nios|cpu|Equal62~8_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~3_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~4_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~7_combout ;
wire \u1|nios|cpu|R_ctrl_retaddr~q ;
wire \u1|nios|cpu|R_ctrl_br_nxt~0_combout ;
wire \u1|nios|cpu|R_ctrl_br_nxt~1_combout ;
wire \u1|nios|cpu|R_ctrl_br~q ;
wire \u1|nios|cpu|R_src1~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ;
wire \u1|nios|cpu|F_iw[23]~13_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57]~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \u1|nios|cpu|D_ctrl_hi_imm16~0_combout ;
wire \u1|nios|cpu|D_ctrl_hi_imm16~1_combout ;
wire \u1|nios|cpu|R_ctrl_hi_imm16~q ;
wire \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \u1|nios|cpu|E_src2[8]~15_combout ;
wire \u1|nios|cpu|Equal62~3_combout ;
wire \u1|nios|cpu|D_op_rdctl~combout ;
wire \u1|nios|cpu|R_ctrl_rd_ctl_reg~q ;
wire \u1|nios|cpu|E_alu_result~0_combout ;
wire \u1|nios|cpu|Equal62~5_combout ;
wire \u1|nios|cpu|Equal62~4_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~1_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~0_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~2_combout ;
wire \u1|nios|cpu|Equal0~13_combout ;
wire \u1|nios|cpu|R_src2_use_imm~0_combout ;
wire \u1|nios|cpu|R_src2_use_imm~1_combout ;
wire \u1|nios|cpu|R_src2_use_imm~q ;
wire \u1|nios|cpu|R_src2_lo[7]~16_combout ;
wire \u1|nios|cpu|D_logic_op[0]~1_combout ;
wire \u1|nios|cpu|E_logic_result[7]~10_combout ;
wire \u1|nios|cpu|W_alu_result[7]~10_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \u1|nios|cpu|R_ctrl_shift_rot_right~q ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[8]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ;
wire \u1|nios|cpu|F_iw[28]~58_combout ;
wire \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ;
wire \u1|esc_spi|data_to_cpu[7]~1_combout ;
wire \u1|esc_spi|data_to_cpu[9]~3_combout ;
wire \u1|esc_spi|Add1~0_combout ;
wire \u1|esc_spi|p1_slowcount[2]~0_combout ;
wire \u1|esc_spi|p1_slowcount[0]~2_combout ;
wire \u1|esc_spi|p1_slowcount[1]~1_combout ;
wire \u1|esc_spi|always11~0_combout ;
wire \u1|esc_spi|Add1~1 ;
wire \u1|esc_spi|Add1~2_combout ;
wire \u1|esc_spi|Equal9~0_combout ;
wire \u1|esc_spi|state~1_combout ;
wire \u1|esc_spi|Add1~3 ;
wire \u1|esc_spi|Add1~4_combout ;
wire \u1|esc_spi|Add1~5 ;
wire \u1|esc_spi|Add1~6_combout ;
wire \u1|esc_spi|Add1~7 ;
wire \u1|esc_spi|Add1~8_combout ;
wire \u1|esc_spi|state~0_combout ;
wire \u1|esc_spi|Equal2~0_combout ;
wire \u1|esc_spi|transaction_primed~0_combout ;
wire \u1|esc_spi|transaction_primed~q ;
wire \u1|esc_spi|transmitting~0_combout ;
wire \u1|esc_spi|transmitting~q ;
wire \u1|esc_spi|p1_data_wr_strobe~0_combout ;
wire \u1|esc_spi|p1_wr_strobe~1_combout ;
wire \u1|esc_spi|wr_strobe~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~2_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|router|Equal5~0_combout ;
wire \u1|esc_spi_cs|always0~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ;
wire \u1|nios|cpu|E_new_inst~feeder_combout ;
wire \u1|nios|cpu|E_new_inst~q ;
wire \u1|nios|cpu|D_ctrl_st~0_combout ;
wire \u1|nios|cpu|R_ctrl_st~q ;
wire \u1|nios|cpu|E_st_stall~combout ;
wire \u1|nios|cpu|d_write~q ;
wire \u1|esc_spi|p1_wr_strobe~0_combout ;
wire \u1|esc_spi|p1_data_wr_strobe~combout ;
wire \u1|esc_spi|data_wr_strobe~q ;
wire \u1|esc_spi|tx_holding_primed~0_combout ;
wire \u1|esc_spi|tx_holding_primed~q ;
wire \u1|esc_spi|TRDY~0_combout ;
wire \u1|esc_spi|status_wr_strobe~combout ;
wire \u1|esc_spi|TOE~0_combout ;
wire \u1|esc_spi|TOE~q ;
wire \u1|nios|cpu|D_ctrl_mem8~0_combout ;
wire \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ;
wire \u1|esc_spi|control_wr_strobe~combout ;
wire \u1|esc_spi|iTRDY_reg~q ;
wire \u1|esc_spi|endofpacketvalue_wr_strobe~combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[6]~feeder_combout ;
wire \u1|esc_spi|slaveselect_wr_strobe~0_combout ;
wire \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ;
wire \u1|nios|cpu|E_logic_result[8]~9_combout ;
wire \u1|nios|cpu|W_alu_result[8]~9_combout ;
wire \u1|nios|cpu|Equal62~6_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~1_combout ;
wire \u1|nios|cpu|Equal62~7_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~2_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~3_combout ;
wire \u1|nios|cpu|R_ctrl_shift_rot~q ;
wire \u1|esc_spi|data_to_cpu[9]~2_combout ;
wire \u1|nios|cpu|E_st_data[8]~10_combout ;
wire \u1|esc_spi|rd_strobe~q ;
wire \u1|esc_spi|p1_rd_strobe~0_combout ;
wire \u1|esc_spi|p1_data_rd_strobe~combout ;
wire \u1|esc_spi|data_rd_strobe~q ;
wire \u1|esc_spi|RRDY~0_combout ;
wire \u1|esc_spi|RRDY~q ;
wire \u1|esc_spi|ROE~0_combout ;
wire \u1|esc_spi|ROE~q ;
wire \u1|esc_spi|E~combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~7_combout ;
wire \u1|esc_spi|iE_reg~q ;
wire \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~6_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~8_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~10_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~1_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ;
wire \u1|nios|cpu|d_writedata[5]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ;
wire \u1|nios|cpu|E_st_data[12]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ;
wire \u1|esc_spi|data_to_cpu[14]~4_combout ;
wire \u1|esc_spi|p1_data_to_cpu[11]~26_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~15_combout ;
wire \u1|nios|cpu|F_pc_plus_one[9]~19 ;
wire \u1|nios|cpu|F_pc_plus_one[10]~20_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[10]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ;
wire \u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[12]~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~14_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~5_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \u1|nios|cpu|d_byteenable[3]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ;
wire \u1|nios|cpu|F_pc_plus_one[10]~21 ;
wire \u1|nios|cpu|F_pc_plus_one[11]~22_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[11]~13_combout ;
wire \u1|nios|cpu|D_ctrl_mem8~1_combout ;
wire \u1|nios|cpu|E_mem_byte_en[2]~1_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a46 ;
wire \u1|nios|cpu|F_iw[14]~30_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[14]~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~12_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~3_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ;
wire \u1|nios|cpu|W_rf_wr_data[15]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ;
wire \u1|nios|cpu|F_iw[31]~64_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~13_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~5_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ;
wire \u1|nios|cpu|E_mem_byte_en[3]~2_combout ;
wire \u1|nios|cpu|E_src2[23]~9_combout ;
wire \u1|nios|cpu|Equal0~6_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ;
wire \u1|nios|cpu|Equal0~10_combout ;
wire \u1|nios|cpu|D_ctrl_logic~0_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ;
wire \u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \u1|nios|cpu|R_src2_hi~0_combout ;
wire \u1|nios|cpu|Add1~64_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ;
wire \u1|nios|cpu|E_src2[29]~3_combout ;
wire \u1|nios|cpu|R_src1[31]~36_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~1_combout ;
wire \u1|nios|cpu|Equal0~5_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~0_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~2_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~q ;
wire \u1|nios|cpu|R_src2_hi[15]~1_combout ;
wire \u1|nios|cpu|R_src2_hi[15]~2_combout ;
wire \u1|nios|cpu|Add1~56_combout ;
wire \u1|nios|cpu|E_src2[30]~2_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a52 ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u1|nios|cpu|F_iw[20]~48_combout ;
wire \u1|nios|cpu|Add1~57_combout ;
wire \u1|nios|cpu|Add1~58_combout ;
wire \u1|nios|cpu|E_src2[28]~4_combout ;
wire \u1|nios|cpu|Add1~59_combout ;
wire \u1|nios|cpu|R_src1[27]~40_combout ;
wire \u1|nios|cpu|E_src2[27]~5_combout ;
wire \u1|nios|cpu|Add1~60_combout ;
wire \u1|nios|cpu|R_src1[26]~41_combout ;
wire \u1|nios|cpu|E_src2[26]~6_combout ;
wire \u1|nios|cpu|Add1~61_combout ;
wire \u1|nios|cpu|E_src2[25]~7_combout ;
wire \u1|nios|cpu|Add1~62_combout ;
wire \u1|nios|cpu|E_src2[24]~8_combout ;
wire \u1|nios|cpu|Add1~63_combout ;
wire \u1|nios|cpu|R_src1[24]~43_combout ;
wire \u1|nios|cpu|R_src1[22]~45_combout ;
wire \u1|nios|cpu|R_src1[21]~46_combout ;
wire \u1|nios|cpu|E_src2[21]~11_combout ;
wire \u1|nios|cpu|Add1~66_combout ;
wire \u1|nios|cpu|E_src2[20]~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \u1|nios|cpu|d_writedata[30]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ;
wire \u1|nios|cpu|F_iw[10]~37_combout ;
wire \u1|nios|cpu|F_iw[10]~39_combout ;
wire \u1|nios|cpu|Add1~67_combout ;
wire \u1|nios|cpu|E_src2[19]~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ;
wire \u1|nios|cpu|F_iw[9]~34_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a41 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u1|nios|cpu|F_iw[9]~35_combout ;
wire \u1|nios|cpu|F_iw[9]~36_combout ;
wire \u1|nios|cpu|Add1~68_combout ;
wire \u1|nios|cpu|R_src1[19]~48_combout ;
wire \u1|nios|cpu|Add1~69_combout ;
wire \u1|nios|cpu|R_src1[18]~49_combout ;
wire \u1|nios|cpu|E_src2[17]~0_combout ;
wire \u1|nios|cpu|Add1~20_combout ;
wire \u1|nios|cpu|E_src2[16]~1_combout ;
wire \u1|nios|cpu|Add1~21_combout ;
wire \u1|nios|cpu|R_src2_lo[15]~8_combout ;
wire \u1|nios|cpu|Add1~22_combout ;
wire \u1|nios|cpu|R_src2_lo[14]~9_combout ;
wire \u1|nios|cpu|Add1~23_combout ;
wire \u1|nios|cpu|R_src2_lo[13]~10_combout ;
wire \u1|nios|cpu|Add1~24_combout ;
wire \u1|nios|cpu|E_src1[12]~5_combout ;
wire \u1|nios|cpu|R_src2_lo[11]~12_combout ;
wire \u1|nios|cpu|Add1~26_combout ;
wire \u1|nios|cpu|E_src1[10]~7_combout ;
wire \u1|nios|cpu|R_src2_lo[10]~13_combout ;
wire \u1|nios|cpu|Add1~27_combout ;
wire \u1|nios|cpu|R_src2_lo[9]~14_combout ;
wire \u1|nios|cpu|Add1~28_combout ;
wire \u1|nios|cpu|Add1~30_combout ;
wire \u1|nios|cpu|E_src1[6]~11_combout ;
wire \u1|nios|cpu|Add1~0_combout ;
wire \u1|nios|cpu|R_src2_lo~2_combout ;
wire \u1|nios|cpu|R_src2_lo[4]~3_combout ;
wire \u1|nios|cpu|Add1~1_combout ;
wire \u1|nios|cpu|Add1~2_combout ;
wire \u1|nios|cpu|E_src1[3]~14_combout ;
wire \u1|nios|cpu|F_pc_plus_one[1]~2_combout ;
wire \u1|nios|cpu|R_src2_lo[0]~7_combout ;
wire \u1|nios|cpu|Add1~5_combout ;
wire \u1|nios|cpu|Add1~7_cout ;
wire \u1|nios|cpu|Add1~9 ;
wire \u1|nios|cpu|Add1~11 ;
wire \u1|nios|cpu|Add1~13 ;
wire \u1|nios|cpu|Add1~15 ;
wire \u1|nios|cpu|Add1~17 ;
wire \u1|nios|cpu|Add1~19 ;
wire \u1|nios|cpu|Add1~33 ;
wire \u1|nios|cpu|Add1~35 ;
wire \u1|nios|cpu|Add1~37 ;
wire \u1|nios|cpu|Add1~39 ;
wire \u1|nios|cpu|Add1~41 ;
wire \u1|nios|cpu|Add1~43 ;
wire \u1|nios|cpu|Add1~45 ;
wire \u1|nios|cpu|Add1~47 ;
wire \u1|nios|cpu|Add1~49 ;
wire \u1|nios|cpu|Add1~51 ;
wire \u1|nios|cpu|Add1~53 ;
wire \u1|nios|cpu|Add1~55 ;
wire \u1|nios|cpu|Add1~71 ;
wire \u1|nios|cpu|Add1~73 ;
wire \u1|nios|cpu|Add1~75 ;
wire \u1|nios|cpu|Add1~77 ;
wire \u1|nios|cpu|Add1~79 ;
wire \u1|nios|cpu|Add1~81 ;
wire \u1|nios|cpu|Add1~83 ;
wire \u1|nios|cpu|Add1~85 ;
wire \u1|nios|cpu|Add1~87 ;
wire \u1|nios|cpu|Add1~89 ;
wire \u1|nios|cpu|Add1~91 ;
wire \u1|nios|cpu|Add1~93 ;
wire \u1|nios|cpu|Add1~95 ;
wire \u1|nios|cpu|Add1~96_combout ;
wire \u1|nios|cpu|E_logic_result[31]~17_combout ;
wire \u1|nios|cpu|W_alu_result[31]~18_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ;
wire \u1|nios|cpu|W_rf_wr_data[31]~20_combout ;
wire \u1|nios|cpu|R_src1[30]~37_combout ;
wire \u1|nios|cpu|Add1~94_combout ;
wire \u1|nios|cpu|E_logic_result[30]~18_combout ;
wire \u1|nios|cpu|W_alu_result[30]~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a62 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ;
wire \u1|nios|cpu|W_rf_wr_data[30]~21_combout ;
wire \u1|nios|cpu|R_src1[29]~38_combout ;
wire \u1|nios|cpu|E_logic_result[29]~19_combout ;
wire \u1|nios|cpu|Add1~92_combout ;
wire \u1|nios|cpu|W_alu_result[29]~20_combout ;
wire \u1|nios|cpu|W_rf_wr_data[29]~22_combout ;
wire \u1|nios|cpu|R_src1[28]~39_combout ;
wire \u1|nios|cpu|Add1~90_combout ;
wire \u1|nios|cpu|E_logic_result[28]~20_combout ;
wire \u1|nios|cpu|W_alu_result[28]~21_combout ;
wire \u1|nios|cpu|W_rf_wr_data[28]~23_combout ;
wire \u1|nios|cpu|d_writedata[27]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a59 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ;
wire \u1|nios|cpu|Add1~88_combout ;
wire \u1|nios|cpu|E_logic_result[27]~21_combout ;
wire \u1|nios|cpu|W_alu_result[27]~22_combout ;
wire \u1|nios|cpu|W_rf_wr_data[27]~24_combout ;
wire \u1|nios|cpu|d_writedata[25]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a58 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ;
wire \u1|nios|cpu|Add1~86_combout ;
wire \u1|nios|cpu|E_logic_result[26]~22_combout ;
wire \u1|nios|cpu|W_alu_result[26]~23_combout ;
wire \u1|nios|cpu|W_rf_wr_data[26]~25_combout ;
wire \u1|nios|cpu|R_src1[25]~42_combout ;
wire \u1|nios|cpu|Add1~84_combout ;
wire \u1|nios|cpu|E_logic_result[25]~23_combout ;
wire \u1|nios|cpu|W_alu_result[25]~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[25]~26_combout ;
wire \u1|nios|cpu|R_src1[1]~34_combout ;
wire \u1|nios|cpu|E_logic_result[1]~30_combout ;
wire \u1|nios|cpu|W_alu_result[1]~17_combout ;
wire \u1|nios|cpu|E_logic_result[0]~16_combout ;
wire \u1|nios|cpu|W_alu_result[0]~16_combout ;
wire \u1|nios|cpu|av_ld_rshift8~0_combout ;
wire \u1|nios|cpu|av_ld_rshift8~1_combout ;
wire \u1|nios|cpu|E_logic_result[24]~24_combout ;
wire \u1|nios|cpu|Add1~82_combout ;
wire \u1|nios|cpu|W_alu_result[24]~25_combout ;
wire \u1|nios|cpu|W_rf_wr_data[24]~27_combout ;
wire \u1|nios|cpu|R_src1[23]~44_combout ;
wire \u1|nios|cpu|Add1~80_combout ;
wire \u1|nios|cpu|E_logic_result[23]~25_combout ;
wire \u1|nios|cpu|W_alu_result[23]~26_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~11_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~3_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[23]~28_combout ;
wire \u1|nios|cpu|E_src2[22]~10_combout ;
wire \u1|nios|cpu|Add1~65_combout ;
wire \u1|nios|cpu|Add1~78_combout ;
wire \u1|nios|cpu|E_logic_result[22]~26_combout ;
wire \u1|nios|cpu|W_alu_result[22]~27_combout ;
wire \u1|nios|cpu|W_rf_wr_data[22]~29_combout ;
wire \u1|nios|cpu|d_writedata[29]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a61 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ;
wire \u1|nios|cpu|E_logic_result[21]~27_combout ;
wire \u1|nios|cpu|Add1~76_combout ;
wire \u1|nios|cpu|W_alu_result[21]~28_combout ;
wire \u1|nios|cpu|W_rf_wr_data[21]~30_combout ;
wire \u1|nios|cpu|R_src1[20]~47_combout ;
wire \u1|nios|cpu|E_logic_result[20]~28_combout ;
wire \u1|nios|cpu|Add1~74_combout ;
wire \u1|nios|cpu|W_alu_result[20]~29_combout ;
wire \u1|nios|cpu|W_rf_wr_data[20]~31_combout ;
wire \u1|nios|cpu|E_st_data[19]~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a51 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~7_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ;
wire \u1|nios|cpu|E_logic_result[19]~29_combout ;
wire \u1|nios|cpu|Add1~72_combout ;
wire \u1|nios|cpu|W_alu_result[19]~30_combout ;
wire \u1|nios|cpu|W_rf_wr_data[19]~32_combout ;
wire \u1|nios|cpu|E_st_data[16]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ;
wire \u1|nios|cpu|E_st_data[21]~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ;
wire \u1|nios|cpu|E_st_data[22]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a53 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ;
wire \u1|nios|cpu|F_iw[21]~47_combout ;
wire \u1|nios|cpu|E_src2[18]~14_combout ;
wire \u1|nios|cpu|E_logic_result[18]~31_combout ;
wire \u1|nios|cpu|Add1~70_combout ;
wire \u1|nios|cpu|W_alu_result[18]~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~10_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~2_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[18]~33_combout ;
wire \u1|nios|cpu|E_src1[17]~0_combout ;
wire \u1|nios|cpu|Add1~54_combout ;
wire \u1|nios|cpu|Equal62~11_combout ;
wire \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ;
wire \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \u1|nios|cpu|Add1~97 ;
wire \u1|nios|cpu|Add1~98_combout ;
wire \u1|nios|cpu|D_logic_op_raw[1]~0_combout ;
wire \u1|nios|cpu|E_logic_result[16]~2_combout ;
wire \u1|nios|cpu|E_logic_result[15]~3_combout ;
wire \u1|nios|cpu|E_logic_result[14]~4_combout ;
wire \u1|nios|cpu|Equal127~0_combout ;
wire \u1|nios|cpu|R_src2_lo[12]~11_combout ;
wire \u1|nios|cpu|E_logic_result[12]~5_combout ;
wire \u1|nios|cpu|E_logic_result[10]~7_combout ;
wire \u1|nios|cpu|E_logic_result[13]~11_combout ;
wire \u1|nios|cpu|Equal127~1_combout ;
wire \u1|nios|cpu|E_logic_result[6]~13_combout ;
wire \u1|nios|cpu|Equal127~2_combout ;
wire \u1|nios|cpu|Equal127~3_combout ;
wire \u1|nios|cpu|Equal127~4_combout ;
wire \u1|nios|cpu|Equal127~7_combout ;
wire \u1|nios|cpu|Equal127~8_combout ;
wire \u1|nios|cpu|Equal127~5_combout ;
wire \u1|nios|cpu|Equal127~6_combout ;
wire \u1|nios|cpu|Equal127~9_combout ;
wire \u1|nios|cpu|D_logic_op_raw[0]~1_combout ;
wire \u1|nios|cpu|E_cmp_result~0_combout ;
wire \u1|nios|cpu|E_cmp_result~1_combout ;
wire \u1|nios|cpu|W_cmp_result~q ;
wire \u1|nios|cpu|Equal0~19_combout ;
wire \u1|nios|cpu|R_ctrl_br_uncond~q ;
wire \u1|nios|cpu|F_pc_sel_nxt~0_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[15]~8_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[15]~9_combout ;
wire \u1|nios|cpu|F_pc_plus_one[11]~23 ;
wire \u1|nios|cpu|F_pc_plus_one[12]~24_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[12]~12_combout ;
wire \u1|nios|cpu|F_pc_plus_one[12]~25 ;
wire \u1|nios|cpu|F_pc_plus_one[13]~26_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[13]~11_combout ;
wire \u1|nios|cpu|F_pc_plus_one[13]~27 ;
wire \u1|nios|cpu|F_pc_plus_one[14]~28_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[14]~21_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[14]~10_combout ;
wire \u1|nios|cpu|F_pc_plus_one[14]~29 ;
wire \u1|nios|cpu|F_pc_plus_one[15]~30_combout ;
wire \u1|nios|cpu|E_logic_result[17]~1_combout ;
wire \u1|nios|cpu|W_alu_result[17]~0_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~8_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~0_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[17]~9_combout ;
wire \u1|nios|cpu|d_writedata[31]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a63 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout ;
wire \u1|nios|cpu|F_iw[31]~65_combout ;
wire \u1|nios|cpu|E_src1[16]~1_combout ;
wire \u1|nios|cpu|Add1~52_combout ;
wire \u1|nios|cpu|W_alu_result[16]~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[16]~10_combout ;
wire \u1|nios|cpu|E_st_data[20]~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~12_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~4_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte1_data_en~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[14]~12_combout ;
wire \u1|nios|cpu|E_st_data[18]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a50 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u1|nios|cpu|F_iw[18]~50_combout ;
wire \u1|nios|cpu|F_iw[18]~51_combout ;
wire \u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \u1|nios|cpu|wait_for_one_post_bret_inst~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ;
wire \u1|nios|cpu|hbreak_pending_nxt~0_combout ;
wire \u1|nios|cpu|hbreak_pending~q ;
wire \u1|nios|cpu|hbreak_req~0_combout ;
wire \u1|nios|cpu|F_iw[18]~52_combout ;
wire \u1|nios|cpu|E_src1[14]~3_combout ;
wire \u1|nios|cpu|Add1~48_combout ;
wire \u1|nios|cpu|W_alu_result[14]~3_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u1|nios|cpu|F_iw[17]~53_combout ;
wire \u1|nios|cpu|F_iw[17]~54_combout ;
wire \u1|nios|cpu|F_iw[17]~55_combout ;
wire \u1|nios|cpu|E_src1[13]~4_combout ;
wire \u1|nios|cpu|Add1~46_combout ;
wire \u1|nios|cpu|W_alu_result[13]~4_combout ;
wire \u1|nios|cpu|W_rf_wr_data[13]~13_combout ;
wire \u1|nios|cpu|E_st_data[17]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~14_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~6_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[12]~14_combout ;
wire \u1|nios|cpu|E_st_data[14]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~6_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[11]~15_combout ;
wire \u1|nios|cpu|d_writedata[26]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ;
wire \u1|nios|cpu|F_iw[30]~62_combout ;
wire \u1|nios|cpu|F_iw[30]~63_combout ;
wire \u1|nios|cpu|E_src1[11]~6_combout ;
wire \u1|nios|cpu|E_logic_result[11]~6_combout ;
wire \u1|nios|cpu|Add1~42_combout ;
wire \u1|nios|cpu|W_alu_result[11]~6_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a42 ;
wire \u1|nios|cpu|F_iw[10]~38_combout ;
wire \u1|esc_spi|SSO_reg~feeder_combout ;
wire \u1|esc_spi|SSO_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[10]~2_combout ;
wire \u1|esc_spi|p1_data_to_cpu[10]~3_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[2]~8_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[2]~0_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[2]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[10]~3_combout ;
wire \u1|nios|cpu|E_st_data[13]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ;
wire \u1|nios|cpu|F_iw[29]~60_combout ;
wire \u1|nios|cpu|F_iw[29]~61_combout ;
wire \u1|nios|cpu|E_src1[9]~8_combout ;
wire \u1|nios|cpu|F_pc_plus_one[5]~11 ;
wire \u1|nios|cpu|F_pc_plus_one[6]~13 ;
wire \u1|nios|cpu|F_pc_plus_one[7]~14_combout ;
wire \u1|nios|cpu|E_logic_result[9]~8_combout ;
wire \u1|nios|cpu|Add1~38_combout ;
wire \u1|nios|cpu|W_alu_result[9]~8_combout ;
wire \u1|nios|cpu|W_rf_wr_data[9]~16_combout ;
wire \u1|nios|cpu|E_st_data[9]~9_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~9_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~1_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[8]~17_combout ;
wire \u1|nios|cpu|R_src2_lo[8]~15_combout ;
wire \u1|nios|cpu|Add1~29_combout ;
wire \u1|nios|cpu|Add1~36_combout ;
wire \u1|nios|cpu|F_pc_plus_one[6]~12_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[6]~18_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a39 ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~20_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~31_combout ;
wire \u1|esc_spi|iRRDY_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[7]~32_combout ;
wire \u1|esc_spi|SCLK_reg~0_combout ;
wire \u1|esc_spi|SCLK_reg~1_combout ;
wire \u1|esc_spi|SCLK_reg~q ;
wire \u1|esc_spi|shift_reg~2_combout ;
wire \u1|esc_spi|write_tx_holding~combout ;
wire \u1|esc_spi|tx_holding_reg[5]~feeder_combout ;
wire \u1|esc_spi|tx_holding_reg[2]~feeder_combout ;
wire \esc_miso_pin_n2~input_o ;
wire \u1|esc_spi|MISO_reg~0_combout ;
wire \u1|esc_spi|MISO_reg~q ;
wire \u1|esc_spi|tx_holding_reg[0]~feeder_combout ;
wire \u1|esc_spi|shift_reg~10_combout ;
wire \u1|esc_spi|shift_reg[4]~11_combout ;
wire \u1|esc_spi|shift_reg~9_combout ;
wire \u1|esc_spi|shift_reg~8_combout ;
wire \u1|esc_spi|shift_reg~7_combout ;
wire \u1|esc_spi|tx_holding_reg[4]~feeder_combout ;
wire \u1|esc_spi|shift_reg~6_combout ;
wire \u1|esc_spi|shift_reg~5_combout ;
wire \u1|esc_spi|shift_reg~4_combout ;
wire \u1|esc_spi|shift_reg~3_combout ;
wire \u1|esc_spi|rx_holding_reg[7]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~21_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout ;
wire \u1|nios|cpu|av_ld_byte0_data[1]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[7]~18_combout ;
wire \u1|nios|cpu|E_st_data[10]~0_combout ;
wire \u1|esc_spi|write_shift_reg~0_combout ;
wire \u1|esc_spi|always6~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~34_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~35_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~36_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~24_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a38 ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~23_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout ;
wire \u1|nios|cpu|W_rf_wr_data[6]~19_combout ;
wire \u1|nios|cpu|E_st_data[15]~8_combout ;
wire \u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[15]~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~11_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a47 ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[15]~2_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~2_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ;
wire \u1|nios|cpu|D_ctrl_ld_signed~0_combout ;
wire \u1|nios|cpu|D_ctrl_ld_signed~1_combout ;
wire \u1|nios|cpu|R_ctrl_ld_signed~q ;
wire \u1|nios|cpu|av_fill_bit~0_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[2]~9_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[13]~24_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~13_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a45 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[13]~1_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~4_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a37 ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~8_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~11_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~10_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~12_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~13_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~9_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~10_combout ;
wire \u1|nios|cpu|W_rf_wr_data[5]~5_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~14_combout ;
wire \u1|esc_spi|iTOE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[4]~15_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~16_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~12_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~11_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~13_combout ;
wire \u1|nios|cpu|W_rf_wr_data[4]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~17_combout ;
wire \u1|esc_spi|iROE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[3]~18_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~19_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~16_combout ;
wire \u1|nios|cpu|W_rf_wr_data[3]~7_combout ;
wire \u1|nios|cpu|d_writedata[28]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout ;
wire \u1|nios|cpu|F_iw[28]~59_combout ;
wire \u1|nios|cpu|E_src1[8]~9_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[9]~8_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[10]~7_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[11]~6_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[12]~5_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[13]~11_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[14]~4_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[15]~3_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[16]~2_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[17]~1_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[18]~16_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[19]~19_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[20]~21_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[21]~23_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[22]~31_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[23]~30_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[24]~29_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[25]~28_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[26]~27_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[27]~26_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[28]~25_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[29]~24_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[30]~22_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[31]~20_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~1_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~2_combout ;
wire \u1|nios|cpu|R_ctrl_shift_logical~q ;
wire \u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ;
wire \u1|nios|cpu|R_ctrl_rot_right~q ;
wire \u1|nios|cpu|E_shift_rot_fill_bit~0_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[0]~18_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[1]~17_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[2]~15_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[3]~14_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[4]~12_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[5]~0_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[6]~13_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[7]~10_combout ;
wire \u1|mm_interconnect_0|router|Equal2~1_combout ;
wire \u1|mm_interconnect_0|router|Equal1~0_combout ;
wire \u1|mm_interconnect_0|router|Equal2~0_combout ;
wire \u1|mm_interconnect_0|router|Equal2~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|write~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[2]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[2]~4_combout ;
wire \u1|esc_spi|data_to_cpu[1]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[2]~5_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a34 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7_combout ;
wire \u1|nios|cpu|W_rf_wr_data[2]~4_combout ;
wire \u1|nios|cpu|R_src2_lo[5]~0_combout ;
wire \u1|nios|cpu|E_logic_result[5]~0_combout ;
wire \u1|nios|cpu|W_alu_result[5]~12_combout ;
wire \u1|mm_interconnect_0|router|always1~0_combout ;
wire \u1|mm_interconnect_0|router|always1~1_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~3_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent|m0_write~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~1_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|router|Equal3~0_combout ;
wire \u1|led|always0~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|led_s1_agent|m0_write~1_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ;
wire \u1|nios|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \u1|nios|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \u1|nios|cpu|Equal146~0_combout ;
wire \u1|nios|cpu|D_ctrl_mem32~0_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \u1|nios|cpu|av_ld_aligning_data~q ;
wire \u1|esc_spi|EOP~11_combout ;
wire \u1|esc_spi|EOP~12_combout ;
wire \u1|esc_spi|EOP~13_combout ;
wire \u1|esc_spi|EOP~2_combout ;
wire \u1|esc_spi|EOP~3_combout ;
wire \u1|esc_spi|EOP~1_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[0]~feeder_combout ;
wire \u1|esc_spi|EOP~0_combout ;
wire \u1|esc_spi|EOP~4_combout ;
wire \u1|esc_spi|EOP~8_combout ;
wire \u1|esc_spi|EOP~6_combout ;
wire \u1|esc_spi|EOP~5_combout ;
wire \u1|esc_spi|EOP~7_combout ;
wire \u1|esc_spi|EOP~9_combout ;
wire \u1|esc_spi|EOP~10_combout ;
wire \u1|esc_spi|EOP~14_combout ;
wire \u1|esc_spi|EOP~q ;
wire \u1|esc_spi|p1_data_to_cpu[9]~28_combout ;
wire \u1|esc_spi|iEOP_reg~q ;
wire \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~27_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~29_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~30_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~16_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~7_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~feeder_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a33 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout ;
wire \u1|esc_spi|p1_data_to_cpu[1]~20_combout ;
wire \u1|esc_spi|p1_data_to_cpu[1]~21_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~18_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~19_combout ;
wire \u1|nios|cpu|W_rf_wr_data[1]~8_combout ;
wire \u1|nios|cpu|E_st_data[23]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a55 ;
wire \u1|nios|cpu|F_iw[23]~14_combout ;
wire \u1|nios|cpu|F_iw[23]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u1|nios|cpu|F_iw[7]~43_combout ;
wire \u1|nios|cpu|F_iw[7]~44_combout ;
wire \u1|nios|cpu|R_src2_lo[1]~6_combout ;
wire \u1|nios|cpu|Add1~4_combout ;
wire \u1|nios|cpu|Add1~10_combout ;
wire \u1|nios|cpu|E_mem_byte_en[1]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ;
wire \u1|nios|cpu|F_iw[27]~56_combout ;
wire \u1|nios|cpu|F_iw[27]~57_combout ;
wire \u1|nios|cpu|R_src1[0]~35_combout ;
wire \u1|nios|cpu|Add1~8_combout ;
wire \u1|nios|cpu|E_mem_byte_en[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ;
wire \u1|nios|cpu|F_iw[26]~20_combout ;
wire \u1|nios|cpu|F_iw[26]~21_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ;
wire \u1|nios|cpu|Equal0~17_combout ;
wire \u1|nios|cpu|D_dst_regnum[2]~2_combout ;
wire \u1|nios|cpu|D_dst_regnum[4]~6_combout ;
wire \u1|nios|cpu|E_src1[7]~10_combout ;
wire \u1|nios|cpu|Add1~34_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[5]~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \u1|nios|cpu|F_iw[11]~22_combout ;
wire \u1|nios|cpu|Equal62~14_combout ;
wire \u1|nios|cpu|Equal62~10_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~0_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~1_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ;
wire \u1|nios|cpu|R_ctrl_force_src2_zero~q ;
wire \u1|nios|cpu|R_src2_lo[3]~1_combout ;
wire \u1|nios|cpu|R_src2_lo[3]~4_combout ;
wire \u1|nios|cpu|E_logic_result[3]~14_combout ;
wire \u1|nios|cpu|Add1~14_combout ;
wire \u1|nios|cpu|W_alu_result[3]~14_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a57 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ;
wire \u1|nios|cpu|F_iw[25]~18_combout ;
wire \u1|nios|cpu|F_iw[25]~19_combout ;
wire \u1|nios|cpu|D_dst_regnum[3]~5_combout ;
wire \u1|nios|cpu|d_writedata[24]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ;
wire \u1|nios|cpu|F_iw[24]~17_combout ;
wire \u1|nios|cpu|D_dst_regnum[2]~3_combout ;
wire \u1|nios|cpu|E_st_data[11]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a44 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u1|nios|cpu|F_iw[12]~26_combout ;
wire \u1|nios|cpu|F_iw[12]~25_combout ;
wire \u1|nios|cpu|F_iw[12]~27_combout ;
wire \u1|nios|cpu|Equal62~13_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ;
wire \u1|nios|cpu|Equal0~14_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \u1|nios|cpu|D_op_opx_rsv63~5_combout ;
wire \u1|nios|cpu|Equal62~1_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ;
wire \u1|nios|cpu|Equal62~2_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \u1|nios|cpu|D_op_opx_rsv00~0_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ;
wire \u1|nios|cpu|D_dst_regnum[1]~0_combout ;
wire \u1|nios|cpu|D_dst_regnum[1]~1_combout ;
wire \u1|nios|cpu|E_src1[4]~13_combout ;
wire \u1|nios|cpu|Add1~16_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[2]~5_combout ;
wire \u1|nios|cpu|F_pc_plus_one[2]~5 ;
wire \u1|nios|cpu|F_pc_plus_one[3]~7 ;
wire \u1|nios|cpu|F_pc_plus_one[4]~8_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[4]~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ;
wire \u1|nios|cpu|F_iw[6]~45_combout ;
wire \u1|nios|cpu|F_iw[6]~46_combout ;
wire \u1|nios|cpu|E_src1[2]~15_combout ;
wire \u1|nios|cpu|F_pc_plus_one[0]~0_combout ;
wire \u1|nios|cpu|Add1~12_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[0]~7_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a35 ;
wire \u1|nios|cpu|F_iw[3]~6_combout ;
wire \u1|nios|cpu|F_iw[3]~7_combout ;
wire \u1|nios|cpu|D_ctrl_jmp_direct~1_combout ;
wire \u1|nios|cpu|R_ctrl_jmp_direct~q ;
wire \u1|nios|cpu|R_src1~32_combout ;
wire \u1|nios|cpu|E_src1[5]~12_combout ;
wire \u1|nios|cpu|F_pc_plus_one[3]~6_combout ;
wire \u1|nios|cpu|Add1~18_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[3]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u1|nios|cpu|F_iw[0]~0_combout ;
wire \u1|nios|cpu|F_iw[0]~1_combout ;
wire \u1|nios|cpu|Equal0~4_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ;
wire \u1|nios|cpu|D_logic_op[1]~0_combout ;
wire \u1|nios|cpu|E_logic_result[4]~12_combout ;
wire \u1|nios|cpu|W_alu_result[4]~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \u1|nios|cpu|F_iw[1]~2_combout ;
wire \u1|nios|cpu|F_iw[1]~3_combout ;
wire \u1|nios|cpu|D_ctrl_ld~2_combout ;
wire \u1|nios|cpu|D_ctrl_ld~3_combout ;
wire \u1|nios|cpu|R_ctrl_ld~q ;
wire \u1|nios|cpu|d_read_nxt~combout ;
wire \u1|nios|cpu|d_read~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|ram|wren~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a54 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u1|nios|cpu|F_iw[22]~11_combout ;
wire \u1|nios|cpu|F_iw[22]~10_combout ;
wire \u1|nios|cpu|F_iw[22]~12_combout ;
wire \u1|nios|cpu|D_dst_regnum[0]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux|src_payload~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \u1|nios|cpu|F_iw[13]~23_combout ;
wire \u1|nios|cpu|Equal62~9_combout ;
wire \u1|nios|cpu|hbreak_enabled~0_combout ;
wire \u1|nios|cpu|hbreak_enabled~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ;
wire \u1|nios|cpu|F_iw[19]~49_combout ;
wire \u1|nios|cpu|E_src1[15]~2_combout ;
wire \u1|nios|cpu|Add1~50_combout ;
wire \u1|nios|cpu|W_alu_result[15]~2_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u1|nios|cpu|F_iw[8]~41_combout ;
wire \u1|nios|cpu|F_iw[8]~40_combout ;
wire \u1|nios|cpu|F_iw[8]~42_combout ;
wire \u1|nios|cpu|R_src2_lo[2]~5_combout ;
wire \u1|nios|cpu|E_logic_result[2]~15_combout ;
wire \u1|nios|cpu|W_alu_result[2]~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \u1|nios|cpu|F_iw[2]~4_combout ;
wire \u1|nios|cpu|F_iw[2]~5_combout ;
wire \u1|nios|cpu|Equal0~2_combout ;
wire \u1|nios|cpu|D_op_opx_rsv17~0_combout ;
wire \u1|nios|cpu|D_ctrl_break~0_combout ;
wire \u1|nios|cpu|R_ctrl_break~q ;
wire \u1|nios|cpu|F_pc_sel_nxt.10~1_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[7]~17_combout ;
wire \u1|nios|cpu|F_pc_plus_one[7]~15 ;
wire \u1|nios|cpu|F_pc_plus_one[8]~16_combout ;
wire \u1|nios|cpu|Add1~40_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[8]~16_combout ;
wire \u1|nios|cpu|F_pc_plus_one[8]~17 ;
wire \u1|nios|cpu|F_pc_plus_one[9]~18_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[9]~22_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[9]~15_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~0_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux|WideOr1~combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout ;
wire \u1|nios|cpu|F_iw[4]~8_combout ;
wire \u1|nios|cpu|F_iw[4]~9_combout ;
wire \u1|nios|cpu|Equal0~3_combout ;
wire \u1|nios|cpu|D_ctrl_exception~0_combout ;
wire \u1|nios|cpu|D_ctrl_exception~1_combout ;
wire \u1|nios|cpu|D_ctrl_exception~2_combout ;
wire \u1|nios|cpu|D_ctrl_exception~3_combout ;
wire \u1|nios|cpu|D_ctrl_exception~4_combout ;
wire \u1|nios|cpu|D_ctrl_exception~5_combout ;
wire \u1|nios|cpu|D_ctrl_exception~6_combout ;
wire \u1|nios|cpu|R_ctrl_exception~q ;
wire \u1|nios|cpu|F_pc_sel_nxt.10~0_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[1]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5]~feeder_combout ;
wire \u1|nios|cpu|F_iw[5]~28_combout ;
wire \u1|nios|cpu|F_iw[5]~29_combout ;
wire \u1|nios|cpu|Equal0~7_combout ;
wire \u1|nios|cpu|Equal0~8_combout ;
wire \u1|nios|cpu|D_ctrl_logic~combout ;
wire \u1|nios|cpu|R_ctrl_logic~q ;
wire \u1|nios|cpu|W_alu_result[10]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ;
wire \u1|nios|cpu|F_iw[15]~33_combout ;
wire \u1|nios|cpu|D_op_eret~combout ;
wire \u1|nios|cpu|D_op_wrctl~combout ;
wire \u1|nios|cpu|R_ctrl_wrctl_inst~q ;
wire \u1|nios|cpu|E_wrctl_status~1_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~2_combout ;
wire \u1|nios|cpu|W_estatus_reg~q ;
wire \u1|nios|cpu|E_wrctl_status~0_combout ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \u1|nios|cpu|E_wrctl_bstatus~0_combout ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_bstatus_reg~q ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ;
wire \u1|nios|cpu|W_status_reg_pie~q ;
wire \u1|nios|cpu|W_ienable_reg_nxt~0_combout ;
wire \u1|nios|cpu|W_ienable_reg[0]~0_combout ;
wire \u1|esc_spi|irq_reg~0_combout ;
wire \u1|esc_spi|irq_reg~2_combout ;
wire \u1|esc_spi|irq_reg~1_combout ;
wire \u1|esc_spi|irq_reg~3_combout ;
wire \u1|esc_spi|irq_reg~q ;
wire \u1|nios|cpu|W_ipending_reg_nxt[0]~0_combout ;
wire \u1|nios|cpu|D_iw[2]~0_combout ;
wire \u1|nios|cpu|F_iw[14]~31_combout ;
wire \u1|nios|cpu|F_iw[14]~32_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~3_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~4_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~2_combout ;
wire \u1|nios|cpu|E_alu_sub~0_combout ;
wire \u1|nios|cpu|E_alu_sub~q ;
wire \u1|nios|cpu|Add1~25_combout ;
wire \u1|nios|cpu|Add1~44_combout ;
wire \u1|nios|cpu|W_alu_result[12]~5_combout ;
wire \u1|mm_interconnect_0|router|Equal1~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux|update_grant~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \u1|nios|cpu|F_iw[16]~24_combout ;
wire \u1|nios|cpu|Equal62~0_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~2_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~5_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~3_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~4_combout ;
wire \u1|nios|cpu|R_ctrl_br_cmp~q ;
wire \u1|nios|cpu|E_control_rd_data[0]~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~1_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~2_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~3_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~0_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[0]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[0]~1_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout ;
wire \esc_eepdone_input_export_pin_n1~input_o ;
wire \u1|esc_eepdone_input|read_mux_out~combout ;
wire \u1|esc_spi_cs|Equal0~0_combout ;
wire \u1|esc_spi_cs|always0~1_combout ;
wire \u1|esc_spi_cs|always0~0_combout ;
wire \u1|esc_spi_cs|data_out~0_combout ;
wire \u1|esc_spi_cs|data_out~q ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[0]~2_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[0]~1_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[0]~3_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~2_combout ;
wire \u1|nios|cpu|R_src2_lo[6]~17_combout ;
wire \u1|nios|cpu|Add1~31_combout ;
wire \u1|nios|cpu|Add1~32_combout ;
wire \u1|nios|cpu|W_alu_result[6]~11_combout ;
wire \u1|mm_interconnect_0|router|Equal5~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src1_valid~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ;
wire \u1|led|always0~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ;
wire \u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ;
wire \u1|nios|cpu|i_read_nxt~0_combout ;
wire \u1|nios|cpu|i_read~q ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75]~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ;
wire \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ;
wire \u1|nios|cpu|F_valid~0_combout ;
wire \u1|nios|cpu|D_valid~q ;
wire \u1|nios|cpu|R_valid~feeder_combout ;
wire \u1|nios|cpu|R_valid~q ;
wire \u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_waiting_for_data~q ;
wire \u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ;
wire \u1|nios|cpu|E_stall~3_combout ;
wire \u1|nios|cpu|E_stall~4_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[0]~6 ;
wire \u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[1]~8 ;
wire \u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[2]~10 ;
wire \u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[3]~12 ;
wire \u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ;
wire \u1|nios|cpu|E_stall~1_combout ;
wire \u1|nios|cpu|E_stall~0_combout ;
wire \u1|nios|cpu|E_stall~2_combout ;
wire \u1|nios|cpu|E_stall~5_combout ;
wire \u1|nios|cpu|E_valid_from_R~0_combout ;
wire \u1|nios|cpu|E_valid_from_R~q ;
wire \u1|nios|cpu|W_valid~0_combout ;
wire \u1|nios|cpu|W_valid~q ;
wire \u1|nios|cpu|Equal0~18_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~1_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~0_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~2_combout ;
wire \u1|nios|cpu|R_wr_dst_reg~q ;
wire \u1|nios|cpu|W_rf_wren~combout ;
wire \u1|led|always0~2_combout ;
wire \u1|led|data_out~0_combout ;
wire \u1|led|data_out~q ;
wire \u1|esc_spi|Equal9~1_combout ;
wire \u1|esc_spi|stateZero~q ;
wire \u1|esc_spi|SS_n~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre ;
wire [31:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [37:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg ;
wire [31:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|count ;
wire [31:0] \u1|nios|cpu|W_alu_result ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata ;
wire [31:0] \u1|nios|cpu|E_src1 ;
wire [1:0] \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [8:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address ;
wire [31:0] \u1|nios|cpu|E_shift_rot_result ;
wire [4:0] \u1|rst_controller|altera_reset_synchronizer_int_chain ;
wire [31:0] \u1|nios|cpu|E_src2 ;
wire [0:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg ;
wire [7:0] \u1|nios|cpu|av_ld_byte1_data ;
wire [31:0] \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter ;
wire [1:0] \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [4:0] \u1|nios|cpu|E_shift_rot_cnt ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_001|saved_grant ;
wire [7:0] \u1|nios|cpu|av_ld_byte2_data ;
wire [2:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize ;
wire [31:0] \u1|nios|cpu|d_writedata ;
wire [1:0] \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [1:0] \u1|nios|cpu|R_logic_op ;
wire [15:0] \u1|esc_spi|spi_slave_select_reg ;
wire [7:0] \u1|esc_spi|shift_reg ;
wire [7:0] \u1|nios|cpu|av_ld_byte3_data ;
wire [1:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out ;
wire [1:0] \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr ;
wire [2:0] \u1|esc_spi|slowcount ;
wire [15:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre ;
wire [4:0] \u1|esc_spi|state ;
wire [4:0] \u1|nios|cpu|R_dst_regnum ;
wire [15:0] \u1|esc_spi|spi_slave_select_holding_reg ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg ;
wire [7:0] \u1|esc_spi|tx_holding_reg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [0:0] \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg ;
wire [37:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo ;
wire [0:0] \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg ;
wire [31:0] \u1|nios|cpu|W_ipending_reg ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg ;
wire [0:0] \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg ;
wire [1:0] \u1|nios|cpu|av_ld_align_cycle ;
wire [1:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter ;
wire [1:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux|saved_grant ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used ;
wire [3:0] \u1|rst_controller|r_sync_rst_chain ;
wire [31:0] \u1|nios|cpu|D_iw ;
wire [7:0] \u1|nios|cpu|av_ld_byte0_data ;
wire [31:0] \u1|nios|cpu|W_control_rd_data ;
wire [15:0] \u1|nios|cpu|F_pc ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|address_reg_a ;
wire [1:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir ;
wire [31:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre ;
wire [1:0] \u1|nios|cpu|R_compare_op ;
wire [31:0] \u1|nios|cpu|E_arith_src1 ;
wire [31:0] \u1|nios|cpu|W_ienable_reg ;
wire [10:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg ;
wire [93:0] \u1|mm_interconnect_0|cmd_mux|src_data ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [1:0] \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable ;
wire [93:0] \u1|mm_interconnect_0|cmd_mux_001|src_data ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|decode3|eq_node ;
wire [3:0] \u1|nios|cpu|d_byteenable ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata ;
wire [3:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable ;
wire [15:0] \u1|esc_spi|data_to_cpu ;
wire [31:0] \u1|led|readdata ;
wire [31:0] \u1|esc_eepdone_input|readdata ;
wire [31:0] \u1|esc_spi_cs|readdata ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg ;
wire [15:0] \u1|esc_spi|endofpacketvalue_reg ;
wire [7:0] \u1|esc_spi|rx_holding_reg ;
wire [1:0] \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [35:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [17:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [17:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a33  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a34  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a35  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a37  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a38  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a39  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a57  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a58  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a59  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a44  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a45  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a46  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a53  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a54  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a55  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a41  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a42  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a47  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a50  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a51  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a52  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a61  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a62  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a63  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

// Location: IOOBUF_X54_Y43_N16
cyclone10lp_io_obuf \led~output (
	.i(!\u0|led_output~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cyclone10lp_io_obuf \unused_pin_l6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_l6),
	.obar());
// synopsys translate_off
defparam \unused_pin_l6~output .bus_hold = "false";
defparam \unused_pin_l6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cyclone10lp_io_obuf \led_nios~output (
	.i(\u1|led|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_nios),
	.obar());
// synopsys translate_off
defparam \led_nios~output .bus_hold = "false";
defparam \led_nios~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cyclone10lp_io_obuf \esc_sclk_pin_m2~output (
	.i(!\u1|esc_spi|SCLK_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_sclk_pin_m2),
	.obar());
// synopsys translate_off
defparam \esc_sclk_pin_m2~output .bus_hold = "false";
defparam \esc_sclk_pin_m2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cyclone10lp_io_obuf \esc_ss_n_pin_m1~output (
	.i(\u1|esc_spi|SS_n~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_ss_n_pin_m1),
	.obar());
// synopsys translate_off
defparam \esc_ss_n_pin_m1~output .bus_hold = "false";
defparam \esc_ss_n_pin_m1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cyclone10lp_io_obuf \esc_cs_export_pin_m4~output (
	.i(!\u1|esc_spi_cs|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_cs_export_pin_m4),
	.obar());
// synopsys translate_off
defparam \esc_cs_export_pin_m4~output .bus_hold = "false";
defparam \esc_cs_export_pin_m4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cyclone10lp_io_obuf \esc_mosi_pin_m3~output (
	.i(\u1|esc_spi|shift_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_mosi_pin_m3),
	.obar());
// synopsys translate_off
defparam \esc_mosi_pin_m3~output .bus_hold = "false";
defparam \esc_mosi_pin_m3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cyclone10lp_io_obuf \unused_pin_p2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_p2),
	.obar());
// synopsys translate_off
defparam \unused_pin_p2~output .bus_hold = "false";
defparam \unused_pin_p2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cyclone10lp_io_obuf \unused_pin_p1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_p1),
	.obar());
// synopsys translate_off
defparam \unused_pin_p1~output .bus_hold = "false";
defparam \unused_pin_p1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cyclone10lp_io_obuf \unused_pin_r2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_r2),
	.obar());
// synopsys translate_off
defparam \unused_pin_r2~output .bus_hold = "false";
defparam \unused_pin_r2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cyclone10lp_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cyclone10lp_lcell_comb \u0|count[0]~32 (
// Equation(s):
// \u0|count[0]~32_combout  = \u0|count [0] $ (VCC)
// \u0|count[0]~33  = CARRY(\u0|count [0])

	.dataa(gnd),
	.datab(\u0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|count[0]~32_combout ),
	.cout(\u0|count[0]~33 ));
// synopsys translate_off
defparam \u0|count[0]~32 .lut_mask = 16'h33CC;
defparam \u0|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N1
dffeas \u0|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[0] .is_wysiwyg = "true";
defparam \u0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cyclone10lp_lcell_comb \u0|count[1]~34 (
// Equation(s):
// \u0|count[1]~34_combout  = (\u0|count [1] & (!\u0|count[0]~33 )) # (!\u0|count [1] & ((\u0|count[0]~33 ) # (GND)))
// \u0|count[1]~35  = CARRY((!\u0|count[0]~33 ) # (!\u0|count [1]))

	.dataa(gnd),
	.datab(\u0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[0]~33 ),
	.combout(\u0|count[1]~34_combout ),
	.cout(\u0|count[1]~35 ));
// synopsys translate_off
defparam \u0|count[1]~34 .lut_mask = 16'h3C3F;
defparam \u0|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N3
dffeas \u0|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[1] .is_wysiwyg = "true";
defparam \u0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cyclone10lp_lcell_comb \u0|count[2]~36 (
// Equation(s):
// \u0|count[2]~36_combout  = (\u0|count [2] & (\u0|count[1]~35  $ (GND))) # (!\u0|count [2] & (!\u0|count[1]~35  & VCC))
// \u0|count[2]~37  = CARRY((\u0|count [2] & !\u0|count[1]~35 ))

	.dataa(gnd),
	.datab(\u0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[1]~35 ),
	.combout(\u0|count[2]~36_combout ),
	.cout(\u0|count[2]~37 ));
// synopsys translate_off
defparam \u0|count[2]~36 .lut_mask = 16'hC30C;
defparam \u0|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N5
dffeas \u0|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[2] .is_wysiwyg = "true";
defparam \u0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cyclone10lp_lcell_comb \u0|count[3]~38 (
// Equation(s):
// \u0|count[3]~38_combout  = (\u0|count [3] & (!\u0|count[2]~37 )) # (!\u0|count [3] & ((\u0|count[2]~37 ) # (GND)))
// \u0|count[3]~39  = CARRY((!\u0|count[2]~37 ) # (!\u0|count [3]))

	.dataa(\u0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[2]~37 ),
	.combout(\u0|count[3]~38_combout ),
	.cout(\u0|count[3]~39 ));
// synopsys translate_off
defparam \u0|count[3]~38 .lut_mask = 16'h5A5F;
defparam \u0|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N7
dffeas \u0|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[3] .is_wysiwyg = "true";
defparam \u0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cyclone10lp_lcell_comb \u0|count[4]~40 (
// Equation(s):
// \u0|count[4]~40_combout  = (\u0|count [4] & (\u0|count[3]~39  $ (GND))) # (!\u0|count [4] & (!\u0|count[3]~39  & VCC))
// \u0|count[4]~41  = CARRY((\u0|count [4] & !\u0|count[3]~39 ))

	.dataa(gnd),
	.datab(\u0|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[3]~39 ),
	.combout(\u0|count[4]~40_combout ),
	.cout(\u0|count[4]~41 ));
// synopsys translate_off
defparam \u0|count[4]~40 .lut_mask = 16'hC30C;
defparam \u0|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N9
dffeas \u0|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[4] .is_wysiwyg = "true";
defparam \u0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cyclone10lp_lcell_comb \u0|count[5]~42 (
// Equation(s):
// \u0|count[5]~42_combout  = (\u0|count [5] & (!\u0|count[4]~41 )) # (!\u0|count [5] & ((\u0|count[4]~41 ) # (GND)))
// \u0|count[5]~43  = CARRY((!\u0|count[4]~41 ) # (!\u0|count [5]))

	.dataa(\u0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[4]~41 ),
	.combout(\u0|count[5]~42_combout ),
	.cout(\u0|count[5]~43 ));
// synopsys translate_off
defparam \u0|count[5]~42 .lut_mask = 16'h5A5F;
defparam \u0|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N11
dffeas \u0|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[5] .is_wysiwyg = "true";
defparam \u0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cyclone10lp_lcell_comb \u0|count[6]~44 (
// Equation(s):
// \u0|count[6]~44_combout  = (\u0|count [6] & (\u0|count[5]~43  $ (GND))) # (!\u0|count [6] & (!\u0|count[5]~43  & VCC))
// \u0|count[6]~45  = CARRY((\u0|count [6] & !\u0|count[5]~43 ))

	.dataa(\u0|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[5]~43 ),
	.combout(\u0|count[6]~44_combout ),
	.cout(\u0|count[6]~45 ));
// synopsys translate_off
defparam \u0|count[6]~44 .lut_mask = 16'hA50A;
defparam \u0|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N13
dffeas \u0|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[6] .is_wysiwyg = "true";
defparam \u0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cyclone10lp_lcell_comb \u0|count[7]~46 (
// Equation(s):
// \u0|count[7]~46_combout  = (\u0|count [7] & (!\u0|count[6]~45 )) # (!\u0|count [7] & ((\u0|count[6]~45 ) # (GND)))
// \u0|count[7]~47  = CARRY((!\u0|count[6]~45 ) # (!\u0|count [7]))

	.dataa(gnd),
	.datab(\u0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[6]~45 ),
	.combout(\u0|count[7]~46_combout ),
	.cout(\u0|count[7]~47 ));
// synopsys translate_off
defparam \u0|count[7]~46 .lut_mask = 16'h3C3F;
defparam \u0|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N15
dffeas \u0|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[7] .is_wysiwyg = "true";
defparam \u0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cyclone10lp_lcell_comb \u0|count[8]~48 (
// Equation(s):
// \u0|count[8]~48_combout  = (\u0|count [8] & (\u0|count[7]~47  $ (GND))) # (!\u0|count [8] & (!\u0|count[7]~47  & VCC))
// \u0|count[8]~49  = CARRY((\u0|count [8] & !\u0|count[7]~47 ))

	.dataa(gnd),
	.datab(\u0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[7]~47 ),
	.combout(\u0|count[8]~48_combout ),
	.cout(\u0|count[8]~49 ));
// synopsys translate_off
defparam \u0|count[8]~48 .lut_mask = 16'hC30C;
defparam \u0|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \u0|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[8] .is_wysiwyg = "true";
defparam \u0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cyclone10lp_lcell_comb \u0|count[9]~50 (
// Equation(s):
// \u0|count[9]~50_combout  = (\u0|count [9] & (!\u0|count[8]~49 )) # (!\u0|count [9] & ((\u0|count[8]~49 ) # (GND)))
// \u0|count[9]~51  = CARRY((!\u0|count[8]~49 ) # (!\u0|count [9]))

	.dataa(gnd),
	.datab(\u0|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[8]~49 ),
	.combout(\u0|count[9]~50_combout ),
	.cout(\u0|count[9]~51 ));
// synopsys translate_off
defparam \u0|count[9]~50 .lut_mask = 16'h3C3F;
defparam \u0|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N19
dffeas \u0|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[9] .is_wysiwyg = "true";
defparam \u0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cyclone10lp_lcell_comb \u0|count[10]~52 (
// Equation(s):
// \u0|count[10]~52_combout  = (\u0|count [10] & (\u0|count[9]~51  $ (GND))) # (!\u0|count [10] & (!\u0|count[9]~51  & VCC))
// \u0|count[10]~53  = CARRY((\u0|count [10] & !\u0|count[9]~51 ))

	.dataa(gnd),
	.datab(\u0|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[9]~51 ),
	.combout(\u0|count[10]~52_combout ),
	.cout(\u0|count[10]~53 ));
// synopsys translate_off
defparam \u0|count[10]~52 .lut_mask = 16'hC30C;
defparam \u0|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N21
dffeas \u0|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[10] .is_wysiwyg = "true";
defparam \u0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cyclone10lp_lcell_comb \u0|count[11]~54 (
// Equation(s):
// \u0|count[11]~54_combout  = (\u0|count [11] & (!\u0|count[10]~53 )) # (!\u0|count [11] & ((\u0|count[10]~53 ) # (GND)))
// \u0|count[11]~55  = CARRY((!\u0|count[10]~53 ) # (!\u0|count [11]))

	.dataa(\u0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[10]~53 ),
	.combout(\u0|count[11]~54_combout ),
	.cout(\u0|count[11]~55 ));
// synopsys translate_off
defparam \u0|count[11]~54 .lut_mask = 16'h5A5F;
defparam \u0|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N23
dffeas \u0|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[11] .is_wysiwyg = "true";
defparam \u0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cyclone10lp_lcell_comb \u0|count[12]~56 (
// Equation(s):
// \u0|count[12]~56_combout  = (\u0|count [12] & (\u0|count[11]~55  $ (GND))) # (!\u0|count [12] & (!\u0|count[11]~55  & VCC))
// \u0|count[12]~57  = CARRY((\u0|count [12] & !\u0|count[11]~55 ))

	.dataa(gnd),
	.datab(\u0|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[11]~55 ),
	.combout(\u0|count[12]~56_combout ),
	.cout(\u0|count[12]~57 ));
// synopsys translate_off
defparam \u0|count[12]~56 .lut_mask = 16'hC30C;
defparam \u0|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \u0|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[12] .is_wysiwyg = "true";
defparam \u0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cyclone10lp_lcell_comb \u0|count[13]~58 (
// Equation(s):
// \u0|count[13]~58_combout  = (\u0|count [13] & (!\u0|count[12]~57 )) # (!\u0|count [13] & ((\u0|count[12]~57 ) # (GND)))
// \u0|count[13]~59  = CARRY((!\u0|count[12]~57 ) # (!\u0|count [13]))

	.dataa(\u0|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[12]~57 ),
	.combout(\u0|count[13]~58_combout ),
	.cout(\u0|count[13]~59 ));
// synopsys translate_off
defparam \u0|count[13]~58 .lut_mask = 16'h5A5F;
defparam \u0|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N27
dffeas \u0|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[13] .is_wysiwyg = "true";
defparam \u0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cyclone10lp_lcell_comb \u0|count[14]~60 (
// Equation(s):
// \u0|count[14]~60_combout  = (\u0|count [14] & (\u0|count[13]~59  $ (GND))) # (!\u0|count [14] & (!\u0|count[13]~59  & VCC))
// \u0|count[14]~61  = CARRY((\u0|count [14] & !\u0|count[13]~59 ))

	.dataa(gnd),
	.datab(\u0|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[13]~59 ),
	.combout(\u0|count[14]~60_combout ),
	.cout(\u0|count[14]~61 ));
// synopsys translate_off
defparam \u0|count[14]~60 .lut_mask = 16'hC30C;
defparam \u0|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N29
dffeas \u0|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[14] .is_wysiwyg = "true";
defparam \u0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cyclone10lp_lcell_comb \u0|count[15]~62 (
// Equation(s):
// \u0|count[15]~62_combout  = (\u0|count [15] & (!\u0|count[14]~61 )) # (!\u0|count [15] & ((\u0|count[14]~61 ) # (GND)))
// \u0|count[15]~63  = CARRY((!\u0|count[14]~61 ) # (!\u0|count [15]))

	.dataa(\u0|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[14]~61 ),
	.combout(\u0|count[15]~62_combout ),
	.cout(\u0|count[15]~63 ));
// synopsys translate_off
defparam \u0|count[15]~62 .lut_mask = 16'h5A5F;
defparam \u0|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N31
dffeas \u0|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[15] .is_wysiwyg = "true";
defparam \u0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cyclone10lp_lcell_comb \u0|count[16]~64 (
// Equation(s):
// \u0|count[16]~64_combout  = (\u0|count [16] & (\u0|count[15]~63  $ (GND))) # (!\u0|count [16] & (!\u0|count[15]~63  & VCC))
// \u0|count[16]~65  = CARRY((\u0|count [16] & !\u0|count[15]~63 ))

	.dataa(gnd),
	.datab(\u0|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[15]~63 ),
	.combout(\u0|count[16]~64_combout ),
	.cout(\u0|count[16]~65 ));
// synopsys translate_off
defparam \u0|count[16]~64 .lut_mask = 16'hC30C;
defparam \u0|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \u0|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[16] .is_wysiwyg = "true";
defparam \u0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cyclone10lp_lcell_comb \u0|count[17]~66 (
// Equation(s):
// \u0|count[17]~66_combout  = (\u0|count [17] & (!\u0|count[16]~65 )) # (!\u0|count [17] & ((\u0|count[16]~65 ) # (GND)))
// \u0|count[17]~67  = CARRY((!\u0|count[16]~65 ) # (!\u0|count [17]))

	.dataa(gnd),
	.datab(\u0|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[16]~65 ),
	.combout(\u0|count[17]~66_combout ),
	.cout(\u0|count[17]~67 ));
// synopsys translate_off
defparam \u0|count[17]~66 .lut_mask = 16'h3C3F;
defparam \u0|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N3
dffeas \u0|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[17] .is_wysiwyg = "true";
defparam \u0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cyclone10lp_lcell_comb \u0|count[18]~68 (
// Equation(s):
// \u0|count[18]~68_combout  = (\u0|count [18] & (\u0|count[17]~67  $ (GND))) # (!\u0|count [18] & (!\u0|count[17]~67  & VCC))
// \u0|count[18]~69  = CARRY((\u0|count [18] & !\u0|count[17]~67 ))

	.dataa(gnd),
	.datab(\u0|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[17]~67 ),
	.combout(\u0|count[18]~68_combout ),
	.cout(\u0|count[18]~69 ));
// synopsys translate_off
defparam \u0|count[18]~68 .lut_mask = 16'hC30C;
defparam \u0|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \u0|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[18] .is_wysiwyg = "true";
defparam \u0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cyclone10lp_lcell_comb \u0|count[19]~70 (
// Equation(s):
// \u0|count[19]~70_combout  = (\u0|count [19] & (!\u0|count[18]~69 )) # (!\u0|count [19] & ((\u0|count[18]~69 ) # (GND)))
// \u0|count[19]~71  = CARRY((!\u0|count[18]~69 ) # (!\u0|count [19]))

	.dataa(\u0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[18]~69 ),
	.combout(\u0|count[19]~70_combout ),
	.cout(\u0|count[19]~71 ));
// synopsys translate_off
defparam \u0|count[19]~70 .lut_mask = 16'h5A5F;
defparam \u0|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \u0|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[19] .is_wysiwyg = "true";
defparam \u0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cyclone10lp_lcell_comb \u0|count[20]~72 (
// Equation(s):
// \u0|count[20]~72_combout  = (\u0|count [20] & (\u0|count[19]~71  $ (GND))) # (!\u0|count [20] & (!\u0|count[19]~71  & VCC))
// \u0|count[20]~73  = CARRY((\u0|count [20] & !\u0|count[19]~71 ))

	.dataa(gnd),
	.datab(\u0|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[19]~71 ),
	.combout(\u0|count[20]~72_combout ),
	.cout(\u0|count[20]~73 ));
// synopsys translate_off
defparam \u0|count[20]~72 .lut_mask = 16'hC30C;
defparam \u0|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \u0|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[20] .is_wysiwyg = "true";
defparam \u0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cyclone10lp_lcell_comb \u0|count[21]~74 (
// Equation(s):
// \u0|count[21]~74_combout  = (\u0|count [21] & (!\u0|count[20]~73 )) # (!\u0|count [21] & ((\u0|count[20]~73 ) # (GND)))
// \u0|count[21]~75  = CARRY((!\u0|count[20]~73 ) # (!\u0|count [21]))

	.dataa(\u0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[20]~73 ),
	.combout(\u0|count[21]~74_combout ),
	.cout(\u0|count[21]~75 ));
// synopsys translate_off
defparam \u0|count[21]~74 .lut_mask = 16'h5A5F;
defparam \u0|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \u0|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[21] .is_wysiwyg = "true";
defparam \u0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cyclone10lp_lcell_comb \u0|count[22]~76 (
// Equation(s):
// \u0|count[22]~76_combout  = (\u0|count [22] & (\u0|count[21]~75  $ (GND))) # (!\u0|count [22] & (!\u0|count[21]~75  & VCC))
// \u0|count[22]~77  = CARRY((\u0|count [22] & !\u0|count[21]~75 ))

	.dataa(\u0|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[21]~75 ),
	.combout(\u0|count[22]~76_combout ),
	.cout(\u0|count[22]~77 ));
// synopsys translate_off
defparam \u0|count[22]~76 .lut_mask = 16'hA50A;
defparam \u0|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \u0|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[22] .is_wysiwyg = "true";
defparam \u0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N20
cyclone10lp_lcell_comb \u0|LessThan0~6 (
// Equation(s):
// \u0|LessThan0~6_combout  = (((!\u0|count [20]) # (!\u0|count [19])) # (!\u0|count [18])) # (!\u0|count [21])

	.dataa(\u0|count [21]),
	.datab(\u0|count [18]),
	.datac(\u0|count [19]),
	.datad(\u0|count [20]),
	.cin(gnd),
	.combout(\u0|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~6 .lut_mask = 16'h7FFF;
defparam \u0|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cyclone10lp_lcell_comb \u0|count[23]~78 (
// Equation(s):
// \u0|count[23]~78_combout  = (\u0|count [23] & (!\u0|count[22]~77 )) # (!\u0|count [23] & ((\u0|count[22]~77 ) # (GND)))
// \u0|count[23]~79  = CARRY((!\u0|count[22]~77 ) # (!\u0|count [23]))

	.dataa(gnd),
	.datab(\u0|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[22]~77 ),
	.combout(\u0|count[23]~78_combout ),
	.cout(\u0|count[23]~79 ));
// synopsys translate_off
defparam \u0|count[23]~78 .lut_mask = 16'h3C3F;
defparam \u0|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \u0|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[23] .is_wysiwyg = "true";
defparam \u0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N16
cyclone10lp_lcell_comb \u0|LessThan0~2 (
// Equation(s):
// \u0|LessThan0~2_combout  = (((!\u0|count [11]) # (!\u0|count [13])) # (!\u0|count [12])) # (!\u0|count [14])

	.dataa(\u0|count [14]),
	.datab(\u0|count [12]),
	.datac(\u0|count [13]),
	.datad(\u0|count [11]),
	.cin(gnd),
	.combout(\u0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \u0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N6
cyclone10lp_lcell_comb \u0|LessThan0~3 (
// Equation(s):
// \u0|LessThan0~3_combout  = (!\u0|count [6] & (!\u0|count [9] & (!\u0|count [8] & !\u0|count [7])))

	.dataa(\u0|count [6]),
	.datab(\u0|count [9]),
	.datac(\u0|count [8]),
	.datad(\u0|count [7]),
	.cin(gnd),
	.combout(\u0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~3 .lut_mask = 16'h0001;
defparam \u0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N16
cyclone10lp_lcell_comb \u0|LessThan0~4 (
// Equation(s):
// \u0|LessThan0~4_combout  = (!\u0|count [15] & ((\u0|LessThan0~2_combout ) # ((!\u0|count [10] & \u0|LessThan0~3_combout ))))

	.dataa(\u0|count [15]),
	.datab(\u0|count [10]),
	.datac(\u0|LessThan0~2_combout ),
	.datad(\u0|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~4 .lut_mask = 16'h5150;
defparam \u0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N10
cyclone10lp_lcell_comb \u0|LessThan0~5 (
// Equation(s):
// \u0|LessThan0~5_combout  = (!\u0|count [17] & ((\u0|LessThan0~4_combout ) # (!\u0|count [16])))

	.dataa(\u0|count [17]),
	.datab(gnd),
	.datac(\u0|count [16]),
	.datad(\u0|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~5 .lut_mask = 16'h5505;
defparam \u0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N22
cyclone10lp_lcell_comb \u0|LessThan0~7 (
// Equation(s):
// \u0|LessThan0~7_combout  = (!\u0|count [23] & (((\u0|LessThan0~6_combout ) # (\u0|LessThan0~5_combout )) # (!\u0|count [22])))

	.dataa(\u0|count [22]),
	.datab(\u0|LessThan0~6_combout ),
	.datac(\u0|count [23]),
	.datad(\u0|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~7 .lut_mask = 16'h0F0D;
defparam \u0|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cyclone10lp_lcell_comb \u0|count[24]~80 (
// Equation(s):
// \u0|count[24]~80_combout  = (\u0|count [24] & (\u0|count[23]~79  $ (GND))) # (!\u0|count [24] & (!\u0|count[23]~79  & VCC))
// \u0|count[24]~81  = CARRY((\u0|count [24] & !\u0|count[23]~79 ))

	.dataa(gnd),
	.datab(\u0|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[23]~79 ),
	.combout(\u0|count[24]~80_combout ),
	.cout(\u0|count[24]~81 ));
// synopsys translate_off
defparam \u0|count[24]~80 .lut_mask = 16'hC30C;
defparam \u0|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \u0|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[24] .is_wysiwyg = "true";
defparam \u0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cyclone10lp_lcell_comb \u0|count[25]~82 (
// Equation(s):
// \u0|count[25]~82_combout  = (\u0|count [25] & (!\u0|count[24]~81 )) # (!\u0|count [25] & ((\u0|count[24]~81 ) # (GND)))
// \u0|count[25]~83  = CARRY((!\u0|count[24]~81 ) # (!\u0|count [25]))

	.dataa(gnd),
	.datab(\u0|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[24]~81 ),
	.combout(\u0|count[25]~82_combout ),
	.cout(\u0|count[25]~83 ));
// synopsys translate_off
defparam \u0|count[25]~82 .lut_mask = 16'h3C3F;
defparam \u0|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \u0|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[25] .is_wysiwyg = "true";
defparam \u0|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cyclone10lp_lcell_comb \u0|count[26]~84 (
// Equation(s):
// \u0|count[26]~84_combout  = (\u0|count [26] & (\u0|count[25]~83  $ (GND))) # (!\u0|count [26] & (!\u0|count[25]~83  & VCC))
// \u0|count[26]~85  = CARRY((\u0|count [26] & !\u0|count[25]~83 ))

	.dataa(gnd),
	.datab(\u0|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[25]~83 ),
	.combout(\u0|count[26]~84_combout ),
	.cout(\u0|count[26]~85 ));
// synopsys translate_off
defparam \u0|count[26]~84 .lut_mask = 16'hC30C;
defparam \u0|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \u0|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[26] .is_wysiwyg = "true";
defparam \u0|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cyclone10lp_lcell_comb \u0|count[27]~86 (
// Equation(s):
// \u0|count[27]~86_combout  = (\u0|count [27] & (!\u0|count[26]~85 )) # (!\u0|count [27] & ((\u0|count[26]~85 ) # (GND)))
// \u0|count[27]~87  = CARRY((!\u0|count[26]~85 ) # (!\u0|count [27]))

	.dataa(\u0|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[26]~85 ),
	.combout(\u0|count[27]~86_combout ),
	.cout(\u0|count[27]~87 ));
// synopsys translate_off
defparam \u0|count[27]~86 .lut_mask = 16'h5A5F;
defparam \u0|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \u0|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[27] .is_wysiwyg = "true";
defparam \u0|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cyclone10lp_lcell_comb \u0|count[28]~88 (
// Equation(s):
// \u0|count[28]~88_combout  = (\u0|count [28] & (\u0|count[27]~87  $ (GND))) # (!\u0|count [28] & (!\u0|count[27]~87  & VCC))
// \u0|count[28]~89  = CARRY((\u0|count [28] & !\u0|count[27]~87 ))

	.dataa(gnd),
	.datab(\u0|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[27]~87 ),
	.combout(\u0|count[28]~88_combout ),
	.cout(\u0|count[28]~89 ));
// synopsys translate_off
defparam \u0|count[28]~88 .lut_mask = 16'hC30C;
defparam \u0|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \u0|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[28] .is_wysiwyg = "true";
defparam \u0|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cyclone10lp_lcell_comb \u0|count[29]~90 (
// Equation(s):
// \u0|count[29]~90_combout  = (\u0|count [29] & (!\u0|count[28]~89 )) # (!\u0|count [29] & ((\u0|count[28]~89 ) # (GND)))
// \u0|count[29]~91  = CARRY((!\u0|count[28]~89 ) # (!\u0|count [29]))

	.dataa(\u0|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[28]~89 ),
	.combout(\u0|count[29]~90_combout ),
	.cout(\u0|count[29]~91 ));
// synopsys translate_off
defparam \u0|count[29]~90 .lut_mask = 16'h5A5F;
defparam \u0|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \u0|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[29] .is_wysiwyg = "true";
defparam \u0|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cyclone10lp_lcell_comb \u0|count[30]~92 (
// Equation(s):
// \u0|count[30]~92_combout  = (\u0|count [30] & (\u0|count[29]~91  $ (GND))) # (!\u0|count [30] & (!\u0|count[29]~91  & VCC))
// \u0|count[30]~93  = CARRY((\u0|count [30] & !\u0|count[29]~91 ))

	.dataa(gnd),
	.datab(\u0|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[29]~91 ),
	.combout(\u0|count[30]~92_combout ),
	.cout(\u0|count[30]~93 ));
// synopsys translate_off
defparam \u0|count[30]~92 .lut_mask = 16'hC30C;
defparam \u0|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \u0|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[30] .is_wysiwyg = "true";
defparam \u0|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cyclone10lp_lcell_comb \u0|count[31]~94 (
// Equation(s):
// \u0|count[31]~94_combout  = \u0|count [31] $ (\u0|count[30]~93 )

	.dataa(\u0|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|count[30]~93 ),
	.combout(\u0|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|count[31]~94 .lut_mask = 16'h5A5A;
defparam \u0|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N31
dffeas \u0|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[31] .is_wysiwyg = "true";
defparam \u0|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N4
cyclone10lp_lcell_comb \u0|LessThan0~1 (
// Equation(s):
// \u0|LessThan0~1_combout  = (!\u0|count [30] & (!\u0|count [29] & !\u0|count [31]))

	.dataa(\u0|count [30]),
	.datab(gnd),
	.datac(\u0|count [29]),
	.datad(\u0|count [31]),
	.cin(gnd),
	.combout(\u0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~1 .lut_mask = 16'h0005;
defparam \u0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N26
cyclone10lp_lcell_comb \u0|LessThan0~0 (
// Equation(s):
// \u0|LessThan0~0_combout  = (!\u0|count [25] & (!\u0|count [28] & (!\u0|count [26] & !\u0|count [27])))

	.dataa(\u0|count [25]),
	.datab(\u0|count [28]),
	.datac(\u0|count [26]),
	.datad(\u0|count [27]),
	.cin(gnd),
	.combout(\u0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N0
cyclone10lp_lcell_comb \u0|LessThan0~8 (
// Equation(s):
// \u0|LessThan0~8_combout  = (((!\u0|LessThan0~7_combout  & \u0|count [24])) # (!\u0|LessThan0~0_combout )) # (!\u0|LessThan0~1_combout )

	.dataa(\u0|LessThan0~7_combout ),
	.datab(\u0|LessThan0~1_combout ),
	.datac(\u0|LessThan0~0_combout ),
	.datad(\u0|count [24]),
	.cin(gnd),
	.combout(\u0|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~8 .lut_mask = 16'h7F3F;
defparam \u0|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N24
cyclone10lp_lcell_comb \u0|led_output~0 (
// Equation(s):
// \u0|led_output~0_combout  = \u0|led_output~q  $ (\u0|LessThan0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|led_output~q ),
	.datad(\u0|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\u0|led_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_output~0 .lut_mask = 16'h0FF0;
defparam \u0|led_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y41_N25
dffeas \u0|led_output (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|led_output~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_output .is_wysiwyg = "true";
defparam \u0|led_output .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3_combout  = !\u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3 .lut_mask = 16'h0F0F;
defparam \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
cyclone10lp_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N15
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \u1|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~1_combout  = (\u1|rst_controller|r_sync_rst_chain [3] & \u1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(\u1|rst_controller|r_sync_rst_chain [3]),
	.datac(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hC0C0;
defparam \u1|rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N9
dffeas \u1|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~0_combout  = (\u1|rst_controller|altera_reset_synchronizer_int_chain [2] & \u1|rst_controller|r_sync_rst_chain [2])

	.dataa(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hA0A0;
defparam \u1|rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N23
dffeas \u1|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\u1|rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h00FF;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cyclone10lp_lcell_comb \u1|rst_controller|WideOr0~0 (
// Equation(s):
// \u1|rst_controller|WideOr0~0_combout  = (\u1|rst_controller|altera_reset_synchronizer_int_chain [4]) # ((!\u1|rst_controller|r_sync_rst_chain [1] & \u1|rst_controller|r_sync_rst~q ))

	.dataa(\u1|rst_controller|r_sync_rst_chain [1]),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst~q ),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.cin(gnd),
	.combout(\u1|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|WideOr0~0 .lut_mask = 16'hFF50;
defparam \u1|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \u1|rst_controller|r_sync_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclone10lp_clkctrl \u1|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \u1|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~feeder .lut_mask = 16'hFFFF;
defparam \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N1
dffeas \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cyclone10lp_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cyclone10lp_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cyclone10lp_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cyclone10lp_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X17_Y27_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 16'h88F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 16'h2200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 .lut_mask = 16'hFCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hD0C2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12 .lut_mask = 16'hFFA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13 .lut_mask = 16'h7250;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14 .lut_mask = 16'hA820;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_cmpge~0 (
// Equation(s):
// \u1|nios|cpu|D_op_cmpge~0_combout  = (\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|Equal0~2_combout  & (\u1|nios|cpu|D_iw [14] & !\u1|nios|cpu|D_iw [15])))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_cmpge~0 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cyclone10lp_lcell_comb \u1|rst_controller|always2~0 (
// Equation(s):
// \u1|rst_controller|always2~0_combout  = (\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u1|rst_controller|r_sync_rst_chain [2])

	.dataa(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|always2~0 .lut_mask = 16'hAFAF;
defparam \u1|rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \u1|rst_controller|r_early_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hCCE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hF780;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h1500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hDC10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0])

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h5500;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y28_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 .lut_mask = 16'h0C00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h00CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'hFEFF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h5000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 .lut_mask = 16'h0011;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout  = (!\u1|nios|cpu|i_read~q  & (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & !\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1 .lut_mask = 16'h0030;
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout  = (\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout  & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & !\u1|mm_interconnect_0|router_001|Equal1~1_combout ))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_valid~0 .lut_mask = 16'h0088;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout  = (\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & 
// \u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|WideOr1 .lut_mask = 16'hFF80;
defparam \u1|mm_interconnect_0|cmd_mux_001|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~1_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [0])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~1 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~0_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|hbreak_enabled~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~0 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] 
// $ (VCC)
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2])

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 .lut_mask = 16'hCCEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] 
// & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] 
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [3]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hF0B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0202;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout  = !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 16'h00FF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [0] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19 .lut_mask = 16'hFAAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20 .lut_mask = 16'hA2AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_jmp_direct~0_combout  = (!\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|D_iw [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_jmp_direct~0 .lut_mask = 16'h000F;
defparam \u1|nios|cpu|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout  = (\u1|nios|cpu|d_writedata [0] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~0 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~3 (
// Equation(s):
// \u1|nios|cpu|Add1~3_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [2])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~3 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[0]~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[0]~0_combout  = \u1|nios|cpu|F_pc [0] $ (VCC)
// \u1|nios|cpu|F_pc_plus_one[0]~1  = CARRY(\u1|nios|cpu|F_pc [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[1]~2 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[1]~2_combout  = (\u1|nios|cpu|F_pc [1] & (!\u1|nios|cpu|F_pc_plus_one[0]~1 )) # (!\u1|nios|cpu|F_pc [1] & ((\u1|nios|cpu|F_pc_plus_one[0]~1 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[1]~3  = CARRY((!\u1|nios|cpu|F_pc_plus_one[0]~1 ) # (!\u1|nios|cpu|F_pc [1]))

	.dataa(\u1|nios|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[0]~1 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[2]~4 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[2]~4_combout  = (\u1|nios|cpu|F_pc [2] & (\u1|nios|cpu|F_pc_plus_one[1]~3  $ (GND))) # (!\u1|nios|cpu|F_pc [2] & (!\u1|nios|cpu|F_pc_plus_one[1]~3  & VCC))
// \u1|nios|cpu|F_pc_plus_one[2]~5  = CARRY((\u1|nios|cpu|F_pc [2] & !\u1|nios|cpu|F_pc_plus_one[1]~3 ))

	.dataa(\u1|nios|cpu|F_pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[1]~3 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv63~4 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv63~4_combout  = (\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [14])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv63~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv63~4 .lut_mask = 16'hC0C0;
defparam \u1|nios|cpu|D_op_opx_rsv63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 .lut_mask = 16'hD580;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[24]~16 (
// Equation(s):
// \u1|nios|cpu|F_iw[24]~16_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[24]~16 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0] = (!\u1|ram|wren~0_combout  & !\u1|mm_interconnect_0|cmd_mux_001|src_data [51])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|ram|wren~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[0] .lut_mask = 16'h000F;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~15 (
// Equation(s):
// \u1|nios|cpu|Equal0~15_combout  = (!\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~15 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~5_combout  = (\u1|nios|cpu|D_iw [5]) # ((\u1|nios|cpu|D_iw [4]) # ((!\u1|nios|cpu|Equal0~15_combout  & !\u1|nios|cpu|Equal0~4_combout )))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|Equal0~15_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 16'hFAFB;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[4]~8 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[4]~8_combout  = (\u1|nios|cpu|F_pc [4] & (\u1|nios|cpu|F_pc_plus_one[3]~7  $ (GND))) # (!\u1|nios|cpu|F_pc [4] & (!\u1|nios|cpu|F_pc_plus_one[3]~7  & VCC))
// \u1|nios|cpu|F_pc_plus_one[4]~9  = CARRY((\u1|nios|cpu|F_pc [4] & !\u1|nios|cpu|F_pc_plus_one[3]~7 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[3]~7 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[5]~10 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[5]~10_combout  = (\u1|nios|cpu|F_pc [5] & (!\u1|nios|cpu|F_pc_plus_one[4]~9 )) # (!\u1|nios|cpu|F_pc [5] & ((\u1|nios|cpu|F_pc_plus_one[4]~9 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[5]~11  = CARRY((!\u1|nios|cpu|F_pc_plus_one[4]~9 ) # (!\u1|nios|cpu|F_pc [5]))

	.dataa(\u1|nios|cpu|F_pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[4]~9 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] 
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hB8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5] 
// & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5] 
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [8] & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8] 
// & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem16~0_combout  = (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [2]) # (\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem16~0 .lut_mask = 16'hC800;
defparam \u1|nios|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem16~1_combout  = (\u1|nios|cpu|D_ctrl_mem16~0_combout  & !\u1|nios|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem16~1 .lut_mask = 16'h0C0C;
defparam \u1|nios|cpu|D_ctrl_mem16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~9 (
// Equation(s):
// \u1|nios|cpu|Equal0~9_combout  = (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~9 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~16 (
// Equation(s):
// \u1|nios|cpu|Equal0~16_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~16 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~11 (
// Equation(s):
// \u1|nios|cpu|Equal0~11_combout  = (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~11 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~14 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout  = (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [2] $ (!\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~14 .lut_mask = 16'h2100;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout  = (!\u1|nios|cpu|Equal0~16_combout  & (!\u1|nios|cpu|Equal0~11_combout  & ((!\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ) # (!\u1|nios|cpu|D_iw [5]))))

	.dataa(\u1|nios|cpu|Equal0~16_combout ),
	.datab(\u1|nios|cpu|Equal0~11_combout ),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 16'h0111;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~12 (
// Equation(s):
// \u1|nios|cpu|Equal0~12_combout  = (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~12 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~5_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout  & !\u1|nios|cpu|Equal0~12_combout )))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~9_combout ) # ((\u1|nios|cpu|Equal0~12_combout 
// ))))

	.dataa(\u1|nios|cpu|Equal0~9_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~5 .lut_mask = 16'h0FCA;
defparam \u1|nios|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~6_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|D_ctrl_retaddr~5_combout ) # ((!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~15_combout )))) # (!\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|D_ctrl_retaddr~5_combout  & 
// (\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|Equal0~15_combout )))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_ctrl_retaddr~5_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~6 .lut_mask = 16'h8AC8;
defparam \u1|nios|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~12 (
// Equation(s):
// \u1|nios|cpu|Equal62~12_combout  = (\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~12 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~2_combout  = (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~13_combout ) # ((\u1|nios|cpu|Equal62~12_combout  & !\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|Equal62~12_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~2 .lut_mask = 16'h0F02;
defparam \u1|nios|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~8 (
// Equation(s):
// \u1|nios|cpu|Equal62~8_combout  = (!\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~8 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|Equal62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [14])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 16'h3030;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~3_combout  = (\u1|nios|cpu|D_ctrl_retaddr~2_combout ) # ((!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ((\u1|nios|cpu|Equal62~14_combout ) # (\u1|nios|cpu|Equal62~8_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~2_combout ),
	.datab(\u1|nios|cpu|Equal62~14_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~3 .lut_mask = 16'hAAFE;
defparam \u1|nios|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~4_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout  & ((!\u1|nios|cpu|Equal0~7_combout ) # (!\u1|nios|cpu|D_ctrl_retaddr~3_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~3_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~4 .lut_mask = 16'h0AAA;
defparam \u1|nios|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~7_combout  = ((\u1|nios|cpu|D_ctrl_retaddr~6_combout  & (!\u1|nios|cpu|D_iw [4])) # (!\u1|nios|cpu|D_ctrl_retaddr~6_combout  & ((\u1|nios|cpu|D_iw [4]) # (\u1|nios|cpu|Equal0~2_combout )))) # 
// (!\u1|nios|cpu|D_ctrl_retaddr~4_combout )

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~6_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|D_ctrl_retaddr~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~7 .lut_mask = 16'h76FF;
defparam \u1|nios|cpu|D_ctrl_retaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N21
dffeas \u1|nios|cpu|R_ctrl_retaddr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_retaddr~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_br_nxt~0_combout  = (\u1|nios|cpu|D_iw [0]) # ((\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_nxt~0 .lut_mask = 16'hFF80;
defparam \u1|nios|cpu|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_br_nxt~1_combout  = (\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [2] & !\u1|nios|cpu|R_ctrl_br_nxt~0_combout ))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_nxt~1 .lut_mask = 16'h00A0;
defparam \u1|nios|cpu|R_ctrl_br_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \u1|nios|cpu|R_ctrl_br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1~33 (
// Equation(s):
// \u1|nios|cpu|R_src1~33_combout  = (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|R_ctrl_br~q ) # ((\u1|nios|cpu|R_ctrl_retaddr~q  & \u1|nios|cpu|R_valid~q )))) # (!\u1|nios|cpu|E_valid_from_R~q  & (\u1|nios|cpu|R_ctrl_retaddr~q  & 
// ((\u1|nios|cpu|R_valid~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_retaddr~q ),
	.datac(\u1|nios|cpu|R_ctrl_br~q ),
	.datad(\u1|nios|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1~33 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|R_src1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 .lut_mask = 16'hA0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~13 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~13_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~13 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N15
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57]~q ))) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0CC;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ) # ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hEAFA;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N5
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hFF33;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N19
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_hi_imm16~0_combout  = (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & ((\u1|nios|cpu|D_iw [4]) # (\u1|nios|cpu|D_iw [3]))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_hi_imm16~0 .lut_mask = 16'h0032;
defparam \u1|nios|cpu|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_hi_imm16~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_hi_imm16~1_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_ctrl_hi_imm16~0_combout  & \u1|nios|cpu|D_iw [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_hi_imm16~1 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \u1|nios|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = (\u1|nios|cpu|D_iw [11]) # ((\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [15])) # (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [16]))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [16]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 16'hDDFC;
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & \u1|nios|cpu|Equal0~7_combout )))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \u1|nios|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[8]~15 (
// Equation(s):
// \u1|nios|cpu|E_src2[8]~15_combout  = (\u1|nios|cpu|R_ctrl_force_src2_zero~q ) # ((\u1|nios|cpu|R_ctrl_hi_imm16~q ) # (\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datac(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.datad(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[8]~15 .lut_mask = 16'hFFFC;
defparam \u1|nios|cpu|E_src2[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~3 (
// Equation(s):
// \u1|nios|cpu|Equal62~3_combout  = (\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~3 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|Equal62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_rdctl (
// Equation(s):
// \u1|nios|cpu|D_op_rdctl~combout  = (\u1|nios|cpu|Equal62~3_combout  & (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal0~7_combout  & !\u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|Equal62~3_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_rdctl .lut_mask = 16'h0020;
defparam \u1|nios|cpu|D_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N17
dffeas \u1|nios|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_alu_result~0 (
// Equation(s):
// \u1|nios|cpu|E_alu_result~0_combout  = (\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ) # (\u1|nios|cpu|R_ctrl_br_cmp~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_result~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~5 (
// Equation(s):
// \u1|nios|cpu|Equal62~5_combout  = (\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~5 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|Equal62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~4 (
// Equation(s):
// \u1|nios|cpu|Equal62~4_combout  = (!\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~4 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout  = (\u1|nios|cpu|D_op_opx_rsv63~4_combout  & ((\u1|nios|cpu|Equal62~5_combout ) # ((!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & \u1|nios|cpu|Equal62~4_combout )))) # 
// (!\u1|nios|cpu|D_op_opx_rsv63~4_combout  & (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ((\u1|nios|cpu|Equal62~4_combout ))))

	.dataa(\u1|nios|cpu|D_op_opx_rsv63~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(\u1|nios|cpu|Equal62~5_combout ),
	.datad(\u1|nios|cpu|Equal62~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout  = (\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|Equal0~2_combout  & \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout )))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~1_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [2]) # (\u1|nios|cpu|D_iw [5])))) # (!\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [3] & \u1|nios|cpu|D_iw [5])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~1 .lut_mask = 16'hA480;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~0_combout  = (\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_iw [2]) # ((!\u1|nios|cpu|D_iw [5]) # (!\u1|nios|cpu|D_iw [3])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_iw [3]) # (\u1|nios|cpu|D_iw [2] $ (\u1|nios|cpu|D_iw 
// [5]))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~0 .lut_mask = 16'hDBFE;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~2_combout  = (\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & ((!\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ) # (!\u1|nios|cpu|D_ctrl_b_is_dst~1_combout )))) # (!\u1|nios|cpu|D_iw [1] & ((\u1|nios|cpu|D_ctrl_b_is_dst~0_combout  & 
// ((!\u1|nios|cpu|D_iw [0]))) # (!\u1|nios|cpu|D_ctrl_b_is_dst~0_combout  & (!\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ))))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ),
	.datac(\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(\u1|nios|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~2 .lut_mask = 16'h2B51;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~13 (
// Equation(s):
// \u1|nios|cpu|Equal0~13_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~13 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_use_imm~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_use_imm~0_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ) # ((\u1|nios|cpu|Equal0~13_combout ) # ((\u1|nios|cpu|Equal0~11_combout  & !\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|Equal0~11_combout ),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm~0 .lut_mask = 16'hFFCE;
defparam \u1|nios|cpu|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_use_imm~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_use_imm~1_combout  = (\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u1|nios|cpu|R_src2_use_imm~0_combout ) # ((\u1|nios|cpu|R_valid~q  & \u1|nios|cpu|R_ctrl_br_nxt~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datab(\u1|nios|cpu|R_src2_use_imm~0_combout ),
	.datac(\u1|nios|cpu|R_valid~q ),
	.datad(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm~1 .lut_mask = 16'hFEEE;
defparam \u1|nios|cpu|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \u1|nios|cpu|R_src2_use_imm (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_use_imm~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[7]~16 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[7]~16_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [13])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[7]~16 .lut_mask = 16'h2230;
defparam \u1|nios|cpu|R_src2_lo[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \u1|nios|cpu|E_src2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op[0]~1 (
// Equation(s):
// \u1|nios|cpu|D_logic_op[0]~1_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ) # ((\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_iw [3]))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op[0]~1 .lut_mask = 16'hFAFC;
defparam \u1|nios|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \u1|nios|cpu|R_logic_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[7]~10 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[7]~10_combout  = (\u1|nios|cpu|E_src2 [7] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [7]))))) # (!\u1|nios|cpu|E_src2 [7] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [7]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [7]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [7]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[7]~10 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[7]~10 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[7]~10_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[7]~10_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~34_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[7]~10_combout ),
	.datab(\u1|nios|cpu|Add1~34_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[7]~10 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout  = (\u1|nios|cpu|D_iw [12] & ((\u1|nios|cpu|D_iw [15]) # ((!\u1|nios|cpu|D_iw [16] & \u1|nios|cpu|D_iw [11]))))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 16'hF040;
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot_right~1_combout  = (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout )))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N15
dffeas \u1|nios|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[8]~9 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[8]~9_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [9]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [7]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[8]~9 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 .lut_mask = 16'hA0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[28]~58 (
// Equation(s):
// \u1|nios|cpu|F_iw[28]~58_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[28]~58 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux|src0_valid~0 .lut_mask = 16'h22AA;
defparam \u1|mm_interconnect_0|rsp_demux|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N27
dffeas \u1|nios|cpu|d_writedata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~2_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~2 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[7]~1 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[7]~1_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [3] $ (\u1|nios|cpu|W_alu_result [4])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[7]~1 .lut_mask = 16'h30C0;
defparam \u1|esc_spi|data_to_cpu[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[9]~3 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[9]~3_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [3])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|W_alu_result [4])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[9]~3 .lut_mask = 16'hCCF0;
defparam \u1|esc_spi|data_to_cpu[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cyclone10lp_lcell_comb \u1|esc_spi|Add1~0 (
// Equation(s):
// \u1|esc_spi|Add1~0_combout  = \u1|esc_spi|state [0] $ (VCC)
// \u1|esc_spi|Add1~1  = CARRY(\u1|esc_spi|state [0])

	.dataa(gnd),
	.datab(\u1|esc_spi|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|esc_spi|Add1~0_combout ),
	.cout(\u1|esc_spi|Add1~1 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~0 .lut_mask = 16'h33CC;
defparam \u1|esc_spi|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[2]~0 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[2]~0_combout  = (\u1|esc_spi|transmitting~q  & ((\u1|esc_spi|slowcount [0] & (\u1|esc_spi|slowcount [2] $ (\u1|esc_spi|slowcount [1]))) # (!\u1|esc_spi|slowcount [0] & (\u1|esc_spi|slowcount [2] & \u1|esc_spi|slowcount [1]))))

	.dataa(\u1|esc_spi|slowcount [0]),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|slowcount [2]),
	.datad(\u1|esc_spi|slowcount [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[2]~0 .lut_mask = 16'h4880;
defparam \u1|esc_spi|p1_slowcount[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N19
dffeas \u1|esc_spi|slowcount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[0]~2 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[0]~2_combout  = (!\u1|esc_spi|slowcount [0] & (\u1|esc_spi|transmitting~q  & ((\u1|esc_spi|slowcount [1]) # (!\u1|esc_spi|slowcount [2]))))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|slowcount [2]),
	.datac(\u1|esc_spi|slowcount [0]),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[0]~2 .lut_mask = 16'h0B00;
defparam \u1|esc_spi|p1_slowcount[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N23
dffeas \u1|esc_spi|slowcount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[1]~1 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[1]~1_combout  = (\u1|esc_spi|transmitting~q  & (\u1|esc_spi|slowcount [0] $ (\u1|esc_spi|slowcount [1])))

	.dataa(\u1|esc_spi|slowcount [0]),
	.datab(gnd),
	.datac(\u1|esc_spi|slowcount [1]),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[1]~1 .lut_mask = 16'h5A00;
defparam \u1|esc_spi|p1_slowcount[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N13
dffeas \u1|esc_spi|slowcount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cyclone10lp_lcell_comb \u1|esc_spi|always11~0 (
// Equation(s):
// \u1|esc_spi|always11~0_combout  = (!\u1|esc_spi|slowcount [1] & (\u1|esc_spi|slowcount [2] & (!\u1|esc_spi|slowcount [0] & \u1|esc_spi|transmitting~q )))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|slowcount [2]),
	.datac(\u1|esc_spi|slowcount [0]),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|always11~0 .lut_mask = 16'h0400;
defparam \u1|esc_spi|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \u1|esc_spi|state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cyclone10lp_lcell_comb \u1|esc_spi|Add1~2 (
// Equation(s):
// \u1|esc_spi|Add1~2_combout  = (\u1|esc_spi|state [1] & (!\u1|esc_spi|Add1~1 )) # (!\u1|esc_spi|state [1] & ((\u1|esc_spi|Add1~1 ) # (GND)))
// \u1|esc_spi|Add1~3  = CARRY((!\u1|esc_spi|Add1~1 ) # (!\u1|esc_spi|state [1]))

	.dataa(gnd),
	.datab(\u1|esc_spi|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~1 ),
	.combout(\u1|esc_spi|Add1~2_combout ),
	.cout(\u1|esc_spi|Add1~3 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~2 .lut_mask = 16'h3C3F;
defparam \u1|esc_spi|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cyclone10lp_lcell_comb \u1|esc_spi|Equal9~0 (
// Equation(s):
// \u1|esc_spi|Equal9~0_combout  = (!\u1|esc_spi|state [2] & (!\u1|esc_spi|state [3] & !\u1|esc_spi|state [1]))

	.dataa(\u1|esc_spi|state [2]),
	.datab(gnd),
	.datac(\u1|esc_spi|state [3]),
	.datad(\u1|esc_spi|state [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal9~0 .lut_mask = 16'h0005;
defparam \u1|esc_spi|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cyclone10lp_lcell_comb \u1|esc_spi|state~1 (
// Equation(s):
// \u1|esc_spi|state~1_combout  = (\u1|esc_spi|Add1~2_combout  & (((!\u1|esc_spi|Equal9~0_combout ) # (!\u1|esc_spi|state [0])) # (!\u1|esc_spi|state [4])))

	.dataa(\u1|esc_spi|state [4]),
	.datab(\u1|esc_spi|Add1~2_combout ),
	.datac(\u1|esc_spi|state [0]),
	.datad(\u1|esc_spi|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|state~1 .lut_mask = 16'h4CCC;
defparam \u1|esc_spi|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \u1|esc_spi|state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|state~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cyclone10lp_lcell_comb \u1|esc_spi|Add1~4 (
// Equation(s):
// \u1|esc_spi|Add1~4_combout  = (\u1|esc_spi|state [2] & (\u1|esc_spi|Add1~3  $ (GND))) # (!\u1|esc_spi|state [2] & (!\u1|esc_spi|Add1~3  & VCC))
// \u1|esc_spi|Add1~5  = CARRY((\u1|esc_spi|state [2] & !\u1|esc_spi|Add1~3 ))

	.dataa(\u1|esc_spi|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~3 ),
	.combout(\u1|esc_spi|Add1~4_combout ),
	.cout(\u1|esc_spi|Add1~5 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~4 .lut_mask = 16'hA50A;
defparam \u1|esc_spi|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \u1|esc_spi|state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cyclone10lp_lcell_comb \u1|esc_spi|Add1~6 (
// Equation(s):
// \u1|esc_spi|Add1~6_combout  = (\u1|esc_spi|state [3] & (!\u1|esc_spi|Add1~5 )) # (!\u1|esc_spi|state [3] & ((\u1|esc_spi|Add1~5 ) # (GND)))
// \u1|esc_spi|Add1~7  = CARRY((!\u1|esc_spi|Add1~5 ) # (!\u1|esc_spi|state [3]))

	.dataa(gnd),
	.datab(\u1|esc_spi|state [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~5 ),
	.combout(\u1|esc_spi|Add1~6_combout ),
	.cout(\u1|esc_spi|Add1~7 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~6 .lut_mask = 16'h3C3F;
defparam \u1|esc_spi|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N15
dffeas \u1|esc_spi|state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cyclone10lp_lcell_comb \u1|esc_spi|Add1~8 (
// Equation(s):
// \u1|esc_spi|Add1~8_combout  = \u1|esc_spi|state [4] $ (!\u1|esc_spi|Add1~7 )

	.dataa(\u1|esc_spi|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|esc_spi|Add1~7 ),
	.combout(\u1|esc_spi|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Add1~8 .lut_mask = 16'hA5A5;
defparam \u1|esc_spi|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cyclone10lp_lcell_comb \u1|esc_spi|state~0 (
// Equation(s):
// \u1|esc_spi|state~0_combout  = (\u1|esc_spi|Add1~8_combout  & (((!\u1|esc_spi|Equal9~0_combout ) # (!\u1|esc_spi|state [4])) # (!\u1|esc_spi|state [0])))

	.dataa(\u1|esc_spi|Add1~8_combout ),
	.datab(\u1|esc_spi|state [0]),
	.datac(\u1|esc_spi|state [4]),
	.datad(\u1|esc_spi|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|state~0 .lut_mask = 16'h2AAA;
defparam \u1|esc_spi|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N23
dffeas \u1|esc_spi|state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|state~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cyclone10lp_lcell_comb \u1|esc_spi|Equal2~0 (
// Equation(s):
// \u1|esc_spi|Equal2~0_combout  = (!\u1|esc_spi|slowcount [1] & (!\u1|esc_spi|slowcount [0] & \u1|esc_spi|slowcount [2]))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(gnd),
	.datac(\u1|esc_spi|slowcount [0]),
	.datad(\u1|esc_spi|slowcount [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal2~0 .lut_mask = 16'h0500;
defparam \u1|esc_spi|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cyclone10lp_lcell_comb \u1|esc_spi|transaction_primed~0 (
// Equation(s):
// \u1|esc_spi|transaction_primed~0_combout  = (\u1|esc_spi|state [4] & (\u1|esc_spi|Equal2~0_combout  & (\u1|esc_spi|state [0] & \u1|esc_spi|Equal9~0_combout )))

	.dataa(\u1|esc_spi|state [4]),
	.datab(\u1|esc_spi|Equal2~0_combout ),
	.datac(\u1|esc_spi|state [0]),
	.datad(\u1|esc_spi|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|transaction_primed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|transaction_primed~0 .lut_mask = 16'h8000;
defparam \u1|esc_spi|transaction_primed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N21
dffeas \u1|esc_spi|transaction_primed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|transaction_primed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|transaction_primed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|transaction_primed .is_wysiwyg = "true";
defparam \u1|esc_spi|transaction_primed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cyclone10lp_lcell_comb \u1|esc_spi|transmitting~0 (
// Equation(s):
// \u1|esc_spi|transmitting~0_combout  = (!\u1|esc_spi|transaction_primed~q  & ((\u1|esc_spi|tx_holding_primed~q ) # (\u1|esc_spi|transmitting~q )))

	.dataa(\u1|esc_spi|tx_holding_primed~q ),
	.datab(gnd),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(\u1|esc_spi|transaction_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|transmitting~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|transmitting~0 .lut_mask = 16'h00FA;
defparam \u1|esc_spi|transmitting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N1
dffeas \u1|esc_spi|transmitting (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|transmitting~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|transmitting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|transmitting .is_wysiwyg = "true";
defparam \u1|esc_spi|transmitting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_data_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [4] & \u1|nios|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_wr_strobe~0 .lut_mask = 16'h0300;
defparam \u1|esc_spi|p1_data_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~1 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~1_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  & (\u1|esc_spi|p1_wr_strobe~0_combout  & \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~1 .lut_mask = 16'hA000;
defparam \u1|esc_spi|p1_wr_strobe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N13
dffeas \u1|esc_spi|wr_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|wr_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|wr_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|wr_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ) # 
// ((\u1|led|always0~1_combout ) # (\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|led|always0~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .lut_mask = 16'h00FE;
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N15
dffeas \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~3_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~3 .lut_mask = 16'h0808;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0] & (!\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & 
// !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1])) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter 
// [1])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 .lut_mask = 16'h330C;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 .lut_mask = 16'hA000;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  = ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]) # (!\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q )) # 
// (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 .lut_mask = 16'hFF3F;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~2_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ) # ((\u1|nios|cpu|d_read~q  & 
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~2 .lut_mask = 16'hA8A0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \u1|mm_interconnect_0|nios_data_master_translator|read_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h0A00;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~0_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~0 .lut_mask = 16'h2020;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout  = \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] $ (((\u1|led|always0~1_combout  & (\u1|esc_spi_cs|always0~2_combout  & 
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ))))

	.dataa(\u1|led|always0~1_combout ),
	.datab(\u1|esc_spi_cs|always0~2_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'h7F80;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~0_combout  & (\u1|mm_interconnect_0|router|Equal5~1_combout  & 
// (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~0_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal5~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & (((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0])))) # 
// (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1_combout ) # ((!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF5B0;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1_combout ) # (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|write~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h54F0;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal5~0_combout  = (!\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [6] & !\u1|nios|cpu|W_alu_result [5]))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal5~0 .lut_mask = 16'h0044;
defparam \u1|mm_interconnect_0|router|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~2 (
// Equation(s):
// \u1|esc_spi_cs|always0~2_combout  = (\u1|mm_interconnect_0|router|Equal2~2_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|router|Equal5~0_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|router|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~2 .lut_mask = 16'h0C00;
defparam \u1|esc_spi_cs|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1_combout  = (\u1|esc_spi_cs|always0~2_combout  & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & 
// ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]) # (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datab(\u1|esc_spi_cs|always0~2_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1 .lut_mask = 16'h80C0;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~3_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] & \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0F00;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1_combout  & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] $ 
// (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 .lut_mask = 16'h3C00;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & (\u1|esc_spi_cs|always0~2_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datab(\u1|esc_spi_cs|always0~2_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & (!\u1|mm_interconnect_0|router|Equal1~1_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h0004;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ) # ((\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ) # 
// ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'hFFDC;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & 
// \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 16'hFFEC;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # ((\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q  & 
// (\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout  & \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .lut_mask = 16'hFF80;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  = (\u1|nios|cpu|d_read~q  & (((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout )))) # (!\u1|nios|cpu|d_read~q  & (((!\u1|nios|cpu|d_write~q )) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .lut_mask = 16'hCC5F;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_new_inst~feeder (
// Equation(s):
// \u1|nios|cpu|E_new_inst~feeder_combout  = \u1|nios|cpu|R_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_new_inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_new_inst~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|E_new_inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \u1|nios|cpu|E_new_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_new_inst~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_new_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_st~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_st~0_combout  = (!\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & ((!\u1|nios|cpu|D_iw [3]) # (!\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_st~0 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \u1|nios|cpu|R_ctrl_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|nios|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_stall (
// Equation(s):
// \u1|nios|cpu|E_st_stall~combout  = (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & ((\u1|nios|cpu|d_write~q ) # ((\u1|nios|cpu|E_new_inst~q  & \u1|nios|cpu|R_ctrl_st~q )))) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & (\u1|nios|cpu|E_new_inst~q  & ((\u1|nios|cpu|R_ctrl_st~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u1|nios|cpu|E_new_inst~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_stall~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_stall .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|E_st_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \u1|nios|cpu|d_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_write .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~0_combout  = (!\u1|esc_spi|wr_strobe~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (\u1|nios|cpu|d_write~q  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1])))

	.dataa(\u1|esc_spi|wr_strobe~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~0 .lut_mask = 16'h0010;
defparam \u1|esc_spi|p1_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_wr_strobe (
// Equation(s):
// \u1|esc_spi|p1_data_wr_strobe~combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  & (\u1|esc_spi|p1_data_wr_strobe~0_combout  & (\u1|esc_spi|p1_wr_strobe~0_combout  & 
// \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datab(\u1|esc_spi|p1_data_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_wr_strobe .lut_mask = 16'h8000;
defparam \u1|esc_spi|p1_data_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N5
dffeas \u1|esc_spi|data_wr_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_wr_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_wr_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|data_wr_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_primed~0 (
// Equation(s):
// \u1|esc_spi|tx_holding_primed~0_combout  = (\u1|esc_spi|data_wr_strobe~q ) # ((\u1|esc_spi|transmitting~q  & \u1|esc_spi|tx_holding_primed~q ))

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_primed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_primed~0 .lut_mask = 16'hFFC0;
defparam \u1|esc_spi|tx_holding_primed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N27
dffeas \u1|esc_spi|tx_holding_primed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_primed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_primed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_primed .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_primed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cyclone10lp_lcell_comb \u1|esc_spi|TRDY~0 (
// Equation(s):
// \u1|esc_spi|TRDY~0_combout  = (\u1|esc_spi|tx_holding_primed~q  & \u1|esc_spi|transmitting~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|TRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|TRDY~0 .lut_mask = 16'hCC00;
defparam \u1|esc_spi|TRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cyclone10lp_lcell_comb \u1|esc_spi|status_wr_strobe (
// Equation(s):
// \u1|esc_spi|status_wr_strobe~combout  = (\u1|esc_spi|wr_strobe~q  & (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & !\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|esc_spi|wr_strobe~q ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|status_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|status_wr_strobe .lut_mask = 16'h0008;
defparam \u1|esc_spi|status_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cyclone10lp_lcell_comb \u1|esc_spi|TOE~0 (
// Equation(s):
// \u1|esc_spi|TOE~0_combout  = (!\u1|esc_spi|status_wr_strobe~combout  & ((\u1|esc_spi|TOE~q ) # ((\u1|esc_spi|TRDY~0_combout  & \u1|esc_spi|data_wr_strobe~q ))))

	.dataa(\u1|esc_spi|TRDY~0_combout ),
	.datab(\u1|esc_spi|status_wr_strobe~combout ),
	.datac(\u1|esc_spi|TOE~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|TOE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|TOE~0 .lut_mask = 16'h3230;
defparam \u1|esc_spi|TOE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N17
dffeas \u1|esc_spi|TOE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|TOE~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|TOE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|TOE .is_wysiwyg = "true";
defparam \u1|esc_spi|TOE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem8~0_combout  = (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [1]) # (\u1|nios|cpu|D_iw [2]))))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem8~0 .lut_mask = 16'h00E0;
defparam \u1|nios|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  = (\u1|nios|cpu|W_alu_result [3] & !\u1|nios|cpu|W_alu_result [2])

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_wr_strobe~0 .lut_mask = 16'h00CC;
defparam \u1|esc_spi|endofpacketvalue_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \u1|nios|cpu|d_writedata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cyclone10lp_lcell_comb \u1|esc_spi|control_wr_strobe (
// Equation(s):
// \u1|esc_spi|control_wr_strobe~combout  = (\u1|esc_spi|wr_strobe~q  & (\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & !\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|esc_spi|wr_strobe~q ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|control_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|control_wr_strobe .lut_mask = 16'h0080;
defparam \u1|esc_spi|control_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N9
dffeas \u1|esc_spi|iTRDY_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iTRDY_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iTRDY_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iTRDY_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_wr_strobe (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_wr_strobe~combout  = (\u1|esc_spi|wr_strobe~q  & (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & \u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|esc_spi|wr_strobe~q ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_wr_strobe .lut_mask = 16'h0800;
defparam \u1|esc_spi|endofpacketvalue_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \u1|esc_spi|endofpacketvalue_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[6]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[6]~feeder_combout  = \u1|nios|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cyclone10lp_lcell_comb \u1|esc_spi|slaveselect_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|slaveselect_wr_strobe~0_combout  = (\u1|esc_spi|wr_strobe~q  & (!\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & \u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|esc_spi|wr_strobe~q ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|slaveselect_wr_strobe~0 .lut_mask = 16'h2000;
defparam \u1|esc_spi|slaveselect_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \u1|esc_spi|spi_slave_select_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q 
// )))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0 .lut_mask = 16'h7700;
defparam \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [4])

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~4 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [40] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [2]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|W_alu_result [4])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|F_pc [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[40] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [41] = (\u1|nios|cpu|F_pc [3] & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u1|nios|cpu|W_alu_result [5] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) # (!\u1|nios|cpu|F_pc [3] & 
// (\u1|nios|cpu|W_alu_result [5] & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]))))

	.dataa(\u1|nios|cpu|F_pc [3]),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[41] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [42] = (\u1|nios|cpu|W_alu_result [6] & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u1|nios|cpu|F_pc [4])))) # (!\u1|nios|cpu|W_alu_result [6] & 
// (((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u1|nios|cpu|F_pc [4]))))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(\u1|nios|cpu|F_pc [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[42] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [43] = (\u1|nios|cpu|W_alu_result [7] & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # ((\u1|nios|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [7] & 
// (((\u1|nios|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [7]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [5]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[43] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[8]~9 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[8]~9_combout  = (\u1|nios|cpu|E_src1 [8] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [8]))))) # (!\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [8]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [8]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src1 [8]),
	.datad(\u1|nios|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[8]~9 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[8]~9 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[8]~9_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[8]~9_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~36_combout ))

	.dataa(\u1|nios|cpu|Add1~36_combout ),
	.datab(\u1|nios|cpu|E_logic_result[8]~9_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[8]~9 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~6 (
// Equation(s):
// \u1|nios|cpu|Equal62~6_combout  = (\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~6 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|Equal62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~0_combout  = (\u1|nios|cpu|D_op_opx_rsv63~4_combout  & ((\u1|nios|cpu|Equal62~5_combout ) # ((\u1|nios|cpu|Equal62~6_combout ) # (\u1|nios|cpu|Equal62~4_combout ))))

	.dataa(\u1|nios|cpu|D_op_opx_rsv63~4_combout ),
	.datab(\u1|nios|cpu|Equal62~5_combout ),
	.datac(\u1|nios|cpu|Equal62~6_combout ),
	.datad(\u1|nios|cpu|Equal62~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~0 .lut_mask = 16'hAAA8;
defparam \u1|nios|cpu|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~0_combout  = (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [16]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~0 .lut_mask = 16'h0030;
defparam \u1|nios|cpu|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~1_combout  = (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|D_ctrl_shift_logical~0_combout ))) # (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~4_combout ))))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~1 .lut_mask = 16'h0E02;
defparam \u1|nios|cpu|D_ctrl_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~7 (
// Equation(s):
// \u1|nios|cpu|Equal62~7_combout  = (!\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~7 .lut_mask = 16'h1000;
defparam \u1|nios|cpu|Equal62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~2_combout  = (\u1|nios|cpu|D_ctrl_shift_rot~1_combout ) # ((\u1|nios|cpu|Equal62~7_combout  & ((\u1|nios|cpu|D_iw [14]) # (!\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|D_ctrl_shift_rot~1_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'hFBAA;
defparam \u1|nios|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~3_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_shift_rot~0_combout ) # (\u1|nios|cpu|D_ctrl_shift_rot~2_combout )))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_ctrl_shift_rot~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_shift_rot~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hA8A8;
defparam \u1|nios|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N3
dffeas \u1|nios|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_rot~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \u1|nios|cpu|W_alu_result[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[8]~9_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[9]~2 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[9]~2_combout  = (\u1|nios|cpu|W_alu_result [2] & ((!\u1|nios|cpu|W_alu_result [4]) # (!\u1|nios|cpu|W_alu_result [3])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[9]~2 .lut_mask = 16'h22AA;
defparam \u1|esc_spi|data_to_cpu[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[8]~10 (
// Equation(s):
// \u1|nios|cpu|E_st_data[8]~10_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[8]~10 .lut_mask = 16'hCACC;
defparam \u1|nios|cpu|E_st_data[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \u1|nios|cpu|d_writedata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \u1|esc_spi|endofpacketvalue_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N15
dffeas \u1|esc_spi|rd_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_rd_strobe~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rd_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rd_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|rd_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_rd_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_rd_strobe~0_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  & (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (!\u1|esc_spi|rd_strobe~q  & 
// \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datac(\u1|esc_spi|rd_strobe~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_rd_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_rd_strobe~0 .lut_mask = 16'h0800;
defparam \u1|esc_spi|p1_rd_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_rd_strobe (
// Equation(s):
// \u1|esc_spi|p1_data_rd_strobe~combout  = (\u1|esc_spi|p1_rd_strobe~0_combout  & (!\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|W_alu_result [3] & !\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|esc_spi|p1_rd_strobe~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_rd_strobe .lut_mask = 16'h0002;
defparam \u1|esc_spi|p1_data_rd_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \u1|esc_spi|data_rd_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_rd_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_rd_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|data_rd_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cyclone10lp_lcell_comb \u1|esc_spi|RRDY~0 (
// Equation(s):
// \u1|esc_spi|RRDY~0_combout  = (\u1|esc_spi|transaction_primed~q ) # ((!\u1|esc_spi|status_wr_strobe~combout  & (!\u1|esc_spi|data_rd_strobe~q  & \u1|esc_spi|RRDY~q )))

	.dataa(\u1|esc_spi|status_wr_strobe~combout ),
	.datab(\u1|esc_spi|data_rd_strobe~q ),
	.datac(\u1|esc_spi|RRDY~q ),
	.datad(\u1|esc_spi|transaction_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|RRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|RRDY~0 .lut_mask = 16'hFF10;
defparam \u1|esc_spi|RRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \u1|esc_spi|RRDY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|RRDY~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|RRDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|RRDY .is_wysiwyg = "true";
defparam \u1|esc_spi|RRDY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cyclone10lp_lcell_comb \u1|esc_spi|ROE~0 (
// Equation(s):
// \u1|esc_spi|ROE~0_combout  = (\u1|esc_spi|transaction_primed~q  & ((\u1|esc_spi|RRDY~q ) # ((!\u1|esc_spi|status_wr_strobe~combout  & \u1|esc_spi|ROE~q )))) # (!\u1|esc_spi|transaction_primed~q  & (!\u1|esc_spi|status_wr_strobe~combout  & 
// (\u1|esc_spi|ROE~q )))

	.dataa(\u1|esc_spi|transaction_primed~q ),
	.datab(\u1|esc_spi|status_wr_strobe~combout ),
	.datac(\u1|esc_spi|ROE~q ),
	.datad(\u1|esc_spi|RRDY~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|ROE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|ROE~0 .lut_mask = 16'hBA30;
defparam \u1|esc_spi|ROE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \u1|esc_spi|ROE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|ROE~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|ROE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|ROE .is_wysiwyg = "true";
defparam \u1|esc_spi|ROE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cyclone10lp_lcell_comb \u1|esc_spi|E (
// Equation(s):
// \u1|esc_spi|E~combout  = (\u1|esc_spi|ROE~q ) # (\u1|esc_spi|TOE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|esc_spi|ROE~q ),
	.datad(\u1|esc_spi|TOE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|E~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|E .lut_mask = 16'hFFF0;
defparam \u1|esc_spi|E .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~7 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~7_combout  = (\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[9]~3_combout )) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[9]~3_combout  & (\u1|esc_spi|endofpacketvalue_reg [8])) # 
// (!\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|esc_spi|E~combout )))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [8]),
	.datad(\u1|esc_spi|E~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~7 .lut_mask = 16'h7362;
defparam \u1|esc_spi|p1_data_to_cpu[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \u1|esc_spi|iE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder_combout  = \u1|nios|cpu|d_writedata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [8]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N31
dffeas \u1|esc_spi|spi_slave_select_holding_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N9
dffeas \u1|esc_spi|spi_slave_select_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~6 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~6_combout  = (\u1|esc_spi|spi_slave_select_reg [8] & \u1|nios|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [8]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~6 .lut_mask = 16'hF000;
defparam \u1|esc_spi|p1_data_to_cpu[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~8 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~8_combout  = (\u1|esc_spi|data_to_cpu[9]~2_combout  & ((\u1|esc_spi|p1_data_to_cpu[8]~7_combout  & ((\u1|esc_spi|p1_data_to_cpu[8]~6_combout ))) # (!\u1|esc_spi|p1_data_to_cpu[8]~7_combout  & (\u1|esc_spi|iE_reg~q )))) # 
// (!\u1|esc_spi|data_to_cpu[9]~2_combout  & (\u1|esc_spi|p1_data_to_cpu[8]~7_combout ))

	.dataa(\u1|esc_spi|data_to_cpu[9]~2_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[8]~7_combout ),
	.datac(\u1|esc_spi|iE_reg~q ),
	.datad(\u1|esc_spi|p1_data_to_cpu[8]~6_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~8 .lut_mask = 16'hEC64;
defparam \u1|esc_spi|p1_data_to_cpu[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~9 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~9_combout  = (\u1|esc_spi|p1_data_to_cpu[8]~8_combout  & ((\u1|nios|cpu|W_alu_result [3]) # (\u1|nios|cpu|W_alu_result [2])))

	.dataa(gnd),
	.datab(\u1|esc_spi|p1_data_to_cpu[8]~8_combout ),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~9 .lut_mask = 16'hCCC0;
defparam \u1|esc_spi|p1_data_to_cpu[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \u1|esc_spi|data_to_cpu[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N3
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 .lut_mask = 16'h88F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~10_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]) # 
// ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~10 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte1_data[2]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[0]~10_combout ) # 
// ((\u1|nios|cpu|F_iw[8]~41_combout  & \u1|nios|cpu|av_ld_byte1_data[2]~9_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[0]~10_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|F_iw[8]~41_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~1 .lut_mask = 16'hFE22;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[0]~1_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_byte1_data[0]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hF3FF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 .lut_mask = 16'h005A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 .lut_mask = 16'hAC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'h00C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0003;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~5_combout  = (\u1|nios|cpu|d_writedata [4] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [4]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~5 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[5]~feeder (
// Equation(s):
// \u1|nios|cpu|d_writedata[5]~feeder_combout  = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|d_writedata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N29
dffeas \u1|nios|cpu|d_writedata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~15_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [5])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~15 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~22_combout  = (\u1|nios|cpu|d_writedata [6] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [6]),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~22 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 .lut_mask = 16'hCC00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout  = 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 .lut_mask = 16'h0F0F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 .lut_mask = 16'h0050;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 .lut_mask = 16'hFE54;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hCAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hF300;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 .lut_mask = 16'hFC00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~11_combout  = (\u1|nios|cpu|d_writedata [11] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~11 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 .lut_mask = 16'hAAF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[12]~6 (
// Equation(s):
// \u1|nios|cpu|E_st_data[12]~6_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[12]~6 .lut_mask = 16'hE2F0;
defparam \u1|nios|cpu|E_st_data[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \u1|nios|cpu|d_writedata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~14_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~14 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [10])

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~18 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [45] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [7]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|W_alu_result [9])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [9]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [7]),
	.datad(\u1|nios|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[45] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [46] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [8]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|W_alu_result [10])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u1|nios|cpu|W_alu_result [10])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|nios|cpu|F_pc [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[46] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~17_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~17 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~8_combout  = (\u1|nios|cpu|d_writedata [24] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [24]),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~8 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder_combout  = \u1|nios|cpu|d_writedata [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [11]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \u1|esc_spi|spi_slave_select_holding_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[11]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[11]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [11]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N19
dffeas \u1|esc_spi|spi_slave_select_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[14]~4 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[14]~4_combout  = (\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [3] $ (\u1|nios|cpu|W_alu_result [2])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[14]~4 .lut_mask = 16'h30C0;
defparam \u1|esc_spi|data_to_cpu[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \u1|esc_spi|endofpacketvalue_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[11]~26 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[11]~26_combout  = (\u1|esc_spi|data_to_cpu[14]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [11])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [11])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [11]),
	.datab(\u1|esc_spi|data_to_cpu[14]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [11]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[11]~26 .lut_mask = 16'h8C80;
defparam \u1|esc_spi|p1_data_to_cpu[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \u1|esc_spi|data_to_cpu[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[11]~26_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N11
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~15_combout  = (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11])))) # (!\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11])))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~15 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[9]~18 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[9]~18_combout  = (\u1|nios|cpu|F_pc [9] & (!\u1|nios|cpu|F_pc_plus_one[8]~17 )) # (!\u1|nios|cpu|F_pc [9] & ((\u1|nios|cpu|F_pc_plus_one[8]~17 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[9]~19  = CARRY((!\u1|nios|cpu|F_pc_plus_one[8]~17 ) # (!\u1|nios|cpu|F_pc [9]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[8]~17 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[10]~20 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[10]~20_combout  = (\u1|nios|cpu|F_pc [10] & (\u1|nios|cpu|F_pc_plus_one[9]~19  $ (GND))) # (!\u1|nios|cpu|F_pc [10] & (!\u1|nios|cpu|F_pc_plus_one[9]~19  & VCC))
// \u1|nios|cpu|F_pc_plus_one[10]~21  = CARRY((\u1|nios|cpu|F_pc [10] & !\u1|nios|cpu|F_pc_plus_one[9]~19 ))

	.dataa(\u1|nios|cpu|F_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[9]~19 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[10]~14 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[10]~14_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|Add1~44_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[10]~20_combout )))))

	.dataa(\u1|nios|cpu|Add1~44_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[10]~14 .lut_mask = 16'h00B8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N15
dffeas \u1|nios|cpu|F_pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[10]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[48] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [48] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [10]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|W_alu_result [12])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u1|nios|cpu|W_alu_result [12])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [12]),
	.datad(\u1|nios|cpu|F_pc [10]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[48] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [33] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_byteenable [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[33] .lut_mask = 16'hEECC;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [12])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~13 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [13])

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~11 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N11
dffeas \u1|esc_spi|endofpacketvalue_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N7
dffeas \u1|esc_spi|spi_slave_select_holding_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[12]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[12]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [12]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N17
dffeas \u1|esc_spi|spi_slave_select_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[12]~25 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[12]~25_combout  = (\u1|esc_spi|data_to_cpu[14]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [12]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [12]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [12]),
	.datab(\u1|esc_spi|data_to_cpu[14]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|spi_slave_select_reg [12]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[12]~25 .lut_mask = 16'hC808;
defparam \u1|esc_spi|p1_data_to_cpu[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \u1|esc_spi|data_to_cpu[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N7
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 .lut_mask = 16'hB380;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~14_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]) # 
// ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~14 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte1_data[2]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[4]~14_combout ) # 
// ((\u1|nios|cpu|F_iw[12]~26_combout  & \u1|nios|cpu|av_ld_byte1_data[2]~9_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[4]~14_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|F_iw[12]~26_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~5 .lut_mask = 16'hFE22;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[4]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~21_combout  = (\u1|nios|cpu|d_writedata [7] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [7]),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~21 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] $ 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'h0401;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ) 
// # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 16'hFFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|d_byteenable[3]~0 (
// Equation(s):
// \u1|nios|cpu|d_byteenable[3]~0_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem16~0_combout ) # (\u1|nios|cpu|D_ctrl_mem8~0_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[3]~0 .lut_mask = 16'h0F0C;
defparam \u1|nios|cpu|d_byteenable[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 .lut_mask = 16'hA0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N7
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [17])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~26 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[11]~22 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[11]~22_combout  = (\u1|nios|cpu|F_pc [11] & (!\u1|nios|cpu|F_pc_plus_one[10]~21 )) # (!\u1|nios|cpu|F_pc [11] & ((\u1|nios|cpu|F_pc_plus_one[10]~21 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[11]~23  = CARRY((!\u1|nios|cpu|F_pc_plus_one[10]~21 ) # (!\u1|nios|cpu|F_pc [11]))

	.dataa(\u1|nios|cpu|F_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[10]~21 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[11]~13 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[11]~13_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|Add1~46_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[11]~22_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|Add1~46_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[11]~13 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \u1|nios|cpu|F_pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[49] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [49] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [11]) # ((\u1|nios|cpu|W_alu_result [13] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|nios|cpu|W_alu_result [13] & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [13]),
	.datac(\u1|nios|cpu|F_pc [11]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[49] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem8~1_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & !\u1|nios|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem8~1 .lut_mask = 16'h0C0C;
defparam \u1|nios|cpu|D_ctrl_mem8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[2]~1 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[2]~1_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (((\u1|nios|cpu|Add1~10_combout ) # (\u1|nios|cpu|D_ctrl_mem8~1_combout )))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & (((!\u1|nios|cpu|Add1~8_combout  & 
// \u1|nios|cpu|Add1~10_combout )) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|Add1~8_combout ),
	.datac(\u1|nios|cpu|Add1~10_combout ),
	.datad(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[2]~1 .lut_mask = 16'hBAF5;
defparam \u1|nios|cpu|E_mem_byte_en[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \u1|nios|cpu|d_byteenable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [34] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_byteenable [2]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[34] .lut_mask = 16'hEECC;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000009203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EDD76000C8000C01814000008C1C856B508402F205AAAA190F90DCA881EAAABB882409720092E519AC01C081E6CA5FFA4158BA7D2D5D80B7B77BFC4195404024054C8281025965E20280A0280B7F105FD6B2CBFC7FC41CAC81FF17F7903FA5FDE41F3C40404FA82027D4100D55FA05C414080819046413DE404E5A404A21479AABD200019FFE6FFF20A5D866AA2BC8A7F8DBFB35DBEE5F76BF882976F229FE602B55166DFDAAEDE7BB7F88428A959535227E4152A590A9491131E40122EB57CCA16E492EB13254D5C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'hCFCEF20285ACAC89E2036F1005B10596F10196F100D0101620510400AC7D222C017882810310BCA5E133FA400202641002B1F4885802F105020904E43C2AA1076BB7C8B005F10502050A0481072D3E4011D05802C41408221722C017105032BA43C8202C5991600B105030EA8021D140155D5010AAE8A008EC5B0AA4003D04000418141060704181C0A80000400C900C410001040000090800000438004400280000D414414011C142210210E3890344080041E56A1004000000242850000000804000010000200828402080082804106E72114D00000120054F05000000220010508517AE301FD40006321521628500284B9A1000704279A49CA29C99441C06;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h00058000003012830A0AC010010000945248150000098034722080C4BA160501BDE00000C600000182142810000424000C40100020C3836400040304424383C0F42A48A9A00041F80024420C0A0206050103038080402228C00100605064C01807A04030CC61806583A803FC030C085C0AA175005E0061810F2901808004C08030A620A4900CA80000004810030D1002041008021002AA0900042224040888801A4003006C20C40002C24200000010200098200260041142440C400000002A880C02388030000001E0801000102010000001800000004001000160325C1403000E8000A0000081222084810071B040017BE203ED6518BDE08000213008000104;
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],
\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],
\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h0EEF10FBBEE0FB000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~30 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~30_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a46 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a46 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~30 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|F_iw[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \u1|esc_spi|endofpacketvalue_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder_combout  = \u1|nios|cpu|d_writedata [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N3
dffeas \u1|esc_spi|spi_slave_select_holding_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[14]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[14]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N13
dffeas \u1|esc_spi|spi_slave_select_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[14]~23 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[14]~23_combout  = (\u1|esc_spi|data_to_cpu[14]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [14]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [14]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [14]),
	.datab(\u1|esc_spi|data_to_cpu[14]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|spi_slave_select_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[14]~23 .lut_mask = 16'hC808;
defparam \u1|esc_spi|p1_data_to_cpu[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \u1|esc_spi|data_to_cpu[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[14]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N29
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 .lut_mask = 16'h88F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~12_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]) # 
// ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~12 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~3_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte1_data[2]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[6]~12_combout ) # 
// ((\u1|nios|cpu|F_iw[14]~30_combout  & \u1|nios|cpu|av_ld_byte1_data[2]~9_combout ))))

	.dataa(\u1|nios|cpu|F_iw[14]~30_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[6]~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~3 .lut_mask = 16'hCFC8;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[6]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[6]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~26_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~26 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103 .lut_mask = 16'hAABF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[15]~11 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[15]~11_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [15]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[15]~11 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 .lut_mask = 16'hE444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[31]~64 (
// Equation(s):
// \u1|nios|cpu|F_iw[31]~64_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[31]~64 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~15_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~15 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 .lut_mask = 16'hC0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~13_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~13 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~5_combout  = (\u1|nios|cpu|av_ld_byte2_data[5]~13_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout  & \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[5]~13_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~5 .lut_mask = 16'hF4F0;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[5]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[3]~2 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[3]~2_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (((\u1|nios|cpu|Add1~10_combout ) # (\u1|nios|cpu|D_ctrl_mem8~1_combout )))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & (((\u1|nios|cpu|Add1~8_combout  & 
// \u1|nios|cpu|Add1~10_combout )) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|Add1~8_combout ),
	.datac(\u1|nios|cpu|Add1~10_combout ),
	.datad(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[3]~2 .lut_mask = 16'hEAF5;
defparam \u1|nios|cpu|E_mem_byte_en[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N25
dffeas \u1|nios|cpu|d_byteenable[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [35] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_byteenable [3]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[35] .lut_mask = 16'hEECC;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[23]~9 (
// Equation(s):
// \u1|nios|cpu|E_src2[23]~9_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[23]~9 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~6 (
// Equation(s):
// \u1|nios|cpu|Equal0~6_combout  = (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~6 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|Equal0~4_combout )) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~6_combout )))))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'h8C80;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~10 (
// Equation(s):
// \u1|nios|cpu|Equal0~10_combout  = (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~10 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_logic~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_logic~0_combout  = (!\u1|nios|cpu|Equal0~10_combout  & ((!\u1|nios|cpu|Equal0~9_combout ) # (!\u1|nios|cpu|D_iw [4])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~9_combout ),
	.datad(\u1|nios|cpu|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_logic~0 .lut_mask = 16'h003F;
defparam \u1|nios|cpu|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout  = (\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ) # ((!\u1|nios|cpu|D_iw [5] & !\u1|nios|cpu|D_ctrl_logic~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.datad(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 .lut_mask = 16'hFAFB;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi~0_combout  = (\u1|nios|cpu|R_ctrl_force_src2_zero~q ) # (\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datac(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi~0 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \u1|nios|cpu|E_src2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[23]~9_combout ),
	.asdata(\u1|nios|cpu|D_iw [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~64 (
// Equation(s):
// \u1|nios|cpu|Add1~64_combout  = \u1|nios|cpu|E_src2 [23] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [23]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~64 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~2_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~2 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~3_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~3 .lut_mask = 16'hF2F0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~14_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~14 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [26])

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [26]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~9 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~12_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~12 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~13_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~13 .lut_mask = 16'hF2F0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \u1|nios|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[29]~3 (
// Equation(s):
// \u1|nios|cpu|E_src2[29]~3_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[29]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \u1|nios|cpu|E_src2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[29]~3_combout ),
	.asdata(\u1|nios|cpu|D_iw [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cyclone10lp_ram_block \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u1|nios|cpu|W_rf_wr_data[31]~20_combout ,\u1|nios|cpu|W_rf_wr_data[30]~21_combout ,\u1|nios|cpu|W_rf_wr_data[29]~22_combout ,\u1|nios|cpu|W_rf_wr_data[28]~23_combout ,\u1|nios|cpu|W_rf_wr_data[27]~24_combout ,
\u1|nios|cpu|W_rf_wr_data[26]~25_combout ,\u1|nios|cpu|W_rf_wr_data[25]~26_combout ,\u1|nios|cpu|W_rf_wr_data[24]~27_combout ,\u1|nios|cpu|W_rf_wr_data[23]~28_combout ,\u1|nios|cpu|W_rf_wr_data[22]~29_combout ,\u1|nios|cpu|W_rf_wr_data[21]~30_combout ,
\u1|nios|cpu|W_rf_wr_data[20]~31_combout ,\u1|nios|cpu|W_rf_wr_data[19]~32_combout ,\u1|nios|cpu|W_rf_wr_data[18]~33_combout ,\u1|nios|cpu|W_rf_wr_data[17]~9_combout ,\u1|nios|cpu|W_rf_wr_data[16]~10_combout ,\u1|nios|cpu|W_rf_wr_data[15]~11_combout ,
\u1|nios|cpu|W_rf_wr_data[14]~12_combout ,\u1|nios|cpu|W_rf_wr_data[13]~13_combout ,\u1|nios|cpu|W_rf_wr_data[12]~14_combout ,\u1|nios|cpu|W_rf_wr_data[11]~15_combout ,\u1|nios|cpu|W_rf_wr_data[10]~3_combout ,\u1|nios|cpu|W_rf_wr_data[9]~16_combout ,
\u1|nios|cpu|W_rf_wr_data[8]~17_combout ,\u1|nios|cpu|W_rf_wr_data[7]~18_combout ,\u1|nios|cpu|W_rf_wr_data[6]~19_combout ,\u1|nios|cpu|W_rf_wr_data[5]~5_combout ,\u1|nios|cpu|W_rf_wr_data[4]~6_combout ,\u1|nios|cpu|W_rf_wr_data[3]~7_combout ,
\u1|nios|cpu|W_rf_wr_data[2]~4_combout ,\u1|nios|cpu|W_rf_wr_data[1]~8_combout ,\u1|nios|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u1|nios|cpu|R_dst_regnum [4],\u1|nios|cpu|R_dst_regnum [3],\u1|nios|cpu|R_dst_regnum [2],\u1|nios|cpu|R_dst_regnum [1],\u1|nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|nios|cpu|D_iw [31],\u1|nios|cpu|D_iw [30],\u1|nios|cpu|D_iw [29],\u1|nios|cpu|D_iw [28],\u1|nios|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[31]~36 (
// Equation(s):
// \u1|nios|cpu|R_src1[31]~36_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[31]~36 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N21
dffeas \u1|nios|cpu|E_src1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[31]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~1_combout  = (\u1|nios|cpu|Equal62~0_combout  & (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [15] $ (\u1|nios|cpu|D_iw [14]))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~1 .lut_mask = 16'h2800;
defparam \u1|nios|cpu|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~5 (
// Equation(s):
// \u1|nios|cpu|Equal0~5_combout  = (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~5 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~0_combout  = (\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|Equal0~4_combout  & ((!\u1|nios|cpu|Equal0~5_combout )))) # (!\u1|nios|cpu|D_iw [4] & (((!\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ))))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~0 .lut_mask = 16'h0353;
defparam \u1|nios|cpu|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~2 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~2_combout  = (\u1|nios|cpu|R_valid~q  & ((\u1|nios|cpu|E_invert_arith_src_msb~1_combout ) # ((!\u1|nios|cpu|D_iw [5] & !\u1|nios|cpu|E_invert_arith_src_msb~0_combout ))))

	.dataa(\u1|nios|cpu|E_invert_arith_src_msb~1_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|R_valid~q ),
	.datad(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~2 .lut_mask = 16'hA0B0;
defparam \u1|nios|cpu|E_invert_arith_src_msb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \u1|nios|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_invert_arith_src_msb~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_arith_src1[31] (
// Equation(s):
// \u1|nios|cpu|E_arith_src1 [31] = \u1|nios|cpu|E_src1 [31] $ (\u1|nios|cpu|E_invert_arith_src_msb~q )

	.dataa(\u1|nios|cpu|E_src1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_arith_src1[31] .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi[15]~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi[15]~1_combout  = (\u1|nios|cpu|R_ctrl_hi_imm16~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_ctrl_hi_imm16~q  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi[15]~1 .lut_mask = 16'hABA8;
defparam \u1|nios|cpu|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi[15]~2 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi[15]~2_combout  = (\u1|nios|cpu|R_src2_hi[15]~1_combout  & (!\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q  & !\u1|nios|cpu|R_ctrl_force_src2_zero~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_src2_hi[15]~1_combout ),
	.datac(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datad(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi[15]~2 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N5
dffeas \u1|nios|cpu|E_src2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_hi[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~56 (
// Equation(s):
// \u1|nios|cpu|Add1~56_combout  = \u1|nios|cpu|E_invert_arith_src_msb~q  $ (\u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [31]))

	.dataa(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~56 .lut_mask = 16'h9966;
defparam \u1|nios|cpu|Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cyclone10lp_ram_block \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u1|nios|cpu|W_rf_wr_data[31]~20_combout ,\u1|nios|cpu|W_rf_wr_data[30]~21_combout ,\u1|nios|cpu|W_rf_wr_data[29]~22_combout ,\u1|nios|cpu|W_rf_wr_data[28]~23_combout ,\u1|nios|cpu|W_rf_wr_data[27]~24_combout ,
\u1|nios|cpu|W_rf_wr_data[26]~25_combout ,\u1|nios|cpu|W_rf_wr_data[25]~26_combout ,\u1|nios|cpu|W_rf_wr_data[24]~27_combout ,\u1|nios|cpu|W_rf_wr_data[23]~28_combout ,\u1|nios|cpu|W_rf_wr_data[22]~29_combout ,\u1|nios|cpu|W_rf_wr_data[21]~30_combout ,
\u1|nios|cpu|W_rf_wr_data[20]~31_combout ,\u1|nios|cpu|W_rf_wr_data[19]~32_combout ,\u1|nios|cpu|W_rf_wr_data[18]~33_combout ,\u1|nios|cpu|W_rf_wr_data[17]~9_combout ,\u1|nios|cpu|W_rf_wr_data[16]~10_combout ,\u1|nios|cpu|W_rf_wr_data[15]~11_combout ,
\u1|nios|cpu|W_rf_wr_data[14]~12_combout ,\u1|nios|cpu|W_rf_wr_data[13]~13_combout ,\u1|nios|cpu|W_rf_wr_data[12]~14_combout ,\u1|nios|cpu|W_rf_wr_data[11]~15_combout ,\u1|nios|cpu|W_rf_wr_data[10]~3_combout ,\u1|nios|cpu|W_rf_wr_data[9]~16_combout ,
\u1|nios|cpu|W_rf_wr_data[8]~17_combout ,\u1|nios|cpu|W_rf_wr_data[7]~18_combout ,\u1|nios|cpu|W_rf_wr_data[6]~19_combout ,\u1|nios|cpu|W_rf_wr_data[5]~5_combout ,\u1|nios|cpu|W_rf_wr_data[4]~6_combout ,\u1|nios|cpu|W_rf_wr_data[3]~7_combout ,
\u1|nios|cpu|W_rf_wr_data[2]~4_combout ,\u1|nios|cpu|W_rf_wr_data[1]~8_combout ,\u1|nios|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u1|nios|cpu|R_dst_regnum [4],\u1|nios|cpu|R_dst_regnum [3],\u1|nios|cpu|R_dst_regnum [2],\u1|nios|cpu|R_dst_regnum [1],\u1|nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|nios|cpu|D_iw [26],\u1|nios|cpu|D_iw [25],\u1|nios|cpu|D_iw [24],\u1|nios|cpu|D_iw [23],\u1|nios|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[30]~2 (
// Equation(s):
// \u1|nios|cpu|E_src2[30]~2_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[30]~2 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout  = (\u1|nios|cpu|d_writedata [20] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [20]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~23 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y33_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088620000340040181410100001C8D6B548502F215AAAA190F90DCA885EAAABB889409720096E501A0104088E6CA5F3A434BBA7D2F57A0B7B77BFC4595505026056C84890B4D34E216C0B02C0BFF10CFD6A28B9C7FC444AC88E01677911C059DE43F3C45426FAC2137D6108D55FA25C42448A85DCE773BDACCEE5ECCEA23439AABD20801FCCE6D3F21ACD866AA69C8A738D3BBB5DB4A5B76BF886B367229CE606B553669DDEAEDA5BB5F88C28A95953526FE4552AD9129491131E44922AF57C8A16B492AB12254D58;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'hC4CEF212A52C2C89E21B6F10C5B10D96F10D96F108D8908621D10C42A57D222C417884890F119CA4E1133A45030264310A95F4885882F109122914F606EAA10F2BB7C8B105F1091217AA06A9172D3E4211D05882C42448621722C4171091303A47C862257991620B109130828021014014105000A080A000EC0B0824003C0400041018104060410180A80008400C98066101010400800848000005340046022A0000F454456011414021001061800140000059E56A10041000003428508065008040D96500C00000004B208000000480473E1047002001A00047211000100000000080C304108256000691022460409A040B820A0031001800060A0C19468442;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h8004A0A0001100820A0054140400000051090144500803F0100080000910052002200080424200018902040804402C48044008022082802420040000085091E0A0A2500180084109403442080C0204060102030080002228C00120406064C018038040120C61006581A903FC050C085C0AA134285E04E1810C092C008004C08031A220A4900CA00000006810030D1002001008021002AA09000626254049C8102A0803824420C6000200400001100002000A08000000104244004080020022490C023A0090002001E09010000400001000000100000040402081683250006100CE801020004081202104E10AD1F0101571E213ED64109DE08000017208000100;
// synopsys translate_on

// Location: M9K_X40_Y29_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],
\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],
\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h000F00F00001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a52 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a52 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hF0CC;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[20]~48 (
// Equation(s):
// \u1|nios|cpu|F_iw[20]~48_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ) # (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout )) # (!\u1|nios|cpu|D_iw[2]~0_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datad(\u1|nios|cpu|D_iw[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[20]~48 .lut_mask = 16'hECFF;
defparam \u1|nios|cpu|F_iw[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N1
dffeas \u1|nios|cpu|D_iw[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[20]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \u1|nios|cpu|E_src2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[30]~2_combout ),
	.asdata(\u1|nios|cpu|D_iw [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~57 (
// Equation(s):
// \u1|nios|cpu|Add1~57_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~57 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~58 (
// Equation(s):
// \u1|nios|cpu|Add1~58_combout  = \u1|nios|cpu|E_src2 [29] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [29]),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~58 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[28]~4 (
// Equation(s):
// \u1|nios|cpu|E_src2[28]~4_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[28]~4 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \u1|nios|cpu|E_src2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[28]~4_combout ),
	.asdata(\u1|nios|cpu|D_iw [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~59 (
// Equation(s):
// \u1|nios|cpu|Add1~59_combout  = \u1|nios|cpu|E_src2 [28] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [28]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~59 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[27]~40 (
// Equation(s):
// \u1|nios|cpu|R_src1[27]~40_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[27]~40 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \u1|nios|cpu|E_src1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[27]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[27]~5 (
// Equation(s):
// \u1|nios|cpu|E_src2[27]~5_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[27]~5 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \u1|nios|cpu|E_src2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[27]~5_combout ),
	.asdata(\u1|nios|cpu|D_iw [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~60 (
// Equation(s):
// \u1|nios|cpu|Add1~60_combout  = \u1|nios|cpu|E_src2 [27] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [27]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~60 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[26]~41 (
// Equation(s):
// \u1|nios|cpu|R_src1[26]~41_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & (!\u1|nios|cpu|R_src1~33_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_src1~33_combout ),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[26]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[26]~41 .lut_mask = 16'h020A;
defparam \u1|nios|cpu|R_src1[26]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N31
dffeas \u1|nios|cpu|E_src1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[26]~41_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[26]~6 (
// Equation(s):
// \u1|nios|cpu|E_src2[26]~6_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[26]~6 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \u1|nios|cpu|E_src2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[26]~6_combout ),
	.asdata(\u1|nios|cpu|D_iw [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~61 (
// Equation(s):
// \u1|nios|cpu|Add1~61_combout  = \u1|nios|cpu|E_src2 [26] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [26]),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~61 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[25]~7 (
// Equation(s):
// \u1|nios|cpu|E_src2[25]~7_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[25]~7 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \u1|nios|cpu|E_src2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[25]~7_combout ),
	.asdata(\u1|nios|cpu|D_iw [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~62 (
// Equation(s):
// \u1|nios|cpu|Add1~62_combout  = \u1|nios|cpu|E_src2 [25] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~62 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[24]~8 (
// Equation(s):
// \u1|nios|cpu|E_src2[24]~8_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[24]~8 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \u1|nios|cpu|E_src2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[24]~8_combout ),
	.asdata(\u1|nios|cpu|D_iw [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~63 (
// Equation(s):
// \u1|nios|cpu|Add1~63_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~63 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[24]~43 (
// Equation(s):
// \u1|nios|cpu|R_src1[24]~43_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[24]~43 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N3
dffeas \u1|nios|cpu|E_src1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[24]~43_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[22]~45 (
// Equation(s):
// \u1|nios|cpu|R_src1[22]~45_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & (!\u1|nios|cpu|R_src1~33_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_src1~33_combout ),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[22]~45 .lut_mask = 16'h020A;
defparam \u1|nios|cpu|R_src1[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N7
dffeas \u1|nios|cpu|E_src1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[22]~45_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[21]~46 (
// Equation(s):
// \u1|nios|cpu|R_src1[21]~46_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[21]~46 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N25
dffeas \u1|nios|cpu|E_src1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[21]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[21]~11 (
// Equation(s):
// \u1|nios|cpu|E_src2[21]~11_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[21]~11 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \u1|nios|cpu|E_src2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[21]~11_combout ),
	.asdata(\u1|nios|cpu|D_iw [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~66 (
// Equation(s):
// \u1|nios|cpu|Add1~66_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~66 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[20]~12 (
// Equation(s):
// \u1|nios|cpu|E_src2[20]~12_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[20]~12 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~28_combout  = (\u1|nios|cpu|d_writedata [27] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~28 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~29_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~29 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~30_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~30 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[30]~6 (
// Equation(s):
// \u1|nios|cpu|d_writedata[30]~6_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[30]~6 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \u1|nios|cpu|d_writedata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[30]~6_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~31_combout  = (\u1|nios|cpu|d_writedata [30] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [30]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~31 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~32 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~32_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~32 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [35] = (\u1|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_byteenable [3]))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_byteenable [3]),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[35] .lut_mask = 16'hFFA0;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3])

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 16'hFAFA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cyclone10lp_ram_block \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ,gnd,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~17_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~19_combout }),
	.portaaddr({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 .lut_mask = 16'hC0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~37 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~37_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~37 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~39 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~39_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[10]~37_combout ) # ((\u1|nios|cpu|F_iw[10]~38_combout  & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|nios|cpu|F_iw[10]~38_combout ),
	.datac(\u1|nios|cpu|F_iw[10]~37_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~39 .lut_mask = 16'hA8A0;
defparam \u1|nios|cpu|F_iw[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \u1|nios|cpu|D_iw[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[10]~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \u1|nios|cpu|E_src2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[20]~12_combout ),
	.asdata(\u1|nios|cpu|D_iw [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~67 (
// Equation(s):
// \u1|nios|cpu|Add1~67_combout  = \u1|nios|cpu|E_src2 [20] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [20]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~67 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[19]~13 (
// Equation(s):
// \u1|nios|cpu|E_src2[19]~13_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[19]~13 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 .lut_mask = 16'hD580;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~34 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~34_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~34 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [8])

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u1|nios|cpu|d_writedata [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~19 .lut_mask = 16'h8888;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout  = (\u1|nios|cpu|d_writedata [9] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~17 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~16 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],
\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],
\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h000FC0F66000F1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000420000000000000000000000092207FFF800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000488874000CC22042311E0001310DC846F700402EC81BC3C8A47E4F9A6A06F0E880804380C00E1C03608010900E000062251418C33613480DEA57CE44094C0502407DF22214111457A87C0B0280B99244D569282106E482427000D1277E001A49DF90C4C80504F3C48279E240D55E21A0511080A1CAD72B6D0CADEE4CADC21601AABCC00019E080836C89248E20809C00220CABBB2FF2879D05B6A24B670008862750246755DE97F8404BB6846C08CBDB500284052D5E029C911B19809002001440C234822715518D25;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h46CE0282856C24896280E9144FBE403E91443E914018140248724409A4E9AA6C0021222147209EF431D62380030265112E97A488F8004244420904F62000A24727F56AB000C24442820802A1012D37901582780005110A220A32C015D444307B80F22265E8996000D44430868981094C0410D0010084A805209000840CDE0C04D109141424705091C0A12E00015C9046C004039C87022B00B9009BDC362266034A4A05C4C970DB047001423549162F061414F921BA94193031A4CE9D3AC4A489D4C698603D804C1DAF793B0C1587F771473A12451013302600670422660000183B5EF203A619235C44CEFFA3B0740C1A72E1100AA0144611188EA8081BACA52B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h180640430649B87E7A50DB284412C39540CD09A4EC4C4420151380008B10750A15A9990C720944CD06A26400C6EC8121B606799E3F9F9465129C00838C40C1D05084481909828BAA027042848E024247012122808186AEE0C44C6424704001880383D80B047304C5812035E0000C1A5E2081240698C0118140012E062981C7C303226A2C16261496A3D2253A4B4B21A300789D0494C8E66F80E2E2E050C94230082008820D10EA2CCB110B5001936486204E01102144184E2091800811DA14C309009848241A1625F7D061332250C506BCDF0094160042606D81283240206108C609D12A7C102020A194C240F2C240823FDA8385E1001C812CCCCBBF9998CC00;
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~35 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~35_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a41 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a41 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~35 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|F_iw[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~36 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~36_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[9]~34_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|nios|cpu|F_iw[9]~35_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|F_iw[9]~34_combout ),
	.datac(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datad(\u1|nios|cpu|F_iw[9]~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~36 .lut_mask = 16'hE0C0;
defparam \u1|nios|cpu|F_iw[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N15
dffeas \u1|nios|cpu|D_iw[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[9]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \u1|nios|cpu|E_src2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[19]~13_combout ),
	.asdata(\u1|nios|cpu|D_iw [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~68 (
// Equation(s):
// \u1|nios|cpu|Add1~68_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~68 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[19]~48 (
// Equation(s):
// \u1|nios|cpu|R_src1[19]~48_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[19]~48 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N27
dffeas \u1|nios|cpu|E_src1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[19]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~69 (
// Equation(s):
// \u1|nios|cpu|Add1~69_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~69 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[18]~49 (
// Equation(s):
// \u1|nios|cpu|R_src1[18]~49_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] & (!\u1|nios|cpu|R_src1~33_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_src1~33_combout ),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[18]~49 .lut_mask = 16'h020A;
defparam \u1|nios|cpu|R_src1[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N5
dffeas \u1|nios|cpu|E_src1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[18]~49_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[17]~0 (
// Equation(s):
// \u1|nios|cpu|E_src2[17]~0_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[17]~0 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \u1|nios|cpu|E_src2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[17]~0_combout ),
	.asdata(\u1|nios|cpu|D_iw [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~20 (
// Equation(s):
// \u1|nios|cpu|Add1~20_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~20 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[16]~1 (
// Equation(s):
// \u1|nios|cpu|E_src2[16]~1_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[16]~1 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \u1|nios|cpu|E_src2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[16]~1_combout ),
	.asdata(\u1|nios|cpu|D_iw [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~21 (
// Equation(s):
// \u1|nios|cpu|Add1~21_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~21 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[15]~8 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[15]~8_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datab(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [21]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[15]~8 .lut_mask = 16'h3022;
defparam \u1|nios|cpu|R_src2_lo[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \u1|nios|cpu|E_src2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~22 (
// Equation(s):
// \u1|nios|cpu|Add1~22_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~22 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[14]~9 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[14]~9_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [20])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [20]),
	.datac(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[14]~9 .lut_mask = 16'h0D08;
defparam \u1|nios|cpu|R_src2_lo[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \u1|nios|cpu|E_src2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[14]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~23 (
// Equation(s):
// \u1|nios|cpu|Add1~23_combout  = \u1|nios|cpu|E_src2 [14] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~23 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[13]~10 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[13]~10_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [19]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [19]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[13]~10 .lut_mask = 16'h3022;
defparam \u1|nios|cpu|R_src2_lo[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \u1|nios|cpu|E_src2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~24 (
// Equation(s):
// \u1|nios|cpu|Add1~24_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~24 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[12]~5 (
// Equation(s):
// \u1|nios|cpu|E_src1[12]~5_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [16]))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[12]~5 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \u1|nios|cpu|E_src1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[12]~5_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[11]~12 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[11]~12_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [17])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datab(\u1|nios|cpu|D_iw [17]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[11]~12 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|R_src2_lo[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \u1|nios|cpu|E_src2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~26 (
// Equation(s):
// \u1|nios|cpu|Add1~26_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~26 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[10]~7 (
// Equation(s):
// \u1|nios|cpu|E_src1[10]~7_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [14]))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[10]~7 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N15
dffeas \u1|nios|cpu|E_src1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[10]~7_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[10]~13 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[10]~13_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [16])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [16]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[10]~13 .lut_mask = 16'h3120;
defparam \u1|nios|cpu|R_src2_lo[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \u1|nios|cpu|E_src2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[10]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~27 (
// Equation(s):
// \u1|nios|cpu|Add1~27_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~27 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[9]~14 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[9]~14_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [15])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[9]~14 .lut_mask = 16'h2230;
defparam \u1|nios|cpu|R_src2_lo[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N19
dffeas \u1|nios|cpu|E_src2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~28 (
// Equation(s):
// \u1|nios|cpu|Add1~28_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~28 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~30 (
// Equation(s):
// \u1|nios|cpu|Add1~30_combout  = \u1|nios|cpu|E_src2 [7] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [7]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~30 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[6]~11 (
// Equation(s):
// \u1|nios|cpu|E_src1[6]~11_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [10]))

	.dataa(\u1|nios|cpu|D_iw [10]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[6]~11 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N27
dffeas \u1|nios|cpu|E_src1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[6]~11_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~0 (
// Equation(s):
// \u1|nios|cpu|Add1~0_combout  = \u1|nios|cpu|E_src2 [5] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [5]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo~2 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo~2_combout  = (\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\u1|nios|cpu|R_src2_use_imm~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo~2 .lut_mask = 16'hFFCC;
defparam \u1|nios|cpu|R_src2_lo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[4]~3 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[4]~3_combout  = (\u1|nios|cpu|R_src2_lo[3]~1_combout  & ((\u1|nios|cpu|R_src2_lo~2_combout  & (\u1|nios|cpu|D_iw [10])) # (!\u1|nios|cpu|R_src2_lo~2_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))))

	.dataa(\u1|nios|cpu|R_src2_lo[3]~1_combout ),
	.datab(\u1|nios|cpu|D_iw [10]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(\u1|nios|cpu|R_src2_lo~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[4]~3 .lut_mask = 16'h88A0;
defparam \u1|nios|cpu|R_src2_lo[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N17
dffeas \u1|nios|cpu|E_src2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~1 (
// Equation(s):
// \u1|nios|cpu|Add1~1_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [4])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~1 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~2 (
// Equation(s):
// \u1|nios|cpu|Add1~2_combout  = \u1|nios|cpu|E_src2 [3] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [3]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~2 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[3]~14 (
// Equation(s):
// \u1|nios|cpu|E_src1[3]~14_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [7]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[3]~14 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \u1|nios|cpu|E_src1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[3]~14_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[0]~7 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[0]~7_combout  = (\u1|nios|cpu|R_src2_lo[3]~1_combout  & ((\u1|nios|cpu|R_src2_lo~2_combout  & (\u1|nios|cpu|D_iw [6])) # (!\u1|nios|cpu|R_src2_lo~2_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))))

	.dataa(\u1|nios|cpu|D_iw [6]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(\u1|nios|cpu|R_src2_lo~2_combout ),
	.datad(\u1|nios|cpu|R_src2_lo[3]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[0]~7 .lut_mask = 16'hAC00;
defparam \u1|nios|cpu|R_src2_lo[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \u1|nios|cpu|E_src2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~5 (
// Equation(s):
// \u1|nios|cpu|Add1~5_combout  = \u1|nios|cpu|E_src2 [0] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [0]),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~5 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~7 (
// Equation(s):
// \u1|nios|cpu|Add1~7_cout  = CARRY(\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1|nios|cpu|Add1~7_cout ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~7 .lut_mask = 16'h00CC;
defparam \u1|nios|cpu|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~8 (
// Equation(s):
// \u1|nios|cpu|Add1~8_combout  = (\u1|nios|cpu|E_src1 [0] & ((\u1|nios|cpu|Add1~5_combout  & (\u1|nios|cpu|Add1~7_cout  & VCC)) # (!\u1|nios|cpu|Add1~5_combout  & (!\u1|nios|cpu|Add1~7_cout )))) # (!\u1|nios|cpu|E_src1 [0] & ((\u1|nios|cpu|Add1~5_combout  & 
// (!\u1|nios|cpu|Add1~7_cout )) # (!\u1|nios|cpu|Add1~5_combout  & ((\u1|nios|cpu|Add1~7_cout ) # (GND)))))
// \u1|nios|cpu|Add1~9  = CARRY((\u1|nios|cpu|E_src1 [0] & (!\u1|nios|cpu|Add1~5_combout  & !\u1|nios|cpu|Add1~7_cout )) # (!\u1|nios|cpu|E_src1 [0] & ((!\u1|nios|cpu|Add1~7_cout ) # (!\u1|nios|cpu|Add1~5_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [0]),
	.datab(\u1|nios|cpu|Add1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~7_cout ),
	.combout(\u1|nios|cpu|Add1~8_combout ),
	.cout(\u1|nios|cpu|Add1~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~8 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~10 (
// Equation(s):
// \u1|nios|cpu|Add1~10_combout  = ((\u1|nios|cpu|Add1~4_combout  $ (\u1|nios|cpu|E_src1 [1] $ (!\u1|nios|cpu|Add1~9 )))) # (GND)
// \u1|nios|cpu|Add1~11  = CARRY((\u1|nios|cpu|Add1~4_combout  & ((\u1|nios|cpu|E_src1 [1]) # (!\u1|nios|cpu|Add1~9 ))) # (!\u1|nios|cpu|Add1~4_combout  & (\u1|nios|cpu|E_src1 [1] & !\u1|nios|cpu|Add1~9 )))

	.dataa(\u1|nios|cpu|Add1~4_combout ),
	.datab(\u1|nios|cpu|E_src1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~9 ),
	.combout(\u1|nios|cpu|Add1~10_combout ),
	.cout(\u1|nios|cpu|Add1~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~10 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~12 (
// Equation(s):
// \u1|nios|cpu|Add1~12_combout  = (\u1|nios|cpu|Add1~3_combout  & ((\u1|nios|cpu|E_src1 [2] & (\u1|nios|cpu|Add1~11  & VCC)) # (!\u1|nios|cpu|E_src1 [2] & (!\u1|nios|cpu|Add1~11 )))) # (!\u1|nios|cpu|Add1~3_combout  & ((\u1|nios|cpu|E_src1 [2] & 
// (!\u1|nios|cpu|Add1~11 )) # (!\u1|nios|cpu|E_src1 [2] & ((\u1|nios|cpu|Add1~11 ) # (GND)))))
// \u1|nios|cpu|Add1~13  = CARRY((\u1|nios|cpu|Add1~3_combout  & (!\u1|nios|cpu|E_src1 [2] & !\u1|nios|cpu|Add1~11 )) # (!\u1|nios|cpu|Add1~3_combout  & ((!\u1|nios|cpu|Add1~11 ) # (!\u1|nios|cpu|E_src1 [2]))))

	.dataa(\u1|nios|cpu|Add1~3_combout ),
	.datab(\u1|nios|cpu|E_src1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~11 ),
	.combout(\u1|nios|cpu|Add1~12_combout ),
	.cout(\u1|nios|cpu|Add1~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~12 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~14 (
// Equation(s):
// \u1|nios|cpu|Add1~14_combout  = ((\u1|nios|cpu|Add1~2_combout  $ (\u1|nios|cpu|E_src1 [3] $ (!\u1|nios|cpu|Add1~13 )))) # (GND)
// \u1|nios|cpu|Add1~15  = CARRY((\u1|nios|cpu|Add1~2_combout  & ((\u1|nios|cpu|E_src1 [3]) # (!\u1|nios|cpu|Add1~13 ))) # (!\u1|nios|cpu|Add1~2_combout  & (\u1|nios|cpu|E_src1 [3] & !\u1|nios|cpu|Add1~13 )))

	.dataa(\u1|nios|cpu|Add1~2_combout ),
	.datab(\u1|nios|cpu|E_src1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~13 ),
	.combout(\u1|nios|cpu|Add1~14_combout ),
	.cout(\u1|nios|cpu|Add1~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~14 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~16 (
// Equation(s):
// \u1|nios|cpu|Add1~16_combout  = (\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|Add1~1_combout  & (\u1|nios|cpu|Add1~15  & VCC)) # (!\u1|nios|cpu|Add1~1_combout  & (!\u1|nios|cpu|Add1~15 )))) # (!\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|Add1~1_combout  & 
// (!\u1|nios|cpu|Add1~15 )) # (!\u1|nios|cpu|Add1~1_combout  & ((\u1|nios|cpu|Add1~15 ) # (GND)))))
// \u1|nios|cpu|Add1~17  = CARRY((\u1|nios|cpu|E_src1 [4] & (!\u1|nios|cpu|Add1~1_combout  & !\u1|nios|cpu|Add1~15 )) # (!\u1|nios|cpu|E_src1 [4] & ((!\u1|nios|cpu|Add1~15 ) # (!\u1|nios|cpu|Add1~1_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [4]),
	.datab(\u1|nios|cpu|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~15 ),
	.combout(\u1|nios|cpu|Add1~16_combout ),
	.cout(\u1|nios|cpu|Add1~17 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~16 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~18 (
// Equation(s):
// \u1|nios|cpu|Add1~18_combout  = ((\u1|nios|cpu|E_src1 [5] $ (\u1|nios|cpu|Add1~0_combout  $ (!\u1|nios|cpu|Add1~17 )))) # (GND)
// \u1|nios|cpu|Add1~19  = CARRY((\u1|nios|cpu|E_src1 [5] & ((\u1|nios|cpu|Add1~0_combout ) # (!\u1|nios|cpu|Add1~17 ))) # (!\u1|nios|cpu|E_src1 [5] & (\u1|nios|cpu|Add1~0_combout  & !\u1|nios|cpu|Add1~17 )))

	.dataa(\u1|nios|cpu|E_src1 [5]),
	.datab(\u1|nios|cpu|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~17 ),
	.combout(\u1|nios|cpu|Add1~18_combout ),
	.cout(\u1|nios|cpu|Add1~19 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~18 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~32 (
// Equation(s):
// \u1|nios|cpu|Add1~32_combout  = (\u1|nios|cpu|Add1~31_combout  & ((\u1|nios|cpu|E_src1 [6] & (\u1|nios|cpu|Add1~19  & VCC)) # (!\u1|nios|cpu|E_src1 [6] & (!\u1|nios|cpu|Add1~19 )))) # (!\u1|nios|cpu|Add1~31_combout  & ((\u1|nios|cpu|E_src1 [6] & 
// (!\u1|nios|cpu|Add1~19 )) # (!\u1|nios|cpu|E_src1 [6] & ((\u1|nios|cpu|Add1~19 ) # (GND)))))
// \u1|nios|cpu|Add1~33  = CARRY((\u1|nios|cpu|Add1~31_combout  & (!\u1|nios|cpu|E_src1 [6] & !\u1|nios|cpu|Add1~19 )) # (!\u1|nios|cpu|Add1~31_combout  & ((!\u1|nios|cpu|Add1~19 ) # (!\u1|nios|cpu|E_src1 [6]))))

	.dataa(\u1|nios|cpu|Add1~31_combout ),
	.datab(\u1|nios|cpu|E_src1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~19 ),
	.combout(\u1|nios|cpu|Add1~32_combout ),
	.cout(\u1|nios|cpu|Add1~33 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~32 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~34 (
// Equation(s):
// \u1|nios|cpu|Add1~34_combout  = ((\u1|nios|cpu|E_src1 [7] $ (\u1|nios|cpu|Add1~30_combout  $ (!\u1|nios|cpu|Add1~33 )))) # (GND)
// \u1|nios|cpu|Add1~35  = CARRY((\u1|nios|cpu|E_src1 [7] & ((\u1|nios|cpu|Add1~30_combout ) # (!\u1|nios|cpu|Add1~33 ))) # (!\u1|nios|cpu|E_src1 [7] & (\u1|nios|cpu|Add1~30_combout  & !\u1|nios|cpu|Add1~33 )))

	.dataa(\u1|nios|cpu|E_src1 [7]),
	.datab(\u1|nios|cpu|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~33 ),
	.combout(\u1|nios|cpu|Add1~34_combout ),
	.cout(\u1|nios|cpu|Add1~35 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~34 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~36 (
// Equation(s):
// \u1|nios|cpu|Add1~36_combout  = (\u1|nios|cpu|Add1~29_combout  & ((\u1|nios|cpu|E_src1 [8] & (\u1|nios|cpu|Add1~35  & VCC)) # (!\u1|nios|cpu|E_src1 [8] & (!\u1|nios|cpu|Add1~35 )))) # (!\u1|nios|cpu|Add1~29_combout  & ((\u1|nios|cpu|E_src1 [8] & 
// (!\u1|nios|cpu|Add1~35 )) # (!\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|Add1~35 ) # (GND)))))
// \u1|nios|cpu|Add1~37  = CARRY((\u1|nios|cpu|Add1~29_combout  & (!\u1|nios|cpu|E_src1 [8] & !\u1|nios|cpu|Add1~35 )) # (!\u1|nios|cpu|Add1~29_combout  & ((!\u1|nios|cpu|Add1~35 ) # (!\u1|nios|cpu|E_src1 [8]))))

	.dataa(\u1|nios|cpu|Add1~29_combout ),
	.datab(\u1|nios|cpu|E_src1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~35 ),
	.combout(\u1|nios|cpu|Add1~36_combout ),
	.cout(\u1|nios|cpu|Add1~37 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~36 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~38 (
// Equation(s):
// \u1|nios|cpu|Add1~38_combout  = ((\u1|nios|cpu|Add1~28_combout  $ (\u1|nios|cpu|E_src1 [9] $ (!\u1|nios|cpu|Add1~37 )))) # (GND)
// \u1|nios|cpu|Add1~39  = CARRY((\u1|nios|cpu|Add1~28_combout  & ((\u1|nios|cpu|E_src1 [9]) # (!\u1|nios|cpu|Add1~37 ))) # (!\u1|nios|cpu|Add1~28_combout  & (\u1|nios|cpu|E_src1 [9] & !\u1|nios|cpu|Add1~37 )))

	.dataa(\u1|nios|cpu|Add1~28_combout ),
	.datab(\u1|nios|cpu|E_src1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~37 ),
	.combout(\u1|nios|cpu|Add1~38_combout ),
	.cout(\u1|nios|cpu|Add1~39 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~38 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~40 (
// Equation(s):
// \u1|nios|cpu|Add1~40_combout  = (\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|Add1~27_combout  & (\u1|nios|cpu|Add1~39  & VCC)) # (!\u1|nios|cpu|Add1~27_combout  & (!\u1|nios|cpu|Add1~39 )))) # (!\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|Add1~27_combout  & 
// (!\u1|nios|cpu|Add1~39 )) # (!\u1|nios|cpu|Add1~27_combout  & ((\u1|nios|cpu|Add1~39 ) # (GND)))))
// \u1|nios|cpu|Add1~41  = CARRY((\u1|nios|cpu|E_src1 [10] & (!\u1|nios|cpu|Add1~27_combout  & !\u1|nios|cpu|Add1~39 )) # (!\u1|nios|cpu|E_src1 [10] & ((!\u1|nios|cpu|Add1~39 ) # (!\u1|nios|cpu|Add1~27_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [10]),
	.datab(\u1|nios|cpu|Add1~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~39 ),
	.combout(\u1|nios|cpu|Add1~40_combout ),
	.cout(\u1|nios|cpu|Add1~41 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~40 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~42 (
// Equation(s):
// \u1|nios|cpu|Add1~42_combout  = ((\u1|nios|cpu|E_src1 [11] $ (\u1|nios|cpu|Add1~26_combout  $ (!\u1|nios|cpu|Add1~41 )))) # (GND)
// \u1|nios|cpu|Add1~43  = CARRY((\u1|nios|cpu|E_src1 [11] & ((\u1|nios|cpu|Add1~26_combout ) # (!\u1|nios|cpu|Add1~41 ))) # (!\u1|nios|cpu|E_src1 [11] & (\u1|nios|cpu|Add1~26_combout  & !\u1|nios|cpu|Add1~41 )))

	.dataa(\u1|nios|cpu|E_src1 [11]),
	.datab(\u1|nios|cpu|Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~41 ),
	.combout(\u1|nios|cpu|Add1~42_combout ),
	.cout(\u1|nios|cpu|Add1~43 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~42 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~44 (
// Equation(s):
// \u1|nios|cpu|Add1~44_combout  = (\u1|nios|cpu|Add1~25_combout  & ((\u1|nios|cpu|E_src1 [12] & (\u1|nios|cpu|Add1~43  & VCC)) # (!\u1|nios|cpu|E_src1 [12] & (!\u1|nios|cpu|Add1~43 )))) # (!\u1|nios|cpu|Add1~25_combout  & ((\u1|nios|cpu|E_src1 [12] & 
// (!\u1|nios|cpu|Add1~43 )) # (!\u1|nios|cpu|E_src1 [12] & ((\u1|nios|cpu|Add1~43 ) # (GND)))))
// \u1|nios|cpu|Add1~45  = CARRY((\u1|nios|cpu|Add1~25_combout  & (!\u1|nios|cpu|E_src1 [12] & !\u1|nios|cpu|Add1~43 )) # (!\u1|nios|cpu|Add1~25_combout  & ((!\u1|nios|cpu|Add1~43 ) # (!\u1|nios|cpu|E_src1 [12]))))

	.dataa(\u1|nios|cpu|Add1~25_combout ),
	.datab(\u1|nios|cpu|E_src1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~43 ),
	.combout(\u1|nios|cpu|Add1~44_combout ),
	.cout(\u1|nios|cpu|Add1~45 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~44 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~46 (
// Equation(s):
// \u1|nios|cpu|Add1~46_combout  = ((\u1|nios|cpu|E_src1 [13] $ (\u1|nios|cpu|Add1~24_combout  $ (!\u1|nios|cpu|Add1~45 )))) # (GND)
// \u1|nios|cpu|Add1~47  = CARRY((\u1|nios|cpu|E_src1 [13] & ((\u1|nios|cpu|Add1~24_combout ) # (!\u1|nios|cpu|Add1~45 ))) # (!\u1|nios|cpu|E_src1 [13] & (\u1|nios|cpu|Add1~24_combout  & !\u1|nios|cpu|Add1~45 )))

	.dataa(\u1|nios|cpu|E_src1 [13]),
	.datab(\u1|nios|cpu|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~45 ),
	.combout(\u1|nios|cpu|Add1~46_combout ),
	.cout(\u1|nios|cpu|Add1~47 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~46 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~48 (
// Equation(s):
// \u1|nios|cpu|Add1~48_combout  = (\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|Add1~23_combout  & (\u1|nios|cpu|Add1~47  & VCC)) # (!\u1|nios|cpu|Add1~23_combout  & (!\u1|nios|cpu|Add1~47 )))) # (!\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|Add1~23_combout  & 
// (!\u1|nios|cpu|Add1~47 )) # (!\u1|nios|cpu|Add1~23_combout  & ((\u1|nios|cpu|Add1~47 ) # (GND)))))
// \u1|nios|cpu|Add1~49  = CARRY((\u1|nios|cpu|E_src1 [14] & (!\u1|nios|cpu|Add1~23_combout  & !\u1|nios|cpu|Add1~47 )) # (!\u1|nios|cpu|E_src1 [14] & ((!\u1|nios|cpu|Add1~47 ) # (!\u1|nios|cpu|Add1~23_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [14]),
	.datab(\u1|nios|cpu|Add1~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~47 ),
	.combout(\u1|nios|cpu|Add1~48_combout ),
	.cout(\u1|nios|cpu|Add1~49 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~48 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~50 (
// Equation(s):
// \u1|nios|cpu|Add1~50_combout  = ((\u1|nios|cpu|E_src1 [15] $ (\u1|nios|cpu|Add1~22_combout  $ (!\u1|nios|cpu|Add1~49 )))) # (GND)
// \u1|nios|cpu|Add1~51  = CARRY((\u1|nios|cpu|E_src1 [15] & ((\u1|nios|cpu|Add1~22_combout ) # (!\u1|nios|cpu|Add1~49 ))) # (!\u1|nios|cpu|E_src1 [15] & (\u1|nios|cpu|Add1~22_combout  & !\u1|nios|cpu|Add1~49 )))

	.dataa(\u1|nios|cpu|E_src1 [15]),
	.datab(\u1|nios|cpu|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~49 ),
	.combout(\u1|nios|cpu|Add1~50_combout ),
	.cout(\u1|nios|cpu|Add1~51 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~50 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~52 (
// Equation(s):
// \u1|nios|cpu|Add1~52_combout  = (\u1|nios|cpu|E_src1 [16] & ((\u1|nios|cpu|Add1~21_combout  & (\u1|nios|cpu|Add1~51  & VCC)) # (!\u1|nios|cpu|Add1~21_combout  & (!\u1|nios|cpu|Add1~51 )))) # (!\u1|nios|cpu|E_src1 [16] & ((\u1|nios|cpu|Add1~21_combout  & 
// (!\u1|nios|cpu|Add1~51 )) # (!\u1|nios|cpu|Add1~21_combout  & ((\u1|nios|cpu|Add1~51 ) # (GND)))))
// \u1|nios|cpu|Add1~53  = CARRY((\u1|nios|cpu|E_src1 [16] & (!\u1|nios|cpu|Add1~21_combout  & !\u1|nios|cpu|Add1~51 )) # (!\u1|nios|cpu|E_src1 [16] & ((!\u1|nios|cpu|Add1~51 ) # (!\u1|nios|cpu|Add1~21_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [16]),
	.datab(\u1|nios|cpu|Add1~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~51 ),
	.combout(\u1|nios|cpu|Add1~52_combout ),
	.cout(\u1|nios|cpu|Add1~53 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~52 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~54 (
// Equation(s):
// \u1|nios|cpu|Add1~54_combout  = ((\u1|nios|cpu|E_src1 [17] $ (\u1|nios|cpu|Add1~20_combout  $ (!\u1|nios|cpu|Add1~53 )))) # (GND)
// \u1|nios|cpu|Add1~55  = CARRY((\u1|nios|cpu|E_src1 [17] & ((\u1|nios|cpu|Add1~20_combout ) # (!\u1|nios|cpu|Add1~53 ))) # (!\u1|nios|cpu|E_src1 [17] & (\u1|nios|cpu|Add1~20_combout  & !\u1|nios|cpu|Add1~53 )))

	.dataa(\u1|nios|cpu|E_src1 [17]),
	.datab(\u1|nios|cpu|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~53 ),
	.combout(\u1|nios|cpu|Add1~54_combout ),
	.cout(\u1|nios|cpu|Add1~55 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~54 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~70 (
// Equation(s):
// \u1|nios|cpu|Add1~70_combout  = (\u1|nios|cpu|Add1~69_combout  & ((\u1|nios|cpu|E_src1 [18] & (\u1|nios|cpu|Add1~55  & VCC)) # (!\u1|nios|cpu|E_src1 [18] & (!\u1|nios|cpu|Add1~55 )))) # (!\u1|nios|cpu|Add1~69_combout  & ((\u1|nios|cpu|E_src1 [18] & 
// (!\u1|nios|cpu|Add1~55 )) # (!\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|Add1~55 ) # (GND)))))
// \u1|nios|cpu|Add1~71  = CARRY((\u1|nios|cpu|Add1~69_combout  & (!\u1|nios|cpu|E_src1 [18] & !\u1|nios|cpu|Add1~55 )) # (!\u1|nios|cpu|Add1~69_combout  & ((!\u1|nios|cpu|Add1~55 ) # (!\u1|nios|cpu|E_src1 [18]))))

	.dataa(\u1|nios|cpu|Add1~69_combout ),
	.datab(\u1|nios|cpu|E_src1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~55 ),
	.combout(\u1|nios|cpu|Add1~70_combout ),
	.cout(\u1|nios|cpu|Add1~71 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~70 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~72 (
// Equation(s):
// \u1|nios|cpu|Add1~72_combout  = ((\u1|nios|cpu|Add1~68_combout  $ (\u1|nios|cpu|E_src1 [19] $ (!\u1|nios|cpu|Add1~71 )))) # (GND)
// \u1|nios|cpu|Add1~73  = CARRY((\u1|nios|cpu|Add1~68_combout  & ((\u1|nios|cpu|E_src1 [19]) # (!\u1|nios|cpu|Add1~71 ))) # (!\u1|nios|cpu|Add1~68_combout  & (\u1|nios|cpu|E_src1 [19] & !\u1|nios|cpu|Add1~71 )))

	.dataa(\u1|nios|cpu|Add1~68_combout ),
	.datab(\u1|nios|cpu|E_src1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~71 ),
	.combout(\u1|nios|cpu|Add1~72_combout ),
	.cout(\u1|nios|cpu|Add1~73 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~72 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~74 (
// Equation(s):
// \u1|nios|cpu|Add1~74_combout  = (\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|Add1~67_combout  & (\u1|nios|cpu|Add1~73  & VCC)) # (!\u1|nios|cpu|Add1~67_combout  & (!\u1|nios|cpu|Add1~73 )))) # (!\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|Add1~67_combout  & 
// (!\u1|nios|cpu|Add1~73 )) # (!\u1|nios|cpu|Add1~67_combout  & ((\u1|nios|cpu|Add1~73 ) # (GND)))))
// \u1|nios|cpu|Add1~75  = CARRY((\u1|nios|cpu|E_src1 [20] & (!\u1|nios|cpu|Add1~67_combout  & !\u1|nios|cpu|Add1~73 )) # (!\u1|nios|cpu|E_src1 [20] & ((!\u1|nios|cpu|Add1~73 ) # (!\u1|nios|cpu|Add1~67_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [20]),
	.datab(\u1|nios|cpu|Add1~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~73 ),
	.combout(\u1|nios|cpu|Add1~74_combout ),
	.cout(\u1|nios|cpu|Add1~75 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~74 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~76 (
// Equation(s):
// \u1|nios|cpu|Add1~76_combout  = ((\u1|nios|cpu|E_src1 [21] $ (\u1|nios|cpu|Add1~66_combout  $ (!\u1|nios|cpu|Add1~75 )))) # (GND)
// \u1|nios|cpu|Add1~77  = CARRY((\u1|nios|cpu|E_src1 [21] & ((\u1|nios|cpu|Add1~66_combout ) # (!\u1|nios|cpu|Add1~75 ))) # (!\u1|nios|cpu|E_src1 [21] & (\u1|nios|cpu|Add1~66_combout  & !\u1|nios|cpu|Add1~75 )))

	.dataa(\u1|nios|cpu|E_src1 [21]),
	.datab(\u1|nios|cpu|Add1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~75 ),
	.combout(\u1|nios|cpu|Add1~76_combout ),
	.cout(\u1|nios|cpu|Add1~77 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~76 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~78 (
// Equation(s):
// \u1|nios|cpu|Add1~78_combout  = (\u1|nios|cpu|Add1~65_combout  & ((\u1|nios|cpu|E_src1 [22] & (\u1|nios|cpu|Add1~77  & VCC)) # (!\u1|nios|cpu|E_src1 [22] & (!\u1|nios|cpu|Add1~77 )))) # (!\u1|nios|cpu|Add1~65_combout  & ((\u1|nios|cpu|E_src1 [22] & 
// (!\u1|nios|cpu|Add1~77 )) # (!\u1|nios|cpu|E_src1 [22] & ((\u1|nios|cpu|Add1~77 ) # (GND)))))
// \u1|nios|cpu|Add1~79  = CARRY((\u1|nios|cpu|Add1~65_combout  & (!\u1|nios|cpu|E_src1 [22] & !\u1|nios|cpu|Add1~77 )) # (!\u1|nios|cpu|Add1~65_combout  & ((!\u1|nios|cpu|Add1~77 ) # (!\u1|nios|cpu|E_src1 [22]))))

	.dataa(\u1|nios|cpu|Add1~65_combout ),
	.datab(\u1|nios|cpu|E_src1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~77 ),
	.combout(\u1|nios|cpu|Add1~78_combout ),
	.cout(\u1|nios|cpu|Add1~79 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~78 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~80 (
// Equation(s):
// \u1|nios|cpu|Add1~80_combout  = ((\u1|nios|cpu|Add1~64_combout  $ (\u1|nios|cpu|E_src1 [23] $ (!\u1|nios|cpu|Add1~79 )))) # (GND)
// \u1|nios|cpu|Add1~81  = CARRY((\u1|nios|cpu|Add1~64_combout  & ((\u1|nios|cpu|E_src1 [23]) # (!\u1|nios|cpu|Add1~79 ))) # (!\u1|nios|cpu|Add1~64_combout  & (\u1|nios|cpu|E_src1 [23] & !\u1|nios|cpu|Add1~79 )))

	.dataa(\u1|nios|cpu|Add1~64_combout ),
	.datab(\u1|nios|cpu|E_src1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~79 ),
	.combout(\u1|nios|cpu|Add1~80_combout ),
	.cout(\u1|nios|cpu|Add1~81 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~80 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~82 (
// Equation(s):
// \u1|nios|cpu|Add1~82_combout  = (\u1|nios|cpu|Add1~63_combout  & ((\u1|nios|cpu|E_src1 [24] & (\u1|nios|cpu|Add1~81  & VCC)) # (!\u1|nios|cpu|E_src1 [24] & (!\u1|nios|cpu|Add1~81 )))) # (!\u1|nios|cpu|Add1~63_combout  & ((\u1|nios|cpu|E_src1 [24] & 
// (!\u1|nios|cpu|Add1~81 )) # (!\u1|nios|cpu|E_src1 [24] & ((\u1|nios|cpu|Add1~81 ) # (GND)))))
// \u1|nios|cpu|Add1~83  = CARRY((\u1|nios|cpu|Add1~63_combout  & (!\u1|nios|cpu|E_src1 [24] & !\u1|nios|cpu|Add1~81 )) # (!\u1|nios|cpu|Add1~63_combout  & ((!\u1|nios|cpu|Add1~81 ) # (!\u1|nios|cpu|E_src1 [24]))))

	.dataa(\u1|nios|cpu|Add1~63_combout ),
	.datab(\u1|nios|cpu|E_src1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~81 ),
	.combout(\u1|nios|cpu|Add1~82_combout ),
	.cout(\u1|nios|cpu|Add1~83 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~82 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~84 (
// Equation(s):
// \u1|nios|cpu|Add1~84_combout  = ((\u1|nios|cpu|E_src1 [25] $ (\u1|nios|cpu|Add1~62_combout  $ (!\u1|nios|cpu|Add1~83 )))) # (GND)
// \u1|nios|cpu|Add1~85  = CARRY((\u1|nios|cpu|E_src1 [25] & ((\u1|nios|cpu|Add1~62_combout ) # (!\u1|nios|cpu|Add1~83 ))) # (!\u1|nios|cpu|E_src1 [25] & (\u1|nios|cpu|Add1~62_combout  & !\u1|nios|cpu|Add1~83 )))

	.dataa(\u1|nios|cpu|E_src1 [25]),
	.datab(\u1|nios|cpu|Add1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~83 ),
	.combout(\u1|nios|cpu|Add1~84_combout ),
	.cout(\u1|nios|cpu|Add1~85 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~84 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~86 (
// Equation(s):
// \u1|nios|cpu|Add1~86_combout  = (\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|Add1~61_combout  & (\u1|nios|cpu|Add1~85  & VCC)) # (!\u1|nios|cpu|Add1~61_combout  & (!\u1|nios|cpu|Add1~85 )))) # (!\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|Add1~61_combout  & 
// (!\u1|nios|cpu|Add1~85 )) # (!\u1|nios|cpu|Add1~61_combout  & ((\u1|nios|cpu|Add1~85 ) # (GND)))))
// \u1|nios|cpu|Add1~87  = CARRY((\u1|nios|cpu|E_src1 [26] & (!\u1|nios|cpu|Add1~61_combout  & !\u1|nios|cpu|Add1~85 )) # (!\u1|nios|cpu|E_src1 [26] & ((!\u1|nios|cpu|Add1~85 ) # (!\u1|nios|cpu|Add1~61_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [26]),
	.datab(\u1|nios|cpu|Add1~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~85 ),
	.combout(\u1|nios|cpu|Add1~86_combout ),
	.cout(\u1|nios|cpu|Add1~87 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~86 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~88 (
// Equation(s):
// \u1|nios|cpu|Add1~88_combout  = ((\u1|nios|cpu|E_src1 [27] $ (\u1|nios|cpu|Add1~60_combout  $ (!\u1|nios|cpu|Add1~87 )))) # (GND)
// \u1|nios|cpu|Add1~89  = CARRY((\u1|nios|cpu|E_src1 [27] & ((\u1|nios|cpu|Add1~60_combout ) # (!\u1|nios|cpu|Add1~87 ))) # (!\u1|nios|cpu|E_src1 [27] & (\u1|nios|cpu|Add1~60_combout  & !\u1|nios|cpu|Add1~87 )))

	.dataa(\u1|nios|cpu|E_src1 [27]),
	.datab(\u1|nios|cpu|Add1~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~87 ),
	.combout(\u1|nios|cpu|Add1~88_combout ),
	.cout(\u1|nios|cpu|Add1~89 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~88 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~90 (
// Equation(s):
// \u1|nios|cpu|Add1~90_combout  = (\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|Add1~59_combout  & (\u1|nios|cpu|Add1~89  & VCC)) # (!\u1|nios|cpu|Add1~59_combout  & (!\u1|nios|cpu|Add1~89 )))) # (!\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|Add1~59_combout  & 
// (!\u1|nios|cpu|Add1~89 )) # (!\u1|nios|cpu|Add1~59_combout  & ((\u1|nios|cpu|Add1~89 ) # (GND)))))
// \u1|nios|cpu|Add1~91  = CARRY((\u1|nios|cpu|E_src1 [28] & (!\u1|nios|cpu|Add1~59_combout  & !\u1|nios|cpu|Add1~89 )) # (!\u1|nios|cpu|E_src1 [28] & ((!\u1|nios|cpu|Add1~89 ) # (!\u1|nios|cpu|Add1~59_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [28]),
	.datab(\u1|nios|cpu|Add1~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~89 ),
	.combout(\u1|nios|cpu|Add1~90_combout ),
	.cout(\u1|nios|cpu|Add1~91 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~90 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~92 (
// Equation(s):
// \u1|nios|cpu|Add1~92_combout  = ((\u1|nios|cpu|E_src1 [29] $ (\u1|nios|cpu|Add1~58_combout  $ (!\u1|nios|cpu|Add1~91 )))) # (GND)
// \u1|nios|cpu|Add1~93  = CARRY((\u1|nios|cpu|E_src1 [29] & ((\u1|nios|cpu|Add1~58_combout ) # (!\u1|nios|cpu|Add1~91 ))) # (!\u1|nios|cpu|E_src1 [29] & (\u1|nios|cpu|Add1~58_combout  & !\u1|nios|cpu|Add1~91 )))

	.dataa(\u1|nios|cpu|E_src1 [29]),
	.datab(\u1|nios|cpu|Add1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~91 ),
	.combout(\u1|nios|cpu|Add1~92_combout ),
	.cout(\u1|nios|cpu|Add1~93 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~92 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~94 (
// Equation(s):
// \u1|nios|cpu|Add1~94_combout  = (\u1|nios|cpu|E_src1 [30] & ((\u1|nios|cpu|Add1~57_combout  & (\u1|nios|cpu|Add1~93  & VCC)) # (!\u1|nios|cpu|Add1~57_combout  & (!\u1|nios|cpu|Add1~93 )))) # (!\u1|nios|cpu|E_src1 [30] & ((\u1|nios|cpu|Add1~57_combout  & 
// (!\u1|nios|cpu|Add1~93 )) # (!\u1|nios|cpu|Add1~57_combout  & ((\u1|nios|cpu|Add1~93 ) # (GND)))))
// \u1|nios|cpu|Add1~95  = CARRY((\u1|nios|cpu|E_src1 [30] & (!\u1|nios|cpu|Add1~57_combout  & !\u1|nios|cpu|Add1~93 )) # (!\u1|nios|cpu|E_src1 [30] & ((!\u1|nios|cpu|Add1~93 ) # (!\u1|nios|cpu|Add1~57_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [30]),
	.datab(\u1|nios|cpu|Add1~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~93 ),
	.combout(\u1|nios|cpu|Add1~94_combout ),
	.cout(\u1|nios|cpu|Add1~95 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~94 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~96 (
// Equation(s):
// \u1|nios|cpu|Add1~96_combout  = ((\u1|nios|cpu|E_arith_src1 [31] $ (\u1|nios|cpu|Add1~56_combout  $ (!\u1|nios|cpu|Add1~95 )))) # (GND)
// \u1|nios|cpu|Add1~97  = CARRY((\u1|nios|cpu|E_arith_src1 [31] & ((\u1|nios|cpu|Add1~56_combout ) # (!\u1|nios|cpu|Add1~95 ))) # (!\u1|nios|cpu|E_arith_src1 [31] & (\u1|nios|cpu|Add1~56_combout  & !\u1|nios|cpu|Add1~95 )))

	.dataa(\u1|nios|cpu|E_arith_src1 [31]),
	.datab(\u1|nios|cpu|Add1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~95 ),
	.combout(\u1|nios|cpu|Add1~96_combout ),
	.cout(\u1|nios|cpu|Add1~97 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~96 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[31]~17 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[31]~17_combout  = (\u1|nios|cpu|E_src1 [31] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [31]))))) # (!\u1|nios|cpu|E_src1 [31] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [31]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [31]))))

	.dataa(\u1|nios|cpu|E_src1 [31]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[31]~17 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[31]~18 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[31]~18_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[31]~17_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~96_combout ))

	.dataa(\u1|nios|cpu|Add1~96_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[31]~18 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \u1|nios|cpu|W_alu_result[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[31]~18_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~6_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout  & ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [31] & \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~6 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout )))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~7 .lut_mask = 16'hAAF0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \u1|nios|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[31]~20 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[31]~20_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [31])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [31]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[31]~20 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|W_rf_wr_data[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[30]~37 (
// Equation(s):
// \u1|nios|cpu|R_src1[30]~37_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[30]~37 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N15
dffeas \u1|nios|cpu|E_src1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[30]~37_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[30]~18 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[30]~18_combout  = (\u1|nios|cpu|E_src1 [30] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [30]))))) # (!\u1|nios|cpu|E_src1 [30] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [30]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [30]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src1 [30]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[30]~18 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[30]~19 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[30]~19_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[30]~18_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~94_combout ))

	.dataa(\u1|nios|cpu|Add1~94_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[30]~19 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \u1|nios|cpu|W_alu_result[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[30]~19_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~30 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],
\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],
\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h000F00F00000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036C7801008510500000000F00000FFC6BD88402DFF3A8A8180E8058BFFCEA2A9BFF9FF8F20092C519AC41FFF8E6CA5F1BFF08B23D2D5180B6B56F5FFCB4404024054FFE5FF84104FFF280A0280B7FFFCF52A28B8C7BFFC4AFF8ED1637FF1DA58DFFEFFFFDFE0D29FF0694FF8D55F805FFF2FFBFC1040411DA00405A004BFE039AABF2200B9FC66D7FFF04D824AA29C8A71853BB35DB4A5376BFFFC1367229C6602A551629DDAAEDA5BB5FFFC28A151134226FFC5285FFA9091131FFC1228A56C8816A4928902254D58;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'hC4CEFFF081A83C89FFF36FFF85BFF996FFF996FFF800FF83FF7FF800846D222C017FFE5FFBFF9EF0E1C71BFC02027FE00211B4885802FFFCBFEFF7A438000FFE2325C8B005FFFCBFF000000FF32D3FFE01505802FFF2FFC01322C017FFCBE03BFFFFC0045891600BFFCBE500000A0000008000000400000000000000FFC0001FD7C3C23F0F08FC3C21801F812398000000000000000000247F00FCC071BD0015DE038000000FE0000000000000800040200FC00000000003F003E000000000000000000000002000000800400000000000000000001FFC0000000007FF80000000000280000000001FFC00000040000000000000000000000200050008800000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000E000000000000000000000000000000000E000000000001200000001FFE0000000FFB000000000000000000001100400000005E00000760820013800000001FE000002F601BE1E106F0F083787841BFBE0000001F0F0F08C01FC00000000000000FD8019800A9801000800440294020F642000000007E0000000760000000000001F00003C3C780980FC003F5E3C13FF8000003FC000000000000000200000002007FF91000000000240000000180008880B00011000181FFE0003010000001F800000001F3FC00000000000000000F8257B8000D008000000400015F04001EB233C00A0C8FF85F0015F07BBFF1AD60109DE7FFFFDF381FFDFF00;
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a62 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a62 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6 .lut_mask = 16'hB8B8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~8_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~8 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~9_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout  & (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// !\u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~9 .lut_mask = 16'hFF08;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N23
dffeas \u1|nios|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[30]~21 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[30]~21_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [30] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [30]),
	.datac(\u1|nios|cpu|av_ld_byte3_data [6]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[30]~21 .lut_mask = 16'hA0E4;
defparam \u1|nios|cpu|W_rf_wr_data[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[29]~38 (
// Equation(s):
// \u1|nios|cpu|R_src1[29]~38_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[29]~38 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N17
dffeas \u1|nios|cpu|E_src1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[29]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[29]~19 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[29]~19_combout  = (\u1|nios|cpu|E_src2 [29] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [29] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [29] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [29])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [29] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [29]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [29]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[29]~19 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[29]~20 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[29]~20_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[29]~19_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~92_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[29]~19_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~92_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[29]~20 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \u1|nios|cpu|W_alu_result[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[29]~20_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[29]~22 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[29]~22_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [29] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [29]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[29]~22 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|W_rf_wr_data[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[28]~39 (
// Equation(s):
// \u1|nios|cpu|R_src1[28]~39_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[28]~39 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N19
dffeas \u1|nios|cpu|E_src1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[28]~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[28]~20 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[28]~20_combout  = (\u1|nios|cpu|E_src1 [28] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [28] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|E_src2 [28] & (\u1|nios|cpu|R_logic_op 
// [1])) # (!\u1|nios|cpu|E_src2 [28] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [28]),
	.datab(\u1|nios|cpu|E_src2 [28]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[28]~20 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[28]~21 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[28]~21_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[28]~20_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~90_combout ))

	.dataa(\u1|nios|cpu|Add1~90_combout ),
	.datab(\u1|nios|cpu|E_logic_result[28]~20_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[28]~21 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \u1|nios|cpu|W_alu_result[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[28]~21_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[28]~23 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[28]~23_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [28]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [4]),
	.datad(\u1|nios|cpu|W_alu_result [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[28]~23 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[27]~3 (
// Equation(s):
// \u1|nios|cpu|d_writedata[27]~3_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[27]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \u1|nios|cpu|d_writedata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[27]~3_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout  = (\u1|nios|cpu|d_writedata [27] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [27]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~27 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],
\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],
\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h000F00F00000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y32_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000858110A01485280C8000E003AC3F0002409040FE400402010010007F90010007F1FF1011000186002201FF000108041FC20000000082100000003F9009090520803F80FF000001FE04110441000FF0000000020003F8903F00220807E0048201FC083F9FC4001FE2000FF000001003FC07F3F8002000A000020000021FC00000001108800100000FE012002100020004004440820840480007F804808001080110808022204104240007F00210208020001F908007E000080001F80804100003C8004044000A0080;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000FE4080112001FE000FF200FF2000FF2000FF000FF01FE0FF210100200004207F80FF0FE0100022041F905041FC84040080000840FF01FC7E38080080FF080000001080FF01FE020408FE44241FC800000843FC07F9000000420FF01E001F83F901000000210FF01E5CF618BC3B0C0B9E84805E1D09400C08240FFCC889FD7DBE33F6F8CFDBE31C01FD93BF850020C20C00210400426FFBEFEC873BD2015DE43A926401FE4A80B50DB10DE40302145AFE010018D068BF00FEB162C4A12944A2C00009423102505348B20250BD34A181008B89DDFFC02A8140817FFC5B1404A1A642C08661D28DFFD00AC800A2900B2922180C0621422008002212D904928;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h1BCB080BF0805A44A0D52201CA000E4000243C80032B83C9212459374158A06595DFFE1400C19FFF20409007C11282547AB982CA5F39C9019F980011CE290A1BD1B409701FE180327F601BEDF1A7F6F8D3FB7C69FFBF5DD1215F0F6F8CD07FF08B61801C90644FD8612DEB5604DFE2BC645833395F009BFC464B417E8140C2376C001A02225141F0514BC7D7A4F82FD4CBFDEBD1FFFC310B0BFD0910840029864346001000BE017FFAC62003A0EC006081008403C82380013A08328028FFF0823490440003F800008871F3FC00000100000500000F8657BA084D10925D34C540015F879A1EF27BD400000FF00F0105E0801FE00004042007FFFFFF385FFDFF06;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a59 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a59 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3 .lut_mask = 16'hF3C0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~15_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~15 .lut_mask = 16'hF2F0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \u1|nios|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[27]~21 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[27]~21_combout  = (\u1|nios|cpu|E_src1 [27] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [27] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [27] & ((\u1|nios|cpu|E_src2 [27] & (\u1|nios|cpu|R_logic_op 
// [1])) # (!\u1|nios|cpu|E_src2 [27] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [27]),
	.datab(\u1|nios|cpu|E_src2 [27]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[27]~21 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[27]~22 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[27]~22_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[27]~21_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~88_combout ))

	.dataa(\u1|nios|cpu|Add1~88_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[27]~21_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[27]~22 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \u1|nios|cpu|W_alu_result[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[27]~22_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[27]~24 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[27]~24_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [27]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte3_data [3]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[27]~24 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[25]~1 (
// Equation(s):
// \u1|nios|cpu|d_writedata[25]~1_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[25]~1 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \u1|nios|cpu|d_writedata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[25]~1_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [25])

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~8 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y38_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012C50000000000000000006000003B0000000000EE000000000000007B80000007B0DF8001400000000001FB000000001DC00000000000000000003D8000000000003B8077000001EE00000000000F70000000000003D8003B0000000760000001DC003D8DC0001EE0000F7000000003DC03B1B80000000000000000001EC00000000000000000000EE000000000000000000000000000000007B800000000000000000000000000000007B00000000000001D8000076000000001D800000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000EE0000000001EE000F7000F70000F70000F70007701EE0F7000000000000007B80770F60000000001D800001DC00000000000000F700EC7638000000F7000000000000F700EE0000007600001DC000000003DC03B8000000000F700E001D83B800000000000F700E000000000000000000000000000100181487FD6571FF5C1C2370708DC1C21800F80039B000002401000000000003F00FCC030240001CE0388000007E0012350080000000000400FC00100000001F003E08102200040200000000010301004000000100100000A010390011FFC000000001BFF801200200812052002F0D81FFC000081C0000800001404000104C1ED10000000003180;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00E0000038000060000018006000064100B418800001000000180000204402B0000FFE0001640FFF000000000000000000000000000000001E00000000000013800001E02FE101646FE01AE0E1067070833838418FBE0002131F070708C00FD65A00200001210FC0000000000000000000000000000000000005003E0200488760000000000000F00003C1C380980FC003F0E1C137F94009C3FC08000C000180100200202054003FF8E2011100E0186007800004000000103800109100FFE0000000040002F800000459F1FFC003C0000F879E000FCA43B8000D000000000000000F00000200330000000F700F001EE0001EE00000000007E000180800000300;
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a58 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a58 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2 .lut_mask = 16'hF5A0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~4_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout  & ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [26] & \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~4 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~5 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \u1|nios|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[26]~22 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[26]~22_combout  = (\u1|nios|cpu|E_src1 [26] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [26] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 
// [26])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [26] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [26]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [26]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[26]~22 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[26]~23 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[26]~23_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[26]~22_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~86_combout ))

	.dataa(\u1|nios|cpu|Add1~86_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[26]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[26]~23 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \u1|nios|cpu|W_alu_result[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[26]~23_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[26]~25 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[26]~25_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [26]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte3_data [2]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[26]~25 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[25]~42 (
// Equation(s):
// \u1|nios|cpu|R_src1[25]~42_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[25]~42 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N9
dffeas \u1|nios|cpu|E_src1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[25]~23 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[25]~23_combout  = (\u1|nios|cpu|E_src2 [25] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [25] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [25] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [25])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [25] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [25]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [25]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[25]~23 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[25]~24 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[25]~24_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[25]~23_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~84_combout ))

	.dataa(\u1|nios|cpu|Add1~84_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[25]~23_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[25]~24 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \u1|nios|cpu|W_alu_result[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[25]~24_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 .lut_mask = 16'hA0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~0_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [25] & \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~0 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~1 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N15
dffeas \u1|nios|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[25]~26 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[25]~26_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [25] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [25]),
	.datac(\u1|nios|cpu|av_ld_byte3_data [1]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[25]~26 .lut_mask = 16'hA0E4;
defparam \u1|nios|cpu|W_rf_wr_data[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[1]~34 (
// Equation(s):
// \u1|nios|cpu|R_src1[1]~34_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[1]~34 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \u1|nios|cpu|E_src1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[1]~30 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[1]~30_combout  = (\u1|nios|cpu|E_src2 [1] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [1] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [1] & ((\u1|nios|cpu|E_src1 [1] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src1 [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src2 [1]),
	.datab(\u1|nios|cpu|E_src1 [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[1]~30 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[1]~17 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[1]~17_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[1]~30_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~10_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[1]~30_combout ),
	.datab(\u1|nios|cpu|Add1~10_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[1]~17 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \u1|nios|cpu|W_alu_result[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[1]~17_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[0]~16 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[0]~16_combout  = (\u1|nios|cpu|E_src2 [0] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [0]))))) # (!\u1|nios|cpu|E_src2 [0] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [0]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [0]),
	.datad(\u1|nios|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[0]~16 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[0]~16 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[0]~16_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[0]~16_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~8_combout ))

	.dataa(\u1|nios|cpu|Add1~8_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[0]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[0]~16 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N7
dffeas \u1|nios|cpu|W_alu_result[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[0]~16_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_rshift8~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_rshift8~0_combout  = (\u1|nios|cpu|W_alu_result [1] & (((!\u1|nios|cpu|av_ld_align_cycle [0] & \u1|nios|cpu|W_alu_result [0])) # (!\u1|nios|cpu|av_ld_align_cycle [1]))) # (!\u1|nios|cpu|W_alu_result [1] & 
// (!\u1|nios|cpu|av_ld_align_cycle [0] & (!\u1|nios|cpu|av_ld_align_cycle [1] & \u1|nios|cpu|W_alu_result [0])))

	.dataa(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datab(\u1|nios|cpu|W_alu_result [1]),
	.datac(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datad(\u1|nios|cpu|W_alu_result [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_rshift8~0 .lut_mask = 16'h4D0C;
defparam \u1|nios|cpu|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_rshift8~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_rshift8~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & \u1|nios|cpu|av_ld_rshift8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_rshift8~1 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \u1|nios|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[24]~24 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[24]~24_combout  = (\u1|nios|cpu|E_src1 [24] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [24]))))) # (!\u1|nios|cpu|E_src1 [24] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [24]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [24]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src1 [24]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[24]~24 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[24]~25 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[24]~25_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[24]~24_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~82_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[24]~24_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~82_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[24]~25 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \u1|nios|cpu|W_alu_result[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[24]~25_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[24]~27 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[24]~27_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [24]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [0]),
	.datad(\u1|nios|cpu|W_alu_result [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[24]~27 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[23]~44 (
// Equation(s):
// \u1|nios|cpu|R_src1[23]~44_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[23]~44 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N29
dffeas \u1|nios|cpu|E_src1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[23]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[23]~25 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[23]~25_combout  = (\u1|nios|cpu|E_src2 [23] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [23]))))) # (!\u1|nios|cpu|E_src2 [23] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [23]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [23]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [23]),
	.datad(\u1|nios|cpu|E_src1 [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[23]~25 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[23]~26 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[23]~26_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[23]~25_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~80_combout ))

	.dataa(\u1|nios|cpu|Add1~80_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[23]~25_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[23]~26 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N17
dffeas \u1|nios|cpu|W_alu_result[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[23]~26_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~11_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~11 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~3_combout  = (\u1|nios|cpu|av_ld_byte2_data[7]~11_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & \u1|nios|cpu|F_iw[23]~14_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[7]~11_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|F_iw[23]~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~3 .lut_mask = 16'hCECC;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[7]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \u1|nios|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[23]~28 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[23]~28_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [23])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [23]),
	.datac(\u1|nios|cpu|av_ld_byte2_data [7]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[23]~28 .lut_mask = 16'hF044;
defparam \u1|nios|cpu|W_rf_wr_data[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[22]~10 (
// Equation(s):
// \u1|nios|cpu|E_src2[22]~10_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[22]~10 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \u1|nios|cpu|E_src2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[22]~10_combout ),
	.asdata(\u1|nios|cpu|D_iw [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~65 (
// Equation(s):
// \u1|nios|cpu|Add1~65_combout  = \u1|nios|cpu|E_src2 [22] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [22]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~65 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[22]~26 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[22]~26_combout  = (\u1|nios|cpu|E_src2 [22] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [22] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [22] & ((\u1|nios|cpu|E_src1 [22] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src1 [22] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src2 [22]),
	.datab(\u1|nios|cpu|E_src1 [22]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[22]~26 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[22]~27 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[22]~27_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[22]~26_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~78_combout ))

	.dataa(\u1|nios|cpu|Add1~78_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[22]~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[22]~27 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N11
dffeas \u1|nios|cpu|W_alu_result[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[22]~27_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[22]~29 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[22]~29_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [22]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [6]),
	.datad(\u1|nios|cpu|W_alu_result [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[22]~29 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[29]~5 (
// Equation(s):
// \u1|nios|cpu|d_writedata[29]~5_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[29]~5 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N11
dffeas \u1|nios|cpu|d_writedata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[29]~5_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [29])

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~29 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012CB88105302053EB6F4A1900000C4C6B508402D111A8A8180E8058A844EA2A9B848208727492C5A7A0A84048E6CA5F1A2308B23D2D5180B6B56B5C2494404024054C4400894514E11280A0280B7F08CF52AAAB8C7BC244AC48E01637891C058DE22F7C24220D28110694088D55F805C220048441460519DA44605A446A12039AABD254319CC66D3F1104D824AA29C8A71853BB35DB4A5376BF8441367229C6602A551629DDAAEDA5BB5F84C28A151134226E2452858929091131E241228A56C8836A4928902254D58;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'hC4CEF1108528AC89E1136F0885B08996F08996F08848088211508800846D222C017844008B099CA0E1031A24020262200211B4885802F08801289424422A008E2325C8B005F0880110A952A0932D3E2201505802C22004401322C0170880003A27C440045891600B08800742F1CA9930E8A85C4D054C90B547000820800080C002020188080620200C4010001C6000000000000000000003C0BA021C42012D40105C20000018000009505006080900000560240000850002007C0B162C5B00B65B002000222670259CB807602599CB0118002BC037800248029010440008B5C04B3977AC23CF8001E000004001C812408120349500229803EF1045DA05100010;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h0000000042064021472A2300008014E906801800050E00CE6BB040008010C3840010000C0001A00440EDDA501BBBC064C287E49E5979FDA980A2CCA0083D720C52A0000010000000900021010069808034C0401A70000880016088080603100041FE00E0888F70095E667F563712B997F1F7D68FDF0FE657B1006340202003B080040A00C8008100A00C060400602000780D0200C80418001C0018000230010E00C4000082A2004001761203A0042C418180821CC0010010011331812E0014C33214000001000000080202000000100000408000400014020860B8800108CC052010031200004CF38004A0885000011071A111AD60909DE04000213148000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a61 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a61 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5 .lut_mask = 16'hD8D8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~10_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout  & ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [29] & \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~10 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~11_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~11 .lut_mask = 16'hD8D8;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \u1|nios|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \u1|nios|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[21]~27 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[21]~27_combout  = (\u1|nios|cpu|E_src2 [21] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [21]))))) # (!\u1|nios|cpu|E_src2 [21] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [21]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [21]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [21]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[21]~27 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[21]~28 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[21]~28_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[21]~27_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~76_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[21]~27_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~76_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[21]~28 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \u1|nios|cpu|W_alu_result[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[21]~28_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[21]~30 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[21]~30_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte2_data [5])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|W_alu_result [21] & !\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data [5]),
	.datac(\u1|nios|cpu|W_alu_result [21]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[21]~30 .lut_mask = 16'h88D8;
defparam \u1|nios|cpu|W_rf_wr_data[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[20]~47 (
// Equation(s):
// \u1|nios|cpu|R_src1[20]~47_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[20]~47 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N11
dffeas \u1|nios|cpu|E_src1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[20]~47_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[20]~28 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[20]~28_combout  = (\u1|nios|cpu|E_src1 [20] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [20]))))) # (!\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|E_src2 [20] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [20] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [20]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [20]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[20]~28 .lut_mask = 16'h7A81;
defparam \u1|nios|cpu|E_logic_result[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[20]~29 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[20]~29_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[20]~28_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~74_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[20]~28_combout ),
	.datab(\u1|nios|cpu|Add1~74_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[20]~29 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \u1|nios|cpu|W_alu_result[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[20]~29_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[20]~31 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[20]~31_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [20]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [4]),
	.datad(\u1|nios|cpu|W_alu_result [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[20]~31 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[19]~13 (
// Equation(s):
// \u1|nios|cpu|E_st_data[19]~13_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[19]~13 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|E_st_data[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N7
dffeas \u1|nios|cpu|d_writedata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~24 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y15_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016A004200004098140F000001C856B508402F205A9EA190F90DAA881EA7A9B88140973A892F501A3444080E6CA5F3A4148BA7D2D5580B6B56BFC4195404024054C8089004184E20280A0280B7F104F73A38F9C7FC404AC80E01677901C059DE40F3C41404FA82027D4100D55FA05C40448281B546D53DA554E5B554A21439AABD3A2D59CCE6D3F20A4D866AA29C8A738D3BB75DB4A5B76BF8829367229CE606B551669DDBAEDA5BB5F88428A95953526FE4152A59029491131E40922AF57C8A16B492AB12274D58;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'hC4CEF202992BAC89E2076F1035B103D6F103D6F1000A900220510400A47F222C0178808903109CA4E9133A40020264100291FC885802F101120904A5C000110723B7C8B005F1011200000229072D3E4003705802C40448203722C017101132BA43C820245991600B101130C2C021916035185812A8C8B02AEF0B0824003C04C0041011104044410114A80018200C98064D00C102004004C400000408000403202000F4544560117940208010C1E901E800004D554108060C0000342850805D008040B75D00840000004AE0A0000004804F3A30D6210003580047191000080240000088C714720255000691420FE8509A850F6E9A00311096E4060E4E19558452;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h40058490001140830AA05412040000086F390544408900B21880C0800830054400200040420000018952A41805542A484540884020C2AA6401064300004189C0A0A1C20160043108102C060808AA04045502022A80011118A8012040446CC01903AC41B00C650075D3A0CBFC2B0C485C4EB575115E0561890C4928008004C090316210E3900CA80000006010020C801E001008001002BB8928063616C03FB90F6FC48319E2A0C580026270029B1C0851D189966A40233041C7026BA0020021040402290050000801E080100000000800002000002000400410011032520261006E200844000009322004810151901405F1E203ED66309DE08000013028020100;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a51 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a51 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hF3C0;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~7_combout  = (\u1|nios|cpu|av_ld_byte2_data[3]~15_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[3]~15_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~7 .lut_mask = 16'hF2F0;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[3]~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \u1|nios|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[19]~29 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[19]~29_combout  = (\u1|nios|cpu|E_src1 [19] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [19] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [19] & ((\u1|nios|cpu|E_src2 [19] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [19] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [19]),
	.datab(\u1|nios|cpu|E_src2 [19]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[19]~29 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[19]~30 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[19]~30_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[19]~29_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~72_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[19]~29_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~72_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[19]~30 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \u1|nios|cpu|W_alu_result[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[19]~30_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[19]~32 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[19]~32_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [19]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [3]),
	.datad(\u1|nios|cpu|W_alu_result [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[19]~32 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[16]~5 (
// Equation(s):
// \u1|nios|cpu|E_st_data[16]~5_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[16]~5 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|E_st_data[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N13
dffeas \u1|nios|cpu|d_writedata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~12 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[21]~11 (
// Equation(s):
// \u1|nios|cpu|E_st_data[21]~11_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[21]~11 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|E_st_data[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \u1|nios|cpu|d_writedata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [21])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [21]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~22 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[22]~1 (
// Equation(s):
// \u1|nios|cpu|E_st_data[22]~1_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[22]~1 .lut_mask = 16'hE4E4;
defparam \u1|nios|cpu|E_st_data[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \u1|nios|cpu|d_writedata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[22]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~5 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],
\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],
\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h011F10F11110F1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y16_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012DF634000001040181400100041C8D6BD88402F217A8AA190F90D8B885EA2A9B889409F20392E519AC01E088E6CA5F3A4348BA7D2D5580B6B56FFC45B5404024054C86D9084104E21280A0280B7F10CF52B2CB9C7FC444AC88ED1677911DA59DE42F3C45424FA82127D4108D55FA05C436C8A859446513DA644F5A644A23439AABF200019FCE6D7F21A4D866AA29C8A738D3BB35DB4A5B76BF8869367229CE606B551669DDAAEDA5BB5F88C28AD5D735A27E4552A591A9691131E44922AF57C8A16B492AB12255D58;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'hC4CEF21381A82C89E2136F1085B10996F10996F10800908221710C00A47D222C017886D90B119EF4E9D73A44020264300291F4885802F10DB22914A43800010F23B7C8B005F10DB210000009172D3E4201505802C436C8601722C01710DB32BA47C860245991600B10DB30828021014014105000A080A000EC0F4824003C64C0241814906052418148A800080C2C9806510021000000004100020400000400200004F454456011C1C220001061800140006041454000044004183428508045008040914500800000004A24F0000004804FBA50C60000010000474190002000E0000088C7041006D5A006910307E04092040F020A003142904484AA0C19448442;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h00248080081100820A00541024CA4014633C054440082030100080000810850000600000420020018902040804402940044008002082802400040000004081CCB0204829000003D89025220C0A420605210302908000000880A100605267E018678040100C69606581A003FC010C085C0AA134005E0021810C0978008224C0A0B12200A0900CA000000C4010022C0002781008005002BA093C063606420F88017E00C3006020C4000262C0829B180A105008102240227240440640F00E0020000482280118000001E08218001000110000400000C044400104310032500961000E000020000045202A0C8108519154157BE213ED65189DE08000013008000100;
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a53 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a53 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'hB8B8;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[21]~47 (
// Equation(s):
// \u1|nios|cpu|F_iw[21]~47_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ))) # (!\u1|nios|cpu|D_iw[2]~0_combout )

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[21]~47 .lut_mask = 16'hFFB3;
defparam \u1|nios|cpu|F_iw[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N31
dffeas \u1|nios|cpu|D_iw[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[21]~47_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[18]~14 (
// Equation(s):
// \u1|nios|cpu|E_src2[18]~14_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[18]~14 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \u1|nios|cpu|E_src2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[18]~14_combout ),
	.asdata(\u1|nios|cpu|D_iw [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[18]~31 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[18]~31_combout  = (\u1|nios|cpu|E_src2 [18] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [18]))))) # (!\u1|nios|cpu|E_src2 [18] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [18]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [18]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [18]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[18]~31 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[18]~31 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[18]~31_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[18]~31_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~70_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[18]~31_combout ),
	.datab(\u1|nios|cpu|Add1~70_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[18]~31 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \u1|nios|cpu|W_alu_result[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[18]~31_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 .lut_mask = 16'hE444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~10_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~10 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~2_combout  = (\u1|nios|cpu|av_ld_byte2_data[2]~10_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|nios|cpu|F_iw[18]~50_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte2_data[2]~10_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[18]~50_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~2 .lut_mask = 16'hBAAA;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[2]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \u1|nios|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[18]~33 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[18]~33_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [18])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [18]),
	.datad(\u1|nios|cpu|av_ld_byte2_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[18]~33 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[17]~0 (
// Equation(s):
// \u1|nios|cpu|E_src1[17]~0_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [21])))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[17]~0 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src1[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~11 (
// Equation(s):
// \u1|nios|cpu|Equal62~11_combout  = (!\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [13])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~11 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|Equal62~11_combout  & ((\u1|nios|cpu|D_iw [14]) # (!\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'hC400;
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~8_combout  = (\u1|nios|cpu|D_iw [15]) # ((!\u1|nios|cpu|Equal0~7_combout ) # (!\u1|nios|cpu|Equal62~9_combout ))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(gnd),
	.datac(\u1|nios|cpu|Equal62~9_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~8 .lut_mask = 16'hAFFF;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout  = (\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # ((\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ))

	.dataa(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.datad(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hFFAF;
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \u1|nios|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~98 (
// Equation(s):
// \u1|nios|cpu|Add1~98_combout  = \u1|nios|cpu|Add1~97  $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(\u1|nios|cpu|Add1~97 ),
	.combout(\u1|nios|cpu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~98 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_logic_op_raw[1]~0_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|D_iw [15]) # (!\u1|nios|cpu|Equal0~2_combout )) # (!\u1|nios|cpu|D_iw [5])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op_raw[1]~0 .lut_mask = 16'hA2AA;
defparam \u1|nios|cpu|D_logic_op_raw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \u1|nios|cpu|R_compare_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[16]~2 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[16]~2_combout  = (\u1|nios|cpu|E_src2 [16] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [16]))))) # (!\u1|nios|cpu|E_src2 [16] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [16]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [16]))))

	.dataa(\u1|nios|cpu|E_src2 [16]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[16]~2 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[15]~3 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[15]~3_combout  = (\u1|nios|cpu|E_src1 [15] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [15]))))) # (!\u1|nios|cpu|E_src1 [15] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [15]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [15]))))

	.dataa(\u1|nios|cpu|E_src1 [15]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[15]~3 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[14]~4 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[14]~4_combout  = (\u1|nios|cpu|E_src2 [14] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [14]))))) # (!\u1|nios|cpu|E_src2 [14] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [14]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [14]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [14]),
	.datad(\u1|nios|cpu|E_src1 [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[14]~4 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~0 (
// Equation(s):
// \u1|nios|cpu|Equal127~0_combout  = (!\u1|nios|cpu|E_logic_result[16]~2_combout  & (!\u1|nios|cpu|E_logic_result[15]~3_combout  & (!\u1|nios|cpu|E_logic_result[17]~1_combout  & !\u1|nios|cpu|E_logic_result[14]~4_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[16]~2_combout ),
	.datab(\u1|nios|cpu|E_logic_result[15]~3_combout ),
	.datac(\u1|nios|cpu|E_logic_result[17]~1_combout ),
	.datad(\u1|nios|cpu|E_logic_result[14]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~0 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[12]~11 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[12]~11_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [18]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [18]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[12]~11 .lut_mask = 16'h3022;
defparam \u1|nios|cpu|R_src2_lo[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \u1|nios|cpu|E_src2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[12]~5 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[12]~5_combout  = (\u1|nios|cpu|E_src1 [12] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [12]))))) # (!\u1|nios|cpu|E_src1 [12] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [12]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [12]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src1 [12]),
	.datad(\u1|nios|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[12]~5 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[10]~7 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[10]~7_combout  = (\u1|nios|cpu|E_src1 [10] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [10]))))) # (!\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [10]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [10]))))

	.dataa(\u1|nios|cpu|E_src1 [10]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[10]~7 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[13]~11 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[13]~11_combout  = (\u1|nios|cpu|E_src1 [13] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [13]))))) # (!\u1|nios|cpu|E_src1 [13] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [13]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [13]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src1 [13]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[13]~11 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~1 (
// Equation(s):
// \u1|nios|cpu|Equal127~1_combout  = (!\u1|nios|cpu|E_logic_result[12]~5_combout  & (!\u1|nios|cpu|E_logic_result[11]~6_combout  & (!\u1|nios|cpu|E_logic_result[10]~7_combout  & !\u1|nios|cpu|E_logic_result[13]~11_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[12]~5_combout ),
	.datab(\u1|nios|cpu|E_logic_result[11]~6_combout ),
	.datac(\u1|nios|cpu|E_logic_result[10]~7_combout ),
	.datad(\u1|nios|cpu|E_logic_result[13]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~1 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[6]~13 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[6]~13_combout  = (\u1|nios|cpu|E_src2 [6] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [6] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [6] & ((\u1|nios|cpu|E_src1 [6] & (\u1|nios|cpu|R_logic_op [1])) # 
// (!\u1|nios|cpu|E_src1 [6] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [6]),
	.datab(\u1|nios|cpu|E_src1 [6]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[6]~13 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~2 (
// Equation(s):
// \u1|nios|cpu|Equal127~2_combout  = (!\u1|nios|cpu|E_logic_result[7]~10_combout  & (!\u1|nios|cpu|E_logic_result[8]~9_combout  & (!\u1|nios|cpu|E_logic_result[6]~13_combout  & !\u1|nios|cpu|E_logic_result[9]~8_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[7]~10_combout ),
	.datab(\u1|nios|cpu|E_logic_result[8]~9_combout ),
	.datac(\u1|nios|cpu|E_logic_result[6]~13_combout ),
	.datad(\u1|nios|cpu|E_logic_result[9]~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~2 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~3 (
// Equation(s):
// \u1|nios|cpu|Equal127~3_combout  = (!\u1|nios|cpu|E_logic_result[2]~15_combout  & (!\u1|nios|cpu|E_logic_result[3]~14_combout  & (!\u1|nios|cpu|E_logic_result[4]~12_combout  & !\u1|nios|cpu|E_logic_result[5]~0_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[2]~15_combout ),
	.datab(\u1|nios|cpu|E_logic_result[3]~14_combout ),
	.datac(\u1|nios|cpu|E_logic_result[4]~12_combout ),
	.datad(\u1|nios|cpu|E_logic_result[5]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~3 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~4 (
// Equation(s):
// \u1|nios|cpu|Equal127~4_combout  = (\u1|nios|cpu|Equal127~0_combout  & (\u1|nios|cpu|Equal127~1_combout  & (\u1|nios|cpu|Equal127~2_combout  & \u1|nios|cpu|Equal127~3_combout )))

	.dataa(\u1|nios|cpu|Equal127~0_combout ),
	.datab(\u1|nios|cpu|Equal127~1_combout ),
	.datac(\u1|nios|cpu|Equal127~2_combout ),
	.datad(\u1|nios|cpu|Equal127~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~4 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~7 (
// Equation(s):
// \u1|nios|cpu|Equal127~7_combout  = (!\u1|nios|cpu|E_logic_result[24]~24_combout  & (!\u1|nios|cpu|E_logic_result[22]~26_combout  & (!\u1|nios|cpu|E_logic_result[21]~27_combout  & !\u1|nios|cpu|E_logic_result[23]~25_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[24]~24_combout ),
	.datab(\u1|nios|cpu|E_logic_result[22]~26_combout ),
	.datac(\u1|nios|cpu|E_logic_result[21]~27_combout ),
	.datad(\u1|nios|cpu|E_logic_result[23]~25_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~7 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~8 (
// Equation(s):
// \u1|nios|cpu|Equal127~8_combout  = (!\u1|nios|cpu|E_logic_result[20]~28_combout  & (!\u1|nios|cpu|E_logic_result[19]~29_combout  & (!\u1|nios|cpu|E_logic_result[18]~31_combout  & !\u1|nios|cpu|E_logic_result[1]~30_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[20]~28_combout ),
	.datab(\u1|nios|cpu|E_logic_result[19]~29_combout ),
	.datac(\u1|nios|cpu|E_logic_result[18]~31_combout ),
	.datad(\u1|nios|cpu|E_logic_result[1]~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~8 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~5 (
// Equation(s):
// \u1|nios|cpu|Equal127~5_combout  = (!\u1|nios|cpu|E_logic_result[0]~16_combout  & (!\u1|nios|cpu|E_logic_result[31]~17_combout  & (!\u1|nios|cpu|E_logic_result[29]~19_combout  & !\u1|nios|cpu|E_logic_result[30]~18_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[0]~16_combout ),
	.datab(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.datac(\u1|nios|cpu|E_logic_result[29]~19_combout ),
	.datad(\u1|nios|cpu|E_logic_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~5 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~6 (
// Equation(s):
// \u1|nios|cpu|Equal127~6_combout  = (!\u1|nios|cpu|E_logic_result[25]~23_combout  & (!\u1|nios|cpu|E_logic_result[27]~21_combout  & (!\u1|nios|cpu|E_logic_result[28]~20_combout  & !\u1|nios|cpu|E_logic_result[26]~22_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[25]~23_combout ),
	.datab(\u1|nios|cpu|E_logic_result[27]~21_combout ),
	.datac(\u1|nios|cpu|E_logic_result[28]~20_combout ),
	.datad(\u1|nios|cpu|E_logic_result[26]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~6 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~9 (
// Equation(s):
// \u1|nios|cpu|Equal127~9_combout  = (\u1|nios|cpu|Equal127~7_combout  & (\u1|nios|cpu|Equal127~8_combout  & (\u1|nios|cpu|Equal127~5_combout  & \u1|nios|cpu|Equal127~6_combout )))

	.dataa(\u1|nios|cpu|Equal127~7_combout ),
	.datab(\u1|nios|cpu|Equal127~8_combout ),
	.datac(\u1|nios|cpu|Equal127~5_combout ),
	.datad(\u1|nios|cpu|Equal127~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~9 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \u1|nios|cpu|D_logic_op_raw[0]~1_combout  = (\u1|nios|cpu|Equal0~3_combout  & ((\u1|nios|cpu|Equal0~2_combout  & ((\u1|nios|cpu|D_iw [14]))) # (!\u1|nios|cpu|Equal0~2_combout  & (\u1|nios|cpu|D_iw [3])))) # (!\u1|nios|cpu|Equal0~3_combout  & 
// (\u1|nios|cpu|D_iw [3]))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|Equal0~3_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op_raw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op_raw[0]~1 .lut_mask = 16'hE2AA;
defparam \u1|nios|cpu|D_logic_op_raw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \u1|nios|cpu|R_compare_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_cmp_result~0 (
// Equation(s):
// \u1|nios|cpu|E_cmp_result~0_combout  = (\u1|nios|cpu|R_compare_op [1] & (\u1|nios|cpu|R_compare_op [0] & ((!\u1|nios|cpu|Equal127~9_combout ) # (!\u1|nios|cpu|Equal127~4_combout )))) # (!\u1|nios|cpu|R_compare_op [1] & (\u1|nios|cpu|Equal127~4_combout  & 
// (\u1|nios|cpu|Equal127~9_combout  & !\u1|nios|cpu|R_compare_op [0])))

	.dataa(\u1|nios|cpu|R_compare_op [1]),
	.datab(\u1|nios|cpu|Equal127~4_combout ),
	.datac(\u1|nios|cpu|Equal127~9_combout ),
	.datad(\u1|nios|cpu|R_compare_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_cmp_result~0 .lut_mask = 16'h2A40;
defparam \u1|nios|cpu|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_cmp_result~1 (
// Equation(s):
// \u1|nios|cpu|E_cmp_result~1_combout  = (\u1|nios|cpu|E_cmp_result~0_combout ) # ((\u1|nios|cpu|Add1~98_combout  & (!\u1|nios|cpu|R_compare_op [0] & \u1|nios|cpu|R_compare_op [1])) # (!\u1|nios|cpu|Add1~98_combout  & (\u1|nios|cpu|R_compare_op [0] & 
// !\u1|nios|cpu|R_compare_op [1])))

	.dataa(\u1|nios|cpu|Add1~98_combout ),
	.datab(\u1|nios|cpu|E_cmp_result~0_combout ),
	.datac(\u1|nios|cpu|R_compare_op [0]),
	.datad(\u1|nios|cpu|R_compare_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_cmp_result~1 .lut_mask = 16'hCEDC;
defparam \u1|nios|cpu|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \u1|nios|cpu|W_cmp_result (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_cmp_result~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~19 (
// Equation(s):
// \u1|nios|cpu|Equal0~19_combout  = (!\u1|nios|cpu|D_iw [5] & (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~19 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \u1|nios|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|Equal0~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ) # ((\u1|nios|cpu|R_ctrl_br_uncond~q ) # ((\u1|nios|cpu|R_ctrl_br~q  & \u1|nios|cpu|W_cmp_result~q )))

	.dataa(\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datab(\u1|nios|cpu|R_ctrl_br~q ),
	.datac(\u1|nios|cpu|W_cmp_result~q ),
	.datad(\u1|nios|cpu|R_ctrl_br_uncond~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt~0 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[15]~8 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[15]~8_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|R_ctrl_break~q ) # ((\u1|nios|cpu|F_pc_plus_one[15]~30_combout  & !\u1|nios|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~8 .lut_mask = 16'h3032;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[15]~9 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[15]~9_combout  = (\u1|nios|cpu|F_pc_no_crst_nxt[15]~8_combout ) # ((\u1|nios|cpu|Add1~54_combout  & (!\u1|nios|cpu|R_ctrl_exception~q  & \u1|nios|cpu|F_pc_sel_nxt~0_combout )))

	.dataa(\u1|nios|cpu|Add1~54_combout ),
	.datab(\u1|nios|cpu|F_pc_no_crst_nxt[15]~8_combout ),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~9 .lut_mask = 16'hCECC;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \u1|nios|cpu|F_pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[15]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[12]~24 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[12]~24_combout  = (\u1|nios|cpu|F_pc [12] & (\u1|nios|cpu|F_pc_plus_one[11]~23  $ (GND))) # (!\u1|nios|cpu|F_pc [12] & (!\u1|nios|cpu|F_pc_plus_one[11]~23  & VCC))
// \u1|nios|cpu|F_pc_plus_one[12]~25  = CARRY((\u1|nios|cpu|F_pc [12] & !\u1|nios|cpu|F_pc_plus_one[11]~23 ))

	.dataa(\u1|nios|cpu|F_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[11]~23 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[12]~12 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[12]~12_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|Add1~48_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[12]~24_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.datad(\u1|nios|cpu|Add1~48_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[12]~12 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \u1|nios|cpu|F_pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[13]~26 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[13]~26_combout  = (\u1|nios|cpu|F_pc [13] & (!\u1|nios|cpu|F_pc_plus_one[12]~25 )) # (!\u1|nios|cpu|F_pc [13] & ((\u1|nios|cpu|F_pc_plus_one[12]~25 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[13]~27  = CARRY((!\u1|nios|cpu|F_pc_plus_one[12]~25 ) # (!\u1|nios|cpu|F_pc [13]))

	.dataa(\u1|nios|cpu|F_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[12]~25 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[13]~11 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[13]~11_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|Add1~50_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[13]~26_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.datad(\u1|nios|cpu|Add1~50_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[13]~11 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \u1|nios|cpu|F_pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[13]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[14]~28 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[14]~28_combout  = (\u1|nios|cpu|F_pc [14] & (!\u1|nios|cpu|F_pc_plus_one[13]~27  & VCC)) # (!\u1|nios|cpu|F_pc [14] & (\u1|nios|cpu|F_pc_plus_one[13]~27  $ (GND)))
// \u1|nios|cpu|F_pc_plus_one[14]~29  = CARRY((!\u1|nios|cpu|F_pc [14] & !\u1|nios|cpu|F_pc_plus_one[13]~27 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[13]~27 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[14]~28 .lut_mask = 16'h3C03;
defparam \u1|nios|cpu|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[14]~21 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[14]~21_combout  = (\u1|nios|cpu|F_pc_plus_one[14]~28_combout  & (!\u1|nios|cpu|R_ctrl_break~q  & ((\u1|nios|cpu|R_ctrl_exception~q ) # (!\u1|nios|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~21 .lut_mask = 16'h080A;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[14]~10 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[14]~10_combout  = (!\u1|nios|cpu|F_pc_no_crst_nxt[14]~21_combout  & (!\u1|nios|cpu|R_ctrl_exception~q  & ((!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ) # (!\u1|nios|cpu|Add1~52_combout ))))

	.dataa(\u1|nios|cpu|F_pc_no_crst_nxt[14]~21_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|Add1~52_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~10 .lut_mask = 16'h0111;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \u1|nios|cpu|F_pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[14]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[15]~30 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[15]~30_combout  = \u1|nios|cpu|F_pc_plus_one[14]~29  $ (\u1|nios|cpu|F_pc [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|F_pc [15]),
	.cin(\u1|nios|cpu|F_pc_plus_one[14]~29 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[15]~30 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \u1|nios|cpu|E_src1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[17]~0_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[17]~1 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[17]~1_combout  = (\u1|nios|cpu|E_src1 [17] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [17]))))) # (!\u1|nios|cpu|E_src1 [17] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [17]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [17]))))

	.dataa(\u1|nios|cpu|E_src1 [17]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[17]~1 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[17]~0 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[17]~0_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[17]~1_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~54_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[17]~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~54_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[17]~0 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \u1|nios|cpu|W_alu_result[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[17]~0_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~8_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~8 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~0_combout  = (\u1|nios|cpu|av_ld_byte2_data[1]~8_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|F_iw[17]~53_combout  & \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|F_iw[17]~53_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[1]~8_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~0 .lut_mask = 16'hF4F0;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \u1|nios|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[1]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[17]~9 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[17]~9_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [17])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [17]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[17]~9 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|W_rf_wr_data[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[31]~7 (
// Equation(s):
// \u1|nios|cpu|d_writedata[31]~7_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[31]~7 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \u1|nios|cpu|d_writedata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[31]~7_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~31 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000801000000500000000F00000FFC6BD88402DFF3A8A8180E8058BFFCEA2A9BFF9FF8F20092C519AC01FFF8E6CA5F1BFF08B23D2D5180B6B56F5FFCB4404024054FFE5FF84104FFF280A0280B7FFFCF52A28B8C7BFFC4AFF8ED1637FF1DA58DFFEFFFFDFE0D29FF0694FF8D55F805FFF2FFBFC1040411DA00405A004BFE039AABF200019FC66D7FFF04D824AA29C8A71853BB35DB4A5376BFFFC1367229C6602A551629DDAAEDA5BB5FFFC28A151134226FFC5285FFA9091131FFC1228A56C8816A4928902254D58;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'hC4CEFFF081A83C89FFF36FFF85BFF996FFF996FFF800FF83FF7FF800846D222C017FFE5FFBFF9EF0E1C71BFC02027FE00211B4885802FFFCBFEFF7A438000FFE2325C8B005FFFCBFF000000FF32D3FFE01505802FFF2FFC01322C017FFCBE03BFFFFC0045891600BFFCBE500000A00000080000004000000123011D3FFDDFE3FD7E3C23F8F08FE3C21803FE1239807608CDCC28BAE5AE6247F00FCC071BD0015FE038829BA0FEABE9222ACE90454CC23500FC018956A932FF903EFDFBF6E9ADD6EBF269ADD267577447CC0757741C46E9A927AA021DFFC5818551857FFE8D3EAEE88FECD1003BC6C1FFD000099C20040200065050A2B9C064F10400120010381;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h5EFB4557B9C010180080006B7A8016C90EB01A8120D00100000710130641106115DFFF413CC01FFB000000000000020004000000400000041F00000000400153800502705FE4A7F26F681BF1E106F8F0837C7841BFBF5557BC1F0F8F08D85FEFB401FF1517600FC8000000000010008000400000000002000017007E8F4AD80F6419D51B050217F30483C3EFD89A0FFD03F5F7E93FFF79CFC3FD9958B3B6366D91F7B45D82BE29FFF9763FBFA0F3AD9DFFC4C41886448C19BFD73F8D00FFE000301144604FFFD3FC1471F3FFE3FFE00FFF8780FE0FC257BC510D008000000400017F0C00FEB233C00A0C8FF85F0015F07BBFF1AD60109DE7FFFFDF381FFDFF00;
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a63 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a63 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7 .lut_mask = 16'hEE22;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[31]~65 (
// Equation(s):
// \u1|nios|cpu|F_iw[31]~65_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[31]~64_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout  & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[31]~64_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[31]~65 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \u1|nios|cpu|D_iw[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[31]~65_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[16]~1 (
// Equation(s):
// \u1|nios|cpu|E_src1[16]~1_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [20])))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[16]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src1[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \u1|nios|cpu|E_src1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[16]~1_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[16]~1 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[16]~1_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[16]~2_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~52_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~52_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[16]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[16]~1 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \u1|nios|cpu|W_alu_result[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[16]~1_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[16]~10 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[16]~10_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [16])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [16]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[16]~10 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|W_rf_wr_data[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[20]~12 (
// Equation(s):
// \u1|nios|cpu|E_st_data[20]~12_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[20]~12 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|E_st_data[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N9
dffeas \u1|nios|cpu|d_writedata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~24_combout  = (\u1|nios|cpu|d_writedata [20] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [20]),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~24 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hCAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~23_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [21]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~23 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~6_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~6 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~7_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~7 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [34] = (\u1|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_byteenable [2]))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[34] .lut_mask = 16'hEEAA;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cyclone10lp_ram_block \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ,gnd,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hF0B0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 .lut_mask = 16'hC0EA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~25_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~25 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 .lut_mask = 16'hC0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~12_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~12 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~4_combout  = (\u1|nios|cpu|av_ld_byte2_data[6]~12_combout ) # ((\u1|nios|cpu|F_iw[22]~11_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte2_data[6]~12_combout ),
	.datab(\u1|nios|cpu|F_iw[22]~11_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~4 .lut_mask = 16'hAEAA;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[6]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \u1|nios|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data_en~0_combout  = ((\u1|nios|cpu|D_iw [4]) # ((\u1|nios|cpu|av_ld_rshift8~0_combout ) # (!\u1|nios|cpu|D_ctrl_mem16~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q )

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datad(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data_en~0 .lut_mask = 16'hFFDF;
defparam \u1|nios|cpu|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N3
dffeas \u1|nios|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[6]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[14]~12 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[14]~12_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [6])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|W_alu_result [14] & !\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [6]),
	.datac(\u1|nios|cpu|W_alu_result [14]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[14]~12 .lut_mask = 16'h88D8;
defparam \u1|nios|cpu|W_rf_wr_data[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[18]~14 (
// Equation(s):
// \u1|nios|cpu|E_st_data[18]~14_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[18]~14 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|E_st_data[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N29
dffeas \u1|nios|cpu|d_writedata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~25 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y34_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036C3620A020002C09814961A0CA1C8D6B56FDBEF21DAAEA391F91D8A887EABA9B888409725C96E519ACADC088E6CA5F7E435EBB7D2F5DEFB7B77BFC47D577DBE77D4C86810B4DB4E212EFBBEEFBFF10CFD6AAABBE7FC45FBC8CEFF6FF919DFDBFE43F3C44426FAC2137D610CD55FA65C434088879446513DF444E5A444A23539AABD2562F9FDF6D7F21A5D866AA29CCA77CD7FF3DDBCE5F76BF8869767329DF606B55166BFFAEEDE7BB5F88C2AA959535227E4752A591A9491931E44932EF57C8A36F49AEB122D4D58;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'hC4CEF212A1ACACC9E21B6F10C5B10DD6F10DD6F10840108621D10C84AE7F222EDF7886810F119DA4E3337E45BFBE643212B9FC885DBEF10D022914A47CEA010F73B7C8BB7DF10D0216A802A1172D3E4321505DBEC43408649722EDF710D0303A47C864AE5D9176FB10D032AB806575C03C557006E2BAE022EC4F0A64003C0400041010104040410100EC4008280C980E518021400000004400000414080482200100F45645E01159C024011061A901C880404945400004400C00342850804700804091C700903000004A24C0000004806FFB514E00400100185F419000605080000088170C1082D4200691520662549A254F024A0971005014364E9CD9449C56;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h04058184001110820AA0D45004000420619911464018817472209A403936052110200001C2C020018942858A055038480C5008032082A824000490001A4093C0A4A8408100110508C02402080823040411820208C000000881812040407EE03A03A041B00C654077A1A183FC492C4C5D5FA935205E092589AFA92801840CC0A0312600A0980CA00800006000220C800C601200101006AA09140636064E1989857EC0832160A9C40006A2D0800F101A708098904D38007040450C69C0040020410402280010040001E0921000000000000000000000004800000128725D14EB044E0020A0004001286446A1085190101D7BE213EF7495BDF08000013008000100;
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~50 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~50_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a50 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a50 ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~50 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|F_iw[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~51 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~51_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|nios|cpu|F_iw[18]~50_combout ) # ((\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18])))) # (!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|F_iw[18]~50_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~51 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|F_iw[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u1|nios|cpu|wait_for_one_post_bret_inst~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\u1|nios|cpu|hbreak_enabled~q ) # 
// ((!\u1|nios|cpu|F_valid~0_combout  & \u1|nios|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\u1|nios|cpu|F_valid~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datac(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\u1|nios|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'hCC40;
defparam \u1|nios|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \u1|nios|cpu|wait_for_one_post_bret_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h00F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFC70;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout  = \u1|rst_controller|r_sync_rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|r_sync_rst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hAAF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hFF30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_pending_nxt~0_combout  = (!\u1|nios|cpu|hbreak_enabled~q  & ((\u1|nios|cpu|hbreak_pending~q ) # (\u1|nios|cpu|hbreak_req~0_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|hbreak_pending~q ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_pending_nxt~0 .lut_mask = 16'h3330;
defparam \u1|nios|cpu|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \u1|nios|cpu|hbreak_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \u1|nios|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_req~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_req~0_combout  = (\u1|nios|cpu|wait_for_one_post_bret_inst~q  & (\u1|nios|cpu|W_valid~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ) # 
// (\u1|nios|cpu|hbreak_pending~q )))) # (!\u1|nios|cpu|wait_for_one_post_bret_inst~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ) # ((\u1|nios|cpu|hbreak_pending~q ))))

	.dataa(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datac(\u1|nios|cpu|W_valid~q ),
	.datad(\u1|nios|cpu|hbreak_pending~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_req~0 .lut_mask = 16'hF5C4;
defparam \u1|nios|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~52 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~52_combout  = (\u1|nios|cpu|F_iw[18]~51_combout  & ((\u1|nios|cpu|D_iw[2]~0_combout ) # ((!\u1|nios|cpu|hbreak_enabled~q  & \u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|F_iw[18]~51_combout  & 
// (!\u1|nios|cpu|hbreak_enabled~q  & ((\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[18]~51_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~52 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|F_iw[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \u1|nios|cpu|D_iw[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[18]~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[14]~3 (
// Equation(s):
// \u1|nios|cpu|E_src1[14]~3_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [18]))

	.dataa(\u1|nios|cpu|D_iw [18]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[14]~3 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \u1|nios|cpu|E_src1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[14]~3_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[14]~3 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[14]~3_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[14]~4_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~48_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~48_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[14]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[14]~3 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \u1|nios|cpu|W_alu_result[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[14]~3_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[50] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [50] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [12]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|W_alu_result [14])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u1|nios|cpu|W_alu_result [14])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [14]),
	.datad(\u1|nios|cpu|F_pc [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [50]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[50] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A6340001010401814031000C1C8D6B568582F215A8AA190F90D8A885EA2A9B888409735292E501A2A44088E6CA5F3A434DBA7D2D5DA0B6B56BFC45D5505827054C8481094514E216E0B82E0B7F10CF73B2CB9C7FC446AC88E09677911C159DE42F3C44426FAC2137D6108D55FA45C424088859946653DBD94E5FD94A23439AABD352A9DCCE6D3F21A4D866AA29CCA738D3BB37DB4B5B76BF8869367329CE606B551669DDBAEDB5BB5F88C28A95953526FE4552A59129491931E44932EF57C8A76B49AEB12254D58;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'hC4CEF2128929ACC9E2136F1095B109D6F109D6F108D2108221510CC6A77D222C417884810B119CA4E3133A45838264331A9DF4885882F109022914B4822AA10F3BB7C8B105F1090211AA0481172D3E4231F05882C42408661722C417109032BA47C866277991620B109030CBC021C1E014197812A0E0F00AED4B4864003C0480241018104060410184E84004440EB80645004124000008090000051C000601220000F454056011C94220000061A0014002405545400004140010342850804D008040D34D00C01000004A60A0000004804F3E50CE010003901047499000301040000080070C1286562006911306604492044FB28A0071421B0084EE9C19469446;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h8025A0A4081100820A00D414244A44B4541C1544501981705000C8402934052002600080424200018942840A055029404D5088022082A824200402000A4191E4B02AD829A0095139403546080C0B040605820302C0000008882100406076E01B03A840100C652067E1A18BFC492C4C5D4BB935215E0925898FA928008224C080312600A5980CA00000044010020C0006501008101002BA8924063607442DD9896E488388E020C68002C24000131000314088120160201040C4006880040020410482290018000801E09018001000190000678000E0444041249138325F16E1002E0020A0004041302004A10A51F1001171E213ED65199DE08000013008020100;
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~53 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~53_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~53 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|F_iw[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~54 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~54_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & ((\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|nios|cpu|F_iw[17]~53_combout )))) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|nios|cpu|F_iw[17]~53_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[17]~53_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~54 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|F_iw[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~55 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~55_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & (\u1|nios|cpu|F_iw[17]~54_combout )) # (!\u1|nios|cpu|D_iw[2]~0_combout  & (((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[17]~54_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~55 .lut_mask = 16'hACAF;
defparam \u1|nios|cpu|F_iw[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \u1|nios|cpu|D_iw[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[17]~55_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[13]~4 (
// Equation(s):
// \u1|nios|cpu|E_src1[13]~4_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [17]))

	.dataa(\u1|nios|cpu|D_iw [17]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[13]~4 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \u1|nios|cpu|E_src1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[13]~4_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[13]~4 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[13]~4_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[13]~11_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~46_combout ))

	.dataa(\u1|nios|cpu|Add1~46_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[13]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[13]~4 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N31
dffeas \u1|nios|cpu|W_alu_result[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[13]~4_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[13]~13 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[13]~13_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [13] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [13]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[13]~13 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|W_rf_wr_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[17]~15 (
// Equation(s):
// \u1|nios|cpu|E_st_data[17]~15_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[17]~15 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|E_st_data[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \u1|nios|cpu|d_writedata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~27_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [17])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~27 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h0022;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 .lut_mask = 16'hF222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~13_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~13 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 .lut_mask = 16'hD580;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~14_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~14 .lut_mask = 16'hAAC0;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~6_combout  = (\u1|nios|cpu|av_ld_byte2_data[4]~14_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[4]~14_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~6 .lut_mask = 16'hF2F0;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[4]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N29
dffeas \u1|nios|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[4]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \u1|nios|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[4]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[12]~14 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[12]~14_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [12] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [12]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[12]~14 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|W_rf_wr_data[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[14]~7 (
// Equation(s):
// \u1|nios|cpu|E_st_data[14]~7_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[14]~7 .lut_mask = 16'hEF20;
defparam \u1|nios|cpu|E_st_data[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N21
dffeas \u1|nios|cpu|d_writedata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [14])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~15 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E8000000000000000000000092027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000200000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009CE01A103387C0B81C4F9A116DCCEEBDEBD9FF31DABECBE5FA5DAA8C6EAFB9B8CD60EF3F792F5A1B3EC60CEF6CA5F3A635EFB7DAF55E7B7F77BFFA7F773F9E73D4CC6D98C55C5E31AE7B9EE7BFF18EFF7A8AB9CFDFA67ACCEE0B67799DC1D9DE62F3C6763AFA831D7D418ED55FA65C636CCEC7FBCFEF1DFDBCE7FDBCA335BDAABF3F6FBECCE25B1D1A1954CEF05DCEF3A3F66DF97EE7F7FA8F46853773BCEB50E77835FB7FFCBE7BFD0F4EACF9D95353A7E6677E5997B5F39B1E67973BEF7DD8FEB4BBBFAF7FCD7D;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'hC6CEFD1A9D3FADCDE31FEF18B7B18FDEF18FDEF18FD298E631518CC7EF7F232ECFF8C6D98B19DFFEE3D73A679F9E66331FBDFC8C5D9FF18DB3399CF7C680718F73B7CCBB3FF18DB31EA150099B2DFE6325797D9FC636CC649FAAECFF18DB3C3E67CC66AF5D91F67F18DB27A3D24F17E939D4F8D6CE8BF1ABC7040C6CC03E4CC0061A1D98685661A15CE45000EC2C18041D82E9020040140F4006052C4C47894A3134A40040D810FA862F8410D1ED8BE818E055F56B38867E0ED8352A14817E2291006EFF02C4300828C1E47000000C004FB6719521100FF818F7DD9601F832E010519BC7B65A3B57E0326FAB2FF56A814685FE42883152DFE4BCEE4219479428;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'hC420A5340800AA820E801446248004FCFC785162509123B21D8098202A24874A863806C14283203086A34482002A1E084D1098416082B4052104C084527089ECD42B9AABF01F7169903C670D0EEB868575C342BAF0417370E9E14868767F303B43AE411B0CED605FE1A9C9FC4D9C4EDDF7F935391E09B389E8412E418EBDE2F0A1C0B1C79804090C226C4214062C801EF8170A1258066B8B3C0612338E7FF19F7FDC81BBAEABC7E03CE3F682DE1C5A73D18B966D58637047C34EEB640E0643CD371409837904C809EE961203E3A018077F648008A0415C4430B158D05100EF0624BFAA3080407EF850D6E18DF1B14119F1E31FAF6E949DE8CFF0017209FD0106;
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[11]~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[11]~0_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[11]~0 .lut_mask = 16'hF3C0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~6_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte1_data[2]~9_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[3]~15_combout ) # 
// ((\u1|nios|cpu|av_ld_byte1_data[2]~9_combout  & \u1|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[3]~15_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~6 .lut_mask = 16'hDCD8;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[3]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[3]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \u1|nios|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[11]~15 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[11]~15_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [3])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|W_alu_result [11] & !\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [3]),
	.datab(\u1|nios|cpu|W_alu_result [11]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[11]~15 .lut_mask = 16'hA0AC;
defparam \u1|nios|cpu|W_rf_wr_data[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[26]~2 (
// Equation(s):
// \u1|nios|cpu|d_writedata[26]~2_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[26]~2 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \u1|nios|cpu|d_writedata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[26]~2_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~10_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [26])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [26]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~10 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~9_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~9 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hCAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~16_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~16 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 .lut_mask = 16'hD580;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[30]~62 (
// Equation(s):
// \u1|nios|cpu|F_iw[30]~62_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[30]~62 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[30]~63 (
// Equation(s):
// \u1|nios|cpu|F_iw[30]~63_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[30]~62_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout ))))

	.dataa(\u1|nios|cpu|F_iw[30]~62_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[30]~63 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \u1|nios|cpu|D_iw[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[30]~63_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[11]~6 (
// Equation(s):
// \u1|nios|cpu|E_src1[11]~6_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [15]))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[11]~6 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \u1|nios|cpu|E_src1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[11]~6_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[11]~6 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[11]~6_combout  = (\u1|nios|cpu|E_src1 [11] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [11]))))) # (!\u1|nios|cpu|E_src1 [11] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [11]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [11]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src1 [11]),
	.datad(\u1|nios|cpu|E_src2 [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[11]~6 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[11]~6 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[11]~6_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[11]~6_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~42_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[11]~6_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~42_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[11]~6 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N3
dffeas \u1|nios|cpu|W_alu_result[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[11]~6_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[47] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [47] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [9]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|W_alu_result [11])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [11]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [9]),
	.datad(\u1|nios|cpu|W_alu_result [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[47] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E0000000000000000000000092007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007ECD63401001300210165000530FC846F548503D207BAA8984F84D8B900EEAB9BF00509F200120FB9AC01F700E6CA5B398148B2012EC420F6F4F7604095507036054C8001025D65E402C0B02C0B67E0431CD2C39D6A0424AC80E01674601C059D181F3F80404F3C20279E100D55FCB5F80008081DACF6B3DACACEDECACBC10380002000019F88DA7E20A6F8721C28000020EBBBB6DF7ADBFB7F1029BE00000860F90C1E65DDEB6FADF93F10424B9D95B12367805FA790A9CD1131E40022AFFFDD8DDD010AF03354C94;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'hD204C202C5A82C89FC0B6FE045B10596FE0196FE00D8100620710520E4ECBA2C415F00010710842CF0133981030264158B97B2E85882BE00020904B404802107273DAAB105BE000200080081072D7E404DD87882F80008291332C4172000303A43C82964D8DD620B20003004B0200058C400100120012000A08A402403DE0403E008341020F04083C0A00980C2809E06015209112118011827A4703C00441A0800B0F69C523431040C33141C5914A106208209AD6A31C18100C42EDDBBEA61D4EA7FD965C0C00020984D000028980481073610650000F1A0076785081E100400413092230618027403C6FFB62476A9094C1B100C40330011000E02240B6E44AA;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h80C0202030300D800A5450140000018140096164100A0831110080074A586F0A2DA07880420DD3C107BD5C081AC1EC00060010080002950520040080404281C0E0B0500308680908211042041A02020D010107808820E26844416020F06088588280201F04E10221012023FF0104191C08A124047F0020831C09AE208991C7C03183A3309114B20184606810130D18428200082E143A222B0098022D00408010282014020C204003C004092821100002060A41002710100000A0000A2038AA4B030428020080D3816A90110FC07F030740C080E0C1C0000204117802002060404E800029867201008116C102D19050007FE403ED81189DE70F0F017609E0F100;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~38 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~38_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a42 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a42 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~38 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|F_iw[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cyclone10lp_lcell_comb \u1|esc_spi|SSO_reg~feeder (
// Equation(s):
// \u1|esc_spi|SSO_reg~feeder_combout  = \u1|nios|cpu|d_writedata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|SSO_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SSO_reg~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|SSO_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \u1|esc_spi|SSO_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|SSO_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|SSO_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|SSO_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|SSO_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \u1|esc_spi|spi_slave_select_holding_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \u1|esc_spi|spi_slave_select_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[10]~2 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[10]~2_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|nios|cpu|W_alu_result [3] & (\u1|esc_spi|SSO_reg~q )) # (!\u1|nios|cpu|W_alu_result [3] & ((\u1|esc_spi|spi_slave_select_reg [10])))))

	.dataa(\u1|esc_spi|SSO_reg~q ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|esc_spi|spi_slave_select_reg [10]),
	.datad(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[10]~2 .lut_mask = 16'hB800;
defparam \u1|esc_spi|p1_data_to_cpu[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \u1|esc_spi|endofpacketvalue_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[10]~3 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[10]~3_combout  = (\u1|esc_spi|p1_data_to_cpu[10]~2_combout ) # ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|endofpacketvalue_reg [10])))

	.dataa(\u1|esc_spi|p1_data_to_cpu[10]~2_combout ),
	.datab(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[10]~3 .lut_mask = 16'hEAAA;
defparam \u1|esc_spi|p1_data_to_cpu[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \u1|esc_spi|data_to_cpu[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[10]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[2]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[2]~8_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]) # 
// ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2]~8 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[2]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[2]~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte1_data[2]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[2]~8_combout ) # 
// ((\u1|nios|cpu|F_iw[10]~38_combout  & \u1|nios|cpu|av_ld_byte1_data[2]~9_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|F_iw[10]~38_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[2]~8_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2]~0 .lut_mask = 16'hFE50;
defparam \u1|nios|cpu|av_ld_byte1_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[2]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[2]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[2]~0_combout 

	.dataa(\u1|nios|cpu|av_ld_byte1_data[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2]~feeder .lut_mask = 16'hAAAA;
defparam \u1|nios|cpu|av_ld_byte1_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \u1|nios|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[10]~3 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[10]~3_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [10] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [10]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[10]~3 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[13]~4 (
// Equation(s):
// \u1|nios|cpu|E_st_data[13]~4_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[13]~4 .lut_mask = 16'hFB40;
defparam \u1|nios|cpu|E_st_data[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \u1|nios|cpu|d_writedata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[13]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~12_combout  = (\u1|nios|cpu|d_writedata [13] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [13]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~12 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 .lut_mask = 16'h0500;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hCCC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 .lut_mask = 16'hCACA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 .lut_mask = 16'hCACA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24 .lut_mask = 16'h5400;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 .lut_mask = 16'h8D88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 .lut_mask = 16'hAAF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 .lut_mask = 16'h8D88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 .lut_mask = 16'h8D88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~19_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [10])

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~19 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~18 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 .lut_mask = 16'hA0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N5
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[29]~60 (
// Equation(s):
// \u1|nios|cpu|F_iw[29]~60_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[29]~60 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[29]~61 (
// Equation(s):
// \u1|nios|cpu|F_iw[29]~61_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[29]~60_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout  & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[29]~60_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[29]~61 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N17
dffeas \u1|nios|cpu|D_iw[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[29]~61_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[9]~8 (
// Equation(s):
// \u1|nios|cpu|E_src1[9]~8_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [13]))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[9]~8 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[6]~12 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[6]~12_combout  = (\u1|nios|cpu|F_pc [6] & (\u1|nios|cpu|F_pc_plus_one[5]~11  $ (GND))) # (!\u1|nios|cpu|F_pc [6] & (!\u1|nios|cpu|F_pc_plus_one[5]~11  & VCC))
// \u1|nios|cpu|F_pc_plus_one[6]~13  = CARRY((\u1|nios|cpu|F_pc [6] & !\u1|nios|cpu|F_pc_plus_one[5]~11 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[5]~11 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[7]~14 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[7]~14_combout  = (\u1|nios|cpu|F_pc [7] & (!\u1|nios|cpu|F_pc_plus_one[6]~13 )) # (!\u1|nios|cpu|F_pc [7] & ((\u1|nios|cpu|F_pc_plus_one[6]~13 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[7]~15  = CARRY((!\u1|nios|cpu|F_pc_plus_one[6]~13 ) # (!\u1|nios|cpu|F_pc [7]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[6]~13 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \u1|nios|cpu|E_src1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[9]~8_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[9]~8 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[9]~8_combout  = (\u1|nios|cpu|E_src1 [9] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [9]))))) # (!\u1|nios|cpu|E_src1 [9] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [9]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [9]))))

	.dataa(\u1|nios|cpu|E_src1 [9]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[9]~8 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[9]~8 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[9]~8_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[9]~8_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~38_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[9]~8_combout ),
	.datab(\u1|nios|cpu|Add1~38_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[9]~8 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \u1|nios|cpu|W_alu_result[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[9]~8_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[9]~16 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[9]~16_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [9])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [9]),
	.datad(\u1|nios|cpu|av_ld_byte1_data [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[9]~16 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[9]~9 (
// Equation(s):
// \u1|nios|cpu|E_st_data[9]~9_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[9]~9 .lut_mask = 16'hE2F0;
defparam \u1|nios|cpu|E_st_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \u1|nios|cpu|d_writedata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~18_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~18 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~17 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 .lut_mask = 16'hCCB8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 .lut_mask = 16'hEC64;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 .lut_mask = 16'hDC10;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21 .lut_mask = 16'hE2E2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hAEA4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 .lut_mask = 16'hBBC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 .lut_mask = 16'hE444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~9_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & 
// \u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~9 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E800000000000000000000009223FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000380000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036D8620A002002C098141F1A0001C8F6B56BD9EF21DABEA391F91DAA887EAFA9B88F40F73FF96D519AFFDC08FF6CA5FBE435FBB3D2F55E7B7B77BFC47D573D9E73D4C86090D4594E21EE7B9EE7BFF10FF73AAABDE7FC446BC8FFD977F91FFB5DFE42F3C4743CF2821E79410ED55FA45C43048E87B946E53DFD94E5FD94A235FDAABD3FEFFFFEF6D7F21A5DD66AB2FCCA7BEDFFFFDDBEE5F76BF886977F329EF756B55976FFFFEEDE7BB5F88EAAA959535227E4752A591A9495971E47932AF57CCA36B49AABBB2F4D5C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'hC4CEF21A99ABACC9E2176F10B5B10BD6F10BD6F10FD290F621510CC6AF6F222ECF7886090B11FDA7E313BE479F9E64331ABDBC885D9EF10C12391CF5FE40F10F7BB5C8BB3DF10C12190204091F2D3E4331F05D9EC43048669322ECF710C13C3E47C866AF7C91767B10C132A3C06515E03D547816EA8AF02AAB0F0024003C44C004181D9060764181DCFC40022C2D98067D81F10240E0040500020400080481202104F45445E011B9C2258010E16901A8006045754318024C0C18342810807F000040FFFF00C43000004BE4F0000004804FBE71D7212003F818577990007812E0000088C714520257A00681062FC0C090040F7E1A083110D7E4344E4E19079440;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'hC42025B4081100820A805456248004A86C381146509923B21820900028348540022000C1428220018906041A04403E404D5088412082A02421048000125089ECA429D2A1601D31699038260C0EEB0607758303BAC0013338E9A10060767FE03B43AC41100C6D6077E1A9CBFC4D0C4C5D5FB935395E09A189AC492801862CC0B0B16230E3980CA808000C4810032D901E781208125006A3893C063636CE7FB99F7DCC833BE2A9C58006E2B0829F1C1A73D1839EEF58A37041C70E2BE00E00218605022B01D8042801E0821000040008100027810020014804102100725100EB042E20282000004D387004810F51F1401CFBE21FEF7A949DF88000213028020100;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hEE22;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~1_combout  = (\u1|nios|cpu|av_ld_byte2_data[0]~9_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[0]~9_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~1 .lut_mask = 16'hF2F0;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \u1|nios|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \u1|nios|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[8]~17 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[8]~17_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [8])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [8]),
	.datad(\u1|nios|cpu|av_ld_byte1_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[8]~17 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[8]~15 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[8]~15_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[8]~15 .lut_mask = 16'h2320;
defparam \u1|nios|cpu|R_src2_lo[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \u1|nios|cpu|E_src2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~29 (
// Equation(s):
// \u1|nios|cpu|Add1~29_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~29 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[6]~18 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[6]~18_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|Add1~36_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[6]~12_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|Add1~36_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[6]~18 .lut_mask = 16'h5140;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \u1|nios|cpu|F_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[6]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [44] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [6]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|W_alu_result [8])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [8]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [6]),
	.datad(\u1|nios|cpu|W_alu_result [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[44] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [32] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_byteenable [0]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[32] .lut_mask = 16'hEECC;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [5])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~14 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout  = (\u1|nios|cpu|d_writedata [6] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [6]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~21 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],
\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],
\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h088F20F44660F1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~20 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~20_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a39 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a39 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~20 .lut_mask = 16'hC088;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \u1|esc_spi|spi_slave_select_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \u1|esc_spi|spi_slave_select_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~31 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~31_combout  = (\u1|nios|cpu|W_alu_result [2] & (((\u1|esc_spi|spi_slave_select_reg [7]) # (\u1|esc_spi|data_to_cpu[9]~3_combout )))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|RRDY~q  & 
// ((!\u1|esc_spi|data_to_cpu[9]~3_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|RRDY~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [7]),
	.datad(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~31 .lut_mask = 16'hAAE4;
defparam \u1|esc_spi|p1_data_to_cpu[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \u1|esc_spi|endofpacketvalue_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \u1|esc_spi|iRRDY_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iRRDY_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iRRDY_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iRRDY_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~32 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~32_combout  = (\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[7]~31_combout  & ((\u1|esc_spi|iRRDY_reg~q ))) # (!\u1|esc_spi|p1_data_to_cpu[7]~31_combout  & (\u1|esc_spi|endofpacketvalue_reg [7])))) # 
// (!\u1|esc_spi|data_to_cpu[9]~3_combout  & (\u1|esc_spi|p1_data_to_cpu[7]~31_combout ))

	.dataa(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[7]~31_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datad(\u1|esc_spi|iRRDY_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~32 .lut_mask = 16'hEC64;
defparam \u1|esc_spi|p1_data_to_cpu[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cyclone10lp_lcell_comb \u1|esc_spi|SCLK_reg~0 (
// Equation(s):
// \u1|esc_spi|SCLK_reg~0_combout  = (\u1|esc_spi|always11~0_combout  & ((\u1|esc_spi|state [0] $ (\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )))

	.dataa(\u1|esc_spi|always11~0_combout ),
	.datab(\u1|esc_spi|state [0]),
	.datac(\u1|esc_spi|state [4]),
	.datad(\u1|esc_spi|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|SCLK_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg~0 .lut_mask = 16'h28AA;
defparam \u1|esc_spi|SCLK_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cyclone10lp_lcell_comb \u1|esc_spi|SCLK_reg~1 (
// Equation(s):
// \u1|esc_spi|SCLK_reg~1_combout  = (\u1|esc_spi|SCLK_reg~q  & (!\u1|esc_spi|transaction_primed~q  & !\u1|esc_spi|SCLK_reg~0_combout )) # (!\u1|esc_spi|SCLK_reg~q  & ((\u1|esc_spi|SCLK_reg~0_combout )))

	.dataa(gnd),
	.datab(\u1|esc_spi|transaction_primed~q ),
	.datac(\u1|esc_spi|SCLK_reg~q ),
	.datad(\u1|esc_spi|SCLK_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|SCLK_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg~1 .lut_mask = 16'h0F30;
defparam \u1|esc_spi|SCLK_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \u1|esc_spi|SCLK_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|SCLK_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|SCLK_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|SCLK_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~2 (
// Equation(s):
// \u1|esc_spi|shift_reg~2_combout  = (\u1|esc_spi|SCLK_reg~q ) # (((!\u1|esc_spi|state [4] & \u1|esc_spi|Equal9~0_combout )) # (!\u1|esc_spi|Equal2~0_combout ))

	.dataa(\u1|esc_spi|SCLK_reg~q ),
	.datab(\u1|esc_spi|Equal2~0_combout ),
	.datac(\u1|esc_spi|state [4]),
	.datad(\u1|esc_spi|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~2 .lut_mask = 16'hBFBB;
defparam \u1|esc_spi|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cyclone10lp_lcell_comb \u1|esc_spi|write_tx_holding (
// Equation(s):
// \u1|esc_spi|write_tx_holding~combout  = (\u1|esc_spi|data_wr_strobe~q  & ((!\u1|esc_spi|tx_holding_primed~q ) # (!\u1|esc_spi|transmitting~q )))

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|write_tx_holding~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|write_tx_holding .lut_mask = 16'h3F00;
defparam \u1|esc_spi|write_tx_holding .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \u1|esc_spi|tx_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[5]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[5]~feeder_combout  = \u1|nios|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N21
dffeas \u1|esc_spi|tx_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N3
dffeas \u1|esc_spi|tx_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[2]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[2]~feeder_combout  = \u1|nios|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N9
dffeas \u1|esc_spi|tx_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N15
cyclone10lp_io_ibuf \esc_miso_pin_n2~input (
	.i(esc_miso_pin_n2),
	.ibar(gnd),
	.o(\esc_miso_pin_n2~input_o ));
// synopsys translate_off
defparam \esc_miso_pin_n2~input .bus_hold = "false";
defparam \esc_miso_pin_n2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cyclone10lp_lcell_comb \u1|esc_spi|MISO_reg~0 (
// Equation(s):
// \u1|esc_spi|MISO_reg~0_combout  = (\u1|esc_spi|Equal2~0_combout  & ((\u1|esc_spi|SCLK_reg~q  & (\esc_miso_pin_n2~input_o )) # (!\u1|esc_spi|SCLK_reg~q  & ((\u1|esc_spi|MISO_reg~q ))))) # (!\u1|esc_spi|Equal2~0_combout  & (((\u1|esc_spi|MISO_reg~q ))))

	.dataa(\esc_miso_pin_n2~input_o ),
	.datab(\u1|esc_spi|Equal2~0_combout ),
	.datac(\u1|esc_spi|MISO_reg~q ),
	.datad(\u1|esc_spi|SCLK_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|MISO_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|MISO_reg~0 .lut_mask = 16'hB8F0;
defparam \u1|esc_spi|MISO_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N3
dffeas \u1|esc_spi|MISO_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|MISO_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|MISO_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|MISO_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|MISO_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[0]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[0]~feeder_combout  = \u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N23
dffeas \u1|esc_spi|tx_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~10 (
// Equation(s):
// \u1|esc_spi|shift_reg~10_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [0]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|MISO_reg~q ))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(\u1|esc_spi|MISO_reg~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|tx_holding_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~10 .lut_mask = 16'hEE44;
defparam \u1|esc_spi|shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg[4]~11 (
// Equation(s):
// \u1|esc_spi|shift_reg[4]~11_combout  = ((\u1|esc_spi|tx_holding_primed~q  & !\u1|esc_spi|transmitting~q )) # (!\u1|esc_spi|shift_reg~2_combout )

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[4]~11 .lut_mask = 16'h55DD;
defparam \u1|esc_spi|shift_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \u1|esc_spi|shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N13
dffeas \u1|esc_spi|tx_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~9 (
// Equation(s):
// \u1|esc_spi|shift_reg~9_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [1]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [0]))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|shift_reg [0]),
	.datad(\u1|esc_spi|tx_holding_reg [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~9 .lut_mask = 16'hFA50;
defparam \u1|esc_spi|shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N27
dffeas \u1|esc_spi|shift_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~8 (
// Equation(s):
// \u1|esc_spi|shift_reg~8_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [2])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [1])))

	.dataa(\u1|esc_spi|tx_holding_reg [2]),
	.datab(\u1|esc_spi|shift_reg [1]),
	.datac(\u1|esc_spi|shift_reg~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~8 .lut_mask = 16'hACAC;
defparam \u1|esc_spi|shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N15
dffeas \u1|esc_spi|shift_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~7 (
// Equation(s):
// \u1|esc_spi|shift_reg~7_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [3])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [2])))

	.dataa(\u1|esc_spi|tx_holding_reg [3]),
	.datab(\u1|esc_spi|shift_reg [2]),
	.datac(\u1|esc_spi|shift_reg~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~7 .lut_mask = 16'hACAC;
defparam \u1|esc_spi|shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \u1|esc_spi|shift_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[4]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[4]~feeder_combout  = \u1|nios|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N15
dffeas \u1|esc_spi|tx_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~6 (
// Equation(s):
// \u1|esc_spi|shift_reg~6_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [4]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [3]))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|shift_reg [3]),
	.datad(\u1|esc_spi|tx_holding_reg [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~6 .lut_mask = 16'hFA50;
defparam \u1|esc_spi|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \u1|esc_spi|shift_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~5 (
// Equation(s):
// \u1|esc_spi|shift_reg~5_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [5])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [4])))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(\u1|esc_spi|tx_holding_reg [5]),
	.datac(\u1|esc_spi|shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~5 .lut_mask = 16'hD8D8;
defparam \u1|esc_spi|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \u1|esc_spi|shift_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~4 (
// Equation(s):
// \u1|esc_spi|shift_reg~4_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [6])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [5])))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(\u1|esc_spi|tx_holding_reg [6]),
	.datac(\u1|esc_spi|shift_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~4 .lut_mask = 16'hD8D8;
defparam \u1|esc_spi|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \u1|esc_spi|shift_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \u1|esc_spi|tx_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~3 (
// Equation(s):
// \u1|esc_spi|shift_reg~3_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [7]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [6]))

	.dataa(\u1|esc_spi|shift_reg [6]),
	.datab(gnd),
	.datac(\u1|esc_spi|shift_reg~2_combout ),
	.datad(\u1|esc_spi|tx_holding_reg [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~3 .lut_mask = 16'hFA0A;
defparam \u1|esc_spi|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N7
dffeas \u1|esc_spi|shift_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cyclone10lp_lcell_comb \u1|esc_spi|rx_holding_reg[7]~feeder (
// Equation(s):
// \u1|esc_spi|rx_holding_reg[7]~feeder_combout  = \u1|esc_spi|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|rx_holding_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|rx_holding_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N11
dffeas \u1|esc_spi|rx_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|rx_holding_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~33 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~33_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (\u1|esc_spi|p1_data_to_cpu[7]~32_combout )) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// (\u1|esc_spi|p1_data_to_cpu[7]~32_combout )) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|rx_holding_reg [7])))))

	.dataa(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[7]~32_combout ),
	.datac(\u1|esc_spi|rx_holding_reg [7]),
	.datad(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~33 .lut_mask = 16'hCCD8;
defparam \u1|esc_spi|p1_data_to_cpu[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \u1|esc_spi|data_to_cpu[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[7]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N27
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 .lut_mask = 16'hD580;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~21 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~21_combout  = (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7])))) # (!\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7])))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~21 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [7])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[7]~20_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[7]~21_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~20_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~21_combout ),
	.datac(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22 .lut_mask = 16'hFE0E;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data[1]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data[1]~0_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout ) # (!\u1|nios|cpu|av_ld_aligning_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[1]~0 .lut_mask = 16'hFF0F;
defparam \u1|nios|cpu|av_ld_byte0_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \u1|nios|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[7]~18 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[7]~18_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [7] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [7]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[7]~18 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[10]~0 (
// Equation(s):
// \u1|nios|cpu|E_st_data[10]~0_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) # (!\u1|nios|cpu|D_iw [4] & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[10]~0 .lut_mask = 16'hFD20;
defparam \u1|nios|cpu|E_st_data[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \u1|nios|cpu|d_writedata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[10]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cyclone10lp_lcell_comb \u1|esc_spi|write_shift_reg~0 (
// Equation(s):
// \u1|esc_spi|write_shift_reg~0_combout  = (!\u1|esc_spi|transmitting~q  & \u1|esc_spi|tx_holding_primed~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|tx_holding_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|write_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|write_shift_reg~0 .lut_mask = 16'h3300;
defparam \u1|esc_spi|write_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cyclone10lp_lcell_comb \u1|esc_spi|always6~0 (
// Equation(s):
// \u1|esc_spi|always6~0_combout  = (\u1|esc_spi|write_shift_reg~0_combout ) # ((\u1|nios|cpu|d_writedata [10] & (!\u1|esc_spi|SSO_reg~q  & \u1|esc_spi|control_wr_strobe~combout )))

	.dataa(\u1|nios|cpu|d_writedata [10]),
	.datab(\u1|esc_spi|write_shift_reg~0_combout ),
	.datac(\u1|esc_spi|SSO_reg~q ),
	.datad(\u1|esc_spi|control_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|always6~0 .lut_mask = 16'hCECC;
defparam \u1|esc_spi|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \u1|esc_spi|spi_slave_select_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~34 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~34_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[9]~3_combout ) # ((\u1|esc_spi|spi_slave_select_reg [6])))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[9]~3_combout  & 
// ((!\u1|esc_spi|TRDY~0_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [6]),
	.datad(\u1|esc_spi|TRDY~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~34 .lut_mask = 16'hA8B9;
defparam \u1|esc_spi|p1_data_to_cpu[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~35 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~35_combout  = (\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[6]~34_combout  & (\u1|esc_spi|iTRDY_reg~q )) # (!\u1|esc_spi|p1_data_to_cpu[6]~34_combout  & ((\u1|esc_spi|endofpacketvalue_reg [6]))))) # 
// (!\u1|esc_spi|data_to_cpu[9]~3_combout  & (((\u1|esc_spi|p1_data_to_cpu[6]~34_combout ))))

	.dataa(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datab(\u1|esc_spi|iTRDY_reg~q ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [6]),
	.datad(\u1|esc_spi|p1_data_to_cpu[6]~34_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~35 .lut_mask = 16'hDDA0;
defparam \u1|esc_spi|p1_data_to_cpu[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \u1|esc_spi|rx_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~36 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~36_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (((\u1|esc_spi|p1_data_to_cpu[6]~35_combout )))) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// (\u1|esc_spi|p1_data_to_cpu[6]~35_combout )) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|rx_holding_reg [6])))))

	.dataa(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datab(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|p1_data_to_cpu[6]~35_combout ),
	.datad(\u1|esc_spi|rx_holding_reg [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~36 .lut_mask = 16'hF1E0;
defparam \u1|esc_spi|p1_data_to_cpu[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \u1|esc_spi|data_to_cpu[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[6]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~24 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~24_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6] & ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6])))) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6] & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~24 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008A00000000000000000000000922380007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000491F40008008003050051000915400010010040000002008241248000000080400020000000000000000200000000000000400800020410010A10A000090804008000000000B24B000010040100000000000104000000205000100800000202000000000000100200080100000000200000000008A1228420CA1604CA14000000000001000000000000A000000000000000080000002008000000280000040000000000040000000000000000408004010090000020000400000000000020012608000000201800006;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h2000000222004002000000000000040000040000003500080000050820000080200000000400000400080000404080152884000300400000000000480155200108800000800000000254A95000000000540400400000002A000002000000008000002A2100000100000008488410C042020911201060225000000004000C1500000010000040000100000000000040A00000000000054000004801038002008200000080400010000080001201000110000012012000001000000000000000000000000000088000008000000000080000008400420000000080020000020800000100004100402A00000464000CB525A9911020048008110105000005300018;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h010908004086650000658000880008804088802001000040004007C00080001652000010002290041065A820231944060081002080000CC280003B08210804200140204100000121008000000C0000040000020000000000000010004000000C18010041C76110010C0010001047281C00838002000208E500003B804800DA8802020004000400001000101002000002000008020000220900000A00000040000000008014004200000800000000000000080002A00010800000000000000030C840100000000003608800000000000000003E00000020402080070D8001603114000020000D0003001490000000AA0000400010002102000000204240020001;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~23 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~23_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a38 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a38 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~23 .lut_mask = 16'hE040;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [6])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~24_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~23_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~24_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~23_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [6]),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25 .lut_mask = 16'hF0EE;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N1
dffeas \u1|nios|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[6]~19 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[6]~19_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [6])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [6]),
	.datad(\u1|nios|cpu|av_ld_byte0_data [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[6]~19 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[15]~8 (
// Equation(s):
// \u1|nios|cpu|E_st_data[15]~8_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\u1|nios|cpu|D_iw [4] & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]))))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[15]~8 .lut_mask = 16'hF2D0;
defparam \u1|nios|cpu|E_st_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \u1|nios|cpu|d_writedata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N27
dffeas \u1|esc_spi|endofpacketvalue_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N25
dffeas \u1|esc_spi|spi_slave_select_holding_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[15]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[15]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \u1|esc_spi|spi_slave_select_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[15]~22 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[15]~22_combout  = (\u1|esc_spi|data_to_cpu[14]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [15]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [15]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [15]),
	.datab(\u1|esc_spi|data_to_cpu[14]~4_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [15]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[15]~22 .lut_mask = 16'hC088;
defparam \u1|esc_spi|p1_data_to_cpu[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \u1|esc_spi|data_to_cpu[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N15
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 .lut_mask = 16'hC0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~11_combout  = (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15])))) # (!\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15])))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~11 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000200000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006A4A423402C098149F1A08E1C8F6B56FDBEF21DA9EA391F91DAA887EA7A9B88D40F73FF92F519AFFDC08EF6CA5F3A435DBB7D2D55EFB6B56BFC47D577DBE77D4C86890F4DB4E21EEFBBEEFB7F10EFF7ABAF9C7FC457AC8EEDB67791DDFD9DE43F3C4743CFA821E7D410ED55FA65C43448E87B366CDBDF536E5B536A235BDAABD3FEFFFFCE6D7F21A5DD66AB2DCCA73ADFFF7DDBEE5F76BF8869777329CE756B55976FFFBEEDE7BB5F88EAAA95953526FE4752A591A9491931E47932AF57CCA36FC9AABBB2F4D5C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'hC5CEF21AB9AFACC9E2176F10B5B10BD6F10BD6F10FD290E221D10CC6AF7F222EDF7886890F11DDA6E3133A47BFBE64331ABDFC885DBEF10D12391CA5F880F10F73B7C8BB7DF10D121E0010091F2D3E4321705DBEC43448649722EDF710D13EBE47C864AE7D9176FB10D132EBC065F5E03D5D7816EAFAF02AEF0F0864003C64C004181D90605641815CEC40006C2C98077D81E14600C00C0D0002052C080681222104F45445E011F9C2248010E1E901E8006055554108065C0C18340850805F008000779A005430000042C470000004800FBF7196216003D81857F990007852E010508BC7345A8257E00422520FCA1492A14FFCD0093010DFE43446421B539456;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'hC425A534080058020EA88046248005E9FC78114E509D2BF218A0DAECA934A5659A2000C146C320010B52A59A05543A404D5088432082AA742106D3401A5099ECA42BD2A1E01D73E9D02C660C0EEB0607758302BAC0011118A9A10060567FE03B67AC41B00C6D6077F3A9CBFC6F2C4C5D5FBD75395E0DE589AC692801862CC0B0B16210E7F80CA808000C4010022C801E781208105006BB893C061612CE37F98F7FC483B9E6A9C78006E2F0829F1C1A71D189BF6F787B7047C72EEB600E002B4D04022901D8040801E092100000000800002600002000484430A148725100EB042E20382000004D3A7084810F71D0401DFBE21FEF6EB59DE88000013008000102;
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[15]~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[15]~2_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a47 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a47 ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[15]~2 .lut_mask = 16'hFA50;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~2_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte1_data[2]~9_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[7]~11_combout ) # 
// ((\u1|nios|cpu|av_ld_byte1_data[2]~9_combout  & \u1|mm_interconnect_0|rsp_mux|src_data[15]~2_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[7]~11_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[15]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~2 .lut_mask = 16'hDCD8;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[7]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[7]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \u1|nios|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld_signed~0_combout  = (\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & ((!\u1|nios|cpu|D_iw [3]) # (!\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld_signed~0 .lut_mask = 16'h20A0;
defparam \u1|nios|cpu|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld_signed~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld_signed~1_combout  = (\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_ctrl_ld_signed~0_combout )

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld_signed~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld_signed~1 .lut_mask = 16'hAA00;
defparam \u1|nios|cpu|D_ctrl_ld_signed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \u1|nios|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_ld_signed~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_fill_bit~0 (
// Equation(s):
// \u1|nios|cpu|av_fill_bit~0_combout  = (\u1|nios|cpu|R_ctrl_ld_signed~q  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [7])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data [7])))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datab(\u1|nios|cpu|av_ld_byte0_data [7]),
	.datac(\u1|nios|cpu|R_ctrl_ld_signed~q ),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_fill_bit~0 .lut_mask = 16'hA0C0;
defparam \u1|nios|cpu|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[2]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[2]~9_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2]~9 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|av_ld_byte1_data[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout  = \u1|nios|cpu|d_writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N9
dffeas \u1|esc_spi|endofpacketvalue_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N29
dffeas \u1|esc_spi|spi_slave_select_holding_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[13]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N23
dffeas \u1|esc_spi|spi_slave_select_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[13]~24 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[13]~24_combout  = (\u1|esc_spi|data_to_cpu[14]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [13]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [13]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[14]~4_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [13]),
	.datad(\u1|esc_spi|spi_slave_select_reg [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[13]~24 .lut_mask = 16'hC840;
defparam \u1|esc_spi|p1_data_to_cpu[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \u1|esc_spi|data_to_cpu[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[13]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N9
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~13_combout  = (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13])))) # (!\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13])))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~13 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y35_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E000000000000000000000000021800000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012CFFE5006C00540181480801105CC56B508402F301AAAB99CF9CD8E8C1EAAA9B8C2608720096E519BC01C0C1E6CA5FFE6149BA7D2D5D80F7F56BFC6095404024074CC281835975E30680A0280F7F185F52B2CBFF7FC62CBCC1FF57FF983FE5FFE61F3C60606FAC3037D6180D55FA25C6140C0C1D6C75B3DA46CE7A46CA30479AABD200019FFF6D7F30A4D826AA2BC8A7FC5BBB35DB6A5B76FF8C2936F229FF606B55162DDDAAEDA5BB5F8C42CA959537327E6152A598A9491131E60122EB57CCB96B492EB13254D5C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'hD6CEF30285A8AC89E30B6F1845B18196F18596F18050181230D18442A57D223C0178C2818318BCA5E133FE60020266100291F4887802F185030984F63C8001872BA7C8B005F1850303A20621872D3E6005505802C6140C201722C017185032BA63CC22257991600B18503582802B214014905000A490A000EC730AA4803C0400061A1C18685061A140A890004008180E612104541180081A40000408404500281000E040452811414021001471800140208040E72A102402008024285080440080009100009000000048008008000480667B104F00600020016FA11400004000105090130C3026D40006220224604010040190828175001902040290D9400CC2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h00048000001108830E005400010001C052484500000880347300C0001A1205002DF00000C20040018200050004400C400400080840C2802400060004006383C080024001900041380034430D0E02868501434380B040222CC00148687040D0180380401B2CE3004901A003FC01BC18DC00C134005E00378307A97E408804C28021A62000202CE10088404214020C100200150A001802BA09000424210009C800020002800422C64002004300611040000030090001C01002440040025000200235120A80A1002001E0841203E7DFE1188045010040015400040110B25E1F65008E9000A0004001E02594E182F1B041057BE301ED7518BDF08000213028020104;
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[13]~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[13]~1_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a45 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a45 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[13]~1 .lut_mask = 16'hF5A0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~4_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte1_data[2]~9_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ) # 
// ((\u1|nios|cpu|av_ld_byte1_data[2]~9_combout  & \u1|mm_interconnect_0|rsp_mux|src_data[13]~1_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[13]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~4 .lut_mask = 16'hDCD8;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[5]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \u1|nios|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y13_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000003FF807F807F807F807F807F807F807F807F807F807F807F807F807F807F807F8010000000300000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037CE88BA52362FC2A922EF9A08A204A000378FC0118014022100102004600500004F20601FF0030A003FC004F100000C422140140800A5F004000002740AF8FC1F82044A88C828801183F0FC3F00008B0214D346200025B104F12E18809E258620220002723D08211E84108E0000042022544E4623108C4053311213310121C400001FEFE603102801111250201062400C60444482484848000044449890031951100810222141242400004A821404A0284802708100900A08888027490440800420524844A80A2280;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h322001191A03424001140008B0008A40008A40008F2688F0110088840A121112BE0044A8880961031620C426FCFC022210284842257C008951309801C11550885002044AF80089511854A958980040232220257C0225444484112BE008950EC42404448A050895F00895077F50CEFFA869EFEC564F7FD8AA47472A688002E0E00A1621C8588721621E4550102C2000081C82E0420140140540060003C80195C0312C00C4008800F88224D000B8EB22E820600614018D06CE0CBC000000011A020100269A021430009080C4700090080128C16198214002581EB8DC94006876E001210DF4186A54A1E00000544B8A9504A9576CD0494731D6E67956DEC0113894;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h442105140800570344A7804220B5A42BAE729C020095ABD66BA05AC8B2B6C2557D50004184A0B0000054A9920115D2C249108049C0D12AF10102D34453130E0C4C4986A670173AD0908EA50B10F985887CC2C43E704199902DE05858871B3023E46E01A4704EE01A7219E8006E305583F55C433D000DC60AB7EA18C127E8A17080441A434820890C0A5C12040420801C7807021048041B903C0010128E36B18FD7C5E939AAAB05C004E6F0C3FE0C5A71D191B77F79776201832E7F725E000934F07801034D040801080E0600080008E000207E002038BC069A6207C25F17AE463030288140084CDED463108D0012AB1D84011C021EE7601840002001A0020005;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~8_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a37 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a37 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~8 .lut_mask = 16'hE040;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \u1|esc_spi|endofpacketvalue_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \u1|esc_spi|rx_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~11 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~11_combout  = (\u1|nios|cpu|W_alu_result [4] & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|rx_holding_reg [5]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [5]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [5]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|rx_holding_reg [5]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~11 .lut_mask = 16'hC088;
defparam \u1|esc_spi|p1_data_to_cpu[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \u1|esc_spi|spi_slave_select_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \u1|esc_spi|spi_slave_select_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~10 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~10_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|W_alu_result [4] & (\u1|esc_spi|spi_slave_select_reg [5])) # (!\u1|nios|cpu|W_alu_result [4] & ((\u1|esc_spi|rx_holding_reg [5]))))) # (!\u1|nios|cpu|W_alu_result 
// [2] & (((\u1|esc_spi|rx_holding_reg [5]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|spi_slave_select_reg [5]),
	.datad(\u1|esc_spi|rx_holding_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~10 .lut_mask = 16'hF780;
defparam \u1|esc_spi|p1_data_to_cpu[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~12 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~12_combout  = (!\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|tx_holding_primed~q  & !\u1|esc_spi|transmitting~q )))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~12 .lut_mask = 16'h0001;
defparam \u1|esc_spi|p1_data_to_cpu[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~13 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~13_combout  = (\u1|nios|cpu|W_alu_result [3] & ((\u1|esc_spi|p1_data_to_cpu[5]~11_combout ) # ((\u1|esc_spi|p1_data_to_cpu[5]~12_combout )))) # (!\u1|nios|cpu|W_alu_result [3] & (((\u1|esc_spi|p1_data_to_cpu[5]~10_combout 
// ))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[5]~11_combout ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|esc_spi|p1_data_to_cpu[5]~10_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[5]~12_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~13 .lut_mask = 16'hFCB8;
defparam \u1|esc_spi|p1_data_to_cpu[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N25
dffeas \u1|esc_spi|data_to_cpu[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N15
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~9_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]) # 
// ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~9 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~10_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [5])) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[5]~8_combout ) # 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[5]~9_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [5]),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~8_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~9_combout ),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~10 .lut_mask = 16'hAAFC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N19
dffeas \u1|nios|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[5]~5 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[5]~5_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [5])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|nios|cpu|av_ld_byte0_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[5]~5 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \u1|nios|cpu|d_writedata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout  = \u1|nios|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \u1|esc_spi|spi_slave_select_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \u1|esc_spi|spi_slave_select_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~14 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~14_combout  = (\u1|esc_spi|data_to_cpu[9]~3_combout  & (((\u1|nios|cpu|W_alu_result [2])))) # (!\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [4]))) # 
// (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|TOE~q ))))

	.dataa(\u1|esc_spi|TOE~q ),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [4]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~14 .lut_mask = 16'hFC22;
defparam \u1|esc_spi|p1_data_to_cpu[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \u1|esc_spi|endofpacketvalue_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N7
dffeas \u1|esc_spi|iTOE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iTOE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iTOE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iTOE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~15 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~15_combout  = (\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[4]~14_combout  & ((\u1|esc_spi|iTOE_reg~q ))) # (!\u1|esc_spi|p1_data_to_cpu[4]~14_combout  & (\u1|esc_spi|endofpacketvalue_reg [4])))) # 
// (!\u1|esc_spi|data_to_cpu[9]~3_combout  & (\u1|esc_spi|p1_data_to_cpu[4]~14_combout ))

	.dataa(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[4]~14_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [4]),
	.datad(\u1|esc_spi|iTOE_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~15 .lut_mask = 16'hEC64;
defparam \u1|esc_spi|p1_data_to_cpu[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \u1|esc_spi|rx_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~16 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~16_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (\u1|esc_spi|p1_data_to_cpu[4]~15_combout )) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// (\u1|esc_spi|p1_data_to_cpu[4]~15_combout )) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|rx_holding_reg [4])))))

	.dataa(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[4]~15_combout ),
	.datac(\u1|esc_spi|rx_holding_reg [4]),
	.datad(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~16 .lut_mask = 16'hCCD8;
defparam \u1|esc_spi|p1_data_to_cpu[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \u1|esc_spi|data_to_cpu[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~12_combout  = (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4])))) # (!\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4])))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~12 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0800000000000000000000000002787878787878787878787878787878787878787878787878787878787878787810000000100000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048009DBF4FF55F8086008FBA2AA8D5FEBDFFFFED57DEDFD3C9EE97BBB5FFB7E9FB5FAF77FFFF3FFFFEFFDEF5FFFFFFFDEAF3CB37F7DFBDFB6B5EB5DAEF46FDFFFFDFD5CDEBCC38CED7BFFFFFFFF7F6BFF73BFFFEF7BDADFBD5FFFF7BFABFFFDEFEAEFFDAFAF9DEAD7CEF56BFFFFF95DDAE6F5F5F3354CD7DF33595B335AD61FFFFFDFFEFFFFF7FD7F5705DD7FFFAFFDFFDEF7FF7DDBCE577FBFB5C177FF7FF7756FFFDF7BFFBEEDE7FFDFB5EBBE7753FCEB6EAFF785ABFBBBFB3BEAF5F7DBF6D9D3EE6FBDBAE6FCF79;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'hE4EFF57D9BBB7FDDED777F6BBDF6BBF7F6BBF7F6BF26EBF2D756BA949E7FEE6EBFFB5CDEBB6BFFF3E7E7DEAFFFFFEAEA5279FFBCDD7FF6B9BD7ABD25F91556BEF327FBBAFFF6B9BD7854A95EBFED3EAFA163DD7FDAE6F5D4D7EEEBFF6B9BCEBEAFD5D49E5DF775FF6B9BC7FB614FFDB0A9DF68174EFED03B57F4FFD3BFE96ADFFAEED7EBBB5FAEED7F4457E1BFB0471A5CF8E853385985B75FB2F843DDB9CB94F7972F2932BBE5FEBF568ECCAFFDC9EF53EF8E180568CF6EFE5BCE5CB91E9A3D1EB9269A3D37FFCF7B38DF7FCF7EF31EBAD37FD8EFCFFE5FFB1958C5FFEFD7FF9EF678DD9AE75DA5BFF90059CB8B164CB1646DD1BB48FFE6E4F7F4F7F291BB14;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h7FF91F1FFFD0587FA1A89BE3FAEF7F7F6E3FDE830FFBF7C76FBF7AF374E790D591D7FE7FB9A16FFA7058B3D7F91613FFFF3FF7F5DFE86B4E4FFBD7BB97F56E5F1FFD8FFD77F5B2D6BFCDBD776BFDBBB5FEDDDAFF77DF555DBBBEBBBB5F9B77F365AC5FAC488C6F9A72ABCBFCEEB846C1557C55795EFDD708E3F018DF866D0037CC5D91539B813F7BA42FB2C5B2B087DCFBE762FD6BFFBDB2FFF9111EBFB63FEF57F7FC7DA2CF11DFFFF2FFBE9E7DBFFDFFB1D66F7E63EF559FDF6B7D2EFFC534F6F545654B7FCBFDC06BEEFFEBFFE8EFFFA07EFEAFBEBD9CD32E87D00F77BF047177AAD8BE9A7EFA546316BD5615FF7DFBAD7FAF7FFFBDFB5FFFFE9837FFFE07;
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~11_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~11 .lut_mask = 16'hE020;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~13_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [4])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[4]~12_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[4]~11_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~12_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [4]),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~11_combout ),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~13 .lut_mask = 16'hCCFA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N15
dffeas \u1|nios|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[4]~6 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[4]~6_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [4] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|av_ld_byte0_data [4]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[4]~6 .lut_mask = 16'hA0E4;
defparam \u1|nios|cpu|W_rf_wr_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N17
dffeas \u1|nios|cpu|d_writedata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~4_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~4 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 .lut_mask = 16'hAAD8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 .lut_mask = 16'hBCB0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N15
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \u1|esc_spi|rx_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \u1|esc_spi|spi_slave_select_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~17 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~17_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[9]~3_combout ) # ((\u1|esc_spi|spi_slave_select_reg [3])))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[9]~3_combout  & 
// ((\u1|esc_spi|ROE~q ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [3]),
	.datad(\u1|esc_spi|ROE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~17 .lut_mask = 16'hB9A8;
defparam \u1|esc_spi|p1_data_to_cpu[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \u1|esc_spi|endofpacketvalue_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \u1|esc_spi|iROE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iROE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iROE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iROE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~18 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~18_combout  = (\u1|esc_spi|p1_data_to_cpu[3]~17_combout  & (((\u1|esc_spi|iROE_reg~q )) # (!\u1|esc_spi|data_to_cpu[9]~3_combout ))) # (!\u1|esc_spi|p1_data_to_cpu[3]~17_combout  & (\u1|esc_spi|data_to_cpu[9]~3_combout  & 
// (\u1|esc_spi|endofpacketvalue_reg [3])))

	.dataa(\u1|esc_spi|p1_data_to_cpu[3]~17_combout ),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [3]),
	.datad(\u1|esc_spi|iROE_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~18 .lut_mask = 16'hEA62;
defparam \u1|esc_spi|p1_data_to_cpu[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~19 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~19_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (((\u1|esc_spi|p1_data_to_cpu[3]~18_combout )))) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[3]~18_combout ))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (\u1|esc_spi|rx_holding_reg [3]))))

	.dataa(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datab(\u1|esc_spi|rx_holding_reg [3]),
	.datac(\u1|esc_spi|p1_data_to_cpu[3]~18_combout ),
	.datad(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~19 .lut_mask = 16'hF0E4;
defparam \u1|esc_spi|p1_data_to_cpu[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \u1|esc_spi|data_to_cpu[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N13
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~15_combout  = (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~15 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout  = (\u1|nios|cpu|d_writedata [3] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [3]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~3 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000009223E66666666666666666666666666666666666666666666666666666666666666600000000680000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037FF881A433587808021AF9A3FEE04B00227ABC011C0545A4D06D02004701500004F20701FF01304003FC004F100000C42214414000884F08008000274027ABD1780044888C008001182F0BC2F00008B02109246380027B104F12E18809E258620220002723C08011E04008E0000050022444E462104840051108011100121C400001FEFE603100001109051011D60400C60C44482084048000044241810031150008E90622141042000004A860000080090026000809000008400270104100041A0480844A90A1004;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h090001185803004001140008B0008A40008A40008F0288F0110088840A9200829E004488880961031220C426BCBD0222102A4805053C008911309801C00050885402000A78008911180000089C0000232422053C02244444840029E008910C042404448A850014F0089107E940CFF4A069DD285E4EFA50BE47C48E40802860C002021188084620211C44F0082C60104BDC84EEDA864227C5C00302004E01E10031C42702C8880AF98684833783E915EC8CF024129108764E0F18000000101A201000269A201C3008A880C47008A8081128C1E1982140025819985A9400685AE011510AD4FB622581A000005C0B8B9700B9747CD0C9C210E7E53444F2D611D814;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h4421051408145D0100AD9042209085E86E3874020091A3C76EA05AEC302EA045D45000418081F000005CB992011752004B90904140402BD08102D3C032390A0C042982A1701536D0900C250108E9808474C0423A7041111CA9A00808461B70336D6DC1A91A8C701A7699DE006EF847C1F57CD33BC00DDF08F3E202418E2D12388044504BBCD26908F18C063C4A62A03FFC0F1E10C806BDE43C0092568E36398FDFC48039A28B29C006E3F0C39E1E1A71D1D596FF78AB61ED870EFB608F0011043410010149040800D1020200000008000020000020001C04102000D00F368F252030A98E00004CFB5410008D0000011D80011E021EA520184000208060020004;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a35 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a35 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14 .lut_mask = 16'hA088;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~16_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [3])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[3]~15_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~15_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [3]),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~16 .lut_mask = 16'hF0EE;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N25
dffeas \u1|nios|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[3]~7 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[3]~7_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[3]~7 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|W_rf_wr_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[28]~4 (
// Equation(s):
// \u1|nios|cpu|d_writedata[28]~4_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[28]~4 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \u1|nios|cpu|d_writedata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[28]~4_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~28 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y29_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012429557A6A4F5C0793760E03FEF3F190AE7BBC0FE64557E7F17FA317F91154447F1FF18DA9613A584F11BFF10935A0C1FC244042D0AC6F08408403F968B7BBDB78B3FAFFF000001FE16F5BD6F400FF1021514461803FBB03F11FA1807E23F8601FC083F9FC62C5FE3162FF12AA015A3FD7FF3F8A10684225110E211101FC0425542D88D4233092C0FE19201B54C23758C02C444A24848C89007F86488DD6308015AA68162215124244807F0175A28CCB4D81F9AD187ED6D2EECE1F86DD55A9177C85B6D5405DAB2A7;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h1B310FE65CD393741FE490FF3A4FF2690FF2690FF000FF11FE2FF2941292DDD0DE87FAFFF0FE23511AECC1F9BDBD9FCA504A4B77A1BD0FF5FFC7E381B8020FF0940237437A0FF5FFE008102FE4D241FCA623A1BD3FD7FF9444DD0DE8FF5FE041F83F9412816E86F4FF5FE5BD900B7AC800B7B40005BD681054D7DFEDFFE2423FF7DBF63F6FD8FDBF75819FB9AF98501B44A24C50110111F47F05FCC475BD5215DEA38FE6400FE47084A08B10D74B33A5C29FC80600006CC3FA83EB162C5B12B65B2C0492B63BDAADB7F0983AADB7FC5B30D18618C81FFE07EFECCE07FFC74AF55B6FFD58D829A1883FFD00FD881DBD49DBD36541F1C4D6F64DBEA225BFB9F93C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h61C01E183410EF66E7F5B882C2DADBD5E84D64810EA5F3D9A42CBBFF704E206EE81FFE7283C04FFB3050A3C7F91411393BBA02634E91EA539E7D975A9E285A13851D0B9B5FE7A8066F671BEDFBAEF6FDD77B7EEBBFFE800E021F6F6FD8D27FD1CB4D80FD38E38FCB242DB75649FD7FFE00E99332DF003BAF5668207E58A521C76840000032F161F45B73E3D7A6980FCEE7F5EBD53FFB8730D3FD03168C26A98FD7C7A931BA42157FFAA6F1C0C01C5871513137E379FF91E5062C4E02D3FFEC413599000F41F80002E185FBFC10000300000B00008F8757B9041D089FFCFC57F2415FA4CD1EF333CC0A5A0FF10F1F55E18E1FE212072D6007BFFFDE8897FDFF00;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4 .lut_mask = 16'hF3C0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[28]~59 (
// Equation(s):
// \u1|nios|cpu|F_iw[28]~59_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[28]~58_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|nios|cpu|F_iw[28]~58_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[28]~59 .lut_mask = 16'hC8C0;
defparam \u1|nios|cpu|F_iw[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \u1|nios|cpu|D_iw[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[28]~59_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[8]~9 (
// Equation(s):
// \u1|nios|cpu|E_src1[8]~9_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [12]))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[8]~9 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \u1|nios|cpu|E_src1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[8]~9_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N17
dffeas \u1|nios|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[8]~9_combout ),
	.asdata(\u1|nios|cpu|E_src1 [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[9]~8 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[9]~8_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [10]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [8]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[9]~8 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N7
dffeas \u1|nios|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.asdata(\u1|nios|cpu|E_src1 [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[10]~7 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[10]~7_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [11])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [9])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[10]~7 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N5
dffeas \u1|nios|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.asdata(\u1|nios|cpu|E_src1 [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[11]~6 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[11]~6_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [12])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [10])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[11]~6 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N19
dffeas \u1|nios|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[11]~6_combout ),
	.asdata(\u1|nios|cpu|E_src1 [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[12]~5 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[12]~5_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [13]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [11]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[12]~5 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N9
dffeas \u1|nios|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[12]~5_combout ),
	.asdata(\u1|nios|cpu|E_src1 [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[13]~11 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[13]~11_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [14])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [12])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[13]~11 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N13
dffeas \u1|nios|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[13]~11_combout ),
	.asdata(\u1|nios|cpu|E_src1 [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[14]~4 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[14]~4_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [15])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [13])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[14]~4 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \u1|nios|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.asdata(\u1|nios|cpu|E_src1 [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[15]~3 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[15]~3_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [16]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [14]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[15]~3 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N21
dffeas \u1|nios|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[15]~3_combout ),
	.asdata(\u1|nios|cpu|E_src1 [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[16]~2 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[16]~2_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [17]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [15]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[16]~2 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N27
dffeas \u1|nios|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[16]~2_combout ),
	.asdata(\u1|nios|cpu|E_src1 [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[17]~1 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[17]~1_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [18])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [16])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [18]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[17]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N25
dffeas \u1|nios|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[17]~1_combout ),
	.asdata(\u1|nios|cpu|E_src1 [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[18]~16 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[18]~16_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [19])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [17])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[18]~16 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N31
dffeas \u1|nios|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.asdata(\u1|nios|cpu|E_src1 [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[19]~19 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[19]~19_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [20]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [18]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [18]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[19]~19 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N1
dffeas \u1|nios|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[19]~19_combout ),
	.asdata(\u1|nios|cpu|E_src1 [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[20]~21 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[20]~21_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [21])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [19])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[20]~21 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N11
dffeas \u1|nios|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.asdata(\u1|nios|cpu|E_src1 [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[21]~23 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[21]~23_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [22])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [20])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[21]~23 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N29
dffeas \u1|nios|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[21]~23_combout ),
	.asdata(\u1|nios|cpu|E_src1 [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[22]~31 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[22]~31_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [23])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [21])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [23]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[22]~31 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N23
dffeas \u1|nios|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[22]~31_combout ),
	.asdata(\u1|nios|cpu|E_src1 [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[23]~30 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[23]~30_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [24]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [22]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [22]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[23]~30 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \u1|nios|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[23]~30_combout ),
	.asdata(\u1|nios|cpu|E_src1 [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[24]~29 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[24]~29_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [25]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [23]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [23]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[24]~29 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \u1|nios|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[24]~29_combout ),
	.asdata(\u1|nios|cpu|E_src1 [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[25]~28 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[25]~28_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [26])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [24])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [26]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[25]~28 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \u1|nios|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.asdata(\u1|nios|cpu|E_src1 [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[26]~27 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[26]~27_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [27])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [25])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [27]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[26]~27 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \u1|nios|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.asdata(\u1|nios|cpu|E_src1 [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[27]~26 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[27]~26_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [28])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [26])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [28]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[27]~26 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \u1|nios|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[27]~26_combout ),
	.asdata(\u1|nios|cpu|E_src1 [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[28]~25 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[28]~25_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [29]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [27]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [27]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[28]~25 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \u1|nios|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[28]~25_combout ),
	.asdata(\u1|nios|cpu|E_src1 [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[29]~24 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[29]~24_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [30]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [28]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [28]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[29]~24 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \u1|nios|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[29]~24_combout ),
	.asdata(\u1|nios|cpu|E_src1 [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[30]~22 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[30]~22_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [31])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [29])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [31]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[30]~22 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \u1|nios|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[30]~22_combout ),
	.asdata(\u1|nios|cpu|E_src1 [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[31]~20 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[31]~20_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_fill_bit~0_combout )) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [30])))

	.dataa(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[31]~20 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \u1|nios|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[31]~20_combout ),
	.asdata(\u1|nios|cpu|E_src1 [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~1_combout  = (\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~4_combout ) # ((\u1|nios|cpu|Equal62~7_combout )))) # (!\u1|nios|cpu|D_iw [14] & (((\u1|nios|cpu|D_ctrl_shift_logical~0_combout ))))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|Equal62~7_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~1 .lut_mask = 16'hEFE0;
defparam \u1|nios|cpu|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~2_combout  = (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_ctrl_shift_logical~1_combout ))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_ctrl_shift_logical~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~2 .lut_mask = 16'h8080;
defparam \u1|nios|cpu|D_ctrl_shift_logical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N19
dffeas \u1|nios|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_logical~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_rot_right_nxt~0 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout  = (\u1|nios|cpu|Equal0~7_combout  & (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|Equal62~7_combout )))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rot_right_nxt~0 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|R_ctrl_rot_right_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N1
dffeas \u1|nios|cpu|R_ctrl_rot_right (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_fill_bit~0_combout  = (!\u1|nios|cpu|R_ctrl_shift_logical~q  & ((\u1|nios|cpu|R_ctrl_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [0]))) # (!\u1|nios|cpu|R_ctrl_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [31]))))

	.dataa(\u1|nios|cpu|E_shift_rot_result [31]),
	.datab(\u1|nios|cpu|E_shift_rot_result [0]),
	.datac(\u1|nios|cpu|R_ctrl_shift_logical~q ),
	.datad(\u1|nios|cpu|R_ctrl_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_fill_bit~0 .lut_mask = 16'h0C0A;
defparam \u1|nios|cpu|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[0]~18 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[0]~18_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [1]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ))

	.dataa(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[0]~18 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \u1|nios|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[0]~18_combout ),
	.asdata(\u1|nios|cpu|E_src1 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[1]~17 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[1]~17_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [2])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [0])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [2]),
	.datab(\u1|nios|cpu|E_shift_rot_result [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[1]~17 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \u1|nios|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[1]~17_combout ),
	.asdata(\u1|nios|cpu|E_src1 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[2]~15 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[2]~15_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [3])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [1])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [3]),
	.datab(\u1|nios|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[2]~15 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \u1|nios|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[2]~15_combout ),
	.asdata(\u1|nios|cpu|E_src1 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[3]~14 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[3]~14_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [4])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [2])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [4]),
	.datab(\u1|nios|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[3]~14 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \u1|nios|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[3]~14_combout ),
	.asdata(\u1|nios|cpu|E_src1 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[4]~12 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[4]~12_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [5]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [3]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [3]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[4]~12 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \u1|nios|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[4]~12_combout ),
	.asdata(\u1|nios|cpu|E_src1 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[5]~0 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[5]~0_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [6]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [4]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [4]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[5]~0 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \u1|nios|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[5]~0_combout ),
	.asdata(\u1|nios|cpu|E_src1 [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[6]~13 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[6]~13_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [7])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [5])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [7]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[6]~13 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \u1|nios|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[6]~13_combout ),
	.asdata(\u1|nios|cpu|E_src1 [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[7]~10 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[7]~10_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [8]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [6]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[7]~10 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N3
dffeas \u1|nios|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[7]~10_combout ),
	.asdata(\u1|nios|cpu|E_src1 [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \u1|nios|cpu|W_alu_result[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[7]~10_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~1_combout  = (!\u1|nios|cpu|W_alu_result [7] & !\u1|nios|cpu|W_alu_result [8])

	.dataa(\u1|nios|cpu|W_alu_result [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~1 .lut_mask = 16'h0055;
defparam \u1|mm_interconnect_0|router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~0_combout  = (!\u1|nios|cpu|W_alu_result [15] & (!\u1|nios|cpu|W_alu_result [16] & (!\u1|nios|cpu|W_alu_result [14] & \u1|nios|cpu|W_alu_result [17])))

	.dataa(\u1|nios|cpu|W_alu_result [15]),
	.datab(\u1|nios|cpu|W_alu_result [16]),
	.datac(\u1|nios|cpu|W_alu_result [14]),
	.datad(\u1|nios|cpu|W_alu_result [17]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~0 .lut_mask = 16'h0100;
defparam \u1|mm_interconnect_0|router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~0_combout  = (\u1|nios|cpu|W_alu_result [12] & (!\u1|nios|cpu|W_alu_result [9] & (!\u1|nios|cpu|W_alu_result [10] & !\u1|nios|cpu|W_alu_result [11])))

	.dataa(\u1|nios|cpu|W_alu_result [12]),
	.datab(\u1|nios|cpu|W_alu_result [9]),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|nios|cpu|W_alu_result [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~0 .lut_mask = 16'h0002;
defparam \u1|mm_interconnect_0|router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~2_combout  = (\u1|mm_interconnect_0|router|Equal2~1_combout  & (!\u1|nios|cpu|W_alu_result [13] & (\u1|mm_interconnect_0|router|Equal1~0_combout  & \u1|mm_interconnect_0|router|Equal2~0_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u1|nios|cpu|W_alu_result [13]),
	.datac(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~2 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|router|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|nios|cpu|W_alu_result [6] & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q )))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|router|Equal2~2_combout  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  & !\u1|nios|cpu|W_alu_result [5])))

	.dataa(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|write~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|write~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|write~0 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|write~0_combout ) # ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|write~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFCDC;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ) # (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h54F0;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|router|Equal2~2_combout  & (!\u1|nios|cpu|W_alu_result [5] & (!\u1|nios|cpu|W_alu_result [6] & 
// !\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|nios|cpu|W_alu_result [6]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 .lut_mask = 16'h0002;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  
// & (\u1|nios|cpu|d_read~q  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N31
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \u1|esc_spi|rx_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \u1|esc_spi|endofpacketvalue_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[2]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[2]~feeder_combout  = \u1|nios|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \u1|esc_spi|spi_slave_select_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \u1|esc_spi|spi_slave_select_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[2]~4 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[2]~4_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [2]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [2]))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datac(\u1|esc_spi|spi_slave_select_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[2]~4 .lut_mask = 16'hE4E4;
defparam \u1|esc_spi|p1_data_to_cpu[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[1]~0 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[1]~0_combout  = \u1|nios|cpu|W_alu_result [3] $ (((\u1|nios|cpu|W_alu_result [4] & \u1|nios|cpu|W_alu_result [2])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[1]~0 .lut_mask = 16'h3CCC;
defparam \u1|esc_spi|data_to_cpu[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[2]~5 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[2]~5_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|nios|cpu|W_alu_result [4] & ((\u1|esc_spi|p1_data_to_cpu[2]~4_combout )))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|esc_spi|rx_holding_reg [2]))))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|esc_spi|rx_holding_reg [2]),
	.datac(\u1|esc_spi|p1_data_to_cpu[2]~4_combout ),
	.datad(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[2]~5 .lut_mask = 16'hA0CC;
defparam \u1|esc_spi|p1_data_to_cpu[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \u1|esc_spi|data_to_cpu[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N1
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2])))) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2]),
	.datad(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout  = (\u1|nios|cpu|d_writedata [1] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~1 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout  = (\u1|nios|cpu|d_writedata [2] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [2]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~2 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ,\u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],
\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],
\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h044F40FCC440FC100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009221FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000380000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC677E5BCCB78737FDF4065F75DFB57FFD8743FEE7FCBF9DCFDCF9FFB9FF2FDFFB0DF9FE00FBCFFFFC03FFB0EFFFFF3BDDE8FEBFFDF7B0FEFDEFFFD9BFD8743E87FFBB7771F75FFEE3D0F43D0F7FF74F5AF6DB9D7FFDA4EFB0ED1E77F61DA79DFDCFFFD8DC7F7FEE3FBFF71FFFFF9FFDDBBB1B9967E59FFA667FFA667FEDE3BFFFFE01019FCEFFFFEEFEFAFFFEF9FBFF39FBBB37FF7BFBFFFFFBBFBE7EFFCEEAFFFF7EFDDDABFFBDFFFFFB57DFFFFFBFFB7FD9FFFFF6FFFFF7FFFD8FEFBFFFFFF9FBFF7BF57F5FFFF;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFEE7C7F8FFBFFEE3FFF70FFF71BFFF71BFFF706D770BEE7F7739F4EDFFFD61FFBB7773F69EFCFDDF3BD943437DDCE7D3B7FDFAC3FF76EECF67AC3B3F0F77A7FDFFF587FF76EEE0FDFBF767FFFFDCCD5FFAC3FDDBBBB97BFFD61FF76EF17BDBFBB974DAFFEB0FF76EF896BFB10B5FD632D7E9B185AFD5B8BBF5BF7FF79F3FFDFDE677F799DFDE63BB8FEF93DFFFF7437A1DB1FD3FD372BFFDFCDFB7BC7EF5CEFBFD7FF777FD077DFA7FFE7616FA17FF9FCB4F54E7E9A1F3E7FFFFFFFEC5FDFEFF9145FDABCFFF6F7E3B8FFF6FF7FED73A9E66DE9FFD07E567877BFF87A91FFEDEF72BE79DFB5C5FFFFFABD4756AFF56AA132FB6BDEF211BCBBB2D3FECA7EB;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h3BDEDACBF7FFAAFEFF5A7FB9DF7FFBD781C7CBFDEF6C5C39955FA5378FD17FBAA9AFFF3E7F7D4FFFFFAB566DFEEAA9FFB6EF7FBEBFBFD52FDEFD2CBFEDEEF5D3FBE46D5E0FE2892E6FE39AFEF3167F798B3FBCC58FBECCCB965FF7F799E4CFDC9B93FE59EFB39FE58DE637FF91CF3A7AAAA3BCC6FFF239E74C1DFBBEE9957FCF7F3B8FB0B7FFF6F7FF73F5F3F4DC6FE387F0F9EDB7FBC46BC3FF6F8C71898E60A8337F445974F43FFB1D0F7D61F1E58C2E68619087DC9FF47CF1949FF1FFECF3C7EFECFE36FBD7FFBFFDFDFFFBFFF7EFFFDFFEFFDFFFE3BBCF5FBF3FF0E971FB5F4FC77DFFFF3325A8F7BF707F9FFEE27FFEE3FDE15ADFE7BFFFDFBDDFFDFF03;
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a34 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a34 ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5 .lut_mask = 16'h88C0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [2])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout ),
	.datac(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7 .lut_mask = 16'hFE0E;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \u1|nios|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[2]~4 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[2]~4_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [2] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[2]~4 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[5]~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[5]~0_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [11]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]))))

	.dataa(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[5]~0 .lut_mask = 16'h5404;
defparam \u1|nios|cpu|R_src2_lo[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \u1|nios|cpu|E_src2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[5]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[5]~0 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[5]~0_combout  = (\u1|nios|cpu|E_src1 [5] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [5] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [5] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 [5])) # 
// (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [5] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src1 [5]),
	.datac(\u1|nios|cpu|E_src2 [5]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[5]~0 .lut_mask = 16'h68A9;
defparam \u1|nios|cpu|E_logic_result[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[5]~12 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[5]~12_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[5]~0_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~18_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[5]~0_combout ),
	.datab(\u1|nios|cpu|Add1~18_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[5]~12 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \u1|nios|cpu|W_alu_result[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[5]~12_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~0_combout  = (\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|d_read~q  & !\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~0 .lut_mask = 16'h00A0;
defparam \u1|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~1_combout  = (!\u1|nios|cpu|W_alu_result [6] & (\u1|nios|cpu|W_alu_result [5] & (\u1|mm_interconnect_0|router|always1~0_combout  & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~1 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ) # ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hFFB0;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N11
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & 
// (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout  & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|router|always1~1_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2_combout  = (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] & 
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0F00;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~3_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1_combout  & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter 
// [0] $ (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~3 .lut_mask = 16'h3C00;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N31
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent|m0_write~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent|m0_write~0_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & (\u1|led|always0~1_combout  & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used 
// [1] & \u1|mm_interconnect_0|router|always1~1_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\u1|led|always0~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent|m0_write~0 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout  = (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] $ 
// (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent|m0_write~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h1414;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~1_combout  = (\u1|mm_interconnect_0|router|always1~1_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & 
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ))

	.dataa(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~1_combout ) # (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h50F8;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N27
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout  = (\u1|mm_interconnect_0|router|always1~1_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & 
// (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder_combout  = \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q 
// )) # (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 16'h080F;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ) # ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFCDC;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal3~0_combout  = (!\u1|nios|cpu|W_alu_result [6] & (\u1|nios|cpu|W_alu_result [5] & (!\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal3~0 .lut_mask = 16'h0400;
defparam \u1|mm_interconnect_0|router|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cyclone10lp_lcell_comb \u1|led|always0~0 (
// Equation(s):
// \u1|led|always0~0_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|router|Equal3~0_combout  & \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|led|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~0 .lut_mask = 16'h4040;
defparam \u1|led|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  & (\u1|led|always0~0_combout  & (\u1|nios|cpu|d_read~q  & 
// !\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u1|led|always0~0_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h50F8;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent|m0_write~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|router|Equal3~0_combout ))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent|m0_write~0 .lut_mask = 16'h2020;
defparam \u1|mm_interconnect_0|led_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & ((\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & (\u1|led|always0~1_combout  & 
// !\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1])) # (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & ((\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1])))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(\u1|led|always0~1_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~0 .lut_mask = 16'h5800;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & 
// ((\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]) # (!\u1|led|always0~1_combout ))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datab(\u1|led|always0~1_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0B00;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent|m0_write~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent|m0_write~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & !\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent|m0_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent|m0_write~1 .lut_mask = 16'h00AA;
defparam \u1|mm_interconnect_0|led_s1_agent|m0_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  = \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] $ (((\u1|mm_interconnect_0|led_s1_agent|m0_write~1_combout  & (\u1|mm_interconnect_0|router|Equal3~0_combout  & 
// \u1|led|always0~1_combout ))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|led_s1_agent|m0_write~1_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\u1|led|always0~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'h6AAA;
defparam \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout  = (\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  & (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|led|always0~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|led|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N31
dffeas \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'h4055;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & 
// !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~2 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_align_cycle_nxt[0]~1_combout  = (!\u1|nios|cpu|av_ld_align_cycle [0] & ((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ) # (!\u1|nios|cpu|d_read~q )))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 16'h0D0D;
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \u1|nios|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_align_cycle_nxt[1]~0_combout  = (\u1|nios|cpu|d_read~q  & (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & (\u1|nios|cpu|av_ld_align_cycle [0] $ (\u1|nios|cpu|av_ld_align_cycle [1])))) # (!\u1|nios|cpu|d_read~q  & 
// (\u1|nios|cpu|av_ld_align_cycle [0] $ ((\u1|nios|cpu|av_ld_align_cycle [1]))))

	.dataa(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datad(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 16'h5A12;
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \u1|nios|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal146~0 (
// Equation(s):
// \u1|nios|cpu|Equal146~0_combout  = \u1|nios|cpu|av_ld_align_cycle [0] $ (((!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_ctrl_mem16~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal146~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal146~0 .lut_mask = 16'hA5AA;
defparam \u1|nios|cpu|Equal146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem32~0_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem32~0 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|D_ctrl_mem32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~0_combout  = (!\u1|nios|cpu|D_ctrl_mem32~0_combout  & (!\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & \u1|nios|cpu|d_read~q )))

	.dataa(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ) # ((\u1|nios|cpu|av_ld_aligning_data~q  & ((!\u1|nios|cpu|Equal146~0_combout ) # (!\u1|nios|cpu|av_ld_align_cycle [1]))))

	.dataa(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datab(\u1|nios|cpu|Equal146~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 16'hFF70;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \u1|nios|cpu|av_ld_aligning_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \u1|esc_spi|endofpacketvalue_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cyclone10lp_lcell_comb \u1|esc_spi|EOP~11 (
// Equation(s):
// \u1|esc_spi|EOP~11_combout  = (!\u1|esc_spi|endofpacketvalue_reg [13] & !\u1|esc_spi|endofpacketvalue_reg [12])

	.dataa(gnd),
	.datab(\u1|esc_spi|endofpacketvalue_reg [13]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~11 .lut_mask = 16'h0303;
defparam \u1|esc_spi|EOP~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cyclone10lp_lcell_comb \u1|esc_spi|EOP~12 (
// Equation(s):
// \u1|esc_spi|EOP~12_combout  = (!\u1|esc_spi|endofpacketvalue_reg [9] & (!\u1|esc_spi|endofpacketvalue_reg [8] & (!\u1|esc_spi|endofpacketvalue_reg [11] & !\u1|esc_spi|endofpacketvalue_reg [10])))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [9]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [8]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [11]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~12 .lut_mask = 16'h0001;
defparam \u1|esc_spi|EOP~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cyclone10lp_lcell_comb \u1|esc_spi|EOP~13 (
// Equation(s):
// \u1|esc_spi|EOP~13_combout  = (!\u1|esc_spi|endofpacketvalue_reg [15] & (\u1|esc_spi|EOP~11_combout  & (!\u1|esc_spi|endofpacketvalue_reg [14] & \u1|esc_spi|EOP~12_combout )))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [15]),
	.datab(\u1|esc_spi|EOP~11_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [14]),
	.datad(\u1|esc_spi|EOP~12_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~13 .lut_mask = 16'h0400;
defparam \u1|esc_spi|EOP~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cyclone10lp_lcell_comb \u1|esc_spi|EOP~2 (
// Equation(s):
// \u1|esc_spi|EOP~2_combout  = (\u1|esc_spi|endofpacketvalue_reg [5] & (\u1|esc_spi|rx_holding_reg [5] & (\u1|esc_spi|rx_holding_reg [4] $ (!\u1|esc_spi|endofpacketvalue_reg [4])))) # (!\u1|esc_spi|endofpacketvalue_reg [5] & (!\u1|esc_spi|rx_holding_reg [5] 
// & (\u1|esc_spi|rx_holding_reg [4] $ (!\u1|esc_spi|endofpacketvalue_reg [4]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [5]),
	.datab(\u1|esc_spi|rx_holding_reg [5]),
	.datac(\u1|esc_spi|rx_holding_reg [4]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~2 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cyclone10lp_lcell_comb \u1|esc_spi|EOP~3 (
// Equation(s):
// \u1|esc_spi|EOP~3_combout  = (\u1|esc_spi|endofpacketvalue_reg [7] & (\u1|esc_spi|rx_holding_reg [7] & (\u1|esc_spi|endofpacketvalue_reg [6] $ (!\u1|esc_spi|rx_holding_reg [6])))) # (!\u1|esc_spi|endofpacketvalue_reg [7] & (!\u1|esc_spi|rx_holding_reg [7] 
// & (\u1|esc_spi|endofpacketvalue_reg [6] $ (!\u1|esc_spi|rx_holding_reg [6]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [6]),
	.datac(\u1|esc_spi|rx_holding_reg [6]),
	.datad(\u1|esc_spi|rx_holding_reg [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~3 .lut_mask = 16'h8241;
defparam \u1|esc_spi|EOP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cyclone10lp_lcell_comb \u1|esc_spi|EOP~1 (
// Equation(s):
// \u1|esc_spi|EOP~1_combout  = (\u1|esc_spi|endofpacketvalue_reg [3] & (\u1|esc_spi|rx_holding_reg [3] & (\u1|esc_spi|endofpacketvalue_reg [2] $ (!\u1|esc_spi|rx_holding_reg [2])))) # (!\u1|esc_spi|endofpacketvalue_reg [3] & (!\u1|esc_spi|rx_holding_reg [3] 
// & (\u1|esc_spi|endofpacketvalue_reg [2] $ (!\u1|esc_spi|rx_holding_reg [2]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [3]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datac(\u1|esc_spi|rx_holding_reg [3]),
	.datad(\u1|esc_spi|rx_holding_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~1 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \u1|esc_spi|endofpacketvalue_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[0]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[0]~feeder_combout  = \u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \u1|esc_spi|endofpacketvalue_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \u1|esc_spi|rx_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N3
dffeas \u1|esc_spi|rx_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cyclone10lp_lcell_comb \u1|esc_spi|EOP~0 (
// Equation(s):
// \u1|esc_spi|EOP~0_combout  = (\u1|esc_spi|endofpacketvalue_reg [1] & (\u1|esc_spi|rx_holding_reg [1] & (\u1|esc_spi|endofpacketvalue_reg [0] $ (!\u1|esc_spi|rx_holding_reg [0])))) # (!\u1|esc_spi|endofpacketvalue_reg [1] & (!\u1|esc_spi|rx_holding_reg [1] 
// & (\u1|esc_spi|endofpacketvalue_reg [0] $ (!\u1|esc_spi|rx_holding_reg [0]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [0]),
	.datac(\u1|esc_spi|rx_holding_reg [1]),
	.datad(\u1|esc_spi|rx_holding_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~0 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cyclone10lp_lcell_comb \u1|esc_spi|EOP~4 (
// Equation(s):
// \u1|esc_spi|EOP~4_combout  = (\u1|esc_spi|EOP~2_combout  & (\u1|esc_spi|EOP~3_combout  & (\u1|esc_spi|EOP~1_combout  & \u1|esc_spi|EOP~0_combout )))

	.dataa(\u1|esc_spi|EOP~2_combout ),
	.datab(\u1|esc_spi|EOP~3_combout ),
	.datac(\u1|esc_spi|EOP~1_combout ),
	.datad(\u1|esc_spi|EOP~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~4 .lut_mask = 16'h8000;
defparam \u1|esc_spi|EOP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cyclone10lp_lcell_comb \u1|esc_spi|EOP~8 (
// Equation(s):
// \u1|esc_spi|EOP~8_combout  = (\u1|esc_spi|endofpacketvalue_reg [7] & (\u1|nios|cpu|d_writedata [7] & (\u1|nios|cpu|d_writedata [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6])))) # (!\u1|esc_spi|endofpacketvalue_reg [7] & (!\u1|nios|cpu|d_writedata [7] & 
// (\u1|nios|cpu|d_writedata [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datab(\u1|nios|cpu|d_writedata [6]),
	.datac(\u1|nios|cpu|d_writedata [7]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~8 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cyclone10lp_lcell_comb \u1|esc_spi|EOP~6 (
// Equation(s):
// \u1|esc_spi|EOP~6_combout  = (\u1|nios|cpu|d_writedata [2] & (\u1|esc_spi|endofpacketvalue_reg [2] & (\u1|esc_spi|endofpacketvalue_reg [3] $ (!\u1|nios|cpu|d_writedata [3])))) # (!\u1|nios|cpu|d_writedata [2] & (!\u1|esc_spi|endofpacketvalue_reg [2] & 
// (\u1|esc_spi|endofpacketvalue_reg [3] $ (!\u1|nios|cpu|d_writedata [3]))))

	.dataa(\u1|nios|cpu|d_writedata [2]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [3]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~6 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cyclone10lp_lcell_comb \u1|esc_spi|EOP~5 (
// Equation(s):
// \u1|esc_spi|EOP~5_combout  = (\u1|nios|cpu|d_writedata [1] & (\u1|esc_spi|endofpacketvalue_reg [1] & (\u1|nios|cpu|d_writedata [0] $ (!\u1|esc_spi|endofpacketvalue_reg [0])))) # (!\u1|nios|cpu|d_writedata [1] & (!\u1|esc_spi|endofpacketvalue_reg [1] & 
// (\u1|nios|cpu|d_writedata [0] $ (!\u1|esc_spi|endofpacketvalue_reg [0]))))

	.dataa(\u1|nios|cpu|d_writedata [1]),
	.datab(\u1|nios|cpu|d_writedata [0]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~5 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cyclone10lp_lcell_comb \u1|esc_spi|EOP~7 (
// Equation(s):
// \u1|esc_spi|EOP~7_combout  = (\u1|nios|cpu|d_writedata [5] & (\u1|esc_spi|endofpacketvalue_reg [5] & (\u1|nios|cpu|d_writedata [4] $ (!\u1|esc_spi|endofpacketvalue_reg [4])))) # (!\u1|nios|cpu|d_writedata [5] & (!\u1|esc_spi|endofpacketvalue_reg [5] & 
// (\u1|nios|cpu|d_writedata [4] $ (!\u1|esc_spi|endofpacketvalue_reg [4]))))

	.dataa(\u1|nios|cpu|d_writedata [5]),
	.datab(\u1|nios|cpu|d_writedata [4]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [5]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~7 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cyclone10lp_lcell_comb \u1|esc_spi|EOP~9 (
// Equation(s):
// \u1|esc_spi|EOP~9_combout  = (\u1|esc_spi|EOP~8_combout  & (\u1|esc_spi|EOP~6_combout  & (\u1|esc_spi|EOP~5_combout  & \u1|esc_spi|EOP~7_combout )))

	.dataa(\u1|esc_spi|EOP~8_combout ),
	.datab(\u1|esc_spi|EOP~6_combout ),
	.datac(\u1|esc_spi|EOP~5_combout ),
	.datad(\u1|esc_spi|EOP~7_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~9 .lut_mask = 16'h8000;
defparam \u1|esc_spi|EOP~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cyclone10lp_lcell_comb \u1|esc_spi|EOP~10 (
// Equation(s):
// \u1|esc_spi|EOP~10_combout  = (\u1|esc_spi|p1_data_wr_strobe~combout  & ((\u1|esc_spi|EOP~9_combout ) # ((\u1|esc_spi|p1_data_rd_strobe~combout  & \u1|esc_spi|EOP~4_combout )))) # (!\u1|esc_spi|p1_data_wr_strobe~combout  & 
// (\u1|esc_spi|p1_data_rd_strobe~combout  & (\u1|esc_spi|EOP~4_combout )))

	.dataa(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.datab(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.datac(\u1|esc_spi|EOP~4_combout ),
	.datad(\u1|esc_spi|EOP~9_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~10 .lut_mask = 16'hEAC0;
defparam \u1|esc_spi|EOP~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cyclone10lp_lcell_comb \u1|esc_spi|EOP~14 (
// Equation(s):
// \u1|esc_spi|EOP~14_combout  = (!\u1|esc_spi|status_wr_strobe~combout  & ((\u1|esc_spi|EOP~q ) # ((\u1|esc_spi|EOP~13_combout  & \u1|esc_spi|EOP~10_combout ))))

	.dataa(\u1|esc_spi|status_wr_strobe~combout ),
	.datab(\u1|esc_spi|EOP~13_combout ),
	.datac(\u1|esc_spi|EOP~q ),
	.datad(\u1|esc_spi|EOP~10_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~14 .lut_mask = 16'h5450;
defparam \u1|esc_spi|EOP~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N15
dffeas \u1|esc_spi|EOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|EOP~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|EOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|EOP .is_wysiwyg = "true";
defparam \u1|esc_spi|EOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~28 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~28_combout  = (\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[9]~3_combout )) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[9]~3_combout  & (\u1|esc_spi|endofpacketvalue_reg [9])) # 
// (!\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|esc_spi|EOP~q )))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [9]),
	.datad(\u1|esc_spi|EOP~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~28 .lut_mask = 16'h7362;
defparam \u1|esc_spi|p1_data_to_cpu[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \u1|esc_spi|iEOP_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iEOP_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iEOP_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iEOP_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder_combout  = \u1|nios|cpu|d_writedata [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N5
dffeas \u1|esc_spi|spi_slave_select_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~27 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~27_combout  = (\u1|esc_spi|spi_slave_select_reg [9] & \u1|nios|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [9]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~27 .lut_mask = 16'hF000;
defparam \u1|esc_spi|p1_data_to_cpu[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~29 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~29_combout  = (\u1|esc_spi|data_to_cpu[9]~2_combout  & ((\u1|esc_spi|p1_data_to_cpu[9]~28_combout  & ((\u1|esc_spi|p1_data_to_cpu[9]~27_combout ))) # (!\u1|esc_spi|p1_data_to_cpu[9]~28_combout  & (\u1|esc_spi|iEOP_reg~q )))) 
// # (!\u1|esc_spi|data_to_cpu[9]~2_combout  & (\u1|esc_spi|p1_data_to_cpu[9]~28_combout ))

	.dataa(\u1|esc_spi|data_to_cpu[9]~2_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[9]~28_combout ),
	.datac(\u1|esc_spi|iEOP_reg~q ),
	.datad(\u1|esc_spi|p1_data_to_cpu[9]~27_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~29 .lut_mask = 16'hEC64;
defparam \u1|esc_spi|p1_data_to_cpu[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~30 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~30_combout  = (\u1|esc_spi|p1_data_to_cpu[9]~29_combout  & ((\u1|nios|cpu|W_alu_result [3]) # (\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|esc_spi|p1_data_to_cpu[9]~29_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~30 .lut_mask = 16'hCC88;
defparam \u1|esc_spi|p1_data_to_cpu[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \u1|esc_spi|data_to_cpu[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[9]~30_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~16_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]) # 
// ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~16 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte1_data[2]~9_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[1]~16_combout ) # 
// ((\u1|nios|cpu|av_ld_byte1_data[2]~9_combout  & \u1|nios|cpu|F_iw[9]~35_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[2]~9_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[1]~16_combout ),
	.datad(\u1|nios|cpu|F_iw[9]~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~7 .lut_mask = 16'hDCD8;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[1]~7_combout 

	.dataa(\u1|nios|cpu|av_ld_byte1_data[1]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~feeder .lut_mask = 16'hAAAA;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N15
dffeas \u1|nios|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[1]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036E6AE1A52B777CFAF0ACFBF6AA885F4D7AFFBF017D7DFC7C3CC373D05FDF7F1605F2F753FFFBBFFF73FDA05FB6DEF5D42F9CE5FFF9D94FDCE1C8002FE6E7FBFF7E585DF8BC4184017AEFBBEEFE700BFA7BEBAEEB5002DF905FBBF3AA0BF77CEA82EF402F2FC9F017E4F80BEDDD9C5F02EFC5E5F314CC53971148B3114016BEDBBB13FEFFF3756FC01757FFFFFFBF5DADD7D7777D7ED6E7EDD005D5FFD76B75FFFFFFDFEBBBBEBF6BF6E805FCBF3939AE7B402FFFD60BEB9D3BAB42FD76DFFC8987F76BADDFA6FEBF1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h96A9A178D9AB2DD90177580BBD60BBF580BBF580BF028BF01740B8A5CEDFFF7B9FC05DF8BA0BF5DBB3A5D42EBEBF42E2973B7FFCF73F80BBF170B821F80050BC764BFFEE7F00BBF178000008BF49F02F296BF73F82EFC5C59FFFB9FC0BBF1D6C2E05C5CED7FFDCFE0BBF17FF79EFFFBCFDFFEE5FEFFFDCAFEFFFDFEBBFE3EAE022DAE18B6B862DAE1C6D7781BC64880ADD86EB5A07403737DF0602405F81FF70F7FC75741FFBE3FFEE7CD60D96FFEEEE79E02D5CC1CDDFEEFFFC1468D194DF2994D1B7DF2996354A683AE7F54A68C394FBD971DA294FFF5ABD39DD95FFE973EA94D07FFDBAEF3D85E003915B8FAB5692B56E6EDB894D12E6E63A6EFEF2D5BBD6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h4425879408715A87F5AADCF22798C76DAE755EC640FDFFD76FA07AF4B677FAC5B9D7FE43BD816000895AB5DA0556BB487F50F85D61FD6B614F03D784D6F36A4C64ADC2BA77F7BAD6900F256D70E9B6B874DB5C3A77DFDDD9BFE0EB6B863FF7F3E52E41A8289EE03EF28BEAA8EEB8D6C7FF7C517D40FDD71AEFF8805FB7BF257091655BFB99A8AB7DAEFC26CD8C66A7DDF80F66DCCBFF9DE6FC02B45ECFBFB9EFFFF7BF3DEAEF8DDFFEF7FFFFFF7FDE7DD195F77F7F776D5DDFEFFF6F7E001D04349E29035F7C08009B660AFC000008000020000020001D9E596080F6FF769FCE6B37A89BE0004CFEF60A00BD4092017FFE017F4BDFBDF8585FFFFC95A0020004;
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a33 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a33 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17 .lut_mask = 16'hA0C0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \u1|esc_spi|spi_slave_select_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \u1|esc_spi|spi_slave_select_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[1]~20 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[1]~20_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [1])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [1])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [1]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[1]~20 .lut_mask = 16'hF5A0;
defparam \u1|esc_spi|p1_data_to_cpu[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[1]~21 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[1]~21_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|esc_spi|p1_data_to_cpu[1]~20_combout  & \u1|nios|cpu|W_alu_result [4])))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|esc_spi|rx_holding_reg [1]))

	.dataa(\u1|esc_spi|rx_holding_reg [1]),
	.datab(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.datac(\u1|esc_spi|p1_data_to_cpu[1]~20_combout ),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[1]~21 .lut_mask = 16'hE222;
defparam \u1|esc_spi|p1_data_to_cpu[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N27
dffeas \u1|esc_spi|data_to_cpu[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[1]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N29
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~18 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~18_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]) # 
// ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~18 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~19 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~19_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [1])) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout ) # 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[1]~18_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [1]),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout ),
	.datac(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~19 .lut_mask = 16'hAFAC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \u1|nios|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[1]~8 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[1]~8_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [1])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [1]))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [1]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[1]~8 .lut_mask = 16'hA3A0;
defparam \u1|nios|cpu|W_rf_wr_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[23]~2 (
// Equation(s):
// \u1|nios|cpu|E_st_data[23]~2_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datad(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[23]~2 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|E_st_data[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \u1|nios|cpu|d_writedata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[23]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~6 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y32_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041E18CD058CEDE35204095778A4FBFB35DA62A7E83BFBFFBFF9B1A9FA0ECE1A0519F22090CFA6E06A61A0EFFFFF7855783A0F6C7FF6B63C61F0D1BDFB5DBFB4F8AA5350304386A1F6FDBF6B1C354F10BEFBBCFF0D2DE0A0EF7EF6141DEFBD8543F0D0547F6E6A3FB7351FFFFB8D0D529A0A98002003FE000718000C6943BFFFF235101FDEFD4C2AADF86FFE79FBFF78FFFF1FFBEF5FFFB61AAB7E7EFFDEE07FFF3E7FFF8FFDF7FFDE1A41FFF3DF7FE6F851FFAC14FFF9F77FC507EFFBF7FFFEEAFF7FF07EDDFFF;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'hEDFBE2A787E8EFBF86A1FC350FE350BFC350BFC3500135086A035718BC61EEECED61AA5350349FF4FFFF7850DADAC55C62F187BBD9DAC354A681408418030357E3B47BB3B54354A6A00C183347CF7854C715D9DA8D529AB870EECED4354A6038530AB83C4877676A354A6801861020C3024031A0121063500051F3874CC90104FD6D5255B54956D52280A9BD028B77FD827C16E9FA1FE0E027F976C4B22428814A5282AA0A04FF829B906131690DD5108616E203800630213140EF5EBD4F809F4F860000DF2BCFE7D77C1B0FE7D7F76FBEF29C70C8D3340602F502726687D91FCFAEE8CD5007D6B404DD2424C104886C488110A14BABBFD108F7F091AF884E89;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h24025B44C384251C679020C9982D7AC3430BA711AC52DD28B081D5081C03043244699B33CEF814D942204226D88800EADC8DA66A9B42A408D2CE8C21DB481FD093002C1D09A2841A62E192B6A9125B54892DAA4489A64006010D35B5494009C208C95F54166116C1042E0602004DE959C0818640473009BD11F22826E846920B2E154C180157009005A2717AFA8A49E20678BD7914C9325400E5C3C0318007E098534C643040782669FB06B80063BD8C247C00951AC89EA8105F9004A14EB45143E580B00098040730A07D35B841A7C1061B2C111695E2AB8E5B090DA999E0B11409475695FE21010E7F0350031BFEA03AC6A1BF61DEBEE1F99993105B319B00;
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~14 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~14_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a55 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a55 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~14 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|F_iw[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~15 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~15_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[23]~13_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|nios|cpu|F_iw[23]~14_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|nios|cpu|F_iw[23]~13_combout ),
	.datad(\u1|nios|cpu|F_iw[23]~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~15 .lut_mask = 16'hC8C0;
defparam \u1|nios|cpu|F_iw[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N1
dffeas \u1|nios|cpu|D_iw[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[23]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \u1|nios|cpu|d_writedata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout  = (\u1|nios|cpu|d_writedata [7] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [7]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~20 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C00000000000000000000000002200007FFFFFFF800000007FFFFFFF800000007FFFFFFF800000007FFFFFFF800000000000200000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040A0610408001005100011450000000402000000000824124800000000000002000000004000000000000000000200041000002040800021020000104020040000000001041000408020080800000040514100400201000100040000200100010000000000000000000000002A0000000000C2930A40042960042900140000000000000080000008000000000001020080000002008000000200000000800000000040000000000000000408084410410000000000000000000000000010408000002201000004;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000002000400000008000000000400000400000000000400800400200000801000000000000004040820002020801000800001002000000000000000000001009000004000000007020400000000001400002000000020000001000000020000002020200000800000000080000040000010000000200000002004000C2400080418401061004102000000404000300000000404004A08800900200040000800000200400010000081001049000100000000A10210000000000000000000000000000000000000000000000000000000000001000000200002000000000000000000000010002A00004C50600A3401A3811010000021110144100005300014;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h000100000004E0000060200000252082408A002000000040002002400000000502000000001210040451A010033800800000000000000A0000001100000000A008000405000001210010C0020C100104080082040000222040000010410000082C01000306611001160010000044081C0085C0020000088100002E000800D288008220000004000040000C10034160030000080280002259000002210000400000000080010042000000000000000000000800002000102000000000800002080020020000002001608004000C0002F0000841000038800082024000000060210480502001000000003580008000000000400000006300000000000200000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[7]~43 (
// Equation(s):
// \u1|nios|cpu|F_iw[7]~43_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a39 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a39 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[7]~43 .lut_mask = 16'hC088;
defparam \u1|nios|cpu|F_iw[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[7]~44 (
// Equation(s):
// \u1|nios|cpu|F_iw[7]~44_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[7]~43_combout ) # ((\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]))))

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|F_iw[7]~43_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[7]~44 .lut_mask = 16'hA8A0;
defparam \u1|nios|cpu|F_iw[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \u1|nios|cpu|D_iw[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[7]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[1]~6 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[1]~6_combout  = (\u1|nios|cpu|R_src2_lo[3]~1_combout  & ((\u1|nios|cpu|R_src2_lo~2_combout  & (\u1|nios|cpu|D_iw [7])) # (!\u1|nios|cpu|R_src2_lo~2_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))))

	.dataa(\u1|nios|cpu|R_src2_lo[3]~1_combout ),
	.datab(\u1|nios|cpu|D_iw [7]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u1|nios|cpu|R_src2_lo~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[1]~6 .lut_mask = 16'h88A0;
defparam \u1|nios|cpu|R_src2_lo[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N31
dffeas \u1|nios|cpu|E_src2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~4 (
// Equation(s):
// \u1|nios|cpu|Add1~4_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [1])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~4 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[1]~3 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[1]~3_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (((\u1|nios|cpu|D_ctrl_mem8~1_combout ) # (!\u1|nios|cpu|Add1~10_combout )))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & (((\u1|nios|cpu|Add1~8_combout  & 
// !\u1|nios|cpu|Add1~10_combout )) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|Add1~8_combout ),
	.datac(\u1|nios|cpu|Add1~10_combout ),
	.datad(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[1]~3 .lut_mask = 16'hAE5F;
defparam \u1|nios|cpu|E_mem_byte_en[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N21
dffeas \u1|nios|cpu|d_byteenable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [33] = (\u1|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_byteenable [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(\u1|nios|cpu|d_byteenable [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[33] .lut_mask = 16'hFAF0;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 .lut_mask = 16'hE444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[27]~56 (
// Equation(s):
// \u1|nios|cpu|F_iw[27]~56_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[27]~56 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[27]~57 (
// Equation(s):
// \u1|nios|cpu|F_iw[27]~57_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[27]~56_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|nios|cpu|F_iw[27]~56_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[27]~57 .lut_mask = 16'hC8C0;
defparam \u1|nios|cpu|F_iw[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N3
dffeas \u1|nios|cpu|D_iw[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[27]~57_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[0]~35 (
// Equation(s):
// \u1|nios|cpu|R_src1[0]~35_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[0]~35 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N11
dffeas \u1|nios|cpu|E_src1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[0]~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[0]~0 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[0]~0_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (((\u1|nios|cpu|D_ctrl_mem8~1_combout ) # (!\u1|nios|cpu|Add1~10_combout )))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & (((!\u1|nios|cpu|Add1~8_combout  & 
// !\u1|nios|cpu|Add1~10_combout )) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|Add1~8_combout ),
	.datac(\u1|nios|cpu|Add1~10_combout ),
	.datad(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'hAB5F;
defparam \u1|nios|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N13
dffeas \u1|nios|cpu|d_byteenable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [32] = (\u1|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|d_byteenable [0]))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[32] .lut_mask = 16'hEEAA;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hCAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h7370;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hB8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [45] = (\u1|nios|cpu|F_pc [7] & ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|W_alu_result [9])))) # (!\u1|nios|cpu|F_pc [7] & 
// (((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|W_alu_result [9]))))

	.dataa(\u1|nios|cpu|F_pc [7]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[45] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hB8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] 
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout )))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hE2F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hF2D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hCCE4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [44] = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [8]) # ((\u1|nios|cpu|F_pc [6] & \u1|mm_interconnect_0|cmd_mux|saved_grant [1])))) # (!\u1|mm_interconnect_0|cmd_mux|saved_grant [0] 
// & (((\u1|nios|cpu|F_pc [6] & \u1|mm_interconnect_0|cmd_mux|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u1|nios|cpu|W_alu_result [8]),
	.datac(\u1|nios|cpu|F_pc [6]),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[44] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 .lut_mask = 16'hA0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[26]~20 (
// Equation(s):
// \u1|nios|cpu|F_iw[26]~20_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[26]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[26]~20 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[26]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[26]~21 (
// Equation(s):
// \u1|nios|cpu|F_iw[26]~21_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[26]~20_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout  & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[26]~20_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[26]~21 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N3
dffeas \u1|nios|cpu|D_iw[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[26]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  = (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [16])

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 .lut_mask = 16'h5050;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  = (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [11]) # (!\u1|nios|cpu|D_iw [12]))))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 .lut_mask = 16'h008A;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  = (\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~8_combout )))) # (!\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal62~13_combout )) # (!\u1|nios|cpu|D_iw [14] & 
// ((\u1|nios|cpu|Equal62~8_combout )))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal62~13_combout ),
	.datad(\u1|nios|cpu|Equal62~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 .lut_mask = 16'hFB40;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ) # ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 .lut_mask = 16'hF800;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~17 (
// Equation(s):
// \u1|nios|cpu|Equal0~17_combout  = (!\u1|nios|cpu|D_iw [5] & (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~17 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[2]~2 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[2]~2_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & (\u1|nios|cpu|D_ctrl_exception~2_combout  & (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & !\u1|nios|cpu|Equal0~17_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datab(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datad(\u1|nios|cpu|Equal0~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[2]~2 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|D_dst_regnum[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[4]~6 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[4]~6_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [26])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [21])))) # (!\u1|nios|cpu|D_dst_regnum[2]~2_combout )

	.dataa(\u1|nios|cpu|D_iw [26]),
	.datab(\u1|nios|cpu|D_dst_regnum[2]~2_combout ),
	.datac(\u1|nios|cpu|D_iw [21]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[4]~6 .lut_mask = 16'hBBF3;
defparam \u1|nios|cpu|D_dst_regnum[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N19
dffeas \u1|nios|cpu|R_dst_regnum[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[7]~10 (
// Equation(s):
// \u1|nios|cpu|E_src1[7]~10_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [11]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[7]~10 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \u1|nios|cpu|E_src1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[7]~10_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[5]~19 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[5]~19_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|Add1~34_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[5]~10_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.datab(\u1|nios|cpu|Add1~34_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[5]~19 .lut_mask = 16'h0C0A;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \u1|nios|cpu|F_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [43] = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [7]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & \u1|nios|cpu|F_pc [5])))) # (!\u1|mm_interconnect_0|cmd_mux|saved_grant [0] 
// & (\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u1|nios|cpu|F_pc [5])))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u1|nios|cpu|F_pc [5]),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[43] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 .lut_mask = 16'hD580;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[11]~22 (
// Equation(s):
// \u1|nios|cpu|F_iw[11]~22_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ))) # (!\u1|nios|cpu|D_iw[2]~0_combout )

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[11]~22 .lut_mask = 16'hFDF5;
defparam \u1|nios|cpu|F_iw[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N23
dffeas \u1|nios|cpu|D_iw[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[11]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~14 (
// Equation(s):
// \u1|nios|cpu|Equal62~14_combout  = (\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~14 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|Equal62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~10 (
// Equation(s):
// \u1|nios|cpu|Equal62~10_combout  = (!\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~10 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~0_combout  = (\u1|nios|cpu|Equal62~10_combout ) # (\u1|nios|cpu|Equal62~11_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~10_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~0 .lut_mask = 16'hFFCC;
defparam \u1|nios|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~1_combout  = (\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|D_ctrl_retaddr~0_combout )))) # (!\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~14_combout ) # ((\u1|nios|cpu|Equal62~13_combout ))))

	.dataa(\u1|nios|cpu|Equal62~14_combout ),
	.datab(\u1|nios|cpu|Equal62~13_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~1 .lut_mask = 16'hFE0E;
defparam \u1|nios|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout  & (((!\u1|nios|cpu|Equal0~7_combout ) # (!\u1|nios|cpu|D_ctrl_retaddr~1_combout )) # (!\u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~1_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 16'h4CCC;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~7_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & (\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout  & ((\u1|nios|cpu|D_iw [5]) # (!\u1|nios|cpu|Equal0~2_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~7 .lut_mask = 16'hA200;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~3_combout  = (\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|Equal0~15_combout )))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~2_combout ) # ((\u1|nios|cpu|D_iw [5] & 
// \u1|nios|cpu|Equal0~15_combout ))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|Equal0~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 16'h7630;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~1_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~14_combout ) # ((!\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|Equal62~13_combout ))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal62~13_combout ),
	.datad(\u1|nios|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 16'hAA20;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~2_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ) # ((!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal62~11_combout ))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 16'hD0C0;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~4_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ) # ((\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ) # ((\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 16'hFFAE;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~9 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~9_combout  = ((\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ) # ((\u1|nios|cpu|Equal0~12_combout ) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ))) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout )

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.datad(\u1|nios|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~9 .lut_mask = 16'hFFDF;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N27
dffeas \u1|nios|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[3]~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[3]~1_combout  = (!\u1|nios|cpu|R_ctrl_force_src2_zero~q  & !\u1|nios|cpu|R_ctrl_hi_imm16~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datac(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[3]~1 .lut_mask = 16'h0303;
defparam \u1|nios|cpu|R_src2_lo[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[3]~4 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[3]~4_combout  = (\u1|nios|cpu|R_src2_lo[3]~1_combout  & ((\u1|nios|cpu|R_src2_lo~2_combout  & (\u1|nios|cpu|D_iw [9])) # (!\u1|nios|cpu|R_src2_lo~2_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))))

	.dataa(\u1|nios|cpu|R_src2_lo[3]~1_combout ),
	.datab(\u1|nios|cpu|D_iw [9]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\u1|nios|cpu|R_src2_lo~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[3]~4 .lut_mask = 16'h88A0;
defparam \u1|nios|cpu|R_src2_lo[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N11
dffeas \u1|nios|cpu|E_src2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[3]~14 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[3]~14_combout  = (\u1|nios|cpu|E_src2 [3] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [3] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [3] & ((\u1|nios|cpu|E_src1 [3] & (\u1|nios|cpu|R_logic_op [1])) # 
// (!\u1|nios|cpu|E_src1 [3] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [3]),
	.datab(\u1|nios|cpu|E_src1 [3]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[3]~14 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[3]~14 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[3]~14_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[3]~14_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~14_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[3]~14_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[3]~14 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N11
dffeas \u1|nios|cpu|W_alu_result[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[3]~14_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [39] = (\u1|nios|cpu|F_pc [1] & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|nios|cpu|W_alu_result [3])))) # (!\u1|nios|cpu|F_pc [1] & 
// (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [3]))))

	.dataa(\u1|nios|cpu|F_pc [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[39] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y37_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036460800022880000000006000003B0000000000EE000000000000007B80000007B0D380000000000000013B000000001DC00000000000000000003D8000000000003B8077000001EE00000000000F70000000000003D8003B0000000760000001DC003D8DC0001EE0000F7000000003DC03B1B80000000000000000001EC00000000000400000000EE000000000000000000000000000000007B800000000000000000000000000000007B00000000000001D8000076000000001D800000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000EE0000000001EE000F7000F70000F70000F70007701EE0F7000000000000007B80770F60000000001D800001DC00000000000000F700EC7638000000F7000000000000F700EE0000007600001DC000000003DC03B8000000000F700E001D83B800000000000F700E0000000000000000000000000000000000040400000454142150508541420800880020800000000000000000000210014C0302400014A02800000042000000000000000080010024000000000011000600000000000000000000000000000000000000000000000000000100C00000000020180000000000000000000000034080000D000010000000000000000250001000A200000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h18000003000A800108000000000000000000002000008120000000030380000800080600000000310000014000000000000000900000000012000003B6C1C0108000000008200000202012A0A10250508128284088A2000000050505084008400000000000000240003311FD8000000000000C632E7A20000000002200000002200000000000009000024142808808400210A14114080000008400000000000000000000000000201800000000020000000000800000000800000000000270000000000000880000000051040000000000000000008042A80009000000000000000900000000210000000F700F001EE0001EE00000000007FFE01B081BFC0300;
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a57 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a57 ),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1 .lut_mask = 16'hDD88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[25]~18 (
// Equation(s):
// \u1|nios|cpu|F_iw[25]~18_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[25]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[25]~18 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[25]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[25]~19 (
// Equation(s):
// \u1|nios|cpu|F_iw[25]~19_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[25]~18_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ))))

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ),
	.datad(\u1|nios|cpu|F_iw[25]~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[25]~19 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|F_iw[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \u1|nios|cpu|D_iw[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[25]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[3]~5 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[3]~5_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [25])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [20])))) # (!\u1|nios|cpu|D_dst_regnum[2]~2_combout )

	.dataa(\u1|nios|cpu|D_iw [25]),
	.datab(\u1|nios|cpu|D_iw [20]),
	.datac(\u1|nios|cpu|D_dst_regnum[2]~2_combout ),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[3]~5 .lut_mask = 16'hAFCF;
defparam \u1|nios|cpu|D_dst_regnum[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N17
dffeas \u1|nios|cpu|R_dst_regnum[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[24]~0 (
// Equation(s):
// \u1|nios|cpu|d_writedata[24]~0_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[24]~0 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \u1|nios|cpu|d_writedata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[24]~0_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout  = (\u1|nios|cpu|d_writedata [24] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [24]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~7 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014062DC00032C0D080200000710000480001C600080000000000F18002011F108300C086200590C3B9310000000038C00803C01000000810C1F88000000000007180631F75FFC62000000007FE3004200000003F8800F10000001E200000078CF3F888C0001C60000E300000000F8C031118167059C006670026673C40000000C1D0B8000000FC600000000000000000000300000000007F180000000000000000000002800000007F10000000000000F880001E20000000038800000000001000000000100000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00001C600700E000FC6307E3001E31807E31807E306D6303C67E3000000C0000003F180633E2000000000388000038C00000300000007E300C4E2728233F0E300001C000007E300C60FDFBF620300F8C0040000078C0318003000003E300C00389F1800010800001E300C032C2801920430658D0180C90980020810203C20003C040420101080404201200C20240000000000000042002008100105F91B8021442020001D2302004000004BA8410001209020808004081001000400000010002013900000200000000C0000000000C000A00026C1600FC01E04A00001F800400000181170DF9C04003F066A191C4290842901D44345044C1FD10014641080028;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h0318000805C2200E82D523200252865D00B400180B62000ECB462810400A554201007E0C301083F036A54881E2A951156DB6632F87FBF496C23F6458491E34500CDC000000600040210010202100101080080840008204410004C101080000480070C151C64002016D4C0C02512EE835E09BA381918A25DD02407B82100000020002010066005A135002044080C060410200204180380000009808080C0005C01022380021440001F8000BE5002099682F804000C400040008800098003E40F3C00000C8200814004000400C400054200150C20051A000884108BF000F5FF200414104A02801201800803E307E000060603C6000000000075E1E1F281FC1E200;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0 .lut_mask = 16'hEE22;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[24]~17 (
// Equation(s):
// \u1|nios|cpu|F_iw[24]~17_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[24]~16_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|F_iw[24]~16_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ),
	.datad(\u1|nios|cpu|D_iw[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[24]~17 .lut_mask = 16'hEC00;
defparam \u1|nios|cpu|F_iw[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N27
dffeas \u1|nios|cpu|D_iw[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[24]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[2]~3 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[2]~3_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [24])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [19])))) # (!\u1|nios|cpu|D_dst_regnum[2]~2_combout )

	.dataa(\u1|nios|cpu|D_iw [24]),
	.datab(\u1|nios|cpu|D_dst_regnum[2]~2_combout ),
	.datac(\u1|nios|cpu|D_iw [19]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[2]~3 .lut_mask = 16'hBBF3;
defparam \u1|nios|cpu|D_dst_regnum[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N31
dffeas \u1|nios|cpu|R_dst_regnum[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[11]~3 (
// Equation(s):
// \u1|nios|cpu|E_st_data[11]~3_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[11]~3 .lut_mask = 16'hEF40;
defparam \u1|nios|cpu|E_st_data[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N31
dffeas \u1|nios|cpu|d_writedata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout  = (\u1|nios|cpu|d_writedata [11] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~10 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y36_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CE800000000000000000000009223FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480042152040181480001525C846B54C723F201AAA8984F84D8E881EAAA9B88240972009EC5B9AC01C081E6CA5FFE4148BA3D3D5DA8B6B76BFC4195545236454C8001025D65E202C8B22C8BFF105FD2A38FFE7FC42DBC81FF77FF903FEDFFE40F3C40406F2C203796100D55FE05C400080819A66699DACA6EDECA6A21479AABD200019FFF6D7F20A4D826AABBC8A7FC5BBB35DF6A5B76FF882936F229FFE06B555E2DDDAAEFA5BB5F8842CA9595352A7E4152A590A9491131E40122EE57CC897F492EB03256DDC;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'hD4CEF20281A82C89E2036F1005B10596F10596F10040101220D10542A56D332C517880010710BCA5E133FE41232364140291B4CC58A2F100020904A43C8081072B35C8F145F1000200A00001072D3E40540058A0380008281323C517100032BA43C828245891E28B100030CA81A1E140D019540180F0A8010848024C003CA4200418141060704181408A0F801394902E62010044008048003F08F9000046026A0000E4084640150144292010E1000304288048A16E52481000003428101065209000996520900000004B2000002804902673104F00600020016FA00000004000100092130C30BFD400047EF7205FBF19FFFB92D8817542390286AA90DB380C54;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h000180000011F4030A72840005000094520905500008807472A0CAC09B1225251C600000C64000018FF7E99807FF20480400080A20C38A4500065380084193C0F0A20809800043B84030420C0E0206070103038080002629C001A0605060C018278240B10C63004113A023FC232C185E008574045E0465830FA12A008804C380398624A0908DA00002406010130900020010082A1000F209000622244041481000082882042052000005010061100002001809022050114004008400000020000C00120090033009EE841003E7DC1017F043810800004000000100101E166100CC8002B1004001222494E102719050007BE203AD7031FDF0B0002F783E020000;
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~26 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~26_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a44 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a44 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~26 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|F_iw[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~25 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~25_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~25 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~27 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~27_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[12]~25_combout ) # ((\u1|nios|cpu|F_iw[12]~26_combout  & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[12]~26_combout ),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[12]~25_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~27 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|F_iw[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N21
dffeas \u1|nios|cpu|D_iw[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[12]~27_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~13 (
// Equation(s):
// \u1|nios|cpu|Equal62~13_combout  = (\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~13 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|Equal62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  = (((!\u1|nios|cpu|Equal62~13_combout  & !\u1|nios|cpu|Equal62~3_combout )) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|D_op_opx_rsv63~4_combout )

	.dataa(\u1|nios|cpu|D_op_opx_rsv63~4_combout ),
	.datab(\u1|nios|cpu|Equal62~13_combout ),
	.datac(\u1|nios|cpu|Equal62~3_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h57FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~14 (
// Equation(s):
// \u1|nios|cpu|Equal0~14_combout  = (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~14 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  & (!\u1|nios|cpu|Equal0~14_combout  & ((!\u1|nios|cpu|Equal62~6_combout ) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout ))))

	.dataa(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.datac(\u1|nios|cpu|Equal62~6_combout ),
	.datad(\u1|nios|cpu|Equal0~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 .lut_mask = 16'h004C;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~11_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )

	.dataa(\u1|nios|cpu|Equal62~5_combout ),
	.datab(\u1|nios|cpu|Equal62~11_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h11FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & (((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~6_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )))

	.dataa(\u1|nios|cpu|Equal62~5_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|Equal62~6_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'h3700;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv63~5 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv63~5_combout  = (\u1|nios|cpu|D_op_opx_rsv63~4_combout  & (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~2_combout )))

	.dataa(\u1|nios|cpu|D_op_opx_rsv63~4_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv63~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv63~5 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_op_opx_rsv63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~1 (
// Equation(s):
// \u1|nios|cpu|Equal62~1_combout  = (\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~1 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|Equal62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  = (((!\u1|nios|cpu|D_iw [15] & !\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|Equal62~12_combout )

	.dataa(\u1|nios|cpu|Equal62~12_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 .lut_mask = 16'h5F7F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  & (((!\u1|nios|cpu|Equal62~9_combout  & !\u1|nios|cpu|Equal62~1_combout )) # (!\u1|nios|cpu|D_op_opx_rsv63~5_combout )))

	.dataa(\u1|nios|cpu|D_op_opx_rsv63~5_combout ),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|Equal62~1_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'h5700;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~2 (
// Equation(s):
// \u1|nios|cpu|Equal62~2_combout  = (\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~2 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|Equal62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = (\u1|nios|cpu|Equal62~6_combout ) # ((\u1|nios|cpu|Equal62~0_combout ) # ((\u1|nios|cpu|Equal62~2_combout ) # (\u1|nios|cpu|Equal62~5_combout )))

	.dataa(\u1|nios|cpu|Equal62~6_combout ),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|Equal62~2_combout ),
	.datad(\u1|nios|cpu|Equal62~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'hFFFE;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ((!\u1|nios|cpu|Equal62~9_combout  & !\u1|nios|cpu|Equal62~10_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\u1|nios|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 16'h0F3F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ((!\u1|nios|cpu|Equal62~8_combout  & !\u1|nios|cpu|Equal62~4_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~8_combout ),
	.datac(\u1|nios|cpu|Equal62~4_combout ),
	.datad(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 16'h03FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv00~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv00~0_combout  = (\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|Equal0~2_combout  & (!\u1|nios|cpu|D_iw [14] & !\u1|nios|cpu|D_iw [15])))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv00~0 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|D_op_opx_rsv00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ((!\u1|nios|cpu|D_op_opx_rsv00~0_combout ) # 
// (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'h40C0;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[1]~0_combout  = (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [23])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [18])))))

	.dataa(\u1|nios|cpu|D_iw [23]),
	.datab(\u1|nios|cpu|D_iw [18]),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[1]~0 .lut_mask = 16'h0A0C;
defparam \u1|nios|cpu|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[1]~1_combout  = (\u1|nios|cpu|Equal0~17_combout ) # ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & (\u1|nios|cpu|D_dst_regnum[1]~0_combout  & \u1|nios|cpu|D_ctrl_exception~2_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datab(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datad(\u1|nios|cpu|Equal0~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[1]~1 .lut_mask = 16'hFF80;
defparam \u1|nios|cpu|D_dst_regnum[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N21
dffeas \u1|nios|cpu|R_dst_regnum[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[4]~13 (
// Equation(s):
// \u1|nios|cpu|E_src1[4]~13_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [8])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[4]~13 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \u1|nios|cpu|E_src1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[4]~13_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[2]~5 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[2]~5_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|Add1~16_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|F_pc_plus_one[2]~4_combout 
// ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.datad(\u1|nios|cpu|Add1~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[2]~5 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \u1|nios|cpu|F_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[3]~6 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[3]~6_combout  = (\u1|nios|cpu|F_pc [3] & (!\u1|nios|cpu|F_pc_plus_one[2]~5 )) # (!\u1|nios|cpu|F_pc [3] & ((\u1|nios|cpu|F_pc_plus_one[2]~5 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[3]~7  = CARRY((!\u1|nios|cpu|F_pc_plus_one[2]~5 ) # (!\u1|nios|cpu|F_pc [3]))

	.dataa(\u1|nios|cpu|F_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[2]~5 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[4]~20 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[4]~20_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|Add1~32_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_plus_one[4]~8_combout 
// )))))

	.dataa(\u1|nios|cpu|Add1~32_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[4]~20 .lut_mask = 16'h00B8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \u1|nios|cpu|F_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[4]~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [42] = (\u1|nios|cpu|W_alu_result [6] & ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & \u1|nios|cpu|F_pc [4])))) # (!\u1|nios|cpu|W_alu_result [6] & 
// (\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u1|nios|cpu|F_pc [4]))))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[42] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hE4E4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 .lut_mask = 16'h88F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[6]~45 (
// Equation(s):
// \u1|nios|cpu|F_iw[6]~45_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a38 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a38 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[6]~45 .lut_mask = 16'hE040;
defparam \u1|nios|cpu|F_iw[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[6]~46 (
// Equation(s):
// \u1|nios|cpu|F_iw[6]~46_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[6]~45_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6] & \u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.datab(\u1|nios|cpu|F_iw[6]~45_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[6]~46 .lut_mask = 16'hEC00;
defparam \u1|nios|cpu|F_iw[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \u1|nios|cpu|D_iw[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[6]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[2]~15 (
// Equation(s):
// \u1|nios|cpu|E_src1[2]~15_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [6]))

	.dataa(\u1|nios|cpu|D_iw [6]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[2]~15 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \u1|nios|cpu|E_src1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[2]~15_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[0]~7 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[0]~7_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|Add1~12_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_plus_one[0]~0_combout 
// )))))

	.dataa(\u1|nios|cpu|Add1~12_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[0]~7 .lut_mask = 16'h00B8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \u1|nios|cpu|F_pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [38] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [2]) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u1|nios|cpu|F_pc [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|F_pc [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[38] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[3]~6 (
// Equation(s):
// \u1|nios|cpu|F_iw[3]~6_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a35 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a35 ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[3]~6 .lut_mask = 16'h8C80;
defparam \u1|nios|cpu|F_iw[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[3]~7 (
// Equation(s):
// \u1|nios|cpu|F_iw[3]~7_combout  = (\u1|nios|cpu|F_iw[3]~6_combout ) # (((\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3])) # (!\u1|nios|cpu|D_iw[2]~0_combout ))

	.dataa(\u1|nios|cpu|F_iw[3]~6_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u1|nios|cpu|D_iw[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[3]~7 .lut_mask = 16'hEAFF;
defparam \u1|nios|cpu|F_iw[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N11
dffeas \u1|nios|cpu|D_iw[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_jmp_direct~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_jmp_direct~1_combout  = (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_ctrl_jmp_direct~0_combout  & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_jmp_direct~1 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|D_ctrl_jmp_direct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N17
dffeas \u1|nios|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1~32 (
// Equation(s):
// \u1|nios|cpu|R_src1~32_combout  = (!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1~32 .lut_mask = 16'h0FFF;
defparam \u1|nios|cpu|R_src1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[5]~12 (
// Equation(s):
// \u1|nios|cpu|E_src1[5]~12_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [9]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[5]~12 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \u1|nios|cpu|E_src1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[5]~12_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[3]~4 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[3]~4_combout  = (\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ) # ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|Add1~18_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_plus_one[3]~6_combout 
// ))))

	.dataa(\u1|nios|cpu|Add1~18_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[3]~4 .lut_mask = 16'hEEFC;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N3
dffeas \u1|nios|cpu|F_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [41] = (\u1|nios|cpu|F_pc [3] & ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u1|nios|cpu|W_alu_result [5] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])))) # (!\u1|nios|cpu|F_pc [3] & 
// (\u1|nios|cpu|W_alu_result [5] & (\u1|mm_interconnect_0|cmd_mux|saved_grant [0])))

	.dataa(\u1|nios|cpu|F_pc [3]),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[41] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 .lut_mask = 16'hAAF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h1103;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hEAEA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hDC98;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y33_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hE4AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hFC22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y33_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 .lut_mask = 16'hAA05;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 .lut_mask = 16'h3210;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 .lut_mask = 16'hF3E2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 .lut_mask = 16'hDC98;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 .lut_mask = 16'hF588;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 .lut_mask = 16'hE6A2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 .lut_mask = 16'hDC98;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 .lut_mask = 16'hB8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~20_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9 .lut_mask = 16'hCAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EDE15050CC0500C060010200000D146BDC8502D461E8B8582E8279BB18FA2E9FB108F07E00F2CF1FEC01EF10EFFFFF1A8D28B23F6D7180B6B56B5D88B440502E05DD1856304104EC63C0F03C0B7F634F52B2CB8C7BD884AD10ED1637A21DA58DE8CFFD888C0D68C606B4631FFFF90DD8C2B11181040411DA00405A004AC403BFFFDE00019FC6FD7F4604D82DEE29F9EF1873BB35DB4A537FBFB181367E7BC6602EF71639DDAAEDA5BFDFB1439E37113C626E88F785A2FB1BB33BE885E79AF6D9C5EA6F3990675CF79;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'hC4EFF46481B83F9DEC637F630DF631B7F631B7F630006302C6563210946DEE6C017B185633629EF0E1C71A89030268C84251B7B8D802F630AC4A252438000636A325FBB005F630AC6000000623ED3E8C8141D802D8C2B19053EEC017630AC03A8BD1901458F7600B630AC000000000000000000000000000103051933FC1021FF0E8C623A3188E8C610027E103D00740805C0289AE1AA2209FB0FB6013BA2A16C6530829BA13EA0619520CE90414CC03550FB80894609120F143CE5CB90E801D0EB900001D234FC743301B0FC746F30E92121A008CAFFC07E0010041FF85811F8E866009008500041FF9000180000048000001013208C6000082A00120800300;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h3AD0120BB740007CA1000BA1524A5214000502810E605400001F2013044110800007FE2E39000FFA60000245D8000139B42E67941F28400C6EF9043384C460531284091807E080062F41187463043A31821D18C1079E4441121EA3A3188007C800801E0004000F80002201FC80048024000004401EF000900010001E100200074419C1180502167304A3ACE9D8D237E103E874E9A3F90044C3F9814831800660003214440044281FF9100C3C0063A58C2E44400006008C1818D1000D20FFD6080A854464027BC3FC1061E8FFE3FFE00FFF8000FE8F8601D8410CC004A0401080C1470312BE9232000A4E8630560400607BAC61AD61189DE31FFFDE1817FDFE00;
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[0]~0 (
// Equation(s):
// \u1|nios|cpu|F_iw[0]~0_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[0]~0 .lut_mask = 16'hC808;
defparam \u1|nios|cpu|F_iw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[0]~1 (
// Equation(s):
// \u1|nios|cpu|F_iw[0]~1_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[0]~0_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[0]~1 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|F_iw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \u1|nios|cpu|D_iw[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~4 (
// Equation(s):
// \u1|nios|cpu|Equal0~4_combout  = (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~4 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~11 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~11_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~5_combout ) # ((\u1|nios|cpu|Equal0~4_combout  & \u1|nios|cpu|D_iw [5]))))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~11 .lut_mask = 16'h0F08;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~10 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~10_combout  = (\u1|nios|cpu|Equal62~0_combout  & ((\u1|nios|cpu|D_op_cmpge~0_combout ) # ((\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout  & !\u1|nios|cpu|Equal0~3_combout )))) # (!\u1|nios|cpu|Equal62~0_combout  & 
// (((\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout  & !\u1|nios|cpu|Equal0~3_combout ))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~10 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~13 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout  = (\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~0_combout )))) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal62~1_combout ),
	.datad(\u1|nios|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~13 .lut_mask = 16'hB830;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~12 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~12_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ) # ((\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ) # ((\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout  & \u1|nios|cpu|Equal0~7_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ),
	.datab(\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~12 .lut_mask = 16'hFEEE;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_logic_op[1]~0_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ) # (\u1|nios|cpu|D_logic_op_raw[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.datad(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op[1]~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \u1|nios|cpu|R_logic_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[4]~12 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[4]~12_combout  = (\u1|nios|cpu|E_src2 [4] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [4] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [4] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 [4])) # 
// (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [4] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [4]),
	.datac(\u1|nios|cpu|E_src1 [4]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[4]~12 .lut_mask = 16'h68A9;
defparam \u1|nios|cpu|E_logic_result[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[4]~13 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[4]~13_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[4]~12_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~16_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[4]~12_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[4]~13 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N1
dffeas \u1|nios|cpu|W_alu_result[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[4]~13_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [40] = (\u1|nios|cpu|W_alu_result [4] & ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & \u1|nios|cpu|F_pc [2])))) # (!\u1|nios|cpu|W_alu_result [4] & 
// (\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u1|nios|cpu|F_pc [2]))))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[40] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 .lut_mask = 16'hF222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 .lut_mask = 16'h5000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30])))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 .lut_mask = 16'h4450;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 .lut_mask = 16'hDDC8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 .lut_mask = 16'hAE0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hBA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h00C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~20_combout  = (\u1|nios|cpu|d_writedata [8] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [8]),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~20 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~19 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 .lut_mask = 16'hF222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'h0A00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h00EA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout 

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hAAAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[1]~2 (
// Equation(s):
// \u1|nios|cpu|F_iw[1]~2_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a33 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a33 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[1]~2 .lut_mask = 16'hC808;
defparam \u1|nios|cpu|F_iw[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[1]~3 (
// Equation(s):
// \u1|nios|cpu|F_iw[1]~3_combout  = ((\u1|nios|cpu|F_iw[1]~2_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & \u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ))) # (!\u1|nios|cpu|D_iw[2]~0_combout )

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.datab(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datad(\u1|nios|cpu|F_iw[1]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[1]~3 .lut_mask = 16'hFF8F;
defparam \u1|nios|cpu|F_iw[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \u1|nios|cpu|D_iw[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld~2_combout  = (\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|D_iw [2]))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld~2 .lut_mask = 16'h0022;
defparam \u1|nios|cpu|D_ctrl_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld~3_combout  = (\u1|nios|cpu|D_ctrl_ld~2_combout  & ((\u1|nios|cpu|D_iw [0]) # ((\u1|nios|cpu|D_ctrl_ld_signed~0_combout  & \u1|nios|cpu|D_iw [2])))) # (!\u1|nios|cpu|D_ctrl_ld~2_combout  & (\u1|nios|cpu|D_ctrl_ld_signed~0_combout  & 
// ((\u1|nios|cpu|D_iw [2]))))

	.dataa(\u1|nios|cpu|D_ctrl_ld~2_combout ),
	.datab(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld~3 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|D_ctrl_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \u1|nios|cpu|R_ctrl_ld (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_ld~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|d_read_nxt (
// Equation(s):
// \u1|nios|cpu|d_read_nxt~combout  = (\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|E_new_inst~q ) # ((\u1|nios|cpu|d_read~q  & \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout )))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|d_read~q  & 
// \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_new_inst~q ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_read_nxt .lut_mask = 16'hF888;
defparam \u1|nios|cpu|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N3
dffeas \u1|nios|cpu|d_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_read .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  = (\u1|nios|cpu|d_read~q  & !\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 .lut_mask = 16'h00F0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  = (!\u1|nios|cpu|i_read~q  & !\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|i_read~q ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .lut_mask = 16'h000F;
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # 
// ((\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1])))) # (!\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & 
// (\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1])))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout  & 
// (\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & !\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N13
dffeas \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & (\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hA000;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used 
// [1]) # (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout )))) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h7470;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cyclone10lp_lcell_comb \u1|ram|wren~0 (
// Equation(s):
// \u1|ram|wren~0_combout  = (((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout )) # (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])) # (!\u1|led|always0~1_combout )

	.dataa(\u1|led|always0~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|ram|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|wren~0 .lut_mask = 16'hFF7F;
defparam \u1|ram|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1] = (!\u1|ram|wren~0_combout  & \u1|mm_interconnect_0|cmd_mux_001|src_data [51])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|ram|wren~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[1] .lut_mask = 16'h0F00;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y17_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036CB08858A1840E80280804001560A0000B24D202A100A01008002001A84028011A05584830400C74086105A00DB9C0105400001400217480000408D0007A4D23A4A0A80350514546A174DD37482A350000124808028D0048A000082114000208454528D05408006A0400351B2B30008D401A0A8103040C840030000030680036566830190A04D80A2A004800480000501029112208210120051A801200140420082402148881041090051A0144210100400450210114149000000500011020147EC00011205050040;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h000002A08180280646A202350203510823510823500035006A23500000050000E911A8035034004010881050D2D205400000140001D2235006814080100C035000008003A4235006A03060C341C11454000001D20D401A8061000E9235006000508A80000000074835006831441038A202062930101C5258100010485546050D456D5215B54856D520800AB90349532D026410489628C200AB01B4C930AC00154A028882C8056E0520400D01ED115412461AC0080040812150016E5CB90000000002000040107FC7462C120FC7446A2EAE6103E0111554060024001AAA80061F8E855385300C3668095C040410040000480111017D7188910070E000AB083280;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h38E01A0F3800251065002181E200180100121A100331110CC205C41B3B8C5032410AAA3AE674855732204800D88951204DB0032F9F19E486D6DF441A4D1DA1518FD005500AA3800464E012B6A9025B54812DAA408AAA0441000785B548400ACA08490004C4210741000D17FE806B697C808102224B500D6D13B351AA2A04428628044108000300B000A2C57AEAC86AC106B0BD699558000941AD4188108007E0903238000114002AA9100AA0008198CC259840005E400C10208100990096A0A280A0000020A800005018D1568002A1400A0514000A80C2A841099204A746F0A0014B02142648311900500350231386A05006A00000080801B5555F081EA95703;
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~11 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~11_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a54 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a54 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~11 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|F_iw[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~10 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~10_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~10 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~12 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~12_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[22]~10_combout ) # ((\u1|nios|cpu|F_iw[22]~11_combout  & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[22]~11_combout ),
	.datab(\u1|nios|cpu|F_iw[22]~10_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~12 .lut_mask = 16'hEC00;
defparam \u1|nios|cpu|F_iw[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \u1|nios|cpu|D_iw[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[22]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[0]~4 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[0]~4_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [22])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [17])))) # (!\u1|nios|cpu|D_dst_regnum[2]~2_combout )

	.dataa(\u1|nios|cpu|D_iw [22]),
	.datab(\u1|nios|cpu|D_dst_regnum[2]~2_combout ),
	.datac(\u1|nios|cpu|D_iw [17]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[0]~4 .lut_mask = 16'hBBF3;
defparam \u1|nios|cpu|D_dst_regnum[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \u1|nios|cpu|R_dst_regnum[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N31
dffeas \u1|nios|cpu|d_writedata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_payload~3_combout  = (\u1|nios|cpu|d_writedata [1] & \u1|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~3 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h00F8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hBA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15  $ (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10]),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h440F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (!\u1|rst_controller|r_early_rst~q )

	.dataa(gnd),
	.datab(\u1|rst_controller|r_early_rst~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hF3F3;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 .lut_mask = 16'hC0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[13]~23 (
// Equation(s):
// \u1|nios|cpu|F_iw[13]~23_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_data[13]~1_combout ))) # (!\u1|nios|cpu|D_iw[2]~0_combout )

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[13]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[13]~23 .lut_mask = 16'hFDDD;
defparam \u1|nios|cpu|F_iw[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \u1|nios|cpu|D_iw[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[13]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~9 (
// Equation(s):
// \u1|nios|cpu|Equal62~9_combout  = (!\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~9 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|Equal62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_enabled~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_enabled~0_combout  = (\u1|nios|cpu|R_ctrl_break~q ) # ((\u1|nios|cpu|hbreak_enabled~q  & ((!\u1|nios|cpu|Equal62~9_combout ) # (!\u1|nios|cpu|D_op_cmpge~0_combout ))))

	.dataa(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|Equal62~9_combout ),
	.datad(\u1|nios|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled~0 .lut_mask = 16'hDFCC;
defparam \u1|nios|cpu|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \u1|nios|cpu|hbreak_enabled (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|hbreak_enabled~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \u1|nios|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .lut_mask = 16'hAB03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y28_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h000A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h30F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h7220;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h0C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hF066;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hA028;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hEFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h4004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'hEECE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 .lut_mask = 16'hCECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 .lut_mask = 16'hF222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h1050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0105;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h2A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h3110;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h00CA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hAAAB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'h2320;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h0F02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hABAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hFFEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h00EE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclone10lp_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 .lut_mask = 16'h000A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 .lut_mask = 16'hEC00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102 .lut_mask = 16'hCDCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h0008;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h0C0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q 
//  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hECEC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 .lut_mask = 16'hB380;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[19]~49 (
// Equation(s):
// \u1|nios|cpu|F_iw[19]~49_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ) # (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout )) # (!\u1|nios|cpu|D_iw[2]~0_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datad(\u1|nios|cpu|D_iw[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[19]~49 .lut_mask = 16'hECFF;
defparam \u1|nios|cpu|F_iw[19]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \u1|nios|cpu|D_iw[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[19]~49_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[15]~2 (
// Equation(s):
// \u1|nios|cpu|E_src1[15]~2_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [19]))

	.dataa(\u1|nios|cpu|D_iw [19]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[15]~2 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N21
dffeas \u1|nios|cpu|E_src1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[15]~2_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[15]~2 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[15]~2_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[15]~3_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~50_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~50_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[15]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[15]~2 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \u1|nios|cpu|W_alu_result[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[15]~2_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[51] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [51] = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u1|nios|cpu|F_pc [13]) # ((\u1|nios|cpu|W_alu_result [15] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u1|nios|cpu|W_alu_result [15] & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [15]),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [13]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[51] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N25
dffeas \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u1|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_001|src_data [50],\u1|mm_interconnect_0|cmd_mux_001|src_data [49],\u1|mm_interconnect_0|cmd_mux_001|src_data [48],\u1|mm_interconnect_0|cmd_mux_001|src_data [47],\u1|mm_interconnect_0|cmd_mux_001|src_data [46],
\u1|mm_interconnect_0|cmd_mux_001|src_data [45],\u1|mm_interconnect_0|cmd_mux_001|src_data [44],\u1|mm_interconnect_0|cmd_mux_001|src_data [43],\u1|mm_interconnect_0|cmd_mux_001|src_data [42],\u1|mm_interconnect_0|cmd_mux_001|src_data [41],
\u1|mm_interconnect_0|cmd_mux_001|src_data [40],\u1|mm_interconnect_0|cmd_mux_001|src_data [39],\u1|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_ftr1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C80000000000000000000000002000007FFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFF80000000000000000000080000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000481D74411003600331F66045330CF206D5487039C21BA8892496490EE886EA3189204506A00D3CD4D3400DAA027CFDE2384CA7AAB6D95A029A4F1A8919410503207008972115445BA2240C0240B5AD14F044241111AB524AB202D14449405A511245A1750440F2DA20796D1064728A7484B92088C89B225D0C896DCC89048A08C8E48000119CEC02AC264DADB5C204203398809A00020E9587D6899361080CEEAD9AC56D404E00000D53D6A52DEBF8407703B91FBE2947BDB1585F90B08222FD508B818626410021EC;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h101E02268138A8A9A4226221018215062215062210482107A2DD14082089223D41EE897213D41C043013385103027850208226A85A83DD12E48E4734126AAD1727AC660507DD12E4230A16A246172B840C985A81084B90A35332D40AD12E41305370A3619291EA0FD12E4090808000404432D2490101A48030199505157C060D40585E0161580585E0292281C3441444C1460B9D86122B28AA80A798268E38038CD192D4ED555A07680912754B1457020508F121BED1193051C55C18301D653A9D3099201A23030EB9D3090306BA9D9D553218478C85552183C38120AA8581060D23A10A86948836095BDCAD2414A5592AD193039628C2190186A10921488606;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h0A5092819311BFCECC154D81134811D450CD0B60862C5C28901500B58F1174A16282AA26594215522CAF3A4148AFC550924A529A13B3038454A80615C886B0E1D282090B82A243AD6452102C2F001615800B0AC0028AE623C04681617804CA9883D394AB3CF3056181F41798220C0A5C00813E86D4A4418144072E0A29C1C38600286888146622A528E0CC78CBC72AA380B83C478550226D412CC6E000484010883112820C04EE3552000C2101424002024E00002210104E50C0900E006970800F0CBA382029B14D7BA4C056B56AA115AA83015B8AC000CB64D8B02210E0614A060A073288D211048014CD12DD9B50205EFA21A8F018C996AAAA8536AD54A902;
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~41 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~41_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~41 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|F_iw[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~40 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~40_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~40 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~42 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~42_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[8]~40_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|nios|cpu|F_iw[8]~41_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|F_iw[8]~41_combout ),
	.datac(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datad(\u1|nios|cpu|F_iw[8]~40_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~42 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|F_iw[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \u1|nios|cpu|D_iw[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[8]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[2]~5 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[2]~5_combout  = (\u1|nios|cpu|R_src2_lo[3]~1_combout  & ((\u1|nios|cpu|R_src2_lo~2_combout  & (\u1|nios|cpu|D_iw [8])) # (!\u1|nios|cpu|R_src2_lo~2_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(\u1|nios|cpu|R_src2_lo[3]~1_combout ),
	.datad(\u1|nios|cpu|R_src2_lo~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[2]~5 .lut_mask = 16'hA0C0;
defparam \u1|nios|cpu|R_src2_lo[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N21
dffeas \u1|nios|cpu|E_src2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[2]~15 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[2]~15_combout  = (\u1|nios|cpu|E_src2 [2] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [2] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [2] & ((\u1|nios|cpu|E_src1 [2] & (\u1|nios|cpu|R_logic_op [1])) # 
// (!\u1|nios|cpu|E_src1 [2] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [2]),
	.datab(\u1|nios|cpu|E_src1 [2]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[2]~15 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[2]~15 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[2]~15_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[2]~15_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~12_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[2]~15_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[2]~15 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N5
dffeas \u1|nios|cpu|W_alu_result[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[2]~15_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [38] = (\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u1|nios|cpu|F_pc [0]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|W_alu_result [2])))) # (!\u1|mm_interconnect_0|cmd_mux|saved_grant [1] 
// & (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|F_pc [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[38] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h0A00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hDC50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N5
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[2]~4 (
// Equation(s):
// \u1|nios|cpu|F_iw[2]~4_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a34 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a34 ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[2]~4 .lut_mask = 16'h88C0;
defparam \u1|nios|cpu|F_iw[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[2]~5 (
// Equation(s):
// \u1|nios|cpu|F_iw[2]~5_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|F_iw[2]~4_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & \u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[2]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[2]~5 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|F_iw[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \u1|nios|cpu|D_iw[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|Equal0~2_combout  = (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~2 .lut_mask = 16'h1000;
defparam \u1|nios|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv17~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv17~0_combout  = (\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|Equal0~2_combout  & (!\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|D_iw [15])))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_break~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_break~0_combout  = (\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_op_opx_rsv17~0_combout  & (!\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [13])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_break~0 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N27
dffeas \u1|nios|cpu|R_ctrl_break (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt.10~1_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & (!\u1|nios|cpu|R_ctrl_break~q  & \u1|nios|cpu|F_pc_sel_nxt~0_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt.10~1 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|F_pc_sel_nxt.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[7]~17 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[7]~17_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|Add1~38_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[7]~14_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|Add1~38_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[7]~17 .lut_mask = 16'h3120;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \u1|nios|cpu|F_pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[7]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[8]~16 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[8]~16_combout  = (\u1|nios|cpu|F_pc [8] & (\u1|nios|cpu|F_pc_plus_one[7]~15  $ (GND))) # (!\u1|nios|cpu|F_pc [8] & (!\u1|nios|cpu|F_pc_plus_one[7]~15  & VCC))
// \u1|nios|cpu|F_pc_plus_one[8]~17  = CARRY((\u1|nios|cpu|F_pc [8] & !\u1|nios|cpu|F_pc_plus_one[7]~15 ))

	.dataa(\u1|nios|cpu|F_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[7]~15 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[8]~16 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[8]~16_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|Add1~40_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[8]~16_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u1|nios|cpu|Add1~40_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[8]~16 .lut_mask = 16'h5404;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \u1|nios|cpu|F_pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[8]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[9]~22 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[9]~22_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|F_pc_plus_one[9]~18_combout ) # ((\u1|nios|cpu|R_ctrl_break~q ) # (\u1|nios|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~22 .lut_mask = 16'h3332;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[9]~15 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[9]~15_combout  = (\u1|nios|cpu|F_pc_no_crst_nxt[9]~22_combout  & ((\u1|nios|cpu|Add1~42_combout ) # ((\u1|nios|cpu|R_ctrl_break~q ) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ))))

	.dataa(\u1|nios|cpu|F_pc_no_crst_nxt[9]~22_combout ),
	.datab(\u1|nios|cpu|Add1~42_combout ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~15 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \u1|nios|cpu|F_pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[9]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~0_combout  = (\u1|nios|cpu|F_pc [15] & (!\u1|nios|cpu|F_pc [13] & (\u1|nios|cpu|F_pc [14] & !\u1|nios|cpu|F_pc [12])))

	.dataa(\u1|nios|cpu|F_pc [15]),
	.datab(\u1|nios|cpu|F_pc [13]),
	.datac(\u1|nios|cpu|F_pc [14]),
	.datad(\u1|nios|cpu|F_pc [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~1_combout  = (\u1|nios|cpu|F_pc [9] & (!\u1|nios|cpu|F_pc [11] & (\u1|mm_interconnect_0|router_001|Equal1~0_combout  & !\u1|nios|cpu|F_pc [10])))

	.dataa(\u1|nios|cpu|F_pc [9]),
	.datab(\u1|nios|cpu|F_pc [11]),
	.datac(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(\u1|nios|cpu|F_pc [10]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout  = (!\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q  & (!\u1|nios|cpu|i_read~q  & (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & 
// \u1|mm_interconnect_0|router_001|Equal1~1_combout )))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2 .lut_mask = 16'h1000;
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|WideOr1~combout  = (\u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout  & ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout )))) # (!\u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout  & (((\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|WideOr1 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  & \u1|mm_interconnect_0|cmd_mux|WideOr1~combout )

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hC0F0;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hFF02;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N5
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hFF0F;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0CCC;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & !\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF02;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u1|led|always0~1_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u1|led|always0~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 .lut_mask = 16'h0040;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  & ((\u1|mm_interconnect_0|cmd_mux|WideOr1~combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  & (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 .lut_mask = 16'hB380;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[4]~8 (
// Equation(s):
// \u1|nios|cpu|F_iw[4]~8_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[4]~8 .lut_mask = 16'hE020;
defparam \u1|nios|cpu|F_iw[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[4]~9 (
// Equation(s):
// \u1|nios|cpu|F_iw[4]~9_combout  = ((\u1|nios|cpu|F_iw[4]~8_combout ) # ((\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]))) # (!\u1|nios|cpu|D_iw[2]~0_combout )

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u1|nios|cpu|F_iw[4]~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[4]~9 .lut_mask = 16'hFFD5;
defparam \u1|nios|cpu|F_iw[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N19
dffeas \u1|nios|cpu|D_iw[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~3 (
// Equation(s):
// \u1|nios|cpu|Equal0~3_combout  = (\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_iw [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~3 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~0_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|Equal0~12_combout ) # ((\u1|nios|cpu|Equal0~9_combout  & !\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|Equal0~9_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~0 .lut_mask = 16'hF020;
defparam \u1|nios|cpu|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~1_combout  = (!\u1|nios|cpu|D_ctrl_exception~0_combout  & ((\u1|nios|cpu|Equal0~3_combout ) # ((!\u1|nios|cpu|Equal0~2_combout  & !\u1|nios|cpu|Equal0~15_combout ))))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_exception~0_combout ),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|Equal0~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~1 .lut_mask = 16'h2223;
defparam \u1|nios|cpu|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~2_combout  = (\u1|nios|cpu|D_ctrl_exception~1_combout  & (((\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout  & !\u1|nios|cpu|Equal0~12_combout )) # (!\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_ctrl_exception~1_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~2 .lut_mask = 16'h0A8A;
defparam \u1|nios|cpu|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~3_combout  = (\u1|nios|cpu|D_op_opx_rsv63~4_combout  & ((\u1|nios|cpu|Equal62~14_combout ) # ((\u1|nios|cpu|Equal62~8_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout )))) # 
// (!\u1|nios|cpu|D_op_opx_rsv63~4_combout  & (((\u1|nios|cpu|Equal62~8_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ))))

	.dataa(\u1|nios|cpu|D_op_opx_rsv63~4_combout ),
	.datab(\u1|nios|cpu|Equal62~14_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~3 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~4_combout  = (\u1|nios|cpu|D_iw [13] & (((\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~4 .lut_mask = 16'h0A8A;
defparam \u1|nios|cpu|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~5_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_exception~3_combout ) # ((\u1|nios|cpu|D_ctrl_exception~4_combout  & \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_exception~4_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~5 .lut_mask = 16'hE0A0;
defparam \u1|nios|cpu|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~6_combout  = ((\u1|nios|cpu|D_ctrl_exception~5_combout ) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout )) # (!\u1|nios|cpu|D_ctrl_exception~2_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datad(\u1|nios|cpu|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~6 .lut_mask = 16'hFF3F;
defparam \u1|nios|cpu|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N23
dffeas \u1|nios|cpu|R_ctrl_exception (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_exception~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt.10~0_combout  = (\u1|nios|cpu|R_ctrl_exception~q ) # (\u1|nios|cpu|R_ctrl_break~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt.10~0 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[1]~6 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[1]~6_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|Add1~14_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_plus_one[1]~2_combout 
// )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|Add1~14_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[1]~6 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N9
dffeas \u1|nios|cpu|F_pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [39] = (\u1|nios|cpu|F_pc [1] & ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|W_alu_result [3])))) # (!\u1|nios|cpu|F_pc [1] & 
// (((\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & \u1|nios|cpu|W_alu_result [3]))))

	.dataa(\u1|nios|cpu|F_pc [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[39] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 .lut_mask = 16'hA0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[5]~28 (
// Equation(s):
// \u1|nios|cpu|F_iw[5]~28_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a37 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a37 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[5]~28 .lut_mask = 16'hC840;
defparam \u1|nios|cpu|F_iw[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[5]~29 (
// Equation(s):
// \u1|nios|cpu|F_iw[5]~29_combout  = ((\u1|nios|cpu|F_iw[5]~28_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5] & \u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ))) # (!\u1|nios|cpu|D_iw[2]~0_combout )

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.datab(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[5]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[5]~29 .lut_mask = 16'hFFB3;
defparam \u1|nios|cpu|F_iw[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \u1|nios|cpu|D_iw[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[5]~29_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~7 (
// Equation(s):
// \u1|nios|cpu|Equal0~7_combout  = (\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~2_combout ))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~7 .lut_mask = 16'h8080;
defparam \u1|nios|cpu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~8 (
// Equation(s):
// \u1|nios|cpu|Equal0~8_combout  = (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~8 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_logic (
// Equation(s):
// \u1|nios|cpu|D_ctrl_logic~combout  = ((\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|Equal0~8_combout  & \u1|nios|cpu|D_iw [12]))) # (!\u1|nios|cpu|D_ctrl_logic~0_combout )

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|Equal0~8_combout ),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_logic .lut_mask = 16'h80FF;
defparam \u1|nios|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \u1|nios|cpu|R_ctrl_logic (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[10]~7 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[10]~7_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[10]~7_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~40_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[10]~7_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~40_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[10]~7 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N13
dffeas \u1|nios|cpu|W_alu_result[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[10]~7_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|src_data [46] = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [10]) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & \u1|nios|cpu|F_pc [8])))) # (!\u1|mm_interconnect_0|cmd_mux|saved_grant 
// [0] & (\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u1|nios|cpu|F_pc [8]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|nios|cpu|F_pc [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|src_data[46] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 .lut_mask = 16'hA3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h00B0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hA888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout  = ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h3B33;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hFF13;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h1000;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[15]~33 (
// Equation(s):
// \u1|nios|cpu|F_iw[15]~33_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_data[15]~2_combout ))) # (!\u1|nios|cpu|D_iw[2]~0_combout )

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[15]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[15]~33 .lut_mask = 16'hFDDD;
defparam \u1|nios|cpu|F_iw[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N19
dffeas \u1|nios|cpu|D_iw[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[15]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_eret (
// Equation(s):
// \u1|nios|cpu|D_op_eret~combout  = (!\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~9_combout  & \u1|nios|cpu|Equal0~7_combout )))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal62~9_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_eret~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_eret .lut_mask = 16'h1000;
defparam \u1|nios|cpu|D_op_eret .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_wrctl (
// Equation(s):
// \u1|nios|cpu|D_op_wrctl~combout  = (\u1|nios|cpu|Equal62~3_combout  & (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|Equal62~3_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_wrctl .lut_mask = 16'h2000;
defparam \u1|nios|cpu|D_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N31
dffeas \u1|nios|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_status~1 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_status~1_combout  = (!\u1|nios|cpu|D_iw [10] & (\u1|nios|cpu|R_ctrl_wrctl_inst~q  & (!\u1|nios|cpu|D_iw [8] & !\u1|nios|cpu|D_iw [9])))

	.dataa(\u1|nios|cpu|D_iw [10]),
	.datab(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.datac(\u1|nios|cpu|D_iw [8]),
	.datad(\u1|nios|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_status~1 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|E_wrctl_status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout  = (!\u1|nios|cpu|D_iw [7] & (\u1|nios|cpu|E_wrctl_status~1_combout  & (\u1|nios|cpu|E_src1 [0] & \u1|nios|cpu|D_iw [6])))

	.dataa(\u1|nios|cpu|D_iw [7]),
	.datab(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.datac(\u1|nios|cpu|E_src1 [0]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout  = (\u1|nios|cpu|W_estatus_reg~q  & (((\u1|nios|cpu|D_iw [7]) # (!\u1|nios|cpu|D_iw [6])) # (!\u1|nios|cpu|E_wrctl_status~1_combout )))

	.dataa(\u1|nios|cpu|W_estatus_reg~q ),
	.datab(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~1 .lut_mask = 16'hA2AA;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~2 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~2_combout  = (\u1|nios|cpu|R_ctrl_exception~q  & (((\u1|nios|cpu|W_status_reg_pie~q )))) # (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ) # 
// ((\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ))))

	.dataa(\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|W_status_reg_pie~q ),
	.datad(\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~2 .lut_mask = 16'hF3E2;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N27
dffeas \u1|nios|cpu|W_estatus_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_estatus_reg_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_status~0 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_status~0_combout  = (!\u1|nios|cpu|D_iw [7] & !\u1|nios|cpu|D_iw [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_status~0 .lut_mask = 16'h000F;
defparam \u1|nios|cpu|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout  = (\u1|nios|cpu|E_wrctl_status~0_combout  & ((\u1|nios|cpu|E_wrctl_status~1_combout  & ((\u1|nios|cpu|E_src1 [0]))) # (!\u1|nios|cpu|E_wrctl_status~1_combout  & (\u1|nios|cpu|W_status_reg_pie~q )))) # 
// (!\u1|nios|cpu|E_wrctl_status~0_combout  & (\u1|nios|cpu|W_status_reg_pie~q ))

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(\u1|nios|cpu|E_wrctl_status~0_combout ),
	.datac(\u1|nios|cpu|E_src1 [0]),
	.datad(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hE2AA;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_bstatus~0 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_bstatus~0_combout  = (\u1|nios|cpu|E_wrctl_status~1_combout  & (\u1|nios|cpu|D_iw [7] & !\u1|nios|cpu|D_iw [6]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_bstatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_bstatus~0 .lut_mask = 16'h00C0;
defparam \u1|nios|cpu|E_wrctl_bstatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout  = (!\u1|nios|cpu|R_ctrl_break~q  & ((\u1|nios|cpu|E_wrctl_bstatus~0_combout  & (\u1|nios|cpu|E_src1 [0])) # (!\u1|nios|cpu|E_wrctl_bstatus~0_combout  & ((\u1|nios|cpu|W_bstatus_reg~q )))))

	.dataa(\u1|nios|cpu|E_wrctl_bstatus~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|E_src1 [0]),
	.datad(\u1|nios|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'h3120;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout  = (\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ) # ((\u1|nios|cpu|R_ctrl_break~q  & \u1|nios|cpu|W_status_reg_pie~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|W_status_reg_pie~q ),
	.datad(\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hFFC0;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N7
dffeas \u1|nios|cpu|W_bstatus_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout  = (\u1|nios|cpu|D_op_cmpge~0_combout  & ((\u1|nios|cpu|Equal62~9_combout  & ((\u1|nios|cpu|W_bstatus_reg~q ))) # (!\u1|nios|cpu|Equal62~9_combout  & (\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout )))) # 
// (!\u1|nios|cpu|D_op_cmpge~0_combout  & (\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ))

	.dataa(\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|Equal62~9_combout ),
	.datad(\u1|nios|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'hEA2A;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|D_op_eret~combout  & (\u1|nios|cpu|W_estatus_reg~q )) # (!\u1|nios|cpu|D_op_eret~combout  & ((\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout 
// )))))

	.dataa(\u1|nios|cpu|D_op_eret~combout ),
	.datab(\u1|nios|cpu|W_estatus_reg~q ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'h0D08;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \u1|nios|cpu|W_status_reg_pie (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_ienable_reg_nxt~0_combout  = (\u1|nios|cpu|D_iw [7] & (\u1|nios|cpu|E_wrctl_status~1_combout  & (\u1|nios|cpu|E_valid_from_R~q  & \u1|nios|cpu|D_iw [6])))

	.dataa(\u1|nios|cpu|D_iw [7]),
	.datab(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg_nxt~0 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \u1|nios|cpu|W_ienable_reg[0]~0_combout  = (\u1|nios|cpu|W_ienable_reg_nxt~0_combout  & (\u1|nios|cpu|E_src1 [0])) # (!\u1|nios|cpu|W_ienable_reg_nxt~0_combout  & ((\u1|nios|cpu|W_ienable_reg [0])))

	.dataa(\u1|nios|cpu|E_src1 [0]),
	.datab(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.datac(\u1|nios|cpu|W_ienable_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ienable_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[0]~0 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|W_ienable_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \u1|nios|cpu|W_ienable_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~0 (
// Equation(s):
// \u1|esc_spi|irq_reg~0_combout  = (\u1|esc_spi|iE_reg~q  & ((\u1|esc_spi|ROE~q ) # ((\u1|esc_spi|TOE~q )))) # (!\u1|esc_spi|iE_reg~q  & (((\u1|esc_spi|iTOE_reg~q  & \u1|esc_spi|TOE~q ))))

	.dataa(\u1|esc_spi|iE_reg~q ),
	.datab(\u1|esc_spi|ROE~q ),
	.datac(\u1|esc_spi|iTOE_reg~q ),
	.datad(\u1|esc_spi|TOE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~0 .lut_mask = 16'hFA88;
defparam \u1|esc_spi|irq_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~2 (
// Equation(s):
// \u1|esc_spi|irq_reg~2_combout  = (\u1|esc_spi|TRDY~0_combout  & (\u1|esc_spi|ROE~q  & ((\u1|esc_spi|iROE_reg~q )))) # (!\u1|esc_spi|TRDY~0_combout  & ((\u1|esc_spi|iTRDY_reg~q ) # ((\u1|esc_spi|ROE~q  & \u1|esc_spi|iROE_reg~q ))))

	.dataa(\u1|esc_spi|TRDY~0_combout ),
	.datab(\u1|esc_spi|ROE~q ),
	.datac(\u1|esc_spi|iTRDY_reg~q ),
	.datad(\u1|esc_spi|iROE_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~2 .lut_mask = 16'hDC50;
defparam \u1|esc_spi|irq_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~1 (
// Equation(s):
// \u1|esc_spi|irq_reg~1_combout  = (\u1|esc_spi|RRDY~q  & ((\u1|esc_spi|iRRDY_reg~q ) # ((\u1|esc_spi|EOP~q  & \u1|esc_spi|iEOP_reg~q )))) # (!\u1|esc_spi|RRDY~q  & (\u1|esc_spi|EOP~q  & ((\u1|esc_spi|iEOP_reg~q ))))

	.dataa(\u1|esc_spi|RRDY~q ),
	.datab(\u1|esc_spi|EOP~q ),
	.datac(\u1|esc_spi|iRRDY_reg~q ),
	.datad(\u1|esc_spi|iEOP_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~1 .lut_mask = 16'hECA0;
defparam \u1|esc_spi|irq_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~3 (
// Equation(s):
// \u1|esc_spi|irq_reg~3_combout  = (\u1|esc_spi|irq_reg~0_combout ) # ((\u1|esc_spi|irq_reg~2_combout ) # (\u1|esc_spi|irq_reg~1_combout ))

	.dataa(\u1|esc_spi|irq_reg~0_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|irq_reg~2_combout ),
	.datad(\u1|esc_spi|irq_reg~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~3 .lut_mask = 16'hFFFA;
defparam \u1|esc_spi|irq_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \u1|esc_spi|irq_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|irq_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|irq_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|irq_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|irq_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \u1|nios|cpu|W_ipending_reg_nxt[0]~0_combout  = (\u1|nios|cpu|W_ienable_reg [0] & (\u1|esc_spi|irq_reg~q  & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]))

	.dataa(\u1|nios|cpu|W_ienable_reg [0]),
	.datab(gnd),
	.datac(\u1|esc_spi|irq_reg~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg_nxt[0]~0 .lut_mask = 16'h00A0;
defparam \u1|nios|cpu|W_ipending_reg_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \u1|nios|cpu|W_ipending_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_iw[2]~0 (
// Equation(s):
// \u1|nios|cpu|D_iw[2]~0_combout  = (\u1|nios|cpu|W_status_reg_pie~q  & (!\u1|nios|cpu|W_ipending_reg [0] & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|W_status_reg_pie~q  & ((\u1|nios|cpu|hbreak_enabled~q ) 
// # ((!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|W_ipending_reg [0]),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_iw[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[2]~0 .lut_mask = 16'h4C5F;
defparam \u1|nios|cpu|D_iw[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~31 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~31_combout  = (\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]) # ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|nios|cpu|F_iw[14]~30_combout )))) # (!\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|nios|cpu|F_iw[14]~30_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\u1|nios|cpu|F_iw[14]~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~31 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|F_iw[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~32 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~32_combout  = (\u1|nios|cpu|D_iw[2]~0_combout  & (((\u1|nios|cpu|F_iw[14]~31_combout )))) # (!\u1|nios|cpu|D_iw[2]~0_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # ((!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[2]~0_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|F_iw[14]~31_combout ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~32 .lut_mask = 16'hE4F5;
defparam \u1|nios|cpu|F_iw[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \u1|nios|cpu|D_iw[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[14]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~3_combout  = (\u1|nios|cpu|D_iw [14] & (((\u1|nios|cpu|Equal62~2_combout )))) # (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~1_combout ) # ((\u1|nios|cpu|Equal62~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal62~1_combout ),
	.datac(\u1|nios|cpu|Equal62~2_combout ),
	.datad(\u1|nios|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~3 .lut_mask = 16'hF5E4;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~4_combout  = (\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|D_ctrl_alu_subtract~3_combout )))) # (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal62~1_combout )))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal62~1_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~4 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~2_combout  = ((\u1|nios|cpu|Equal62~0_combout  & \u1|nios|cpu|D_op_cmpge~0_combout )) # (!\u1|nios|cpu|E_invert_arith_src_msb~0_combout )

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~2 .lut_mask = 16'h88FF;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_alu_sub~0 (
// Equation(s):
// \u1|nios|cpu|E_alu_sub~0_combout  = (\u1|nios|cpu|R_valid~q  & ((\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ) # ((\u1|nios|cpu|D_ctrl_alu_subtract~4_combout  & \u1|nios|cpu|Equal0~7_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_alu_subtract~4_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|R_valid~q ),
	.datad(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_sub~0 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \u1|nios|cpu|E_alu_sub (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~25 (
// Equation(s):
// \u1|nios|cpu|Add1~25_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~25 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[12]~5 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[12]~5_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[12]~5_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~44_combout ))

	.dataa(\u1|nios|cpu|Add1~44_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[12]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[12]~5 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N17
dffeas \u1|nios|cpu|W_alu_result[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[12]~5_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~1_combout  = (\u1|nios|cpu|W_alu_result [12]) # ((\u1|nios|cpu|W_alu_result [13]) # ((!\u1|nios|cpu|W_alu_result [11]) # (!\u1|mm_interconnect_0|router|Equal1~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [12]),
	.datab(\u1|nios|cpu|W_alu_result [13]),
	.datac(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~1 .lut_mask = 16'hEFFF;
defparam \u1|mm_interconnect_0|router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout  = !\u1|mm_interconnect_0|cmd_mux|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N23
dffeas \u1|mm_interconnect_0|cmd_mux|packet_in_progress (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|update_grant~0_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & 
// ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1]) # (\u1|mm_interconnect_0|cmd_mux|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|update_grant~0 .lut_mask = 16'h0054;
defparam \u1|mm_interconnect_0|cmd_mux|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|update_grant~1_combout  = (\u1|mm_interconnect_0|cmd_mux|WideOr1~combout  & ((\u1|mm_interconnect_0|cmd_mux|update_grant~0_combout ))) # (!\u1|mm_interconnect_0|cmd_mux|WideOr1~combout  & 
// (!\u1|mm_interconnect_0|cmd_mux|packet_in_progress~q ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datad(\u1|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|update_grant~1 .lut_mask = 16'hCF03;
defparam \u1|mm_interconnect_0|cmd_mux|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout  = (\u1|mm_interconnect_0|cmd_mux|update_grant~1_combout  & ((\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ) # ((!\u1|mm_interconnect_0|router|Equal1~1_combout  & 
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ))))

	.dataa(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .lut_mask = 16'hD0C0;
defparam \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout  & (((\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1] & !\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout )) # 
// (!\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0])))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0 .lut_mask = 16'h22A2;
defparam \u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder_combout  = \u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \u1|mm_interconnect_0|cmd_mux|saved_grant[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ) # ((\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout )))) # (!\u1|mm_interconnect_0|cmd_mux|saved_grant [0] & (((\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ))) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hE2E2;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder_combout  = \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[16]~24 (
// Equation(s):
// \u1|nios|cpu|F_iw[16]~24_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ) # (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout )) # (!\u1|nios|cpu|D_iw[2]~0_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u1|nios|cpu|D_iw[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[16]~24 .lut_mask = 16'hECFF;
defparam \u1|nios|cpu|F_iw[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \u1|nios|cpu|D_iw[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~0 (
// Equation(s):
// \u1|nios|cpu|Equal62~0_combout  = (!\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~0 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~2_combout  = (\u1|nios|cpu|Equal0~4_combout  & (((!\u1|nios|cpu|Equal0~3_combout  & \u1|nios|cpu|Equal0~6_combout )) # (!\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ))) # (!\u1|nios|cpu|Equal0~4_combout  & 
// (!\u1|nios|cpu|Equal0~3_combout  & ((\u1|nios|cpu|Equal0~6_combout ))))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|Equal0~3_combout ),
	.datac(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datad(\u1|nios|cpu|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~2 .lut_mask = 16'h3B0A;
defparam \u1|nios|cpu|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~5_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~0_combout ) # ((!\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|Equal62~1_combout )))) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal62~1_combout ),
	.datad(\u1|nios|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~5 .lut_mask = 16'hFC70;
defparam \u1|nios|cpu|D_ctrl_br_cmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~3_combout  = (\u1|nios|cpu|R_ctrl_br_nxt~1_combout ) # ((\u1|nios|cpu|D_ctrl_br_cmp~5_combout  & \u1|nios|cpu|Equal0~7_combout ))

	.dataa(\u1|nios|cpu|D_ctrl_br_cmp~5_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~3 .lut_mask = 16'hFF88;
defparam \u1|nios|cpu|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~4_combout  = (\u1|nios|cpu|D_ctrl_br_cmp~2_combout ) # ((\u1|nios|cpu|D_ctrl_br_cmp~3_combout ) # ((\u1|nios|cpu|Equal62~0_combout  & \u1|nios|cpu|D_op_cmpge~0_combout )))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_br_cmp~2_combout ),
	.datad(\u1|nios|cpu|D_ctrl_br_cmp~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~4 .lut_mask = 16'hFFF8;
defparam \u1|nios|cpu|D_ctrl_br_cmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \u1|nios|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_br_cmp~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~0_combout  = (\u1|nios|cpu|D_iw [6] & ((\u1|nios|cpu|W_ienable_reg [0]) # ((!\u1|nios|cpu|D_iw [7])))) # (!\u1|nios|cpu|D_iw [6] & (((\u1|nios|cpu|D_iw [7] & \u1|nios|cpu|W_bstatus_reg~q ))))

	.dataa(\u1|nios|cpu|W_ienable_reg [0]),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~0 .lut_mask = 16'hBC8C;
defparam \u1|nios|cpu|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~1_combout  = (\u1|nios|cpu|D_iw [10] & (((!\u1|nios|cpu|D_iw [8])))) # (!\u1|nios|cpu|D_iw [10] & ((\u1|nios|cpu|D_iw [8] & (\u1|nios|cpu|W_ipending_reg [0] & !\u1|nios|cpu|D_iw [9])) # (!\u1|nios|cpu|D_iw [8] & 
// ((\u1|nios|cpu|D_iw [9])))))

	.dataa(\u1|nios|cpu|W_ipending_reg [0]),
	.datab(\u1|nios|cpu|D_iw [10]),
	.datac(\u1|nios|cpu|D_iw [8]),
	.datad(\u1|nios|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~1 .lut_mask = 16'h0F2C;
defparam \u1|nios|cpu|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~2_combout  = (\u1|nios|cpu|D_iw [8] & ((\u1|nios|cpu|E_control_rd_data[0]~1_combout ) # ((\u1|nios|cpu|E_control_rd_data[0]~0_combout )))) # (!\u1|nios|cpu|D_iw [8] & ((\u1|nios|cpu|E_control_rd_data[0]~1_combout  & 
// ((\u1|nios|cpu|E_control_rd_data[0]~0_combout ))) # (!\u1|nios|cpu|E_control_rd_data[0]~1_combout  & (\u1|nios|cpu|W_status_reg_pie~q  & !\u1|nios|cpu|E_control_rd_data[0]~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|E_control_rd_data[0]~1_combout ),
	.datac(\u1|nios|cpu|W_status_reg_pie~q ),
	.datad(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~2 .lut_mask = 16'hEE98;
defparam \u1|nios|cpu|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~3_combout  = (\u1|nios|cpu|E_control_rd_data[0]~0_combout  & (!\u1|nios|cpu|E_control_rd_data[0]~2_combout  & ((\u1|nios|cpu|W_estatus_reg~q ) # (\u1|nios|cpu|D_iw [7])))) # (!\u1|nios|cpu|E_control_rd_data[0]~0_combout  
// & (\u1|nios|cpu|E_control_rd_data[0]~2_combout  & ((!\u1|nios|cpu|D_iw [7]))))

	.dataa(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.datab(\u1|nios|cpu|E_control_rd_data[0]~2_combout ),
	.datac(\u1|nios|cpu|W_estatus_reg~q ),
	.datad(\u1|nios|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~3 .lut_mask = 16'h2264;
defparam \u1|nios|cpu|E_control_rd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N1
dffeas \u1|nios|cpu|W_control_rd_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_control_rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~1_combout  = (!\u1|nios|cpu|R_ctrl_br_cmp~q  & ((\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|nios|cpu|W_control_rd_data [0])) # (!\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & ((\u1|nios|cpu|W_alu_result [0])))))

	.dataa(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datab(\u1|nios|cpu|W_control_rd_data [0]),
	.datac(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(\u1|nios|cpu|W_alu_result [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~1 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~0_combout  = (\u1|nios|cpu|W_cmp_result~q  & \u1|nios|cpu|R_ctrl_br_cmp~q )

	.dataa(\u1|nios|cpu|W_cmp_result~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~0 .lut_mask = 16'hAA00;
defparam \u1|nios|cpu|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cyclone10lp_lcell_comb \u1|led|readdata[0] (
// Equation(s):
// \u1|led|readdata [0] = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & \u1|led|data_out~q ))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|led|data_out~q ),
	.cin(gnd),
	.combout(\u1|led|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u1|led|readdata[0] .lut_mask = 16'h1100;
defparam \u1|led|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|led|readdata [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[0]~0 (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout  = !\u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[0]~0 .lut_mask = 16'h00FF;
defparam \u1|esc_spi|spi_slave_select_holding_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \u1|esc_spi|spi_slave_select_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[0]~0 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[0]~0_combout  = (\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|spi_slave_select_reg [0])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [0])))

	.dataa(\u1|esc_spi|spi_slave_select_reg [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[0]~0 .lut_mask = 16'h5F50;
defparam \u1|esc_spi|p1_data_to_cpu[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[0]~1 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[0]~1_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|esc_spi|p1_data_to_cpu[0]~0_combout  & (\u1|nios|cpu|W_alu_result [4]))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|esc_spi|rx_holding_reg [0]))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[0]~0_combout ),
	.datab(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|rx_holding_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[0]~1 .lut_mask = 16'hB380;
defparam \u1|esc_spi|p1_data_to_cpu[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \u1|esc_spi|data_to_cpu[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N31
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout  = (\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0] & ((\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0] & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cyclone10lp_io_ibuf \esc_eepdone_input_export_pin_n1~input (
	.i(esc_eepdone_input_export_pin_n1),
	.ibar(gnd),
	.o(\esc_eepdone_input_export_pin_n1~input_o ));
// synopsys translate_off
defparam \esc_eepdone_input_export_pin_n1~input .bus_hold = "false";
defparam \esc_eepdone_input_export_pin_n1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cyclone10lp_lcell_comb \u1|esc_eepdone_input|read_mux_out (
// Equation(s):
// \u1|esc_eepdone_input|read_mux_out~combout  = (!\u1|nios|cpu|W_alu_result [3] & (\esc_eepdone_input_export_pin_n1~input_o  & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\esc_eepdone_input_export_pin_n1~input_o ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_eepdone_input|read_mux_out~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_eepdone_input|read_mux_out .lut_mask = 16'h0030;
defparam \u1|esc_eepdone_input|read_mux_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N5
dffeas \u1|esc_eepdone_input|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_eepdone_input|read_mux_out~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_eepdone_input|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_eepdone_input|readdata[0] .is_wysiwyg = "true";
defparam \u1|esc_eepdone_input|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N15
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_eepdone_input|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cyclone10lp_lcell_comb \u1|esc_spi_cs|Equal0~0 (
// Equation(s):
// \u1|esc_spi_cs|Equal0~0_combout  = (\u1|nios|cpu|W_alu_result [3]) # (\u1|nios|cpu|W_alu_result [2])

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|Equal0~0 .lut_mask = 16'hFFCC;
defparam \u1|esc_spi_cs|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~1 (
// Equation(s):
// \u1|esc_spi_cs|always0~1_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] & (!\u1|esc_spi_cs|Equal0~0_combout  & 
// \u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(\u1|esc_spi_cs|Equal0~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~1 .lut_mask = 16'h0100;
defparam \u1|esc_spi_cs|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~0 (
// Equation(s):
// \u1|esc_spi_cs|always0~0_combout  = (\u1|led|always0~1_combout  & (\u1|mm_interconnect_0|router|Equal2~2_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|router|Equal5~0_combout )))

	.dataa(\u1|led|always0~1_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|router|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~0 .lut_mask = 16'h0800;
defparam \u1|esc_spi_cs|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cyclone10lp_lcell_comb \u1|esc_spi_cs|data_out~0 (
// Equation(s):
// \u1|esc_spi_cs|data_out~0_combout  = (\u1|esc_spi_cs|always0~1_combout  & ((\u1|esc_spi_cs|always0~0_combout  & (!\u1|nios|cpu|d_writedata [0])) # (!\u1|esc_spi_cs|always0~0_combout  & ((\u1|esc_spi_cs|data_out~q ))))) # (!\u1|esc_spi_cs|always0~1_combout 
//  & (((\u1|esc_spi_cs|data_out~q ))))

	.dataa(\u1|nios|cpu|d_writedata [0]),
	.datab(\u1|esc_spi_cs|always0~1_combout ),
	.datac(\u1|esc_spi_cs|data_out~q ),
	.datad(\u1|esc_spi_cs|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|data_out~0 .lut_mask = 16'h74F0;
defparam \u1|esc_spi_cs|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \u1|esc_spi_cs|data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_cs|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_cs|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_cs|data_out .is_wysiwyg = "true";
defparam \u1|esc_spi_cs|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cyclone10lp_lcell_comb \u1|esc_spi_cs|readdata[0] (
// Equation(s):
// \u1|esc_spi_cs|readdata [0] = (!\u1|esc_spi_cs|data_out~q  & (!\u1|nios|cpu|W_alu_result [3] & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(\u1|esc_spi_cs|data_out~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|readdata[0] .lut_mask = 16'h0005;
defparam \u1|esc_spi_cs|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_cs|readdata [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[0]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[0]~2_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0])))) # (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~2 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[0]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[0]~1_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~1 .lut_mask = 16'h8A80;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[0]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[0]~3_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[0]~2_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[0]~1_combout ) # ((\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0])))

	.dataa(\u1|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~2_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~3 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [0])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[0]~3_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [0]),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~3_combout ),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4 .lut_mask = 16'hCCFA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N11
dffeas \u1|nios|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~2_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|W_rf_wr_data[0]~1_combout ) # ((\u1|nios|cpu|W_rf_wr_data[0]~0_combout ))))

	.dataa(\u1|nios|cpu|W_rf_wr_data[0]~1_combout ),
	.datab(\u1|nios|cpu|W_rf_wr_data[0]~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~2 .lut_mask = 16'hFE0E;
defparam \u1|nios|cpu|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[6]~17 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[6]~17_combout  = (!\u1|nios|cpu|E_src2[8]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [12]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|E_src2[8]~15_combout ),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[6]~17 .lut_mask = 16'h0E02;
defparam \u1|nios|cpu|R_src2_lo[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \u1|nios|cpu|E_src2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[6]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~31 (
// Equation(s):
// \u1|nios|cpu|Add1~31_combout  = \u1|nios|cpu|E_src2 [6] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~31 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[6]~11 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[6]~11_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[6]~13_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~32_combout ))

	.dataa(\u1|nios|cpu|Add1~32_combout ),
	.datab(\u1|nios|cpu|E_logic_result[6]~13_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[6]~11 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \u1|nios|cpu|W_alu_result[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[6]~11_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal5~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal5~1_combout  = (\u1|nios|cpu|W_alu_result [6] & (!\u1|nios|cpu|W_alu_result [5] & (!\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal5~1 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|router|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout  = (\u1|nios|cpu|W_alu_result [6]) # (((\u1|nios|cpu|W_alu_result [5] & \u1|nios|cpu|W_alu_result [4])) # (!\u1|mm_interconnect_0|router|Equal2~2_combout ))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~0 .lut_mask = 16'hEAFF;
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src1_valid~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout  = (!\u1|mm_interconnect_0|router|Equal5~1_combout  & (!\u1|mm_interconnect_0|router|always1~1_combout  & (\u1|mm_interconnect_0|router|Equal1~1_combout  & 
// \u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal5~1_combout ),
	.datab(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~1 .lut_mask = 16'h1000;
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src1_valid~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src1_valid~2_combout  = (\u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout  & \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout )

	.dataa(\u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src1_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~2 .lut_mask = 16'h8888;
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # 
// (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|update_grant~0 .lut_mask = 16'h00A8;
defparam \u1|mm_interconnect_0|cmd_mux_001|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout  = !\u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N29
dffeas \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout  = (\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout )) # (!\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & 
// ((!\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|update_grant~1 .lut_mask = 16'hA0AF;
defparam \u1|mm_interconnect_0|cmd_mux_001|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout  = (\u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout  & ((\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ) # 
// ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & \u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 .lut_mask = 16'hEA00;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout  = !\u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|src1_valid~2_combout  & (((!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  & \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1])) # 
// (!\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0])))

	.dataa(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|src1_valid~2_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .lut_mask = 16'h40CC;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  & (\u1|mm_interconnect_0|router|Equal3~0_combout  & 
// !\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'h0040;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = (\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout  & 
// !\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|src1_valid~1_combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'hCCEC;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & ((\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ) # 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ) # (\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3 .lut_mask = 16'hF0E0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # 
// ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout  & \u1|nios|cpu|d_write~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~3_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 .lut_mask = 16'hC8C0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N1
dffeas \u1|mm_interconnect_0|nios_data_master_translator|write_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cyclone10lp_lcell_comb \u1|led|always0~1 (
// Equation(s):
// \u1|led|always0~1_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & \u1|nios|cpu|d_write~q )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|led|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~1 .lut_mask = 16'h3300;
defparam \u1|led|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & ((\u1|led|always0~1_combout ) # ((!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// \u1|nios|cpu|d_read~q ))))

	.dataa(\u1|led|always0~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'hBA00;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  & !\u1|mm_interconnect_0|router|Equal1~1_combout )

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src0_valid~0 .lut_mask = 16'h00AA;
defparam \u1|mm_interconnect_0|cmd_demux|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout  = (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout  & ((\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]) # ((!\u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout  & 
// !\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1 .lut_mask = 16'hF100;
defparam \u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \u1|mm_interconnect_0|cmd_mux|saved_grant[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ))) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|cmd_mux|saved_grant [1]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0CC;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N25
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux|src1_valid~0 .lut_mask = 16'hC000;
defparam \u1|mm_interconnect_0|rsp_demux|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|i_read_nxt~0 (
// Equation(s):
// \u1|nios|cpu|i_read_nxt~0_combout  = (!\u1|nios|cpu|W_valid~q  & ((\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((\u1|nios|cpu|i_read~q ) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|W_valid~q ),
	.datab(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|i_read~q ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|i_read_nxt~0 .lut_mask = 16'h5554;
defparam \u1|nios|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \u1|nios|cpu|i_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|i_read .is_wysiwyg = "true";
defparam \u1|nios|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .lut_mask = 16'h0044;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout  = (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (((\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout )))) # 
// (!\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .lut_mask = 16'hD1C0;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout  = (\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ) # ((!\u1|nios|cpu|i_read~q  & (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  
// & \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout )))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .lut_mask = 16'hBAAA;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout  = (\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout  & (!\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// !\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 .lut_mask = 16'h000C;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  = (!\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q  & (!\u1|nios|cpu|i_read~q  & (\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q  & 
// !\u1|mm_interconnect_0|router_001|Equal1~1_combout )))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|hold_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2 .lut_mask = 16'h0010;
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout  = (\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  & ((\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]) # ((!\u1|mm_interconnect_0|cmd_demux|src1_valid~2_combout  & 
// !\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|src1_valid~2_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .lut_mask = 16'hAA02;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \u1|mm_interconnect_0|cmd_mux_001|saved_grant[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N27
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75]~q ))) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0CC;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q  & (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q  & \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_valid~0 (
// Equation(s):
// \u1|nios|cpu|F_valid~0_combout  = (!\u1|nios|cpu|i_read~q  & ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # (\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|i_read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_valid~0 .lut_mask = 16'h00FC;
defparam \u1|nios|cpu|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \u1|nios|cpu|D_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_valid~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_valid~feeder (
// Equation(s):
// \u1|nios|cpu|R_valid~feeder_combout  = \u1|nios|cpu|D_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_valid~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|R_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N19
dffeas \u1|nios|cpu|R_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout  = (\u1|nios|cpu|E_new_inst~q  & \u1|nios|cpu|R_ctrl_ld~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_new_inst~q ),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \u1|nios|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_waiting_for_data~q  & (((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ) # (!\u1|nios|cpu|d_read~q )))) # (!\u1|nios|cpu|av_ld_waiting_for_data~q  & 
// (\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ))

	.dataa(\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|av_ld_waiting_for_data~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hCAFA;
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~3 (
// Equation(s):
// \u1|nios|cpu|E_stall~3_combout  = (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ) # ((!\u1|nios|cpu|D_ctrl_mem32~0_combout  & \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datad(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~3 .lut_mask = 16'hCC40;
defparam \u1|nios|cpu|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~4 (
// Equation(s):
// \u1|nios|cpu|E_stall~4_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|E_stall~3_combout ) # ((\u1|nios|cpu|E_new_inst~q )))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|E_new_inst~q  & \u1|nios|cpu|R_ctrl_st~q ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_stall~3_combout ),
	.datac(\u1|nios|cpu|E_new_inst~q ),
	.datad(\u1|nios|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~4 .lut_mask = 16'hF8A8;
defparam \u1|nios|cpu|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[0]~5_combout  = \u1|nios|cpu|E_shift_rot_cnt [0] $ (VCC)
// \u1|nios|cpu|E_shift_rot_cnt[0]~6  = CARRY(\u1|nios|cpu|E_shift_rot_cnt [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \u1|nios|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ),
	.asdata(\u1|nios|cpu|E_src2 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[1]~7_combout  = (\u1|nios|cpu|E_shift_rot_cnt [1] & (\u1|nios|cpu|E_shift_rot_cnt[0]~6  & VCC)) # (!\u1|nios|cpu|E_shift_rot_cnt [1] & (!\u1|nios|cpu|E_shift_rot_cnt[0]~6 ))
// \u1|nios|cpu|E_shift_rot_cnt[1]~8  = CARRY((!\u1|nios|cpu|E_shift_rot_cnt [1] & !\u1|nios|cpu|E_shift_rot_cnt[0]~6 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[0]~6 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \u1|nios|cpu|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \u1|nios|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ),
	.asdata(\u1|nios|cpu|E_src2 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[2]~9_combout  = (\u1|nios|cpu|E_shift_rot_cnt [2] & ((GND) # (!\u1|nios|cpu|E_shift_rot_cnt[1]~8 ))) # (!\u1|nios|cpu|E_shift_rot_cnt [2] & (\u1|nios|cpu|E_shift_rot_cnt[1]~8  $ (GND)))
// \u1|nios|cpu|E_shift_rot_cnt[2]~10  = CARRY((\u1|nios|cpu|E_shift_rot_cnt [2]) # (!\u1|nios|cpu|E_shift_rot_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[1]~8 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \u1|nios|cpu|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \u1|nios|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ),
	.asdata(\u1|nios|cpu|E_src2 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[3]~11_combout  = (\u1|nios|cpu|E_shift_rot_cnt [3] & (\u1|nios|cpu|E_shift_rot_cnt[2]~10  & VCC)) # (!\u1|nios|cpu|E_shift_rot_cnt [3] & (!\u1|nios|cpu|E_shift_rot_cnt[2]~10 ))
// \u1|nios|cpu|E_shift_rot_cnt[3]~12  = CARRY((!\u1|nios|cpu|E_shift_rot_cnt [3] & !\u1|nios|cpu|E_shift_rot_cnt[2]~10 ))

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[2]~10 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[3]~11 .lut_mask = 16'hA505;
defparam \u1|nios|cpu|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \u1|nios|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ),
	.asdata(\u1|nios|cpu|E_src2 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[4]~13_combout  = \u1|nios|cpu|E_shift_rot_cnt [4] $ (\u1|nios|cpu|E_shift_rot_cnt[3]~12 )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[3]~12 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[4]~13 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \u1|nios|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ),
	.asdata(\u1|nios|cpu|E_src2 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~1 (
// Equation(s):
// \u1|nios|cpu|E_stall~1_combout  = (\u1|nios|cpu|E_shift_rot_cnt [4]) # (\u1|nios|cpu|E_shift_rot_cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~1 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~0 (
// Equation(s):
// \u1|nios|cpu|E_stall~0_combout  = (\u1|nios|cpu|E_new_inst~q ) # ((\u1|nios|cpu|E_shift_rot_cnt [1]) # ((\u1|nios|cpu|E_shift_rot_cnt [2]) # (\u1|nios|cpu|E_shift_rot_cnt [0])))

	.dataa(\u1|nios|cpu|E_new_inst~q ),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.datac(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~0 .lut_mask = 16'hFFFE;
defparam \u1|nios|cpu|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~2 (
// Equation(s):
// \u1|nios|cpu|E_stall~2_combout  = (\u1|nios|cpu|R_ctrl_shift_rot~q  & (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|E_stall~1_combout ) # (\u1|nios|cpu|E_stall~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|E_stall~1_combout ),
	.datad(\u1|nios|cpu|E_stall~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~2 .lut_mask = 16'h8880;
defparam \u1|nios|cpu|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~5 (
// Equation(s):
// \u1|nios|cpu|E_stall~5_combout  = (\u1|nios|cpu|E_stall~4_combout ) # ((\u1|nios|cpu|E_stall~2_combout ) # ((\u1|nios|cpu|d_write~q  & \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout )))

	.dataa(\u1|nios|cpu|d_write~q ),
	.datab(\u1|nios|cpu|E_stall~4_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datad(\u1|nios|cpu|E_stall~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~5 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|E_stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_valid_from_R~0 (
// Equation(s):
// \u1|nios|cpu|E_valid_from_R~0_combout  = (\u1|nios|cpu|R_valid~q ) # (\u1|nios|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_valid~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_stall~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_valid_from_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_valid_from_R~0 .lut_mask = 16'hFFCC;
defparam \u1|nios|cpu|E_valid_from_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \u1|nios|cpu|E_valid_from_R (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_valid~0 (
// Equation(s):
// \u1|nios|cpu|W_valid~0_combout  = (\u1|nios|cpu|E_valid_from_R~q  & !\u1|nios|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_stall~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_valid~0 .lut_mask = 16'h00CC;
defparam \u1|nios|cpu|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \u1|nios|cpu|W_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~18 (
// Equation(s):
// \u1|nios|cpu|Equal0~18_combout  = (!\u1|nios|cpu|D_dst_regnum[2]~3_combout  & (!\u1|nios|cpu|D_dst_regnum[3]~5_combout  & (!\u1|nios|cpu|D_dst_regnum[0]~4_combout  & !\u1|nios|cpu|D_dst_regnum[1]~1_combout )))

	.dataa(\u1|nios|cpu|D_dst_regnum[2]~3_combout ),
	.datab(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.datac(\u1|nios|cpu|D_dst_regnum[0]~4_combout ),
	.datad(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~18 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~1 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~1_combout  = (\u1|nios|cpu|Equal0~13_combout ) # ((\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|R_ctrl_br_nxt~0_combout  & \u1|nios|cpu|D_iw [2])))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|Equal0~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~1 .lut_mask = 16'hFF20;
defparam \u1|nios|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~0_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~11_combout ) # ((!\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~12_combout ))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|Equal0~12_combout ),
	.datad(\u1|nios|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~0 .lut_mask = 16'h5510;
defparam \u1|nios|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~2 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~2_combout  = (!\u1|nios|cpu|D_wr_dst_reg~1_combout  & (!\u1|nios|cpu|D_wr_dst_reg~0_combout  & ((\u1|nios|cpu|D_dst_regnum[4]~6_combout ) # (!\u1|nios|cpu|Equal0~18_combout ))))

	.dataa(\u1|nios|cpu|Equal0~18_combout ),
	.datab(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.datac(\u1|nios|cpu|D_wr_dst_reg~1_combout ),
	.datad(\u1|nios|cpu|D_wr_dst_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~2 .lut_mask = 16'h000D;
defparam \u1|nios|cpu|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N3
dffeas \u1|nios|cpu|R_wr_dst_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_wr_dst_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wren (
// Equation(s):
// \u1|nios|cpu|W_rf_wren~combout  = (\u1|rst_controller|r_sync_rst~q ) # ((\u1|nios|cpu|W_valid~q  & \u1|nios|cpu|R_wr_dst_reg~q ))

	.dataa(\u1|nios|cpu|W_valid~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_wr_dst_reg~q ),
	.datad(\u1|rst_controller|r_sync_rst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wren .lut_mask = 16'hFFA0;
defparam \u1|nios|cpu|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \u1|nios|cpu|d_writedata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cyclone10lp_lcell_comb \u1|led|always0~2 (
// Equation(s):
// \u1|led|always0~2_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & (!\u1|esc_spi_cs|Equal0~0_combout  & \u1|led|always0~1_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|esc_spi_cs|Equal0~0_combout ),
	.datad(\u1|led|always0~1_combout ),
	.cin(gnd),
	.combout(\u1|led|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~2 .lut_mask = 16'h0100;
defparam \u1|led|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cyclone10lp_lcell_comb \u1|led|data_out~0 (
// Equation(s):
// \u1|led|data_out~0_combout  = (\u1|led|always0~0_combout  & ((\u1|led|always0~2_combout  & (\u1|nios|cpu|d_writedata [0])) # (!\u1|led|always0~2_combout  & ((\u1|led|data_out~q ))))) # (!\u1|led|always0~0_combout  & (((\u1|led|data_out~q ))))

	.dataa(\u1|nios|cpu|d_writedata [0]),
	.datab(\u1|led|always0~0_combout ),
	.datac(\u1|led|data_out~q ),
	.datad(\u1|led|always0~2_combout ),
	.cin(gnd),
	.combout(\u1|led|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|data_out~0 .lut_mask = 16'hB8F0;
defparam \u1|led|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \u1|led|data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|led|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|led|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|led|data_out .is_wysiwyg = "true";
defparam \u1|led|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cyclone10lp_lcell_comb \u1|esc_spi|Equal9~1 (
// Equation(s):
// \u1|esc_spi|Equal9~1_combout  = ((!\u1|esc_spi|Equal9~0_combout ) # (!\u1|esc_spi|state [0])) # (!\u1|esc_spi|state [4])

	.dataa(\u1|esc_spi|state [4]),
	.datab(gnd),
	.datac(\u1|esc_spi|state [0]),
	.datad(\u1|esc_spi|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal9~1 .lut_mask = 16'h5FFF;
defparam \u1|esc_spi|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \u1|esc_spi|stateZero (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Equal9~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|stateZero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|stateZero .is_wysiwyg = "true";
defparam \u1|esc_spi|stateZero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cyclone10lp_lcell_comb \u1|esc_spi|SS_n~0 (
// Equation(s):
// \u1|esc_spi|SS_n~0_combout  = (\u1|esc_spi|spi_slave_select_reg [0]) # ((!\u1|esc_spi|SSO_reg~q  & ((!\u1|esc_spi|stateZero~q ) # (!\u1|esc_spi|transmitting~q ))))

	.dataa(\u1|esc_spi|SSO_reg~q ),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [0]),
	.datad(\u1|esc_spi|stateZero~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|SS_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SS_n~0 .lut_mask = 16'hF1F5;
defparam \u1|esc_spi|SS_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cyclone10lp_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y37_N1
cyclone10lp_io_ibuf \reserved_reset_n~input (
	.i(reserved_reset_n),
	.ibar(gnd),
	.o(\reserved_reset_n~input_o ));
// synopsys translate_off
defparam \reserved_reset_n~input .bus_hold = "false";
defparam \reserved_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
