<profile>

<section name = "Vivado HLS Report for 'Mul184'" level="0">
<item name = "Date">Wed Dec  5 01:56:09 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Haaris</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.670, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 66561, 1, 66561, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 66560, 3 ~ 260, -, -, 0 ~ 256, no</column>
<column name=" + loop_width">0, 257, 3, 1, 1, 0 ~ 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 126</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 117</column>
<column name="Register">-, -, 200, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Haaris_Core_mul_mxdS_U173">Haaris_Core_mul_mxdS, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_114_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_125_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond7_i_i_fu_109_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_i_i_fu_120_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="dst_data_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="src1_cols_V_blk_n">9, 2, 1, 2</column>
<column name="src1_data_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="src1_rows_V_blk_n">9, 2, 1, 2</column>
<column name="src2_data_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_6_reg_98">9, 2, 32, 64</column>
<column name="t_V_reg_87">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="cols_V_reg_153">32, 0, 32, 0</column>
<column name="exitcond_i_i_reg_167">1, 0, 1, 0</column>
<column name="exitcond_i_i_reg_167_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_V_reg_162">32, 0, 32, 0</column>
<column name="rows_V_reg_148">32, 0, 32, 0</column>
<column name="t_V_6_reg_98">32, 0, 32, 0</column>
<column name="t_V_reg_87">32, 0, 32, 0</column>
<column name="tmp_V_7_reg_176">15, 0, 15, 0</column>
<column name="tmp_V_reg_181">15, 0, 15, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mul184, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mul184, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mul184, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mul184, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mul184, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mul184, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mul184, return value</column>
<column name="src1_rows_V_dout">in, 32, ap_fifo, src1_rows_V, pointer</column>
<column name="src1_rows_V_empty_n">in, 1, ap_fifo, src1_rows_V, pointer</column>
<column name="src1_rows_V_read">out, 1, ap_fifo, src1_rows_V, pointer</column>
<column name="src1_cols_V_dout">in, 32, ap_fifo, src1_cols_V, pointer</column>
<column name="src1_cols_V_empty_n">in, 1, ap_fifo, src1_cols_V, pointer</column>
<column name="src1_cols_V_read">out, 1, ap_fifo, src1_cols_V, pointer</column>
<column name="src1_data_stream_V_V_dout">in, 15, ap_fifo, src1_data_stream_V_V, pointer</column>
<column name="src1_data_stream_V_V_empty_n">in, 1, ap_fifo, src1_data_stream_V_V, pointer</column>
<column name="src1_data_stream_V_V_read">out, 1, ap_fifo, src1_data_stream_V_V, pointer</column>
<column name="src2_data_stream_V_V_dout">in, 15, ap_fifo, src2_data_stream_V_V, pointer</column>
<column name="src2_data_stream_V_V_empty_n">in, 1, ap_fifo, src2_data_stream_V_V, pointer</column>
<column name="src2_data_stream_V_V_read">out, 1, ap_fifo, src2_data_stream_V_V, pointer</column>
<column name="dst_data_stream_V_V_din">out, 35, ap_fifo, dst_data_stream_V_V, pointer</column>
<column name="dst_data_stream_V_V_full_n">in, 1, ap_fifo, dst_data_stream_V_V, pointer</column>
<column name="dst_data_stream_V_V_write">out, 1, ap_fifo, dst_data_stream_V_V, pointer</column>
</table>
</item>
</section>
</profile>
