SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Tue Oct 15 10:37:59 2024
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n fifo_mac_frame_2048x10 -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ebfifo -sync_mode -depth 2048 -width 10 -no_enable -pe -1 -pf -1 -sync_reset 
    Circuit name     : fifo_mac_frame_2048x10
    Module type      : fifoblk
    Module Version   : 5.1
    Ports            : 
    Inputs       : Data[9:0], Clock, WrEn, RdEn, Reset
    Outputs      : Q[9:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : fifo_mac_frame_2048x10.edn
    Verilog output   : fifo_mac_frame_2048x10.v
    Verilog template : fifo_mac_frame_2048x10_tmpl.v
    Verilog testbench: tb_fifo_mac_frame_2048x10_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo_mac_frame_2048x10.srp
    Estimated Resource Usage:
            LUT : 80
            EBR : 2
            Reg : 38
  
END   SCUBA Module Synthesis

