digraph G {
compound=true
label="Black edges - dataflow, red edges - control flow"
"t775" [label="  %t775 = alloca %struct.xf_accel_utils*, align 8"]
"t776" [label="  %t776 = alloca %class.ap_uint*, align 8"]
"t777" [label="  %t777 = alloca %\"class.hls::stream\"*, align 8"]
"t778" [label="  %t778 = alloca i32, align 4"]
"t779" [label="  %t779 = alloca i32, align 4"]
"pixel_width" [label="  %pixel_width = alloca i32, align 4"]
"loop_count" [label="  %loop_count = alloca i32, align 4"]
"i" [label="  %i = alloca i32, align 4"]
"_1" [label="  store %struct.xf_accel_utils* %this_, %struct.xf_accel_utils** %t775, align 8"]
"_2" [label="  store %class.ap_uint* %srcPtr, %class.ap_uint** %t776, align 8"]
"_3" [label="  store %\"class.hls::stream\"* %dstStrm, %\"class.hls::stream\"** %t777, align 8"]
"_4" [label="  store i32 %rows, i32* %t778, align 4"]
"_5" [label="  store i32 %cols, i32* %t779, align 4"]
"_6" [label="  store i32 8, i32* %pixel_width, align 4"]
"t780" [label="  %t780 = load i32* %t778, align 4"]
"t781" [label="  %t781 = load i32* %t779, align 4"]
"t782" [label="  %t782 = mul nsw i32 %t780, %t781"]
"t783" [label="  %t783 = load i32* %pixel_width, align 4"]
"t784" [label="  %t784 = mul nsw i32 %t782, %t783"]
"t785" [label="  %t785 = add nsw i32 %t784, 256"]
"t786" [label="  %t786 = sub nsw i32 %t785, 1"]
"t787" [label="  %t787 = sdiv i32 %t786, 256"]
"_7" [label="  store i32 %t787, i32* %loop_count, align 4"]
"_8" [label="  store i32 0, i32* %i, align 4"]
"_9" [label="  br label %1"]
"unk_block_1" -> "t775"[color=red]
"i32 1" -> "t775"
"t775" -> "t776"[color=red weight=2]
"i32 1" -> "t776"
"t776" -> "t777"[color=red weight=2]
"i32 1" -> "t777"
"t777" -> "t778"[color=red weight=2]
"i32 1" -> "t778"
"t778" -> "t779"[color=red weight=2]
"i32 1" -> "t779"
"t779" -> "pixel_width"[color=red weight=2]
"i32 1" -> "pixel_width"
"pixel_width" -> "loop_count"[color=red weight=2]
"i32 1" -> "loop_count"
"loop_count" -> "i"[color=red weight=2]
"i32 1" -> "i"
"i" -> "_1"[color=red weight=2]
"this_" -> "_1"
"t775" -> "_1"
"_1" -> "_2"[color=red weight=2]
"srcPtr" -> "_2"
"t776" -> "_2"
"_2" -> "_3"[color=red weight=2]
"dstStrm" -> "_3"
"t777" -> "_3"
"_3" -> "_4"[color=red weight=2]
"rows" -> "_4"
"t778" -> "_4"
"_4" -> "_5"[color=red weight=2]
"cols" -> "_5"
"t779" -> "_5"
"_5" -> "_6"[color=red weight=2]
"i32 8" -> "_6"
"pixel_width" -> "_6"
"_6" -> "t780"[color=red weight=2]
"t778" -> "t780"
"t780" -> "t781"[color=red weight=2]
"t779" -> "t781"
"t781" -> "t782"[color=red weight=2]
"t780" -> "t782"
"t781" -> "t782"
"t782" -> "t783"[color=red weight=2]
"pixel_width" -> "t783"
"t783" -> "t784"[color=red weight=2]
"t782" -> "t784"
"t783" -> "t784"
"t784" -> "t785"[color=red weight=2]
"t784" -> "t785"
"i32 256" -> "t785"
"t785" -> "t786"[color=red weight=2]
"t785" -> "t786"
"i32 1" -> "t786"
"t786" -> "t787"[color=red weight=2]
"t786" -> "t787"
"i32 256" -> "t787"
"t787" -> "_7"[color=red weight=2]
"t787" -> "_7"
"loop_count" -> "_7"
"_7" -> "_8"[color=red weight=2]
"i32 0" -> "_8"
"i" -> "_8"
"_8" -> "_9"[color=red weight=2]
"_9" -> ""[color=red]

"t788" [label="  %t788 = load i32* %i, align 4"]
"t789" [label="  %t789 = load i32* %loop_count, align 4"]
"t790" [label="  %t790 = icmp slt i32 %t788, %t789"]
"_10" [label="  br i1 %t790, label %2, label %4"]
"unk_block_2" -> "t788"[color=red]
"i" -> "t788"
"t788" -> "t789"[color=red weight=2]
"loop_count" -> "t789"
"t789" -> "t790"[color=red weight=2]
"t788" -> "t790"
"t789" -> "t790"
"t790" -> "_10"[color=red weight=2]
"t790" -> "_10"
"_10" -> ""[color=red]
"_10" -> ""[color=red]

"t791" [label="  %t791 = load %\"class.hls::stream\"** %t777, align 8"]
"t792" [label="  %t792 = load i32* %i, align 4"]
"t793" [label="  %t793 = sext i32 %t792 to i64"]
"t794" [label="  %t794 = load %class.ap_uint** %t776, align 8"]
"t795" [label="  %t795 = getelementptr inbounds %class.ap_uint* %t794, i64 %t793"]
"_11" [label="  call void @_ZN3hls6streamI7ap_uintILi256EEE5writeERKS2_(%\"class.hls::stream\"* %t791, %class.ap_uint* %t795)"]
"_12" [label="  br label %3"]
"unk_block_3" -> "t791"[color=red]
"t777" -> "t791"
"t791" -> "t792"[color=red weight=2]
"i" -> "t792"
"t792" -> "t793"[color=red weight=2]
"t792" -> "t793"
"t793" -> "t794"[color=red weight=2]
"t776" -> "t794"
"t794" -> "t795"[color=red weight=2]
"t794" -> "t795"
"t793" -> "t795"
"t795" -> "_11"[color=red weight=2]
"t791" -> "_11"
"t795" -> "_11"
"_ZN3hls6streamI7ap_uintILi256EEE5writeERKS2_" -> "_11"
"_11" -> "_12"[color=red weight=2]
"_12" -> ""[color=red]

"t796" [label="  %t796 = load i32* %i, align 4"]
"t797" [label="  %t797 = add nsw i32 %t796, 1"]
"_13" [label="  store i32 %t797, i32* %i, align 4"]
"_14" [label="  br label %1"]
"unk_block_4" -> "t796"[color=red]
"i" -> "t796"
"t796" -> "t797"[color=red weight=2]
"t796" -> "t797"
"i32 1" -> "t797"
"t797" -> "_13"[color=red weight=2]
"t797" -> "_13"
"i" -> "_13"
"_13" -> "_14"[color=red weight=2]
"_14" -> ""[color=red]

"_15" [label="  ret void"]
"unk_block_5" -> "_15"[color=red]

}
