/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_o_ddr_primitive_inst(out, \$iopadmap$data_input , \$auto$rs_design_edit.cc:572:execute$465 , \$auto$rs_design_edit.cc:572:execute$464 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 , \$auto$rs_design_edit.cc:572:execute$462 , \$auto$rs_design_edit.cc:572:execute$461 , \$auto$rs_design_edit.cc:572:execute$463 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 , \$auto$clkbufmap.cc:298:execute$451 );
  output \$auto$rs_design_edit.cc:572:execute$462 ;
  output \$auto$rs_design_edit.cc:572:execute$461 ;
  input \$auto$clkbufmap.cc:298:execute$451 ;
  output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 ;
  input [1:0] \$iopadmap$data_input ;
  output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 ;
  output \$auto$rs_design_edit.cc:572:execute$464 ;
  output \$auto$rs_design_edit.cc:572:execute$465 ;
  input \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ;
  output [1:0] out;
  output \$auto$rs_design_edit.cc:572:execute$463 ;
  input \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ;
  wire \$auto$rs_design_edit.cc:572:execute$462 ;
  wire \$auto$rs_design_edit.cc:572:execute$461 ;
  wire \$abc$198$li0_li0 ;
  wire \$abc$198$li1_li1 ;
  wire \$auto$clkbufmap.cc:298:execute$451 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 ;
  wire [1:0] \$iopadmap$data_input ;
  wire \$iopadmap$enable ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 ;
  wire \$iopadmap$reset ;
  wire \$auto$rs_design_edit.cc:572:execute$464 ;
  wire \$auto$rs_design_edit.cc:572:execute$465 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:9.13-9.16" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:9.13-9.16" *)
  wire [1:0] out;
  wire \$auto$rs_design_edit.cc:572:execute$463 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$198$auto$blifparse.cc:362:parse_blif$199  (
    .C(\$auto$clkbufmap.cc:298:execute$451 ),
    .D(\$abc$198$li0_li0 ),
    .E(1'h1),
    .Q(out[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$198$auto$blifparse.cc:362:parse_blif$200  (
    .C(\$auto$clkbufmap.cc:298:execute$451 ),
    .D(\$abc$198$li1_li1 ),
    .E(1'h1),
    .Q(out[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$446$auto$blifparse.cc:515:parse_blif$447  (
    .A({ \$iopadmap$data_input [0], \$iopadmap$reset  }),
    .Y(\$abc$198$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$446$auto$blifparse.cc:515:parse_blif$448  (
    .A({ \$iopadmap$data_input [1], \$iopadmap$reset  }),
    .Y(\$abc$198$li1_li1 )
  );
  assign \$auto$rs_design_edit.cc:572:execute$461  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$462  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$463  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$464  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$465  = 1'h1;
  assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ;
  assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ;
endmodule
