git clone --depth 1 --no-tags https://github.com/bpeng216/custom-6502-processor.git f:/verilog_sva_gh_scraper/data/full_repos/615604503
git clone --depth 1 --no-tags https://github.com/tejashwar27/hdl_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/615635195
git clone --depth 1 --no-tags https://github.com/cuikaixiang/axi_stream_insert_header_ckx.git f:/verilog_sva_gh_scraper/data/full_repos/614154191
git clone --depth 1 --no-tags https://github.com/harshmhta/CPU-Pipeline-Forwarding.git f:/verilog_sva_gh_scraper/data/full_repos/614245232
git clone --depth 1 --no-tags https://github.com/InternetUnexplorer/abc9-example.git f:/verilog_sva_gh_scraper/data/full_repos/614107204
git clone --depth 1 --no-tags https://github.com/yasarkerem/Eggtimer.git f:/verilog_sva_gh_scraper/data/full_repos/614047440
git clone --depth 1 --no-tags https://github.com/asreed666/VGAFriday.git f:/verilog_sva_gh_scraper/data/full_repos/612130036
git clone --depth 1 --no-tags https://github.com/OptimalKnight/VendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/612928169
git clone --depth 1 --no-tags https://github.com/ChiaN-Yang/Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/612093333
git clone --depth 1 --no-tags https://github.com/kongyinkongyinkongyin/test.git f:/verilog_sva_gh_scraper/data/full_repos/612119579
git clone --depth 1 --no-tags https://github.com/twed4692/FPGA_line-follower.git f:/verilog_sva_gh_scraper/data/full_repos/612936887
git clone --depth 1 --no-tags https://github.com/NSabharwal-27/EECS4612_Proj2.git f:/verilog_sva_gh_scraper/data/full_repos/616119075
git clone --depth 1 --no-tags https://github.com/ausar47/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/616473261
git clone --depth 1 --no-tags https://github.com/djmcarthur/cs552-sp23.git f:/verilog_sva_gh_scraper/data/full_repos/616243144
git clone --depth 1 --no-tags https://github.com/mireavmis/ssi.git f:/verilog_sva_gh_scraper/data/full_repos/615990998
git clone --depth 1 --no-tags https://github.com/TUAT-Denno/mips2riscv.git f:/verilog_sva_gh_scraper/data/full_repos/616378188
git clone --depth 1 --no-tags https://github.com/namu00/verilog_uart_module.git f:/verilog_sva_gh_scraper/data/full_repos/618291049
git clone --depth 1 --no-tags https://github.com/Jackray94/Example.git f:/verilog_sva_gh_scraper/data/full_repos/614625628
git clone --depth 1 --no-tags https://github.com/ShaolunWang/MicroprocessorVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/613849769
git clone --depth 1 --no-tags https://github.com/leonghuenweng/MouseAudioDisplay.git f:/verilog_sva_gh_scraper/data/full_repos/614659724
git clone --depth 1 --no-tags https://github.com/AarnavNagariya/64-bit-x86-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/618335240
git clone --depth 1 --no-tags https://github.com/Risto97/verilator_cmake_issue.git f:/verilog_sva_gh_scraper/data/full_repos/618818410
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/OneBitAdderHalf.git f:/verilog_sva_gh_scraper/data/full_repos/617015022
git clone --depth 1 --no-tags https://github.com/hsieh672/Pipeline-FIR-Filter-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/616319878
git clone --depth 1 --no-tags https://github.com/andrei-lazarov/FPGA-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/617188228
git clone --depth 1 --no-tags https://github.com/ShadowBOB12345/nes_mappers.git f:/verilog_sva_gh_scraper/data/full_repos/612110846
git clone --depth 1 --no-tags https://github.com/msuadOf/arm-m0.git f:/verilog_sva_gh_scraper/data/full_repos/612943072
git clone --depth 1 --no-tags https://github.com/ViktoriaEmets/Std_rep.git f:/verilog_sva_gh_scraper/data/full_repos/613721199
git clone --depth 1 --no-tags https://github.com/sbasu3/miniature-bassoon.git f:/verilog_sva_gh_scraper/data/full_repos/614457423
git clone --depth 1 --no-tags https://github.com/belongtothenight/FPGAA_Code.git f:/verilog_sva_gh_scraper/data/full_repos/615679736
git clone --depth 1 --no-tags https://github.com/MauricioGGCatellan/MonteCarlo-Hawkes.git f:/verilog_sva_gh_scraper/data/full_repos/615775727
git clone --depth 1 --no-tags https://github.com/KarthikL1729/4-bit-CLA-Design.git f:/verilog_sva_gh_scraper/data/full_repos/612129245
git clone --depth 1 --no-tags https://github.com/homaung/linear-search-circuit-for-practice.git f:/verilog_sva_gh_scraper/data/full_repos/613134285
git clone --depth 1 --no-tags https://github.com/LakshmiNeha-03/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/612519062
git clone --depth 1 --no-tags https://github.com/MrShaTr/deneme.git f:/verilog_sva_gh_scraper/data/full_repos/613503914
git clone --depth 1 --no-tags https://github.com/Gogireddyravikiran/pipelined-vector-processor.git f:/verilog_sva_gh_scraper/data/full_repos/612835689
git clone --depth 1 --no-tags https://github.com/vpspepe/SD2.git f:/verilog_sva_gh_scraper/data/full_repos/618530332
git clone --depth 1 --no-tags https://github.com/yrc40/ico_23.git f:/verilog_sva_gh_scraper/data/full_repos/617260428
git clone --depth 1 --no-tags https://github.com/yannickreiss/TT3_dot_op.git f:/verilog_sva_gh_scraper/data/full_repos/618477832
git clone --depth 1 --no-tags https://github.com/ChaminduS/64bitBoothMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/618690138
git clone --depth 1 --no-tags https://github.com/Mehmet-Emre-Topdal/Comp-Org-Proj-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/618518269
git clone --depth 1 --no-tags https://github.com/Pizmuh/fpga_random_stuff.git f:/verilog_sva_gh_scraper/data/full_repos/618439848
git clone --depth 1 --no-tags https://github.com/GavinKnudsen/HackUSU.git f:/verilog_sva_gh_scraper/data/full_repos/618971675
git clone --depth 1 --no-tags https://github.com/Sumith001/Spi_slave.git f:/verilog_sva_gh_scraper/data/full_repos/612199229
git clone --depth 1 --no-tags https://github.com/apurvparsodia/A-Low-Power-Radix-4-Booth-Multiplier-With-Pre-Encoded-Mechanism.git f:/verilog_sva_gh_scraper/data/full_repos/613382422
git clone --depth 1 --no-tags https://github.com/bdmyakan/FPGA-Implementation-of-Simple-Quality-of-Service-QoS-based-Queuing.git f:/verilog_sva_gh_scraper/data/full_repos/613090877
git clone --depth 1 --no-tags https://github.com/calculusfkyou/logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/613718071
git clone --depth 1 --no-tags https://github.com/Benjamin-Teng/HDLbits_Output_Zero.git f:/verilog_sva_gh_scraper/data/full_repos/613862131
git clone --depth 1 --no-tags https://github.com/ked-source/MIPS-Processor-Forwarding.git f:/verilog_sva_gh_scraper/data/full_repos/613918084
git clone --depth 1 --no-tags https://github.com/kudu-G/Alu-with-flags.git f:/verilog_sva_gh_scraper/data/full_repos/613129958
git clone --depth 1 --no-tags https://github.com/Vineethjaisal/Questa-Sim.git f:/verilog_sva_gh_scraper/data/full_repos/613005578
git clone --depth 1 --no-tags https://github.com/singleApo/BUAA_CO_2022.git f:/verilog_sva_gh_scraper/data/full_repos/615115335
git clone --depth 1 --no-tags https://github.com/nguynnhoang/Bound-Flasher-VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/612651632
git clone --depth 1 --no-tags https://github.com/dongvanduy/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/612319873
git clone --depth 1 --no-tags https://github.com/youwei0505/M_2016_LBP.git f:/verilog_sva_gh_scraper/data/full_repos/617441933
git clone --depth 1 --no-tags https://github.com/Chuliu12345/verilog_lock.git f:/verilog_sva_gh_scraper/data/full_repos/617302909
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Registers.git f:/verilog_sva_gh_scraper/data/full_repos/618069949
git clone --depth 1 --no-tags https://github.com/ArianaStanescu/OC-booth-clk.git f:/verilog_sva_gh_scraper/data/full_repos/618128826
git clone --depth 1 --no-tags https://github.com/FlynnHHH/DigitalCircuits.git f:/verilog_sva_gh_scraper/data/full_repos/618409403
git clone --depth 1 --no-tags https://github.com/heyeger/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/613159327
git clone --depth 1 --no-tags https://github.com/Rebabit/Digital-Logic-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/616802314
git clone --depth 1 --no-tags https://github.com/Willy0921/NYCU_2022_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/616436916
git clone --depth 1 --no-tags https://github.com/anmol109/RISC-V-core.git f:/verilog_sva_gh_scraper/data/full_repos/616587950
git clone --depth 1 --no-tags https://github.com/pfe-rs/zk-s-2023-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/616662657
git clone --depth 1 --no-tags https://github.com/2wodms/8x8mult.git f:/verilog_sva_gh_scraper/data/full_repos/616774399
git clone --depth 1 --no-tags https://github.com/Hetsoni2002/MIPS_single_cycle_design_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/615642102
git clone --depth 1 --no-tags https://github.com/miloszAlejster/EmbeddedSystemsDemo.git f:/verilog_sva_gh_scraper/data/full_repos/615869641
git clone --depth 1 --no-tags https://github.com/MGalaxy1984/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/617684388
git clone --depth 1 --no-tags https://github.com/kaiqueso/Slot-Machine-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/617551384
git clone --depth 1 --no-tags https://github.com/IsPabin/Pabin_module.git f:/verilog_sva_gh_scraper/data/full_repos/617356221
git clone --depth 1 --no-tags https://github.com/diferential/sc-rv-tt03-block4.git f:/verilog_sva_gh_scraper/data/full_repos/618892525
git clone --depth 1 --no-tags https://github.com/NikoScher/B31DE-Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/615736381
git clone --depth 1 --no-tags https://github.com/retar-kamuy/systemc-examples.git f:/verilog_sva_gh_scraper/data/full_repos/616056373
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/RAM-and-ROM.git f:/verilog_sva_gh_scraper/data/full_repos/612619186
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/SPI-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/613254121
git clone --depth 1 --no-tags https://github.com/EE2026-AY2023/EE2026-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/613206205
git clone --depth 1 --no-tags https://github.com/LakshmiNeha-03/gcd-computation.git f:/verilog_sva_gh_scraper/data/full_repos/612891188
git clone --depth 1 --no-tags https://github.com/Herren-Hsing/Fundamentals-of-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/614691717
git clone --depth 1 --no-tags https://github.com/SuryaTeja770/Wireless-data-transfer-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/614699857
git clone --depth 1 --no-tags https://github.com/bgatusch/firstASIC.git f:/verilog_sva_gh_scraper/data/full_repos/615342043
git clone --depth 1 --no-tags https://github.com/awmiller/efab_carv.git f:/verilog_sva_gh_scraper/data/full_repos/616734569
git clone --depth 1 --no-tags https://github.com/fishop0304/institute_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/616737499
git clone --depth 1 --no-tags https://github.com/Tori0802/VLSI_222_Group9.git f:/verilog_sva_gh_scraper/data/full_repos/616545792
git clone --depth 1 --no-tags https://github.com/iTunSpF/NetlistExtractor.git f:/verilog_sva_gh_scraper/data/full_repos/616417041
git clone --depth 1 --no-tags https://github.com/JunhaoGoo/self_ip.git f:/verilog_sva_gh_scraper/data/full_repos/616792830
git clone --depth 1 --no-tags https://github.com/algofoogle/solo-squash-caravel.git f:/verilog_sva_gh_scraper/data/full_repos/616175021
git clone --depth 1 --no-tags https://github.com/cooper103/SerialDataFPGAGame.git f:/verilog_sva_gh_scraper/data/full_repos/614488490
git clone --depth 1 --no-tags https://github.com/travislgrice/Quartus_Prime_Intro.git f:/verilog_sva_gh_scraper/data/full_repos/614546919
git clone --depth 1 --no-tags https://github.com/Johann-Schmid/flySimulation.git f:/verilog_sva_gh_scraper/data/full_repos/613438558
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2-PacketRoutingInterconnect.git f:/verilog_sva_gh_scraper/data/full_repos/613591210
git clone --depth 1 --no-tags https://github.com/Karthikeya1409/smart-parking-system-.git f:/verilog_sva_gh_scraper/data/full_repos/615700095
git clone --depth 1 --no-tags https://github.com/Stan-future/top_to_verification.git f:/verilog_sva_gh_scraper/data/full_repos/617428324
git clone --depth 1 --no-tags https://github.com/namu00/most_used_modules.git f:/verilog_sva_gh_scraper/data/full_repos/617433461
git clone --depth 1 --no-tags https://github.com/AndresOrionte/Arqui2022-TP3.git f:/verilog_sva_gh_scraper/data/full_repos/618220996
git clone --depth 1 --no-tags https://github.com/VietTran8611/quartus-Automobile-Tail-Light-Control-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/618664696
git clone --depth 1 --no-tags https://github.com/nghiahlh2002/Floating-Point-IEEE-754-Multiplixer.git f:/verilog_sva_gh_scraper/data/full_repos/618910033
git clone --depth 1 --no-tags https://github.com/AkshatShah72/Digital-Electronics-and-CO-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/618892905
git clone --depth 1 --no-tags https://github.com/nghiahlh2002/Hough-Transform.git f:/verilog_sva_gh_scraper/data/full_repos/618885228
git clone --depth 1 --no-tags https://github.com/CTL0303/haps_project.git f:/verilog_sva_gh_scraper/data/full_repos/619147779
git clone --depth 1 --no-tags https://github.com/Sourav158/Multimode-Clock---EC311-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/617609934
