

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Thu Apr 11 17:57:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.900 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filt_Pipeline_VITIS_LOOP_74_2_fu_591  |filt_Pipeline_VITIS_LOOP_74_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    160|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   11|    1862|   2605|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   5132|    -|
|Register         |        -|    -|    8101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   11|    9963|   7897|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    5|       9|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                           |control_s_axi                   |        0|   0|  100|  168|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U14        |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  385|    0|
    |grp_filt_Pipeline_VITIS_LOOP_74_2_fu_591  |filt_Pipeline_VITIS_LOOP_74_2   |        0|   0|  371|  358|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U15         |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U16         |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U17         |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  320|    0|
    |gmem_m_axi_U                              |gmem_m_axi                      |        4|   0|  830|  734|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        4|  11| 1862| 2605|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        2|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_1067_p2    |         +|   0|  0|  39|          32|           2|
    |i_3_fu_1548_p2         |         +|   0|  0|  39|          32|           1|
    |ap_block_state409      |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_fu_1061_p2   |      icmp|   0|  0|  39|          32|          16|
    |ap_block_state2        |        or|   0|  0|   2|           1|           1|
    |i_1_fu_1073_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln9_fu_1081_p3  |    select|   0|  0|   5|           1|           5|
    |running_1_fu_1554_p2   |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 160|         101|          60|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+------+-----------+-----+-----------+
    |                 Name                |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                            |  2693|        816|    1|        816|
    |ap_phi_mux_tmp_last_1_phi_fu_581_p8  |     9|          2|    1|          2|
    |gmem_AWVALID                         |     9|          2|    1|          2|
    |gmem_BREADY                          |     9|          2|    1|          2|
    |gmem_WVALID                          |     9|          2|    1|          2|
    |gmem_blk_n_AR                        |     9|          2|    1|          2|
    |gmem_blk_n_R                         |     9|          2|    1|          2|
    |grp_fu_616_p0                        |    14|          3|   32|         96|
    |grp_fu_616_p1                        |   361|         75|   32|       2400|
    |grp_fu_621_p0                        |   201|         46|   32|       1472|
    |grp_fu_621_p1                        |   401|         80|   32|       2560|
    |grp_fu_627_p0                        |    37|          7|   32|        224|
    |grp_fu_627_p1                        |    93|         19|   32|        608|
    |grp_fu_632_p0                        |    14|          3|   32|         96|
    |grp_fu_632_p1                        |    14|          3|   32|         96|
    |i_fu_320                             |    14|          3|   32|         96|
    |input_r_TDATA_blk_n                  |     9|          2|    1|          2|
    |input_r_TREADY_int_regslice          |    14|          3|    1|          3|
    |output_r_TDATA_blk_n                 |     9|          2|    1|          2|
    |running_reg_567                      |     9|          2|    1|          2|
    |signal_shift_reg_address0            |   435|         86|    7|        602|
    |signal_shift_reg_address1            |   430|         85|    7|        595|
    |signal_shift_reg_d0                  |    81|         17|   32|        544|
    |signal_shift_reg_d1                  |   221|         51|   32|       1632|
    |state_fu_316                         |    14|          3|    3|          9|
    |tmp_last_1_reg_578                   |    14|          3|    1|          3|
    +-------------------------------------+------+-----------+-----+-----------+
    |Total                                |  5132|       1321|  381|      11870|
    +-------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                              |  815|   0|  815|          0|
    |coe_15_reg_1998                                        |   32|   0|   32|          0|
    |coe_16_reg_1988                                        |   32|   0|   32|          0|
    |coe_18_reg_1978                                        |   32|   0|   32|          0|
    |coe_19_reg_1973                                        |   32|   0|   32|          0|
    |coe_20_reg_1968                                        |   32|   0|   32|          0|
    |coe_21_reg_1963                                        |   32|   0|   32|          0|
    |coe_22_reg_1958                                        |   32|   0|   32|          0|
    |coe_23_reg_1953                                        |   32|   0|   32|          0|
    |coe_26_reg_1943                                        |   32|   0|   32|          0|
    |coe_27_reg_1938                                        |   32|   0|   32|          0|
    |coe_28_reg_1933                                        |   32|   0|   32|          0|
    |coe_29_reg_1928                                        |   32|   0|   32|          0|
    |coe_30_reg_1923                                        |   32|   0|   32|          0|
    |coe_31_reg_1918                                        |   32|   0|   32|          0|
    |coe_32_reg_1913                                        |   32|   0|   32|          0|
    |coe_33_reg_1908                                        |   32|   0|   32|          0|
    |coe_34_reg_1903                                        |   32|   0|   32|          0|
    |coe_35_reg_1898                                        |   32|   0|   32|          0|
    |coe_36_reg_1893                                        |   32|   0|   32|          0|
    |coe_37_reg_1888                                        |   32|   0|   32|          0|
    |coe_38_reg_1883                                        |   32|   0|   32|          0|
    |coe_39_reg_1878                                        |   32|   0|   32|          0|
    |coe_40_reg_1873                                        |   32|   0|   32|          0|
    |coe_41_reg_1868                                        |   32|   0|   32|          0|
    |coe_42_reg_1863                                        |   32|   0|   32|          0|
    |coe_43_reg_1858                                        |   32|   0|   32|          0|
    |coe_44_reg_1853                                        |   32|   0|   32|          0|
    |coe_45_reg_1848                                        |   32|   0|   32|          0|
    |coe_46_reg_1843                                        |   32|   0|   32|          0|
    |coe_47_reg_1838                                        |   32|   0|   32|          0|
    |coe_48_reg_1833                                        |   32|   0|   32|          0|
    |coe_49_reg_1828                                        |   32|   0|   32|          0|
    |coe_50_reg_1823                                        |   32|   0|   32|          0|
    |coe_51_reg_1818                                        |   32|   0|   32|          0|
    |coe_52_reg_1813                                        |   32|   0|   32|          0|
    |coe_53_reg_1808                                        |   32|   0|   32|          0|
    |coe_54_reg_1803                                        |   32|   0|   32|          0|
    |coe_55_reg_1798                                        |   32|   0|   32|          0|
    |coe_56_reg_1793                                        |   32|   0|   32|          0|
    |coe_57_reg_1788                                        |   32|   0|   32|          0|
    |coe_58_reg_1783                                        |   32|   0|   32|          0|
    |coe_59_reg_1778                                        |   32|   0|   32|          0|
    |coe_60_reg_1773                                        |   32|   0|   32|          0|
    |coe_61_reg_1768                                        |   32|   0|   32|          0|
    |coe_62_reg_1763                                        |   32|   0|   32|          0|
    |coe_64_reg_1758                                        |   32|   0|   32|          0|
    |coe_65_reg_1753                                        |   32|   0|   32|          0|
    |coe_66_reg_1748                                        |   32|   0|   32|          0|
    |coe_67_reg_1743                                        |   32|   0|   32|          0|
    |coe_68_reg_1738                                        |   32|   0|   32|          0|
    |coe_70_reg_1733                                        |   32|   0|   32|          0|
    |coe_72_reg_1728                                        |   32|   0|   32|          0|
    |coe_74_reg_1723                                        |   32|   0|   32|          0|
    |coe_76_reg_1718                                        |   32|   0|   32|          0|
    |coe_78_reg_1713                                        |   32|   0|   32|          0|
    |coe_80_reg_1708                                        |   32|   0|   32|          0|
    |coe_82_reg_1703                                        |   32|   0|   32|          0|
    |coe_84_reg_1698                                        |   32|   0|   32|          0|
    |coe_86_reg_1693                                        |   32|   0|   32|          0|
    |coe_88_reg_1688                                        |   32|   0|   32|          0|
    |coe_90_reg_1683                                        |   32|   0|   32|          0|
    |coe_92_reg_1678                                        |   32|   0|   32|          0|
    |coe_94_reg_1673                                        |   32|   0|   32|          0|
    |coe_95_reg_1668                                        |   32|   0|   32|          0|
    |coe_96_reg_1663                                        |   32|   0|   32|          0|
    |coe_97_reg_1658                                        |   32|   0|   32|          0|
    |coefs_read_reg_1597                                    |   64|   0|   64|          0|
    |gmem_addr_reg_1608                                     |   64|   0|   64|          0|
    |grp_filt_Pipeline_VITIS_LOOP_74_2_fu_591_ap_start_reg  |    1|   0|    1|          0|
    |i_fu_320                                               |   32|   0|   32|          0|
    |i_load_1_reg_2968                                      |   32|   0|   32|          0|
    |mul1_reg_2373                                          |   32|   0|   32|          0|
    |mul_14_reg_2418                                        |   32|   0|   32|          0|
    |mul_26_reg_2463                                        |   32|   0|   32|          0|
    |mul_27_reg_2383                                        |   32|   0|   32|          0|
    |mul_28_reg_2473                                        |   32|   0|   32|          0|
    |mul_29_reg_2758                                        |   32|   0|   32|          0|
    |mul_30_reg_2483                                        |   32|   0|   32|          0|
    |mul_31_reg_2768                                        |   32|   0|   32|          0|
    |mul_33_reg_2778                                        |   32|   0|   32|          0|
    |mul_34_reg_2498                                        |   32|   0|   32|          0|
    |mul_36_reg_2518                                        |   32|   0|   32|          0|
    |mul_37_reg_2793                                        |   32|   0|   32|          0|
    |mul_38_reg_2533                                        |   32|   0|   32|          0|
    |mul_39_reg_2803                                        |   32|   0|   32|          0|
    |mul_40_reg_2548                                        |   32|   0|   32|          0|
    |mul_42_reg_2568                                        |   32|   0|   32|          0|
    |mul_43_reg_2818                                        |   32|   0|   32|          0|
    |mul_45_reg_2828                                        |   32|   0|   32|          0|
    |mul_46_reg_2598                                        |   32|   0|   32|          0|
    |mul_47_reg_2448                                        |   32|   0|   32|          0|
    |mul_48_reg_2613                                        |   32|   0|   32|          0|
    |mul_50_reg_2623                                        |   32|   0|   32|          0|
    |mul_51_reg_2843                                        |   32|   0|   32|          0|
    |mul_52_reg_2638                                        |   32|   0|   32|          0|
    |mul_54_reg_2653                                        |   32|   0|   32|          0|
    |mul_55_reg_2858                                        |   32|   0|   32|          0|
    |mul_57_reg_2868                                        |   32|   0|   32|          0|
    |mul_58_reg_2668                                        |   32|   0|   32|          0|
    |mul_60_reg_2678                                        |   32|   0|   32|          0|
    |mul_61_reg_2883                                        |   32|   0|   32|          0|
    |mul_62_reg_1993                                        |   32|   0|   32|          0|
    |mul_63_reg_2528                                        |   32|   0|   32|          0|
    |mul_66_reg_2708                                        |   32|   0|   32|          0|
    |mul_67_reg_2558                                        |   32|   0|   32|          0|
    |mul_68_reg_2026                                        |   32|   0|   32|          0|
    |mul_69_reg_2578                                        |   32|   0|   32|          0|
    |mul_70_reg_2048                                        |   32|   0|   32|          0|
    |mul_71_reg_2593                                        |   32|   0|   32|          0|
    |mul_72_reg_2070                                        |   32|   0|   32|          0|
    |mul_74_reg_2092                                        |   32|   0|   32|          0|
    |mul_75_reg_2903                                        |   32|   0|   32|          0|
    |mul_76_reg_2119                                        |   32|   0|   32|          0|
    |mul_78_reg_2146                                        |   32|   0|   32|          0|
    |mul_79_reg_2648                                        |   32|   0|   32|          0|
    |mul_80_reg_2168                                        |   32|   0|   32|          0|
    |mul_81_reg_2918                                        |   32|   0|   32|          0|
    |mul_82_reg_2190                                        |   32|   0|   32|          0|
    |mul_84_reg_2212                                        |   32|   0|   32|          0|
    |mul_85_reg_2933                                        |   32|   0|   32|          0|
    |mul_86_reg_2239                                        |   32|   0|   32|          0|
    |mul_87_reg_2943                                        |   32|   0|   32|          0|
    |mul_88_reg_2261                                        |   32|   0|   32|          0|
    |mul_90_reg_2288                                        |   32|   0|   32|          0|
    |mul_91_reg_2698                                        |   32|   0|   32|          0|
    |mul_92_reg_2315                                        |   32|   0|   32|          0|
    |mul_93_reg_2713                                        |   32|   0|   32|          0|
    |mul_94_reg_2357                                        |   32|   0|   32|          0|
    |mul_96_reg_2388                                        |   32|   0|   32|          0|
    |reg_642                                                |   32|   0|   32|          0|
    |reg_646                                                |   32|   0|   32|          0|
    |reg_650                                                |   32|   0|   32|          0|
    |reg_654                                                |   32|   0|   32|          0|
    |reg_658                                                |   32|   0|   32|          0|
    |reg_662                                                |   32|   0|   32|          0|
    |reg_666                                                |   32|   0|   32|          0|
    |reg_670                                                |   32|   0|   32|          0|
    |reg_674                                                |   32|   0|   32|          0|
    |reg_678                                                |   32|   0|   32|          0|
    |reg_682                                                |   32|   0|   32|          0|
    |reg_686                                                |   32|   0|   32|          0|
    |reg_690                                                |   32|   0|   32|          0|
    |reg_694                                                |   32|   0|   32|          0|
    |reg_698                                                |   32|   0|   32|          0|
    |reg_702                                                |   32|   0|   32|          0|
    |reg_708                                                |   32|   0|   32|          0|
    |reg_714                                                |   32|   0|   32|          0|
    |reg_720                                                |   32|   0|   32|          0|
    |reg_726                                                |   32|   0|   32|          0|
    |reg_732                                                |   32|   0|   32|          0|
    |reg_738                                                |   32|   0|   32|          0|
    |reg_744                                                |   32|   0|   32|          0|
    |reg_751                                                |   32|   0|   32|          0|
    |reg_757                                                |   32|   0|   32|          0|
    |reg_764                                                |   32|   0|   32|          0|
    |reg_770                                                |   32|   0|   32|          0|
    |reg_776                                                |   32|   0|   32|          0|
    |reg_782                                                |   32|   0|   32|          0|
    |reg_789                                                |   32|   0|   32|          0|
    |reg_795                                                |   32|   0|   32|          0|
    |reg_801                                                |   32|   0|   32|          0|
    |reg_807                                                |   32|   0|   32|          0|
    |reg_814                                                |   32|   0|   32|          0|
    |reg_820                                                |   32|   0|   32|          0|
    |reg_826                                                |   32|   0|   32|          0|
    |reg_833                                                |   32|   0|   32|          0|
    |reg_840                                                |   32|   0|   32|          0|
    |reg_846                                                |   32|   0|   32|          0|
    |reg_850                                                |   32|   0|   32|          0|
    |reg_856                                                |   32|   0|   32|          0|
    |reg_862                                                |   32|   0|   32|          0|
    |reg_867                                                |   32|   0|   32|          0|
    |reg_873                                                |   32|   0|   32|          0|
    |reg_879                                                |   32|   0|   32|          0|
    |reg_885                                                |   32|   0|   32|          0|
    |reg_891                                                |   32|   0|   32|          0|
    |reg_897                                                |   32|   0|   32|          0|
    |reg_903                                                |   32|   0|   32|          0|
    |reg_910                                                |   32|   0|   32|          0|
    |reg_917                                                |   32|   0|   32|          0|
    |reg_924                                                |   32|   0|   32|          0|
    |reg_929                                                |   32|   0|   32|          0|
    |reg_934                                                |   32|   0|   32|          0|
    |reg_939                                                |   32|   0|   32|          0|
    |reg_944                                                |   32|   0|   32|          0|
    |reg_949                                                |   32|   0|   32|          0|
    |reg_954                                                |   32|   0|   32|          0|
    |reg_960                                                |   32|   0|   32|          0|
    |reg_965                                                |   32|   0|   32|          0|
    |reg_970                                                |   32|   0|   32|          0|
    |reg_975                                                |   32|   0|   32|          0|
    |reg_980                                                |   32|   0|   32|          0|
    |reg_985                                                |   32|   0|   32|          0|
    |reg_990                                                |   32|   0|   32|          0|
    |reg_995                                                |   32|   0|   32|          0|
    |running_reg_567                                        |    1|   0|    1|          0|
    |signal_shift_reg_load_10_reg_2108                      |   32|   0|   32|          0|
    |signal_shift_reg_load_12_reg_2140                      |   32|   0|   32|          0|
    |signal_shift_reg_load_14_reg_2162                      |   32|   0|   32|          0|
    |signal_shift_reg_load_16_reg_2184                      |   32|   0|   32|          0|
    |signal_shift_reg_load_18_reg_2206                      |   32|   0|   32|          0|
    |signal_shift_reg_load_20_reg_2233                      |   32|   0|   32|          0|
    |signal_shift_reg_load_22_reg_2255                      |   32|   0|   32|          0|
    |signal_shift_reg_load_24_reg_2282                      |   32|   0|   32|          0|
    |signal_shift_reg_load_26_reg_2304                      |   32|   0|   32|          0|
    |signal_shift_reg_load_28_reg_2346                      |   32|   0|   32|          0|
    |signal_shift_reg_load_2_reg_2020                       |   32|   0|   32|          0|
    |signal_shift_reg_load_4_reg_2042                       |   32|   0|   32|          0|
    |signal_shift_reg_load_69_reg_2009                      |   32|   0|   32|          0|
    |signal_shift_reg_load_6_reg_2064                       |   32|   0|   32|          0|
    |signal_shift_reg_load_71_reg_2031                      |   32|   0|   32|          0|
    |signal_shift_reg_load_73_reg_2053                      |   32|   0|   32|          0|
    |signal_shift_reg_load_75_reg_2075                      |   32|   0|   32|          0|
    |signal_shift_reg_load_77_reg_2097                      |   32|   0|   32|          0|
    |signal_shift_reg_load_79_reg_2124                      |   32|   0|   32|          0|
    |signal_shift_reg_load_81_reg_2151                      |   32|   0|   32|          0|
    |signal_shift_reg_load_83_reg_2173                      |   32|   0|   32|          0|
    |signal_shift_reg_load_85_reg_2195                      |   32|   0|   32|          0|
    |signal_shift_reg_load_87_reg_2217                      |   32|   0|   32|          0|
    |signal_shift_reg_load_89_reg_2244                      |   32|   0|   32|          0|
    |signal_shift_reg_load_8_reg_2086                       |   32|   0|   32|          0|
    |signal_shift_reg_load_91_reg_2266                      |   32|   0|   32|          0|
    |signal_shift_reg_load_93_reg_2293                      |   32|   0|   32|          0|
    |signal_shift_reg_load_95_reg_2320                      |   32|   0|   32|          0|
    |signal_shift_reg_load_97_reg_2362                      |   32|   0|   32|          0|
    |signal_shift_reg_load_reg_2003                         |   32|   0|   32|          0|
    |state_fu_316                                           |    3|   0|   32|         29|
    |state_load_reg_1614                                    |    3|   0|   32|         29|
    |tmp_data_reg_1618                                      |   32|   0|   32|          0|
    |tmp_dest_reg_1653                                      |    1|   0|    1|          0|
    |tmp_id_reg_1648                                        |    1|   0|    1|          0|
    |tmp_keep_reg_1624                                      |    4|   0|    4|          0|
    |tmp_last_1_reg_578                                     |    1|   0|    1|          0|
    |tmp_last_loc_fu_324                                    |    1|   0|    1|          0|
    |tmp_last_reg_1639                                      |    1|   0|    1|          0|
    |tmp_strb_reg_1629                                      |    4|   0|    4|          0|
    |tmp_user_reg_1634                                      |    1|   0|    1|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 8101|   0| 8159|         58|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|               filt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|               filt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

