5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mod1.vcd) 2 -o (mod1.cdd) 2 -v (mod1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mod1.v 11 31 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 1070008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 b 2 13 107000b 1 0 31 0 32 49 0 ffffffff 0 0 0 0
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 mod1.v 0 22 1
2 2 0 16 50005 1 1004 0 0 32 48 0 0
2 3 1 16 10001 0 1410 0 0 32 33 a
2 4 37 16 10005 1 16 2 3
2 5 0 17 50005 1 1004 0 0 32 48 0 0
2 6 1 17 10001 0 1410 0 0 32 33 b
2 7 37 17 10005 1 16 5 6
2 8 0 18 20002 1 1008 0 0 32 48 5 0
2 9 2c 18 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 1 19 a000a 1 1004 0 0 32 33 a
2 11 0 19 50006 1 1008 0 0 32 48 20 0
2 12 5 19 5000a 1 1100 10 11 32 50 0 ffffffff 0 0 0 0
2 13 1 19 10001 0 1410 0 0 32 33 b
2 14 37 19 1000a 1 12 12 13
2 15 0 20 20002 1 1008 0 0 32 48 5 0
2 16 2c 20 10002 2 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 4 16 1 11 7 7 4
4 7 17 1 0 9 9 4
4 9 18 1 0 14 0 4
4 14 19 1 0 16 16 4
4 16 20 1 0 17 0 4
4 17 21 0 0 0 0 4
3 1 main.$u1 "main.$u1" 0 mod1.v 0 29 1
