{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:23:18 2017 " "Info: Processing started: Mon Dec 11 10:23:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject1 -c finalproject1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject1 -c finalproject1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file finalproject1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalproject1-calculator_code " "Info: Found design unit 1: finalproject1-calculator_code" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 finalproject1 " "Info: Found entity 1: finalproject1" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject1 " "Info: Elaborating entity \"finalproject1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lcd_string_06 finalproject1.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at finalproject1.vhd(37): object \"lcd_string_06\" assigned a value but never read" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_02 finalproject1.vhd(111) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(111): signal \"lcd_string_02\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(111) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(111): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1 finalproject1.vhd(113) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(113): signal \"key1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key finalproject1.vhd(114) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(114): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_07 finalproject1.vhd(117) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(117): signal \"lcd_string_07\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(117) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(117): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_08 finalproject1.vhd(121) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(121): signal \"lcd_string_08\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(121) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(121): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_03 finalproject1.vhd(125) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(125): signal \"lcd_string_03\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(125) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(125): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1 finalproject1.vhd(127) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(127): signal \"key1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key finalproject1.vhd(128) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(128): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_07 finalproject1.vhd(129) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(129): signal \"lcd_string_07\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(129) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(129): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_08 finalproject1.vhd(134) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(134): signal \"lcd_string_08\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(134) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(134): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_04 finalproject1.vhd(138) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(138): signal \"lcd_string_04\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(138) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(138): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1 finalproject1.vhd(140) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(140): signal \"key1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key finalproject1.vhd(141) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(141): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_07 finalproject1.vhd(142) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(142): signal \"lcd_string_07\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(142) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(142): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_08 finalproject1.vhd(147) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(147): signal \"lcd_string_08\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(147) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(147): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_05 finalproject1.vhd(153) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(153): signal \"lcd_string_05\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(153) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(153): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1 finalproject1.vhd(155) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(155): signal \"key1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key finalproject1.vhd(156) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(156): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_07 finalproject1.vhd(157) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(157): signal \"lcd_string_07\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(157) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(157): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_string_01 finalproject1.vhd(166) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(166): signal \"lcd_string_01\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count finalproject1.vhd(166) " "Warning (10492): VHDL Process Statement warning at finalproject1.vhd(166): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_R finalproject1.vhd(106) " "Warning (10631): VHDL Process Statement warning at finalproject1.vhd(106): inferring latch(es) for signal or variable \"LED_R\", which holds its previous value in one or more paths through the process" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_R\[0\] finalproject1.vhd(106) " "Info (10041): Inferred latch for \"LED_R\[0\]\" at finalproject1.vhd(106)" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_R\[1\] finalproject1.vhd(106) " "Info (10041): Inferred latch for \"LED_R\[1\]\" at finalproject1.vhd(106)" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_R\[2\] finalproject1.vhd(106) " "Info (10041): Inferred latch for \"LED_R\[2\]\" at finalproject1.vhd(106)" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_R\[3\] finalproject1.vhd(106) " "Info (10041): Inferred latch for \"LED_R\[3\]\" at finalproject1.vhd(106)" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LED_R\[3\]\$latch LED_R\[0\]\$latch " "Info: Duplicate LATCH primitive \"LED_R\[3\]\$latch\" merged with LATCH primitive \"LED_R\[0\]\$latch\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LED_R\[2\]\$latch LED_R\[0\]\$latch " "Info: Duplicate LATCH primitive \"LED_R\[2\]\$latch\" merged with LATCH primitive \"LED_R\[0\]\$latch\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LED_R\[1\]\$latch LED_R\[0\]\$latch " "Info: Duplicate LATCH primitive \"LED_R\[1\]\$latch\" merged with LATCH primitive \"LED_R\[0\]\$latch\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED_R\[0\]\$latch " "Warning: Latch LED_R\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA switches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal switches\[2\]" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 16 -1 0 } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[0\] " "Warning: Node \"data_bus_reg\[0\]\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[1\] " "Warning: Node \"data_bus_reg\[1\]\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[2\] " "Warning: Node \"data_bus_reg\[2\]\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[3\] " "Warning: Node \"data_bus_reg\[3\]\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[4\] " "Warning: Node \"data_bus_reg\[4\]\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[5\] " "Warning: Node \"data_bus_reg\[5\]\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[6\] " "Warning: Node \"data_bus_reg\[6\]\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[7\] " "Warning: Node \"data_bus_reg\[7\]\"" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "onlcd VCC " "Warning (13410): Pin \"onlcd\" is stuck at VCC" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "readwrite GND " "Warning (13410): Pin \"readwrite\" is stuck at GND" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blon VCC " "Warning (13410): Pin \"blon\" is stuck at VCC" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "307 " "Info: Implemented 307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Info: Implemented 276 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:23:23 2017 " "Info: Processing ended: Mon Dec 11 10:23:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
