{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621127391394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621127391405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 02:09:51 2021 " "Processing started: Sun May 16 02:09:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621127391405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127391405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127391406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621127392049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621127392049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127400931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127400931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127400951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127400951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127400964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127400964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127400969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127400969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127400975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127400975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127400983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127400983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127400993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127400993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga main.v(50) " "Verilog HDL Declaration information at main.v(50): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621127401048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621127401057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(3) " "Verilog HDL Declaration information at game_FSM.v(3): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621127401080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401086 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pipes.v(17) " "Verilog HDL Declaration warning at pipes.v(17): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621127401090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/LFSR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127401095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621127401310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(47) " "Verilog HDL assignment warning at main.v(47): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401312 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(170) " "Verilog HDL assignment warning at main.v(170): truncated value with size 32 to match size of target (10)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401312 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "main.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "main.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "main.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "main.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(35) " "Verilog HDL assignment warning at vga_gen.v(35): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401321 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(48) " "Verilog HDL assignment warning at vga_gen.v(48): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401321 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(60) " "Verilog HDL assignment warning at vga_gen.v(60): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401321 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(61) " "Verilog HDL assignment warning at vga_gen.v(61): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401321 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(62) " "Verilog HDL assignment warning at vga_gen.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401321 "|main|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "main.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:p_edge " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:p_edge\"" {  } { { "main.v" "p_edge" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "main.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401328 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(20) " "Verilog HDL Case Statement information at game_FSM.v(20): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621127401328 "|main|game_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:phys " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:phys\"" {  } { { "main.v" "phys" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401330 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "bird_physics.v(43) " "Verilog HDL error at bird_physics.v(43): constant value overflow" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 43 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1621127401331 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(45) " "Verilog HDL assignment warning at bird_physics.v(45): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401331 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(49) " "Verilog HDL assignment warning at bird_physics.v(49): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401331 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(51) " "Verilog HDL assignment warning at bird_physics.v(51): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621127401331 "|main|bird_physics:phys"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bird_physics.v(38) " "Verilog HDL Case Statement information at bird_physics.v(38): all case item expressions in this case statement are onehot" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621127401332 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "bird_physics.v(80) " "Verilog HDL error at bird_physics.v(80): constant value overflow" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 80 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1621127401332 "|main|bird_physics:phys"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bird_physics.v(74) " "Verilog HDL Case Statement information at bird_physics.v(74): all case item expressions in this case statement are onehot" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621127401332 "|main|bird_physics:phys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:coll " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:coll\"" {  } { { "main.v" "coll" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "main.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401336 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(52) " "Verilog HDL Case Statement information at pipes.v(52): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621127401339 "|main|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR pipes:pipe_shift\|LFSR:rand " "Elaborating entity \"LFSR\" for hierarchy \"pipes:pipe_shift\|LFSR:rand\"" {  } { { "pipes.v" "rand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_renderer image_renderer:display " "Elaborating entity \"image_renderer\" for hierarchy \"image_renderer:display\"" {  } { { "main.v" "display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401344 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_renderer.v(51) " "Verilog HDL Case Statement information at image_renderer.v(51): all case item expressions in this case statement are onehot" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621127401348 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_btm_gfx image_renderer.v(263) " "Verilog HDL Always Construct warning at image_renderer.v(263): variable \"pipe_btm_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621127401362 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_top_gfx image_renderer.v(267) " "Verilog HDL Always Construct warning at image_renderer.v(267): variable \"pipe_top_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621127401362 "|main|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_row image_renderer.v(253) " "Verilog HDL Always Construct warning at image_renderer.v(253): inferring latch(es) for variable \"pipe_row\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621127401366 "|main|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_col image_renderer.v(253) " "Verilog HDL Always Construct warning at image_renderer.v(253): inferring latch(es) for variable \"pipe_col\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621127401366 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[0\] image_renderer.v(253) " "Inferred latch for \"pipe_col\[0\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401374 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[1\] image_renderer.v(253) " "Inferred latch for \"pipe_col\[1\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401374 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[2\] image_renderer.v(253) " "Inferred latch for \"pipe_col\[2\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401374 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[3\] image_renderer.v(253) " "Inferred latch for \"pipe_col\[3\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401374 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[4\] image_renderer.v(253) " "Inferred latch for \"pipe_col\[4\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401374 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[0\] image_renderer.v(253) " "Inferred latch for \"pipe_row\[0\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401374 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[1\] image_renderer.v(253) " "Inferred latch for \"pipe_row\[1\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401375 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[2\] image_renderer.v(253) " "Inferred latch for \"pipe_row\[2\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401375 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[3\] image_renderer.v(253) " "Inferred latch for \"pipe_row\[3\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401375 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[4\] image_renderer.v(253) " "Inferred latch for \"pipe_row\[4\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401375 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[5\] image_renderer.v(253) " "Inferred latch for \"pipe_row\[5\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401375 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[6\] image_renderer.v(253) " "Inferred latch for \"pipe_row\[6\]\" at image_renderer.v(253)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127401375 "|main|image_renderer:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_rom image_renderer:display\|flap_1_rom:bird1 " "Elaborating entity \"flap_1_rom\" for hierarchy \"image_renderer:display\|flap_1_rom:bird1\"" {  } { { "image_renderer.v" "bird1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_rom image_renderer:display\|flap_2_rom:bird2 " "Elaborating entity \"flap_2_rom\" for hierarchy \"image_renderer:display\|flap_2_rom:bird2\"" {  } { { "image_renderer.v" "bird2" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_rom image_renderer:display\|flap_3_rom:bird3 " "Elaborating entity \"flap_3_rom\" for hierarchy \"image_renderer:display\|flap_3_rom:bird3\"" {  } { { "image_renderer.v" "bird3" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_rom image_renderer:display\|title_rom:title " "Elaborating entity \"title_rom\" for hierarchy \"image_renderer:display\|title_rom:title\"" {  } { { "image_renderer.v" "title" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause_rom image_renderer:display\|pause_rom:pause_icon " "Elaborating entity \"pause_rom\" for hierarchy \"image_renderer:display\|pause_rom:pause_icon\"" {  } { { "image_renderer.v" "pause_icon" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_rom image_renderer:display\|pipe_rom:pipe " "Elaborating entity \"pipe_rom\" for hierarchy \"image_renderer:display\|pipe_rom:pipe\"" {  } { { "image_renderer.v" "pipe" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127401439 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401594 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621127401594 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401594 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621127401594 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401594 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621127401594 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621127401595 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401595 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621127401595 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401596 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621127401596 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401598 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621127401598 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621127401599 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621127401599 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1621127401842 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1621127401842 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div0\"" {  } { { "image_renderer.v" "Div0" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div1\"" {  } { { "image_renderer.v" "Div1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div6\"" {  } { { "image_renderer.v" "Div6" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div7\"" {  } { { "image_renderer.v" "Div7" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div9\"" {  } { { "image_renderer.v" "Div9" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div8\"" {  } { { "image_renderer.v" "Div8" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div20\"" {  } { { "image_renderer.v" "Div20" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div16\"" {  } { { "image_renderer.v" "Div16" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div17\"" {  } { { "image_renderer.v" "Div17" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div13\"" {  } { { "image_renderer.v" "Div13" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div14\"" {  } { { "image_renderer.v" "Div14" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div11\"" {  } { { "image_renderer.v" "Div11" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div10\"" {  } { { "image_renderer.v" "Div10" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div19\"" {  } { { "image_renderer.v" "Div19" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div21\"" {  } { { "image_renderer.v" "Div21" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div18\"" {  } { { "image_renderer.v" "Div18" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div12\"" {  } { { "image_renderer.v" "Div12" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div15\"" {  } { { "image_renderer.v" "Div15" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621127406878 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621127406878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div0\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127406936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div0 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127406936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127406936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127406936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127406936 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621127406936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127406981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127406981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127407001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127407001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621127407039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127407039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div1\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127407058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div1 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127407058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127407058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127407058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127407058 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621127407058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div7\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127407093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div7 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621127407093 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621127407093 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621127408506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[3\] " "Latch image_renderer:display\|pipe_row\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408622 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[6\] " "Latch image_renderer:display\|pipe_row\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408622 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[2\] " "Latch image_renderer:display\|pipe_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408622 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[0\] " "Latch image_renderer:display\|pipe_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408622 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[1\] " "Latch image_renderer:display\|pipe_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408622 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[2\] " "Latch image_renderer:display\|pipe_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408622 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[4\] " "Latch image_renderer:display\|pipe_row\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408622 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[5\] " "Latch image_renderer:display\|pipe_row\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408623 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[0\] " "Latch image_renderer:display\|pipe_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408623 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[3\] " "Latch image_renderer:display\|pipe_col\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408623 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[1\] " "Latch image_renderer:display\|pipe_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408623 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[4\] " "Latch image_renderer:display\|pipe_col\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621127408623 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621127408623 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621127421002 "|main|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621127421002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621127421216 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621127430107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127430242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621127430559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621127430559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5967 " "Implemented 5967 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621127430846 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621127430846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5924 " "Implemented 5924 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621127430846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621127430846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621127430876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 02:10:30 2021 " "Processing ended: Sun May 16 02:10:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621127430876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621127430876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621127430876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621127430876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621127432092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621127432103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 02:10:31 2021 " "Processing started: Sun May 16 02:10:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621127432103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621127432103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621127432103 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1621127432241 ""}
{ "Info" "0" "" "Project  = MiniProject" {  } {  } 0 0 "Project  = MiniProject" 0 0 "Fitter" 0 0 1621127432241 ""}
{ "Info" "0" "" "Revision = MiniProject" {  } {  } 0 0 "Revision = MiniProject" 0 0 "Fitter" 0 0 1621127432241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621127432430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621127432431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621127432476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621127432527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621127432527 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621127432961 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621127432988 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621127433350 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621127444370 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 69 global CLKCTRL_G6 " "clk~inputCLKENA0 with 69 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621127444551 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G7 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621127444551 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621127444551 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 241 global CLKCTRL_G4 " "rst~inputCLKENA0 with 241 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621127444551 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621127444551 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621127444551 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621127444552 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621127444552 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621127444552 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621127444552 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621127444552 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621127444552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621127444597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621127444598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621127444601 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621127444604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621127444604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621127444605 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621127445339 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621127445343 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621127445343 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~125  from: datac  to: sumout " "Cell: display\|Add19~125  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: sharein  to: sumout " "Cell: display\|Add19~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: cin  to: sumout " "Cell: display\|Add19~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127445373 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621127445373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621127445388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621127445389 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621127445390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621127445664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621127445666 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621127445666 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621127445790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621127452184 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621127452831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621127460411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621127472227 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621127481035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621127481035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621127482566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y46 X32_Y57 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57" {  } { { "loc" "" { Generic "C:/Users/James/Workspace/ELEC5566M-MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57"} { { 12 { 0 ""} 22 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621127493271 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621127493271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621127513770 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621127513770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621127513775 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.07 " "Total time spent on timing analysis during the Fitter is 10.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621127521835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621127521897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621127523913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621127523915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621127525830 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621127533344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621127534023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6670 " "Peak virtual memory: 6670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621127535457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 02:12:15 2021 " "Processing ended: Sun May 16 02:12:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621127535457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621127535457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621127535457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621127535457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621127536538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621127536550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 02:12:16 2021 " "Processing started: Sun May 16 02:12:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621127536550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621127536550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621127536550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621127538008 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621127545240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621127545677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 02:12:25 2021 " "Processing ended: Sun May 16 02:12:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621127545677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621127545677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621127545677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621127545677 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621127546312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621127546868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621127546880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 02:12:26 2021 " "Processing started: Sun May 16 02:12:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621127546880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127546880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProject -c MiniProject " "Command: quartus_sta MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127546880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1621127547019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127548483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127548483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127548532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127548532 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549175 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549305 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk " "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621127549319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621127549319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipes:pipe_shift\|pipeX\[0\]\[0\] pipes:pipe_shift\|pipeX\[0\]\[0\] " "create_clock -period 1.000 -name pipes:pipe_shift\|pipeX\[0\]\[0\] pipes:pipe_shift\|pipeX\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621127549319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk " "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621127549319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_clk PS2_clk " "create_clock -period 1.000 -name PS2_clk PS2_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621127549319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:GAME\|out_clk clk_divider:GAME\|out_clk " "create_clock -period 1.000 -name clk_divider:GAME\|out_clk clk_divider:GAME\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621127549319 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549319 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~125  from: datac  to: sumout " "Cell: display\|Add19~125  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: sharein  to: sumout " "Cell: display\|Add19~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: cin  to: sumout " "Cell: display\|Add19~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127549332 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549332 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549513 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1621127549514 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621127549527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621127549829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.278 " "Worst-case setup slack is -45.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.278           -1644.985 clk_divider:VGA\|out_clk  " "  -45.278           -1644.985 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.165            -410.718 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "  -45.165            -410.718 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.072            -303.234 clk_divider:GAME\|out_clk  " "  -10.072            -303.234 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.633            -317.795 clk  " "   -9.633            -317.795 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.172            -619.220 clk_divider:FLOOR\|out_clk  " "   -5.172            -619.220 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.706            -248.361 PS2_clk  " "   -4.706            -248.361 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.142 " "Worst-case hold slack is -0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.226 clk_divider:FLOOR\|out_clk  " "   -0.142              -0.226 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 PS2_clk  " "    0.222               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_divider:GAME\|out_clk  " "    0.312               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 clk  " "    0.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 clk_divider:VGA\|out_clk  " "    0.654               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.158               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "    2.158               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.816 " "Worst-case minimum pulse width slack is -1.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816             -85.038 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "   -1.816             -85.038 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788             -58.835 clk  " "   -0.788             -58.835 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428             -93.521 clk_divider:FLOOR\|out_clk  " "   -0.428             -93.521 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426             -72.587 clk_divider:VGA\|out_clk  " "   -0.426             -72.587 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -44.438 clk_divider:GAME\|out_clk  " "   -0.394             -44.438 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -30.182 PS2_clk  " "   -0.394             -30.182 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127549889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549889 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621127549919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127549958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127552482 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~125  from: datac  to: sumout " "Cell: display\|Add19~125  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: sharein  to: sumout " "Cell: display\|Add19~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: cin  to: sumout " "Cell: display\|Add19~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127552748 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127552748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127552923 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621127553008 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127553008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.249 " "Worst-case setup slack is -47.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.249           -1653.310 clk_divider:VGA\|out_clk  " "  -47.249           -1653.310 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.043            -422.049 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "  -47.043            -422.049 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.916            -301.215 clk_divider:GAME\|out_clk  " "   -9.916            -301.215 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.290            -310.131 clk  " "   -9.290            -310.131 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.221            -622.113 clk_divider:FLOOR\|out_clk  " "   -5.221            -622.113 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.683            -247.245 PS2_clk  " "   -4.683            -247.245 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127553011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.027 " "Worst-case hold slack is 0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 clk_divider:FLOOR\|out_clk  " "    0.027               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 PS2_clk  " "    0.271               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_divider:GAME\|out_clk  " "    0.297               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk  " "    0.335               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 clk_divider:VGA\|out_clk  " "    0.644               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.807               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "    1.807               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127553047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127553052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127553056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.716 " "Worst-case minimum pulse width slack is -1.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716             -82.180 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "   -1.716             -82.180 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780             -64.313 clk  " "   -0.780             -64.313 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395             -91.108 clk_divider:FLOOR\|out_clk  " "   -0.395             -91.108 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -69.687 clk_divider:VGA\|out_clk  " "   -0.394             -69.687 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -42.746 clk_divider:GAME\|out_clk  " "   -0.394             -42.746 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -30.764 PS2_clk  " "   -0.394             -30.764 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127553059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127553059 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621127553086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127553249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127555662 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~125  from: datac  to: sumout " "Cell: display\|Add19~125  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: sharein  to: sumout " "Cell: display\|Add19~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: cin  to: sumout " "Cell: display\|Add19~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127555947 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127555947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621127556171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.506 " "Worst-case setup slack is -24.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.506            -230.404 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "  -24.506            -230.404 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.347            -976.911 clk_divider:VGA\|out_clk  " "  -24.347            -976.911 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.034            -168.459 clk_divider:GAME\|out_clk  " "   -6.034            -168.459 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.946            -145.841 clk  " "   -5.946            -145.841 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.798            -328.730 clk_divider:FLOOR\|out_clk  " "   -2.798            -328.730 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.136            -111.308 PS2_clk  " "   -2.136            -111.308 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.266 " "Worst-case hold slack is -0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -2.181 clk_divider:FLOOR\|out_clk  " "   -0.266              -2.181 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 clk_divider:GAME\|out_clk  " "    0.111               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 PS2_clk  " "    0.143               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clk_divider:VGA\|out_clk  " "    0.283               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "    1.500               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.980 " "Worst-case minimum pulse width slack is -0.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980             -34.506 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "   -0.980             -34.506 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692             -11.385 clk  " "   -0.692             -11.385 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287             -16.861 PS2_clk  " "   -0.287             -16.861 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -8.119 clk_divider:VGA\|out_clk  " "   -0.186              -8.119 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177             -13.106 clk_divider:FLOOR\|out_clk  " "   -0.177             -13.106 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 clk_divider:GAME\|out_clk  " "    0.012               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556230 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621127556263 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~125  from: datac  to: sumout " "Cell: display\|Add19~125  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: sharein  to: sumout " "Cell: display\|Add19~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: cin  to: sumout " "Cell: display\|Add19~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621127556539 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556718 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621127556754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.383 " "Worst-case setup slack is -23.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.383            -216.739 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "  -23.383            -216.739 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.315            -888.902 clk_divider:VGA\|out_clk  " "  -23.315            -888.902 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.774            -156.156 clk_divider:GAME\|out_clk  " "   -5.774            -156.156 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.499            -126.727 clk  " "   -5.499            -126.727 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.584            -299.782 clk_divider:FLOOR\|out_clk  " "   -2.584            -299.782 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.889             -98.018 PS2_clk  " "   -1.889             -98.018 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.209 " "Worst-case hold slack is -0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -1.092 clk_divider:FLOOR\|out_clk  " "   -0.209              -1.092 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 clk_divider:GAME\|out_clk  " "    0.092               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk  " "    0.138               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 PS2_clk  " "    0.149               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clk_divider:VGA\|out_clk  " "    0.242               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "    1.341               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.753 " "Worst-case minimum pulse width slack is -0.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753             -25.905 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "   -0.753             -25.905 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664             -11.385 clk  " "   -0.664             -11.385 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295             -17.465 PS2_clk  " "   -0.295             -17.465 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -3.434 clk_divider:VGA\|out_clk  " "   -0.098              -3.434 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -6.574 clk_divider:FLOOR\|out_clk  " "   -0.097              -6.574 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 clk_divider:GAME\|out_clk  " "    0.053               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621127556819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127556819 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127558464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127558465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5203 " "Peak virtual memory: 5203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621127558554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 02:12:38 2021 " "Processing ended: Sun May 16 02:12:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621127558554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621127558554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621127558554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127558554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621127559646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621127559658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 02:12:39 2021 " "Processing started: Sun May 16 02:12:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621127559658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621127559658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621127559658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1621127561416 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1621127561498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MiniProject.vo C:/Users/James/Workspace/ELEC5566M-MiniProject/simulation/modelsim/ simulation " "Generated file MiniProject.vo in folder \"C:/Users/James/Workspace/ELEC5566M-MiniProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1621127562576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621127562695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 02:12:42 2021 " "Processing ended: Sun May 16 02:12:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621127562695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621127562695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621127562695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621127562695 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 207 s " "Quartus Prime Full Compilation was successful. 0 errors, 207 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621127563365 ""}
