// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.263000,HLS_SYN_LAT=1109,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=20,HLS_SYN_FF=4563,HLS_SYN_LUT=3483}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        a_3_Addr_A,
        a_3_EN_A,
        a_3_WEN_A,
        a_3_Din_A,
        a_3_Dout_A,
        a_3_Clk_A,
        a_3_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        b_2_Addr_A,
        b_2_EN_A,
        b_2_WEN_A,
        b_2_Din_A,
        b_2_Dout_A,
        b_2_Clk_A,
        b_2_Rst_A,
        b_3_Addr_A,
        b_3_EN_A,
        b_3_WEN_A,
        b_3_Din_A,
        b_3_Dout_A,
        b_3_Clk_A,
        b_3_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 6'b1;
parameter    ap_ST_fsm_pp0_stage0 = 6'b10;
parameter    ap_ST_fsm_pp0_stage1 = 6'b100;
parameter    ap_ST_fsm_pp0_stage2 = 6'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 6'b10000;
parameter    ap_ST_fsm_state90 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv57_0 = 57'b000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv32_5 = 32'b101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] a_3_Addr_A;
output   a_3_EN_A;
output  [3:0] a_3_WEN_A;
output  [31:0] a_3_Din_A;
input  [31:0] a_3_Dout_A;
output   a_3_Clk_A;
output   a_3_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] b_2_Addr_A;
output   b_2_EN_A;
output  [3:0] b_2_WEN_A;
output  [31:0] b_2_Din_A;
input  [31:0] b_2_Dout_A;
output   b_2_Clk_A;
output   b_2_Rst_A;
output  [31:0] b_3_Addr_A;
output   b_3_EN_A;
output  [3:0] b_3_WEN_A;
output  [31:0] b_3_Din_A;
input  [31:0] b_3_Dout_A;
output   b_3_Clk_A;
output   b_3_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg a_3_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg b_2_EN_A;
reg b_3_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_834;
reg   [4:0] i_reg_845;
reg   [4:0] j_reg_856;
reg   [31:0] reg_916;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1493;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg   [31:0] reg_920;
reg   [31:0] reg_924;
reg   [31:0] reg_928;
wire   [0:0] exitcond_flatten_fu_932_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_1493;
reg   [0:0] ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_1493;
wire   [8:0] indvar_flatten_next_fu_938_p2;
reg   [8:0] indvar_flatten_next_reg_1497;
wire   [4:0] j_mid2_fu_956_p3;
reg   [4:0] j_mid2_reg_1502;
wire   [0:0] tmp_mid2_fu_976_p3;
reg   [0:0] tmp_mid2_reg_1513;
wire   [4:0] tmp_1_mid2_v_fu_984_p3;
reg   [4:0] tmp_1_mid2_v_reg_1517;
wire   [6:0] tmp_1_fu_992_p3;
reg   [6:0] tmp_1_reg_1523;
wire   [63:0] tmp_6_fu_1008_p1;
reg   [63:0] tmp_6_reg_1550;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] tmp_3_fu_1067_p2;
reg   [0:0] tmp_3_reg_1650;
reg   [31:0] a_0_load_1_reg_1670;
reg   [31:0] a_1_load_1_reg_1675;
reg   [31:0] a_2_load_1_reg_1680;
reg   [31:0] a_3_load_1_reg_1685;
wire   [63:0] tmp_9_fu_1083_p1;
reg   [63:0] tmp_9_reg_1710;
wire   [31:0] a_row_load_12_fu_1119_p3;
wire   [31:0] a_row_load_8_fu_1127_p3;
wire   [31:0] a_row_load_4_fu_1135_p3;
wire   [31:0] a_row_load_fu_1143_p3;
wire   [31:0] b_copy_0_q0;
wire   [31:0] b_copy_4_q0;
wire   [31:0] b_copy_8_q0;
wire   [31:0] b_copy_12_q0;
wire   [4:0] j_1_fu_1188_p2;
reg   [4:0] j_1_reg_1846;
wire   [31:0] a_row_load_15_fu_1240_p3;
reg   [31:0] a_row_load_15_reg_1851;
wire   [31:0] a_row_load_14_fu_1247_p3;
reg   [31:0] a_row_load_14_reg_1856;
wire   [31:0] a_row_load_13_fu_1254_p3;
wire   [31:0] a_row_load_11_fu_1261_p3;
reg   [31:0] a_row_load_11_reg_1866;
wire   [31:0] a_row_load_10_fu_1268_p3;
reg   [31:0] a_row_load_10_reg_1871;
wire   [31:0] a_row_load_9_fu_1275_p3;
wire   [31:0] a_row_load_7_fu_1282_p3;
reg   [31:0] a_row_load_7_reg_1881;
wire   [31:0] a_row_load_6_fu_1289_p3;
reg   [31:0] a_row_load_6_reg_1886;
wire   [31:0] a_row_load_5_fu_1296_p3;
wire   [31:0] a_row_load_3_fu_1303_p3;
reg   [31:0] a_row_load_3_reg_1896;
wire   [31:0] a_row_load_2_fu_1310_p3;
reg   [31:0] a_row_load_2_reg_1901;
wire   [31:0] a_row_load_1_fu_1317_p3;
wire   [9:0] tmp_18_fu_1387_p2;
reg   [9:0] tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter2_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter3_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter4_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter5_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter6_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter7_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter8_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter9_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter10_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter11_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter12_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter13_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter14_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter15_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter16_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter17_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter18_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter19_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter20_tmp_18_reg_1911;
reg   [9:0] ap_pipeline_reg_pp0_iter21_tmp_18_reg_1911;
wire   [31:0] b_copy_1_q0;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] b_copy_5_q0;
wire   [31:0] b_copy_9_q0;
wire   [31:0] b_copy_13_q0;
wire   [31:0] b_copy_2_q0;
wire   [31:0] b_copy_6_q0;
wire   [31:0] b_copy_10_q0;
wire   [31:0] b_copy_14_q0;
wire   [31:0] grp_fu_884_p2;
reg   [31:0] tmp_s_reg_1996;
wire   [31:0] b_copy_3_q0;
wire   [31:0] grp_fu_889_p2;
reg   [31:0] tmp_2_4_reg_2006;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2006;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2006;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_4_reg_2006;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_4_reg_2006;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_4_reg_2006;
wire   [31:0] b_copy_7_q0;
wire   [31:0] grp_fu_894_p2;
reg   [31:0] tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_8_reg_2016;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_8_reg_2016;
wire   [31:0] b_copy_11_q0;
wire   [31:0] grp_fu_899_p2;
reg   [31:0] tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_11_reg_2026;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_11_reg_2026;
wire   [31:0] b_copy_15_q0;
reg   [31:0] tmp_2_1_reg_2036;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_1_reg_2036;
reg   [31:0] tmp_2_5_reg_2041;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2041;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2041;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_5_reg_2041;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_5_reg_2041;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_5_reg_2041;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_5_reg_2041;
reg   [31:0] tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_9_reg_2046;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_9_reg_2046;
reg   [31:0] tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_12_reg_2051;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_12_reg_2051;
reg   [31:0] tmp_2_2_reg_2056;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_2_reg_2056;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_2_reg_2056;
reg   [31:0] tmp_2_6_reg_2061;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2061;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2061;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_6_reg_2061;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_6_reg_2061;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_6_reg_2061;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_6_reg_2061;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_6_reg_2061;
reg   [31:0] tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_s_reg_2066;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_s_reg_2066;
reg   [31:0] tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter18_tmp_2_13_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter19_tmp_2_13_reg_2071;
reg   [31:0] tmp_2_3_reg_2076;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_3_reg_2076;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_3_reg_2076;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_3_reg_2076;
reg   [31:0] tmp_2_7_reg_2081;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2081;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2081;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_7_reg_2081;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_7_reg_2081;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_7_reg_2081;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_7_reg_2081;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_7_reg_2081;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_7_reg_2081;
reg   [31:0] tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_10_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_10_reg_2086;
reg   [31:0] tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter18_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter19_tmp_2_14_reg_2091;
reg   [31:0] ap_pipeline_reg_pp0_iter20_tmp_2_14_reg_2091;
wire   [31:0] grp_fu_867_p2;
reg   [31:0] tmp_5_reg_2096;
reg   [31:0] tmp_5_1_reg_2101;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_5_2_reg_2106;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_5_3_reg_2111;
reg    ap_enable_reg_pp0_iter6;
wire   [31:0] grp_fu_872_p2;
reg   [31:0] tmp_5_4_reg_2116;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] tmp_5_5_reg_2121;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] tmp_5_6_reg_2126;
reg    ap_enable_reg_pp0_iter10;
reg   [31:0] tmp_5_7_reg_2131;
reg    ap_enable_reg_pp0_iter11;
wire   [31:0] grp_fu_876_p2;
reg   [31:0] tmp_5_8_reg_2136;
reg    ap_enable_reg_pp0_iter12;
reg   [31:0] tmp_5_9_reg_2141;
reg    ap_enable_reg_pp0_iter14;
reg   [31:0] tmp_5_s_reg_2146;
reg    ap_enable_reg_pp0_iter15;
reg   [31:0] tmp_5_10_reg_2151;
reg    ap_enable_reg_pp0_iter16;
wire   [31:0] grp_fu_880_p2;
reg   [31:0] tmp_5_11_reg_2156;
reg    ap_enable_reg_pp0_iter17;
reg   [31:0] tmp_5_12_reg_2161;
reg    ap_enable_reg_pp0_iter19;
reg   [31:0] tmp_5_13_reg_2166;
reg    ap_enable_reg_pp0_iter20;
reg   [31:0] tmp_5_14_reg_2171;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter18;
reg   [3:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [3:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [3:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [3:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [3:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [3:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [3:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [3:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [3:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [3:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [3:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [3:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [3:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [3:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [3:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [3:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [8:0] indvar_flatten_phi_fu_838_p4;
reg   [4:0] i_phi_fu_849_p4;
reg   [4:0] j_phi_fu_860_p4;
wire   [63:0] tmp_4_fu_1000_p1;
wire   [63:0] tmp_8_fu_1021_p3;
wire   [63:0] tmp_16_cast_fu_1042_p1;
wire   [63:0] tmp_11_fu_1055_p3;
wire   [63:0] tmp_16_fu_1072_p3;
wire   [63:0] tmp_13_fu_1107_p3;
wire   [63:0] tmp_18_cast_fu_1180_p1;
wire   [63:0] tmp_19_cast_fu_1393_p1;
reg   [31:0] a_row_load_015_fu_102;
reg   [31:0] a_row_load_29_fu_106;
reg   [31:0] a_row_load_28_fu_110;
reg   [31:0] a_row_load_27_fu_114;
reg   [31:0] a_row_load_26_fu_118;
reg   [31:0] a_row_load_25_fu_122;
reg   [31:0] a_row_load_24_fu_126;
reg   [31:0] a_row_load_23_fu_130;
reg   [31:0] a_row_load_22_fu_134;
reg   [31:0] a_row_load_21_fu_138;
reg   [31:0] a_row_load_20_fu_142;
reg   [31:0] a_row_load_19_fu_146;
reg   [31:0] a_row_load_18_fu_150;
reg   [31:0] a_row_load_17_fu_154;
reg   [31:0] a_row_load_16_fu_158;
reg   [31:0] a_row_load_s_fu_162;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] a_2_Addr_A_orig;
reg   [31:0] a_3_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
reg   [31:0] b_2_Addr_A_orig;
reg   [31:0] b_3_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_867_p0;
reg   [31:0] grp_fu_867_p1;
reg   [31:0] grp_fu_872_p0;
reg   [31:0] grp_fu_872_p1;
reg   [31:0] grp_fu_876_p0;
reg   [31:0] grp_fu_876_p1;
reg   [31:0] grp_fu_880_p0;
reg   [31:0] grp_fu_880_p1;
reg   [31:0] grp_fu_884_p0;
reg   [31:0] grp_fu_884_p1;
reg   [31:0] grp_fu_889_p0;
reg   [31:0] grp_fu_889_p1;
reg   [31:0] grp_fu_894_p0;
reg   [31:0] grp_fu_894_p1;
reg   [31:0] grp_fu_899_p0;
reg   [31:0] grp_fu_899_p1;
wire   [0:0] exitcond_fu_950_p2;
wire   [4:0] i_1_fu_944_p2;
wire   [0:0] tmp_mid1_fu_964_p2;
wire   [0:0] tmp1_fu_970_p2;
wire   [6:0] tmp_7_fu_1016_p2;
wire   [5:0] tmp_6_cast_fu_1033_p1;
wire   [5:0] tmp_15_fu_1036_p2;
wire   [6:0] tmp_10_fu_1050_p2;
wire   [6:0] tmp_12_fu_1102_p2;
wire   [6:0] tmp_6_cast5_fu_1171_p1;
wire   [6:0] tmp_17_fu_1174_p2;
wire   [8:0] tmp_14_fu_1229_p3;
wire   [9:0] tmp_15_cast_fu_1236_p1;
wire   [9:0] tmp_9_cast_fu_1384_p1;
wire   [0:0] ap_CS_fsm_state90;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_867_p0),
    .din1(grp_fu_867_p1),
    .ce(1'b1),
    .dout(grp_fu_867_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_872_p0),
    .din1(grp_fu_872_p1),
    .ce(1'b1),
    .dout(grp_fu_872_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_876_p0),
    .din1(grp_fu_876_p1),
    .ce(1'b1),
    .dout(grp_fu_876_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_880_p0),
    .din1(grp_fu_880_p1),
    .ce(1'b1),
    .dout(grp_fu_880_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_884_p0),
    .din1(grp_fu_884_p1),
    .ce(1'b1),
    .dout(grp_fu_884_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_889_p0),
    .din1(grp_fu_889_p1),
    .ce(1'b1),
    .dout(grp_fu_889_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_894_p0),
    .din1(grp_fu_894_p1),
    .ce(1'b1),
    .dout(grp_fu_894_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_899_p0),
    .din1(grp_fu_899_p1),
    .ce(1'b1),
    .dout(grp_fu_899_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_932_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~(exitcond_flatten_reg_1493 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_845 <= tmp_1_mid2_v_reg_1517;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_845 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_834 <= indvar_flatten_next_reg_1497;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_834 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_856 <= j_1_reg_1846;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_856 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_0_load_1_reg_1670 <= a_0_Dout_A;
        a_1_load_1_reg_1675 <= a_1_Dout_A;
        a_2_load_1_reg_1680 <= a_2_Dout_A;
        a_3_load_1_reg_1685 <= a_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_row_load_015_fu_102 <= a_row_load_fu_1143_p3;
        a_row_load_18_fu_150 <= a_row_load_12_fu_1119_p3;
        a_row_load_22_fu_134 <= a_row_load_8_fu_1127_p3;
        a_row_load_26_fu_118 <= a_row_load_4_fu_1135_p3;
        j_1_reg_1846 <= j_1_fu_1188_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_load_10_reg_1871 <= a_row_load_10_fu_1268_p3;
        a_row_load_11_reg_1866 <= a_row_load_11_fu_1261_p3;
        a_row_load_14_reg_1856 <= a_row_load_14_fu_1247_p3;
        a_row_load_15_reg_1851 <= a_row_load_15_fu_1240_p3;
        a_row_load_2_reg_1901 <= a_row_load_2_fu_1310_p3;
        a_row_load_3_reg_1896 <= a_row_load_3_fu_1303_p3;
        a_row_load_6_reg_1886 <= a_row_load_6_fu_1289_p3;
        a_row_load_7_reg_1881 <= a_row_load_7_fu_1282_p3;
        tmp_18_reg_1911 <= tmp_18_fu_1387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_load_16_fu_158 <= a_row_load_14_fu_1247_p3;
        a_row_load_17_fu_154 <= a_row_load_13_fu_1254_p3;
        a_row_load_19_fu_146 <= a_row_load_11_fu_1261_p3;
        a_row_load_20_fu_142 <= a_row_load_10_fu_1268_p3;
        a_row_load_21_fu_138 <= a_row_load_9_fu_1275_p3;
        a_row_load_23_fu_130 <= a_row_load_7_fu_1282_p3;
        a_row_load_24_fu_126 <= a_row_load_6_fu_1289_p3;
        a_row_load_25_fu_122 <= a_row_load_5_fu_1296_p3;
        a_row_load_27_fu_114 <= a_row_load_3_fu_1303_p3;
        a_row_load_28_fu_110 <= a_row_load_2_fu_1310_p3;
        a_row_load_29_fu_106 <= a_row_load_1_fu_1317_p3;
        a_row_load_s_fu_162 <= a_row_load_15_fu_1240_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter10_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter9_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter10_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter10_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter9_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter11_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter10_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter11_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter10_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter11_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter10_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter12_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter11_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter12_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter11_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter12_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter11_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter13_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter12_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter13_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter12_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter13_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter12_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter14_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter13_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter14_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter13_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter14_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter13_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter15_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter14_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter15_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter14_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter16_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter15_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter16_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter15_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter17_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter16_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter17_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter16_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter18_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter17_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter18_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter17_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter19_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter18_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter19_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter18_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1493 <= exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter20_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter19_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter21_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter20_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter2_tmp_18_reg_1911 <= tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter3_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter2_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2071 <= tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter3_tmp_2_2_reg_2056 <= tmp_2_2_reg_2056;
        ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2061 <= tmp_2_6_reg_2061;
        ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2066 <= tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter4_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter3_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter4_tmp_2_2_reg_2056 <= ap_pipeline_reg_pp0_iter3_tmp_2_2_reg_2056;
        ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2061 <= ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2061;
        ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter5_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter4_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter5_tmp_2_6_reg_2061 <= ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2061;
        ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter6_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter5_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter6_tmp_2_6_reg_2061 <= ap_pipeline_reg_pp0_iter5_tmp_2_6_reg_2061;
        ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter7_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter6_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter7_tmp_2_6_reg_2061 <= ap_pipeline_reg_pp0_iter6_tmp_2_6_reg_2061;
        ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter8_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter7_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter8_tmp_2_6_reg_2061 <= ap_pipeline_reg_pp0_iter7_tmp_2_6_reg_2061;
        ap_pipeline_reg_pp0_iter8_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2066;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1493 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1493;
        ap_pipeline_reg_pp0_iter9_tmp_18_reg_1911 <= ap_pipeline_reg_pp0_iter8_tmp_18_reg_1911;
        ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2071 <= ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2071;
        ap_pipeline_reg_pp0_iter9_tmp_2_6_reg_2061 <= ap_pipeline_reg_pp0_iter8_tmp_2_6_reg_2061;
        ap_pipeline_reg_pp0_iter9_tmp_2_s_reg_2066 <= ap_pipeline_reg_pp0_iter8_tmp_2_s_reg_2066;
        exitcond_flatten_reg_1493 <= exitcond_flatten_fu_932_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter9_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter10_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter10_tmp_2_7_reg_2081 <= ap_pipeline_reg_pp0_iter9_tmp_2_7_reg_2081;
        ap_pipeline_reg_pp0_iter11_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter10_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter11_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter10_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter12_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter11_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter12_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter11_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter13_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter12_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter13_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter12_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter14_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter13_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter14_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter13_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter15_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter14_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter15_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter14_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter16_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter15_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter17_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter16_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter18_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter17_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter19_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter18_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter20_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter19_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2086 <= tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2091 <= tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter3_tmp_2_3_reg_2076 <= tmp_2_3_reg_2076;
        ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2081 <= tmp_2_7_reg_2081;
        ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter4_tmp_2_3_reg_2076 <= ap_pipeline_reg_pp0_iter3_tmp_2_3_reg_2076;
        ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2081 <= ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2081;
        ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter5_tmp_2_3_reg_2076 <= ap_pipeline_reg_pp0_iter4_tmp_2_3_reg_2076;
        ap_pipeline_reg_pp0_iter5_tmp_2_7_reg_2081 <= ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2081;
        ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter6_tmp_2_7_reg_2081 <= ap_pipeline_reg_pp0_iter5_tmp_2_7_reg_2081;
        ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter7_tmp_2_7_reg_2081 <= ap_pipeline_reg_pp0_iter6_tmp_2_7_reg_2081;
        ap_pipeline_reg_pp0_iter8_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter8_tmp_2_7_reg_2081 <= ap_pipeline_reg_pp0_iter7_tmp_2_7_reg_2081;
        ap_pipeline_reg_pp0_iter9_tmp_2_10_reg_2086 <= ap_pipeline_reg_pp0_iter8_tmp_2_10_reg_2086;
        ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2091 <= ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2091;
        ap_pipeline_reg_pp0_iter9_tmp_2_7_reg_2081 <= ap_pipeline_reg_pp0_iter8_tmp_2_7_reg_2081;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter9_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter10_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter9_tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter11_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter10_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter11_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter10_tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter12_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter11_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter13_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter12_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter14_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter13_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter15_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter14_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter16_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter15_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2026 <= tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2006 <= tmp_2_4_reg_2006;
        ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_2016 <= tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2006 <= ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2006;
        ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter4_tmp_2_4_reg_2006 <= ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2006;
        ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter5_tmp_2_4_reg_2006 <= ap_pipeline_reg_pp0_iter4_tmp_2_4_reg_2006;
        ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter6_tmp_2_4_reg_2006 <= ap_pipeline_reg_pp0_iter5_tmp_2_4_reg_2006;
        ap_pipeline_reg_pp0_iter6_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter7_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter6_tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter8_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter7_tmp_2_8_reg_2016;
        ap_pipeline_reg_pp0_iter9_tmp_2_11_reg_2026 <= ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2026;
        ap_pipeline_reg_pp0_iter9_tmp_2_8_reg_2016 <= ap_pipeline_reg_pp0_iter8_tmp_2_8_reg_2016;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter9_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter10_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter9_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter11_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter10_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter11_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter10_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter12_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter11_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter12_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter11_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter13_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter12_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter14_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter13_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter15_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter14_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter16_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter15_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter17_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter16_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2051 <= tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter2_tmp_2_1_reg_2036 <= tmp_2_1_reg_2036;
        ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2041 <= tmp_2_5_reg_2041;
        ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2046 <= tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2041 <= ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2041;
        ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter4_tmp_2_5_reg_2041 <= ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2041;
        ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter5_tmp_2_5_reg_2041 <= ap_pipeline_reg_pp0_iter4_tmp_2_5_reg_2041;
        ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter6_tmp_2_5_reg_2041 <= ap_pipeline_reg_pp0_iter5_tmp_2_5_reg_2041;
        ap_pipeline_reg_pp0_iter6_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter7_tmp_2_5_reg_2041 <= ap_pipeline_reg_pp0_iter6_tmp_2_5_reg_2041;
        ap_pipeline_reg_pp0_iter7_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter6_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter8_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter7_tmp_2_9_reg_2046;
        ap_pipeline_reg_pp0_iter9_tmp_2_12_reg_2051 <= ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2051;
        ap_pipeline_reg_pp0_iter9_tmp_2_9_reg_2046 <= ap_pipeline_reg_pp0_iter8_tmp_2_9_reg_2046;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_1497 <= indvar_flatten_next_fu_938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_932_p2))) begin
        j_mid2_reg_1502 <= j_mid2_fu_956_p3;
        tmp_1_reg_1523[6 : 2] <= tmp_1_fu_992_p3[6 : 2];
        tmp_mid2_reg_1513 <= tmp_mid2_fu_976_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_916 <= a_0_Dout_A;
        reg_920 <= a_1_Dout_A;
        reg_924 <= a_2_Dout_A;
        reg_928 <= a_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_932_p2))) begin
        tmp_1_mid2_v_reg_1517 <= tmp_1_mid2_v_fu_984_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1493))) begin
        tmp_2_10_reg_2086 <= grp_fu_894_p2;
        tmp_2_14_reg_2091 <= grp_fu_899_p2;
        tmp_2_3_reg_2076 <= grp_fu_884_p2;
        tmp_2_7_reg_2081 <= grp_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1493))) begin
        tmp_2_11_reg_2026 <= grp_fu_899_p2;
        tmp_2_4_reg_2006 <= grp_fu_889_p2;
        tmp_2_8_reg_2016 <= grp_fu_894_p2;
        tmp_s_reg_1996 <= grp_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1493))) begin
        tmp_2_12_reg_2051 <= grp_fu_899_p2;
        tmp_2_1_reg_2036 <= grp_fu_884_p2;
        tmp_2_5_reg_2041 <= grp_fu_889_p2;
        tmp_2_9_reg_2046 <= grp_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1493) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        tmp_2_13_reg_2071 <= grp_fu_899_p2;
        tmp_2_2_reg_2056 <= grp_fu_884_p2;
        tmp_2_6_reg_2061 <= grp_fu_889_p2;
        tmp_2_s_reg_2066 <= grp_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_3_reg_1650 <= tmp_3_fu_1067_p2;
        tmp_9_reg_1710[4 : 0] <= tmp_9_fu_1083_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter16) & (1'b0 == ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_1493))) begin
        tmp_5_10_reg_2151 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter17) & (1'b0 == ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_1493))) begin
        tmp_5_11_reg_2156 <= grp_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter19) & (1'b0 == ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_1493))) begin
        tmp_5_12_reg_2161 <= grp_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'b0 == ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_1493))) begin
        tmp_5_13_reg_2166 <= grp_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter21) & (1'b0 == ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_1493))) begin
        tmp_5_14_reg_2171 <= grp_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1493))) begin
        tmp_5_1_reg_2101 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1493))) begin
        tmp_5_2_reg_2106 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1493))) begin
        tmp_5_3_reg_2111 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1493))) begin
        tmp_5_4_reg_2116 <= grp_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1493))) begin
        tmp_5_5_reg_2121 <= grp_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1493))) begin
        tmp_5_6_reg_2126 <= grp_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter11) & (1'b0 == ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1493))) begin
        tmp_5_7_reg_2131 <= grp_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter12) & (1'b0 == ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1493))) begin
        tmp_5_8_reg_2136 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1493))) begin
        tmp_5_9_reg_2141 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1493))) begin
        tmp_5_reg_2096 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter15) & (1'b0 == ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_1493))) begin
        tmp_5_s_reg_2146 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_932_p2) & ~(1'b0 == tmp_mid2_fu_976_p3))) begin
        tmp_6_reg_1550[4 : 0] <= tmp_6_fu_1008_p1[4 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_13_fu_1107_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_11_fu_1055_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_8_fu_1021_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_4_fu_1000_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_13_fu_1107_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_11_fu_1055_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_8_fu_1021_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_4_fu_1000_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_2_Addr_A_orig = tmp_13_fu_1107_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_2_Addr_A_orig = tmp_11_fu_1055_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_2_Addr_A_orig = tmp_8_fu_1021_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_2_Addr_A_orig = tmp_4_fu_1000_p1;
        end else begin
            a_2_Addr_A_orig = 'bx;
        end
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_3_Addr_A_orig = tmp_13_fu_1107_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_3_Addr_A_orig = tmp_11_fu_1055_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_3_Addr_A_orig = tmp_8_fu_1021_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_3_Addr_A_orig = tmp_4_fu_1000_p1;
        end else begin
            a_3_Addr_A_orig = 'bx;
        end
    end else begin
        a_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        a_3_EN_A = 1'b1;
    end else begin
        a_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_18_cast_fu_1180_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_16_fu_1072_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_16_cast_fu_1042_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_6_fu_1008_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_18_cast_fu_1180_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_16_fu_1072_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_16_cast_fu_1042_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_6_fu_1008_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_2_Addr_A_orig = tmp_18_cast_fu_1180_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_2_Addr_A_orig = tmp_16_fu_1072_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_2_Addr_A_orig = tmp_16_cast_fu_1042_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_2_Addr_A_orig = tmp_6_fu_1008_p1;
        end else begin
            b_2_Addr_A_orig = 'bx;
        end
    end else begin
        b_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_2_EN_A = 1'b1;
    end else begin
        b_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_3_Addr_A_orig = tmp_18_cast_fu_1180_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_3_Addr_A_orig = tmp_16_fu_1072_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_3_Addr_A_orig = tmp_16_cast_fu_1042_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_3_Addr_A_orig = tmp_6_fu_1008_p1;
        end else begin
            b_3_Addr_A_orig = 'bx;
        end
    end else begin
        b_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_3_EN_A = 1'b1;
    end else begin
        b_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1083_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1513))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_10_address0 = tmp_9_reg_1710;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_10_address0 = tmp_6_reg_1550;
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1513))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_11_address0 = tmp_9_reg_1710;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_11_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_1513) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_12_address0 = tmp_9_fu_1083_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_12_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1513))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_13_address0 = tmp_9_reg_1710;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_13_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1513) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_14_address0 = tmp_9_reg_1710;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_14_address0 = tmp_6_reg_1550;
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1513))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_15_address0 = tmp_9_reg_1710;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_15_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_1513) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_1710;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1513) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_2_address0 = tmp_9_reg_1710;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_2_address0 = tmp_6_reg_1550;
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1513))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_3_address0 = tmp_9_reg_1710;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_3_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_1513) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_4_address0 = tmp_9_fu_1083_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_4_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1513))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_5_address0 = tmp_9_reg_1710;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_5_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1513) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_6_address0 = tmp_9_reg_1710;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_6_address0 = tmp_6_reg_1550;
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1513))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_7_address0 = tmp_9_reg_1710;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_7_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_1513) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_8_address0 = tmp_9_fu_1083_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_8_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1513))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_9_address0 = tmp_9_reg_1710;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_9_address0 = tmp_6_reg_1550;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1493 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1513) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter21))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter21) & (1'b0 == ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_1493))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_867_p0 = tmp_5_2_reg_2106;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_867_p0 = tmp_5_1_reg_2101;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_867_p0 = tmp_5_reg_2096;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_867_p0 = tmp_s_reg_1996;
    end else begin
        grp_fu_867_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_867_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_3_reg_2076;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_867_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_2_reg_2056;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_867_p1 = ap_pipeline_reg_pp0_iter2_tmp_2_1_reg_2036;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_867_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_867_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_872_p0 = tmp_5_6_reg_2126;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_872_p0 = tmp_5_5_reg_2121;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_872_p0 = tmp_5_4_reg_2116;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_872_p0 = tmp_5_3_reg_2111;
    end else begin
        grp_fu_872_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_872_p1 = ap_pipeline_reg_pp0_iter10_tmp_2_7_reg_2081;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_872_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_6_reg_2061;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_872_p1 = ap_pipeline_reg_pp0_iter7_tmp_2_5_reg_2041;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_872_p1 = ap_pipeline_reg_pp0_iter6_tmp_2_4_reg_2006;
    end else begin
        grp_fu_872_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_876_p0 = tmp_5_s_reg_2146;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        grp_fu_876_p0 = tmp_5_9_reg_2141;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        grp_fu_876_p0 = tmp_5_8_reg_2136;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_876_p0 = tmp_5_7_reg_2131;
    end else begin
        grp_fu_876_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_876_p1 = ap_pipeline_reg_pp0_iter15_tmp_2_10_reg_2086;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        grp_fu_876_p1 = ap_pipeline_reg_pp0_iter14_tmp_2_s_reg_2066;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        grp_fu_876_p1 = ap_pipeline_reg_pp0_iter12_tmp_2_9_reg_2046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_876_p1 = ap_pipeline_reg_pp0_iter11_tmp_2_8_reg_2016;
    end else begin
        grp_fu_876_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_880_p0 = tmp_5_13_reg_2166;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter19))) begin
        grp_fu_880_p0 = tmp_5_12_reg_2161;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        grp_fu_880_p0 = tmp_5_11_reg_2156;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_880_p0 = tmp_5_10_reg_2151;
    end else begin
        grp_fu_880_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_880_p1 = ap_pipeline_reg_pp0_iter20_tmp_2_14_reg_2091;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter19))) begin
        grp_fu_880_p1 = ap_pipeline_reg_pp0_iter19_tmp_2_13_reg_2071;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        grp_fu_880_p1 = ap_pipeline_reg_pp0_iter17_tmp_2_12_reg_2051;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_880_p1 = ap_pipeline_reg_pp0_iter16_tmp_2_11_reg_2026;
    end else begin
        grp_fu_880_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_884_p0 = a_row_load_3_reg_1896;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_884_p0 = a_row_load_2_reg_1901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_884_p0 = a_row_load_1_fu_1317_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_884_p0 = a_row_load_fu_1143_p3;
    end else begin
        grp_fu_884_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_884_p1 = b_copy_3_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_884_p1 = b_copy_2_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_884_p1 = b_copy_1_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_884_p1 = b_copy_0_q0;
    end else begin
        grp_fu_884_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_889_p0 = a_row_load_7_reg_1881;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_889_p0 = a_row_load_6_reg_1886;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_889_p0 = a_row_load_5_fu_1296_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_889_p0 = a_row_load_4_fu_1135_p3;
    end else begin
        grp_fu_889_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_889_p1 = b_copy_7_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_889_p1 = b_copy_6_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_889_p1 = b_copy_5_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_889_p1 = b_copy_4_q0;
    end else begin
        grp_fu_889_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_894_p0 = a_row_load_11_reg_1866;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_894_p0 = a_row_load_10_reg_1871;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_894_p0 = a_row_load_9_fu_1275_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_894_p0 = a_row_load_8_fu_1127_p3;
    end else begin
        grp_fu_894_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_894_p1 = b_copy_11_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_894_p1 = b_copy_10_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_894_p1 = b_copy_9_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_894_p1 = b_copy_8_q0;
    end else begin
        grp_fu_894_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_899_p0 = a_row_load_15_reg_1851;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_899_p0 = a_row_load_14_reg_1856;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_899_p0 = a_row_load_13_fu_1254_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_899_p0 = a_row_load_12_fu_1119_p3;
    end else begin
        grp_fu_899_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_899_p1 = b_copy_15_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_899_p1 = b_copy_14_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_899_p1 = b_copy_13_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_899_p1 = b_copy_12_q0;
    end else begin
        grp_fu_899_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_849_p4 = tmp_1_mid2_v_reg_1517;
    end else begin
        i_phi_fu_849_p4 = i_reg_845;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_838_p4 = indvar_flatten_next_reg_1497;
    end else begin
        indvar_flatten_phi_fu_838_p4 = indvar_flatten_reg_834;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1493 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_860_p4 = j_1_reg_1846;
    end else begin
        j_phi_fu_860_p4 = j_reg_856;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_932_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter21) & ~(1'b1 == ap_enable_reg_pp0_iter20))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = ap_const_lv32_0;

assign a_2_Rst_A = ap_rst;

assign a_2_WEN_A = ap_const_lv4_0;

assign a_3_Addr_A = a_3_Addr_A_orig << ap_const_lv32_2;

assign a_3_Clk_A = ap_clk;

assign a_3_Din_A = ap_const_lv32_0;

assign a_3_Rst_A = ap_rst;

assign a_3_WEN_A = ap_const_lv4_0;

assign a_row_load_10_fu_1268_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? reg_924 : a_row_load_20_fu_142);

assign a_row_load_11_fu_1261_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? a_2_Dout_A : a_row_load_19_fu_146);

assign a_row_load_12_fu_1119_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? reg_928 : a_row_load_18_fu_150);

assign a_row_load_13_fu_1254_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? a_3_load_1_reg_1685 : a_row_load_17_fu_154);

assign a_row_load_14_fu_1247_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? reg_928 : a_row_load_16_fu_158);

assign a_row_load_15_fu_1240_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? a_3_Dout_A : a_row_load_s_fu_162);

assign a_row_load_1_fu_1317_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? a_0_load_1_reg_1670 : a_row_load_29_fu_106);

assign a_row_load_2_fu_1310_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? reg_916 : a_row_load_28_fu_110);

assign a_row_load_3_fu_1303_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? a_0_Dout_A : a_row_load_27_fu_114);

assign a_row_load_4_fu_1135_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? reg_920 : a_row_load_26_fu_118);

assign a_row_load_5_fu_1296_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? a_1_load_1_reg_1675 : a_row_load_25_fu_122);

assign a_row_load_6_fu_1289_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? reg_920 : a_row_load_24_fu_126);

assign a_row_load_7_fu_1282_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? a_1_Dout_A : a_row_load_23_fu_130);

assign a_row_load_8_fu_1127_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? reg_924 : a_row_load_22_fu_134);

assign a_row_load_9_fu_1275_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? a_2_load_1_reg_1680 : a_row_load_21_fu_138);

assign a_row_load_fu_1143_p3 = ((tmp_3_reg_1650[0:0] === 1'b1) ? reg_916 : a_row_load_015_fu_102);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state90 = ap_CS_fsm[ap_const_lv32_5];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign b_2_Addr_A = b_2_Addr_A_orig << ap_const_lv32_2;

assign b_2_Clk_A = ap_clk;

assign b_2_Din_A = ap_const_lv32_0;

assign b_2_Rst_A = ap_rst;

assign b_2_WEN_A = ap_const_lv4_0;

assign b_3_Addr_A = b_3_Addr_A_orig << ap_const_lv32_2;

assign b_3_Clk_A = ap_clk;

assign b_3_Din_A = ap_const_lv32_0;

assign b_3_Rst_A = ap_rst;

assign b_3_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_19_cast_fu_1393_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = tmp_5_14_reg_2171;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_932_p2 = ((indvar_flatten_phi_fu_838_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_950_p2 = ((j_phi_fu_860_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign i_1_fu_944_p2 = (i_phi_fu_849_p4 + ap_const_lv5_1);

assign indvar_flatten_next_fu_938_p2 = (indvar_flatten_phi_fu_838_p4 + ap_const_lv9_1);

assign j_1_fu_1188_p2 = (j_mid2_reg_1502 + ap_const_lv5_1);

assign j_mid2_fu_956_p3 = ((exitcond_fu_950_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_860_p4);

assign tmp1_fu_970_p2 = ((i_phi_fu_849_p4 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_10_fu_1050_p2 = (tmp_1_reg_1523 | ap_const_lv7_2);

assign tmp_11_fu_1055_p3 = {{ap_const_lv57_0}, {tmp_10_fu_1050_p2}};

assign tmp_12_fu_1102_p2 = (tmp_1_reg_1523 | ap_const_lv7_3);

assign tmp_13_fu_1107_p3 = {{ap_const_lv57_0}, {tmp_12_fu_1102_p2}};

assign tmp_14_fu_1229_p3 = {{tmp_1_mid2_v_reg_1517}, {ap_const_lv4_0}};

assign tmp_15_cast_fu_1236_p1 = tmp_14_fu_1229_p3;

assign tmp_15_fu_1036_p2 = (tmp_6_cast_fu_1033_p1 + ap_const_lv6_10);

assign tmp_16_cast_fu_1042_p1 = tmp_15_fu_1036_p2;

assign tmp_16_fu_1072_p3 = {{ap_const_lv59_1}, {j_mid2_reg_1502}};

assign tmp_17_fu_1174_p2 = (tmp_6_cast5_fu_1171_p1 + ap_const_lv7_30);

assign tmp_18_cast_fu_1180_p1 = tmp_17_fu_1174_p2;

assign tmp_18_fu_1387_p2 = (tmp_15_cast_fu_1236_p1 + tmp_9_cast_fu_1384_p1);

assign tmp_19_cast_fu_1393_p1 = ap_pipeline_reg_pp0_iter21_tmp_18_reg_1911;

assign tmp_1_fu_992_p3 = {{tmp_1_mid2_v_fu_984_p3}, {ap_const_lv2_0}};

assign tmp_1_mid2_v_fu_984_p3 = ((exitcond_fu_950_p2[0:0] === 1'b1) ? i_1_fu_944_p2 : i_phi_fu_849_p4);

assign tmp_3_fu_1067_p2 = ((j_mid2_reg_1502 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_4_fu_1000_p1 = tmp_1_fu_992_p3;

assign tmp_6_cast5_fu_1171_p1 = j_mid2_reg_1502;

assign tmp_6_cast_fu_1033_p1 = j_mid2_reg_1502;

assign tmp_6_fu_1008_p1 = j_mid2_fu_956_p3;

assign tmp_7_fu_1016_p2 = (tmp_1_reg_1523 | ap_const_lv7_1);

assign tmp_8_fu_1021_p3 = {{ap_const_lv57_0}, {tmp_7_fu_1016_p2}};

assign tmp_9_cast_fu_1384_p1 = j_mid2_reg_1502;

assign tmp_9_fu_1083_p1 = j_mid2_reg_1502;

assign tmp_mid1_fu_964_p2 = ((i_1_fu_944_p2 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_976_p3 = ((exitcond_fu_950_p2[0:0] === 1'b1) ? tmp_mid1_fu_964_p2 : tmp1_fu_970_p2);

always @ (posedge ap_clk) begin
    tmp_1_reg_1523[1:0] <= 2'b00;
    tmp_6_reg_1550[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_1710[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //matmul_hw
