------- FILE LabLevel1.bas.asm LEVEL 1 PASS 3
      1  fffe					      processor	6502
------- FILE vcs.h LEVEL 2 PASS 3
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  10000 ????				       SEG
    199  10000 ????
    200  10000 ????						; EOF
------- FILE LabLevel1.bas.asm
------- FILE macro.h LEVEL 2 PASS 3
      0  10000 ????				       include	"macro.h"
      1  10000 ????						; MACRO.H
      2  10000 ????						; Version 1.05, 13/NOVEMBER/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_MACRO =	105
      5  10000 ????
      6  10000 ????						;
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  10000 ????						; It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  10000 ????						; contents, or would like to add something, please write to me
     17  10000 ????						; (atari2600@taswegian.com) with your contribution.
     18  10000 ????						;
     19  10000 ????						; Latest Revisions...
     20  10000 ????						;
     21  10000 ????						; 1.05  14/NOV/2003	  - Added VERSION_MACRO equate (which will reflect 100x version #)
     22  10000 ????						;			    This will allow conditional code to verify MACRO.H being
     23  10000 ????						;			    used for code assembly.
     24  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     25  10000 ????						;
     26  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     27  10000 ????						;
     28  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     29  10000 ????						;			   (standardised macro for vertical synch code)
     30  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     31  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     32  10000 ????						; 1.0	22/MAR/2003		Initial release
     33  10000 ????
     34  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     35  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     36  10000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     37  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     38  10000 ????						;   registers and require them to be defined first).
     39  10000 ????
     40  10000 ????						; Available macros...
     41  10000 ????						;   SLEEP n		 - sleep for n cycles
     42  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     43  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     44  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????						; SLEEP duration
     48  10000 ????						; Original author: Thomas Jentzsch
     49  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     50  10000 ????						; useful for code where precise timing is required.
     51  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     52  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     53  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     54  10000 ????
     55  10000 ????				       MAC	sleep
     56  10000 ????			    .CYCLES    SET	{1}
     57  10000 ????
     58  10000 ????				       IF	.CYCLES < 2
     59  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     60  10000 ????				       ERR
     61  10000 ????				       ENDIF
     62  10000 ????
     63  10000 ????				       IF	.CYCLES & 1
     64  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     65  10000 ????				       nop	0
     66  10000 ????				       ELSE
     67  10000 ????				       bit	VSYNC
     68  10000 ????				       ENDIF
     69  10000 ????			    .CYCLES    SET	.CYCLES - 3
     70  10000 ????				       ENDIF
     71  10000 ????
     72  10000 ????				       REPEAT	.CYCLES / 2
     73  10000 ????				       nop
     74  10000 ????				       REPEND
     75  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     76  10000 ????
     77  10000 ????						;-------------------------------------------------------------------------------
     78  10000 ????						; VERTICAL_SYNC
     79  10000 ????						; Original author: Manuel Polik
     80  10000 ????						; Inserts the code required for a proper 3 scannline 
     81  10000 ????						; vertical sync sequence
     82  10000 ????						;
     83  10000 ????						; Note: Alters the accumulator
     84  10000 ????						;
     85  10000 ????						; IN:
     86  10000 ????						; OUT: A = 1
     87  10000 ????
     88  10000 ????				       MAC	vertical_sync
     89  10000 ????				       LDA	#$02	; A = VSYNC enable
     90  10000 ????				       STA	WSYNC	; Finish current line
     91  10000 ????				       STA	VSYNC	; Start vertical sync
     92  10000 ????				       STA	WSYNC	; 1st line vertical sync
     93  10000 ????				       STA	WSYNC	; 2nd line vertical sync
     94  10000 ????				       LSR		; A = VSYNC disable
     95  10000 ????				       STA	WSYNC	; 3rd line vertical sync
     96  10000 ????				       STA	VSYNC	; Stop vertical sync
     97  10000 ????				       ENDM
     98  10000 ????
     99  10000 ????						;-------------------------------------------------------------------------------
    100  10000 ????						; CLEAN_START
    101  10000 ????						; Original author: Andrew Davie
    102  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    103  10000 ????						; Sets stack pointer to $FF, and all registers to 0
    104  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    105  10000 ????						; Use as very first section of code on boot (ie: at reset)
    106  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    107  10000 ????
    108  10000 ????				       MAC	clean_start
    109  10000 ????				       sei
    110  10000 ????				       cld
    111  10000 ????
    112  10000 ????				       ldx	#0
    113  10000 ????				       txa
    114  10000 ????				       tay
    115  10000 ????			    .CLEAR_STACK dex
    116  10000 ????				       txs
    117  10000 ????				       pha
    118  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    119  10000 ????
    120  10000 ????				       ENDM
    121  10000 ????
    122  10000 ????						;-------------------------------------------------------
    123  10000 ????						; SET_POINTER
    124  10000 ????						; Original author: Manuel Rotschkar
    125  10000 ????						;
    126  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    127  10000 ????						;
    128  10000 ????						; Usage: SET_POINTER pointer, address
    129  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    130  10000 ????						;
    131  10000 ????						; Note: Alters the accumulator, NZ flags
    132  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    133  10000 ????						; IN 2: absolute address
    134  10000 ????
    135  10000 ????				       MAC	set_pointer
    136  10000 ????			    .POINTER   SET	{1}
    137  10000 ????			    .ADDRESS   SET	{2}
    138  10000 ????
    139  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    140  10000 ????				       STA	.POINTER	; Store in pointer
    141  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    142  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    143  10000 ????
    144  10000 ????				       ENDM
    145  10000 ????
    146  10000 ????						; EOF
------- FILE LabLevel1.bas.asm
------- FILE 2600basic.h LEVEL 2 PASS 3
      0  10000 ????				       include	"2600basic.h"
      1  10000 ????				       processor	6502
------- FILE vcs.h LEVEL 3 PASS 3
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d					      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e					      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298					      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  10000 ????				       SEG
    199  10000 ????
    200  10000 ????						; EOF
------- FILE 2600basic.h
------- FILE macro.h LEVEL 3 PASS 3
      0  10000 ????				       include	"macro.h"
      1  10000 ????						; MACRO.H
      2  10000 ????						; Version 1.05, 13/NOVEMBER/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_MACRO =	105
      5  10000 ????
      6  10000 ????						;
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  10000 ????						; It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  10000 ????						; contents, or would like to add something, please write to me
     17  10000 ????						; (atari2600@taswegian.com) with your contribution.
     18  10000 ????						;
     19  10000 ????						; Latest Revisions...
     20  10000 ????						;
     21  10000 ????						; 1.05  14/NOV/2003	  - Added VERSION_MACRO equate (which will reflect 100x version #)
     22  10000 ????						;			    This will allow conditional code to verify MACRO.H being
     23  10000 ????						;			    used for code assembly.
     24  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     25  10000 ????						;
     26  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     27  10000 ????						;
     28  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     29  10000 ????						;			   (standardised macro for vertical synch code)
     30  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     31  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     32  10000 ????						; 1.0	22/MAR/2003		Initial release
     33  10000 ????
     34  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     35  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     36  10000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     37  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     38  10000 ????						;   registers and require them to be defined first).
     39  10000 ????
     40  10000 ????						; Available macros...
     41  10000 ????						;   SLEEP n		 - sleep for n cycles
     42  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     43  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     44  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????						; SLEEP duration
     48  10000 ????						; Original author: Thomas Jentzsch
     49  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     50  10000 ????						; useful for code where precise timing is required.
     51  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     52  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     53  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     54  10000 ????
     55  10000 ????				       MAC	sleep
     56  10000 ????			    .CYCLES    SET	{1}
     57  10000 ????
     58  10000 ????				       IF	.CYCLES < 2
     59  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     60  10000 ????				       ERR
     61  10000 ????				       ENDIF
     62  10000 ????
     63  10000 ????				       IF	.CYCLES & 1
     64  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     65  10000 ????				       nop	0
     66  10000 ????				       ELSE
     67  10000 ????				       bit	VSYNC
     68  10000 ????				       ENDIF
     69  10000 ????			    .CYCLES    SET	.CYCLES - 3
     70  10000 ????				       ENDIF
     71  10000 ????
     72  10000 ????				       REPEAT	.CYCLES / 2
     73  10000 ????				       nop
     74  10000 ????				       REPEND
     75  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     76  10000 ????
     77  10000 ????						;-------------------------------------------------------------------------------
     78  10000 ????						; VERTICAL_SYNC
     79  10000 ????						; Original author: Manuel Polik
     80  10000 ????						; Inserts the code required for a proper 3 scannline 
     81  10000 ????						; vertical sync sequence
     82  10000 ????						;
     83  10000 ????						; Note: Alters the accumulator
     84  10000 ????						;
     85  10000 ????						; IN:
     86  10000 ????						; OUT: A = 1
     87  10000 ????
     88  10000 ????				       MAC	vertical_sync
     89  10000 ????				       LDA	#$02	; A = VSYNC enable
     90  10000 ????				       STA	WSYNC	; Finish current line
     91  10000 ????				       STA	VSYNC	; Start vertical sync
     92  10000 ????				       STA	WSYNC	; 1st line vertical sync
     93  10000 ????				       STA	WSYNC	; 2nd line vertical sync
     94  10000 ????				       LSR		; A = VSYNC disable
     95  10000 ????				       STA	WSYNC	; 3rd line vertical sync
     96  10000 ????				       STA	VSYNC	; Stop vertical sync
     97  10000 ????				       ENDM
     98  10000 ????
     99  10000 ????						;-------------------------------------------------------------------------------
    100  10000 ????						; CLEAN_START
    101  10000 ????						; Original author: Andrew Davie
    102  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    103  10000 ????						; Sets stack pointer to $FF, and all registers to 0
    104  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    105  10000 ????						; Use as very first section of code on boot (ie: at reset)
    106  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    107  10000 ????
    108  10000 ????				       MAC	clean_start
    109  10000 ????				       sei
    110  10000 ????				       cld
    111  10000 ????
    112  10000 ????				       ldx	#0
    113  10000 ????				       txa
    114  10000 ????				       tay
    115  10000 ????			    .CLEAR_STACK dex
    116  10000 ????				       txs
    117  10000 ????				       pha
    118  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    119  10000 ????
    120  10000 ????				       ENDM
    121  10000 ????
    122  10000 ????						;-------------------------------------------------------
    123  10000 ????						; SET_POINTER
    124  10000 ????						; Original author: Manuel Rotschkar
    125  10000 ????						;
    126  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    127  10000 ????						;
    128  10000 ????						; Usage: SET_POINTER pointer, address
    129  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    130  10000 ????						;
    131  10000 ????						; Note: Alters the accumulator, NZ flags
    132  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    133  10000 ????						; IN 2: absolute address
    134  10000 ????
    135  10000 ????				       MAC	set_pointer
    136  10000 ????			    .POINTER   SET	{1}
    137  10000 ????			    .ADDRESS   SET	{2}
    138  10000 ????
    139  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    140  10000 ????				       STA	.POINTER	; Store in pointer
    141  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    142  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    143  10000 ????
    144  10000 ????				       ENDM
    145  10000 ????
    146  10000 ????						; EOF
------- FILE 2600basic.h
------- FILE 2600basic_variable_redefs.h LEVEL 3 PASS 3
      0  10000 ????				       include	"2600basic_variable_redefs.h"
      1  10000 ????						; This file contains variable mapping and other information for the current project.
      2  10000 ????
      3  10000 ????		00 95	    _sc3       =	score + 2
      4  10000 ????
      5  10000 ????		00 94	    _sc2       =	score + 1
      6  10000 ????
      7  10000 ????		00 93	    _sc1       =	score
      8  10000 ????
      9  10000 ????		00 9f	    _M_Edge_Right =	159
     10  10000 ????
     11  10000 ????		00 02	    _M_Edge_Left =	2
     12  10000 ????
     13  10000 ????		00 58	    _M_Edge_Bottom =	88
     14  10000 ????
     15  10000 ????		00 02	    _M_Edge_Top =	2
     16  10000 ????
     17  10000 ????		00 a0	    _B_Edge_Right =	160
     18  10000 ????
     19  10000 ????		00 02	    _B_Edge_Left =	2
     20  10000 ????
     21  10000 ????		00 58	    _B_Edge_Bottom =	88
     22  10000 ????
     23  10000 ????		00 02	    _B_Edge_Top =	2
     24  10000 ????
     25  10000 ????		00 99	    _P_Edge_Right =	153
     26  10000 ????
     27  10000 ????		00 01	    _P_Edge_Left =	1
     28  10000 ????
     29  10000 ????		00 58	    _P_Edge_Bottom =	88
     30  10000 ????
     31  10000 ????		00 09	    _P_Edge_Top =	9
     32  10000 ????
     33  10000 ????		00 ed	    rand16     =	z
     34  10000 ????
     35  10000 ????		00 ec	    _Bit1_Toggle_Screen =	y
     36  10000 ????
     37  10000 ????		00 ec	    _Bit0_Reset_Restrainer =	y
     38  10000 ????
     39  10000 ????		00 ec	    _BitOp_01  =	y
     40  10000 ????
     41  10000 ????		00 eb	    _Bit1_Game_Over =	x
     42  10000 ????
     43  10000 ????		00 eb	    _Bit0_Carrying_Gem =	x
     44  10000 ????
     45  10000 ????		00 64	    _Minotaur_Awareness_Size =	100
     46  10000 ????
     47  10000 ????		00 db	    _Frame_Count =	h
     48  10000 ????
     49  10000 ????		00 de	    _Bit7_P1_Col_Right =	k
     50  10000 ????
     51  10000 ????		00 de	    _Bit6_P1_Col_Left =	k
     52  10000 ????
     53  10000 ????		00 de	    _Bit5_P1_Col_Down =	k
     54  10000 ????
     55  10000 ????		00 de	    _Bit4_P1_Col_Up =	k
     56  10000 ????
     57  10000 ????		00 de	    _Bit3_P1_Dir_Right =	k
     58  10000 ????
     59  10000 ????		00 de	    _Bit2_P1_Dir_Left =	k
     60  10000 ????
     61  10000 ????		00 de	    _Bit1_P1_Dir_Down =	k
     62  10000 ????
     63  10000 ????		00 de	    _Bit0_P1_Dir_Up =	k
     64  10000 ????
     65  10000 ????		00 de	    _BitOp_P1_M1_Dir =	k
     66  10000 ????
     67  10000 ????		00 da	    _Bit7_M0_Dir_Right =	g
     68  10000 ????
     69  10000 ????		00 da	    _Bit6_M0_Dir_Left =	g
     70  10000 ????
     71  10000 ????		00 da	    _Bit5_M0_Dir_Down =	g
     72  10000 ????
     73  10000 ????		00 da	    _Bit4_M0_Dir_Up =	g
     74  10000 ????
     75  10000 ????		00 da	    _Bit3_P0_Dir_Right =	g
     76  10000 ????
     77  10000 ????		00 da	    _Bit2_P0_Dir_Left =	g
     78  10000 ????
     79  10000 ????		00 da	    _Bit1_P0_Dir_Down =	g
     80  10000 ????
     81  10000 ????		00 da	    _Bit0_P0_Dir_Up =	g
     82  10000 ????
     83  10000 ????		00 da	    _BitOp_P0_M0_Dir =	g
     84  10000 ????
------- FILE 2600basic.h
      5  10000 ????
      6  10000 ????		00 80	    player0x   =	$80
      7  10000 ????		00 81	    player1x   =	$81
      8  10000 ????		00 82	    missile0x  =	$82
      9  10000 ????		00 83	    missile1x  =	$83
     10  10000 ????		00 84	    ballx      =	$84
     11  10000 ????
     12  10000 ????		00 85	    objecty    =	$85
     13  10000 ????		00 85	    player0y   =	$85
     14  10000 ????		00 86	    player1y   =	$86
     15  10000 ????		00 87	    missile1height =	$87
     16  10000 ????		00 88	    missile1y  =	$88
     17  10000 ????		00 89	    bally      =	$89
     18  10000 ????
     19  10000 ????		00 87	    player1color =	$87	; replaces missile 1
     20  10000 ????
     21  10000 ????		00 8a	    player0pointer =	$8A	;uses $8A-$8B
     22  10000 ????		00 8a	    player0pointerlo =	$8A
     23  10000 ????		00 8b	    player0pointerhi =	$8B
     24  10000 ????		00 8c	    player1pointer =	$8C	; $8C-$8D
     25  10000 ????		00 8c	    player1pointerlo =	$8C
     26  10000 ????		00 8d	    player1pointerhi =	$8D
     27  10000 ????
     28  10000 ????		00 8e	    player0height =	$8E
     29  10000 ????		00 8f	    player1height =	$8F
     30  10000 ????		00 90	    missile0height =	$90
     31  10000 ????		00 91	    missile0y  =	$91
     32  10000 ????		00 92	    ballheight =	$92
     33  10000 ????
     34  10000 ????		00 90	    currentpaddle =	$90	; replaces missile 0 (and can't be used with playercolor)
     35  10000 ????		00 91	    paddle     =	$91	; replaces missile 0
     36  10000 ????		00 82	    player0colorstore =	$82	; replaces missile 0
     37  10000 ????		00 90	    player0color =	$90	; replaces missile 0
     38  10000 ????
     39  10000 ????		00 93	    score      =	$93	; $93-$95
     40  10000 ????		00 96	    scorepointers =	$96	; $96-$9B = 6 bytes
     41  10000 ????		00 9c	    temp1      =	$9C	;used by kernel.  can be used in program too, but
     42  10000 ????		00 9d	    temp2      =	$9D	;are obliterated when drawscreen is called.
     43  10000 ????		00 9e	    temp3      =	$9E
     44  10000 ????		00 9f	    temp4      =	$9F
     45  10000 ????		00 a0	    temp5      =	$A0
     46  10000 ????		00 a1	    temp6      =	$A1
     47  10000 ????
     48  10000 ????		00 a2	    rand       =	$A2
     49  10000 ????		00 a3	    scorecolor =	$A3
     50  10000 ????
     51  10000 ????		00 a4	    var0       =	$A4
     52  10000 ????		00 a5	    var1       =	$A5
     53  10000 ????		00 a6	    var2       =	$A6
     54  10000 ????		00 a7	    var3       =	$A7
     55  10000 ????		00 a8	    var4       =	$A8
     56  10000 ????		00 a9	    var5       =	$A9
     57  10000 ????		00 aa	    var6       =	$AA
     58  10000 ????		00 ab	    var7       =	$AB
     59  10000 ????		00 ac	    var8       =	$AC
     60  10000 ????		00 ad	    var9       =	$AD
     61  10000 ????		00 ae	    var10      =	$AE
     62  10000 ????		00 af	    var11      =	$AF
     63  10000 ????		00 b0	    var12      =	$B0
     64  10000 ????		00 b1	    var13      =	$B1
     65  10000 ????		00 b2	    var14      =	$B2
     66  10000 ????		00 b3	    var15      =	$B3
     67  10000 ????		00 b4	    var16      =	$B4
     68  10000 ????		00 b5	    var17      =	$B5
     69  10000 ????		00 b6	    var18      =	$B6
     70  10000 ????		00 b7	    var19      =	$B7
     71  10000 ????		00 b8	    var20      =	$B8
     72  10000 ????		00 b9	    var21      =	$B9
     73  10000 ????		00 ba	    var22      =	$BA
     74  10000 ????		00 bb	    var23      =	$BB
     75  10000 ????		00 bc	    var24      =	$BC
     76  10000 ????		00 bd	    var25      =	$BD
     77  10000 ????		00 be	    var26      =	$BE
     78  10000 ????		00 bf	    var27      =	$BF
     79  10000 ????		00 c0	    var28      =	$C0
     80  10000 ????		00 c1	    var29      =	$C1
     81  10000 ????		00 c2	    var30      =	$C2
     82  10000 ????		00 c3	    var31      =	$C3
     83  10000 ????		00 c4	    var32      =	$C4
     84  10000 ????		00 c5	    var33      =	$C5
     85  10000 ????		00 c6	    var34      =	$C6
     86  10000 ????		00 c7	    var35      =	$C7
     87  10000 ????		00 c8	    var36      =	$C8
     88  10000 ????		00 c9	    var37      =	$C9
     89  10000 ????		00 ca	    var38      =	$CA
     90  10000 ????		00 cb	    var39      =	$CB
     91  10000 ????		00 cc	    var40      =	$CC
     92  10000 ????		00 cd	    var41      =	$CD
     93  10000 ????		00 ce	    var42      =	$CE
     94  10000 ????		00 cf	    var43      =	$CF
     95  10000 ????		00 d0	    var44      =	$D0
     96  10000 ????		00 d1	    var45      =	$D1
     97  10000 ????		00 d2	    var46      =	$D2
     98  10000 ????		00 d3	    var47      =	$D3
     99  10000 ????
    100  10000 ????		00 d4	    A	       =	$d4
    101  10000 ????		00 d4	    a	       =	$d4
    102  10000 ????		00 d5	    B	       =	$d5
    103  10000 ????		00 d5	    b	       =	$d5
    104  10000 ????		00 d6	    C	       =	$d6
    105  10000 ????		00 d6	    c	       =	$d6
    106  10000 ????		00 d7	    D	       =	$d7
    107  10000 ????		00 d7	    d	       =	$d7
    108  10000 ????		00 d8	    E	       =	$d8
    109  10000 ????		00 d8	    e	       =	$d8
    110  10000 ????		00 d9	    F	       =	$d9
    111  10000 ????		00 d9	    f	       =	$d9
    112  10000 ????		00 da	    G	       =	$da
    113  10000 ????		00 da	    g	       =	$da
    114  10000 ????		00 db	    H	       =	$db
    115  10000 ????		00 db	    h	       =	$db
    116  10000 ????		00 dc	    I	       =	$dc
    117  10000 ????		00 dc	    i	       =	$dc
    118  10000 ????		00 dd	    J	       =	$dd
    119  10000 ????		00 dd	    j	       =	$dd
    120  10000 ????		00 de	    K	       =	$de
    121  10000 ????		00 de	    k	       =	$de
    122  10000 ????		00 df	    L	       =	$df
    123  10000 ????		00 df	    l	       =	$df
    124  10000 ????		00 e0	    M	       =	$e0
    125  10000 ????		00 e0	    m	       =	$e0
    126  10000 ????		00 e1	    N	       =	$e1
    127  10000 ????		00 e1	    n	       =	$e1
    128  10000 ????		00 e2	    O	       =	$e2
    129  10000 ????		00 e2	    o	       =	$e2
    130  10000 ????		00 e3	    P	       =	$e3
    131  10000 ????		00 e3	    p	       =	$e3
    132  10000 ????		00 e4	    Q	       =	$e4
    133  10000 ????		00 e4	    q	       =	$e4
    134  10000 ????		00 e5	    R	       =	$e5
    135  10000 ????		00 e5	    r	       =	$e5
    136  10000 ????		00 e6	    S	       =	$e6
    137  10000 ????		00 e6	    s	       =	$e6
    138  10000 ????		00 e7	    T	       =	$e7
    139  10000 ????		00 e7	    t	       =	$e7
    140  10000 ????		00 e8	    U	       =	$e8
    141  10000 ????		00 e8	    u	       =	$e8
    142  10000 ????		00 e9	    V	       =	$e9
    143  10000 ????		00 e9	    v	       =	$e9
    144  10000 ????		00 ea	    W	       =	$ea
    145  10000 ????		00 ea	    w	       =	$ea
    146  10000 ????		00 eb	    X	       =	$eb
    147  10000 ????		00 eb	    x	       =	$eb
    148  10000 ????		00 ec	    Y	       =	$ec
    149  10000 ????		00 ec	    y	       =	$ec
    150  10000 ????		00 ed	    Z	       =	$ed
    151  10000 ????		00 ed	    z	       =	$ed
    152  10000 ????
    153  10000 ????		00 ee	    temp7      =	$ee	; This is used to aid in bankswitching
    154  10000 ????		00 ef	    playfieldpos =	$ef
    155  10000 ????
    156  10000 ????						; available for other uses, or if unused, provide more stack space
    157  10000 ????
    158  10000 ????		00 f0	    aux1       =	$f0
    159  10000 ????		00 f1	    aux2       =	$f1
    160  10000 ????		00 f2	    aux3       =	$f2
    161  10000 ????		00 f3	    aux4       =	$f3
    162  10000 ????		00 f4	    aux5       =	$f4
    163  10000 ????		00 f5	    aux6       =	$f5
    164  10000 ????
    165  10000 ????						; playfield color/height pointers
    166  10000 ????		00 f0	    pfcolortable =	$f0	; and $d5
    167  10000 ????		00 f0	    pfheighttable =	$f0	; and $d5
    168  10000 ????						; the above pointers are the same because if color and height are both used together,
    169  10000 ????						; they must used absolute indexed and cannot use pointers
    170  10000 ????
    171  10000 ????		00 f2	    lifepointer =	$f2	; pointer to "lives" shape
    172  10000 ????						; upper 3 bits of $f2 contain the number of lives
    173  10000 ????		00 f4	    lifecolor  =	$f4
    174  10000 ????		00 f3	    lives      =	$f3	; # lives >> 5
    175  10000 ????		00 f5	    statusbarlength =	$f5	; only uses upper 5 bits; other bits free
    176  10000 ????
    177  10000 ????		00 f2	    pfscore1   =	$f2	; optional playfield bytes in score
    178  10000 ????		00 f3	    pfscore2   =	$f3
    179  10000 ????		00 f4	    pfscorecolor =	$f4
    180  10000 ????
    181  10000 ????		00 f6	    stack1     =	$f6
    182  10000 ????		00 f7	    stack2     =	$f7
    183  10000 ????		00 f8	    stack3     =	$f8
    184  10000 ????		00 f9	    stack4     =	$f9
    185  10000 ????						; the stack bytes above may be used in the kernel
    186  10000 ????						; stack = F6-F7, F8-F9, FA-FB, FC-FD, FE-FF
    187  10000 ????
    188  10000 ????				       MAC	return
    189  10000 ????				       ifnconst	bankswitch
    190  10000 ????				       rts
    191  10000 ????				       else
    192  10000 ????				       jmp	BS_return
    193  10000 ????				       endif
    194  10000 ????				       ENDM		; auto-return from either a regular or bankswitched module
    195  10000 ????
    196  10000 ????			   -	       ifconst	superchip
    197  10000 ????			   -playfieldbase =	$10D0
    198  10000 ????			   -	       include	superchip.h
    199  10000 ????				       else
    200  10000 ????		00 a4	    playfieldbase =	$A4
    201  10000 ????				       endif
    202  10000 ????
    203  10000 ????				       ifnconst	pfhalfwidth
    204  10000 ????		00 04	    pfwidth    =	4
    205  10000 ????		00 0e	    PF1L       =	PF1
    206  10000 ????		00 0f	    PF2L       =	PF2
    207  10000 ????		00 0e	    PF1R       =	PF1
    208  10000 ????		00 0f	    PF2R       =	PF2
    209  10000 ????		00 00	    pfadjust   =	0
    210  10000 ????			   -	       else
    211  10000 ????			   -pfwidth    =	2
    212  10000 ????			   -	       ifconst	pfcenter
    213  10000 ????			   -PF1L       =	$3F	; no effect
    214  10000 ????			   -PF2L       =	PF2
    215  10000 ????			   -PF1R       =	$3F
    216  10000 ????			   -PF2R       =	PF2	; no effect
    217  10000 ????			   -pfadjust   =	1
    218  10000 ????			   -	       else
    219  10000 ????			   -PF1L       =	PF1
    220  10000 ????			   -PF2L       =	PF2
    221  10000 ????			   -PF1R       =	$3F	; no effect
    222  10000 ????			   -PF2R       =	$3F	; no effect
    223  10000 ????			   -pfadjust   =	0
    224  10000 ????			   -	       endif
    225  10000 ????				       endif
    226  10000 ????
    227  10000 ????						; define playfield start based on height
    228  10000 ????				       ifnconst	pfres
    229  10000 ????		00 a4	    playfield  =	playfieldbase
    230  10000 ????			   -	       else
    231  10000 ????			   -playfield  =	playfieldbase-(pfres-12*(4/pfwidth))*pfwidth
    232  10000 ????				       endif
------- FILE LabLevel1.bas.asm
------- FILE 2600basic_variable_redefs.h LEVEL 2 PASS 3
      0  10000 ????				       include	"2600basic_variable_redefs.h"
      1  10000 ????						; This file contains variable mapping and other information for the current project.
      2  10000 ????
      3  10000 ????		00 95	    _sc3       =	score + 2
      4  10000 ????
      5  10000 ????		00 94	    _sc2       =	score + 1
      6  10000 ????
      7  10000 ????		00 93	    _sc1       =	score
      8  10000 ????
      9  10000 ????		00 9f	    _M_Edge_Right =	159
     10  10000 ????
     11  10000 ????		00 02	    _M_Edge_Left =	2
     12  10000 ????
     13  10000 ????		00 58	    _M_Edge_Bottom =	88
     14  10000 ????
     15  10000 ????		00 02	    _M_Edge_Top =	2
     16  10000 ????
     17  10000 ????		00 a0	    _B_Edge_Right =	160
     18  10000 ????
     19  10000 ????		00 02	    _B_Edge_Left =	2
     20  10000 ????
     21  10000 ????		00 58	    _B_Edge_Bottom =	88
     22  10000 ????
     23  10000 ????		00 02	    _B_Edge_Top =	2
     24  10000 ????
     25  10000 ????		00 99	    _P_Edge_Right =	153
     26  10000 ????
     27  10000 ????		00 01	    _P_Edge_Left =	1
     28  10000 ????
     29  10000 ????		00 58	    _P_Edge_Bottom =	88
     30  10000 ????
     31  10000 ????		00 09	    _P_Edge_Top =	9
     32  10000 ????
     33  10000 ????		00 ed	    rand16     =	z
     34  10000 ????
     35  10000 ????		00 ec	    _Bit1_Toggle_Screen =	y
     36  10000 ????
     37  10000 ????		00 ec	    _Bit0_Reset_Restrainer =	y
     38  10000 ????
     39  10000 ????		00 ec	    _BitOp_01  =	y
     40  10000 ????
     41  10000 ????		00 eb	    _Bit1_Game_Over =	x
     42  10000 ????
     43  10000 ????		00 eb	    _Bit0_Carrying_Gem =	x
     44  10000 ????
     45  10000 ????		00 64	    _Minotaur_Awareness_Size =	100
     46  10000 ????
     47  10000 ????		00 db	    _Frame_Count =	h
     48  10000 ????
     49  10000 ????		00 de	    _Bit7_P1_Col_Right =	k
     50  10000 ????
     51  10000 ????		00 de	    _Bit6_P1_Col_Left =	k
     52  10000 ????
     53  10000 ????		00 de	    _Bit5_P1_Col_Down =	k
     54  10000 ????
     55  10000 ????		00 de	    _Bit4_P1_Col_Up =	k
     56  10000 ????
     57  10000 ????		00 de	    _Bit3_P1_Dir_Right =	k
     58  10000 ????
     59  10000 ????		00 de	    _Bit2_P1_Dir_Left =	k
     60  10000 ????
     61  10000 ????		00 de	    _Bit1_P1_Dir_Down =	k
     62  10000 ????
     63  10000 ????		00 de	    _Bit0_P1_Dir_Up =	k
     64  10000 ????
     65  10000 ????		00 de	    _BitOp_P1_M1_Dir =	k
     66  10000 ????
     67  10000 ????		00 da	    _Bit7_M0_Dir_Right =	g
     68  10000 ????
     69  10000 ????		00 da	    _Bit6_M0_Dir_Left =	g
     70  10000 ????
     71  10000 ????		00 da	    _Bit5_M0_Dir_Down =	g
     72  10000 ????
     73  10000 ????		00 da	    _Bit4_M0_Dir_Up =	g
     74  10000 ????
     75  10000 ????		00 da	    _Bit3_P0_Dir_Right =	g
     76  10000 ????
     77  10000 ????		00 da	    _Bit2_P0_Dir_Left =	g
     78  10000 ????
     79  10000 ????		00 da	    _Bit1_P0_Dir_Down =	g
     80  10000 ????
     81  10000 ????		00 da	    _Bit0_P0_Dir_Up =	g
     82  10000 ????
     83  10000 ????		00 da	    _BitOp_P0_M0_Dir =	g
     84  10000 ????
------- FILE LabLevel1.bas.asm
      6  10000 ????			   -	       ifconst	bankswitch
      7  10000 ????			   -	       if	bankswitch == 8
      8  10000 ????			   -	       ORG	$1000
      9  10000 ????			   -	       RORG	$D000
     10  10000 ????			   -	       endif
     11  10000 ????			   -	       if	bankswitch == 16
     12  10000 ????			   -	       ORG	$1000
     13  10000 ????			   -	       RORG	$9000
     14  10000 ????			   -	       endif
     15  10000 ????			   -	       if	bankswitch == 32
     16  10000 ????			   -	       ORG	$1000
     17  10000 ????			   -	       RORG	$1000
     18  10000 ????			   -	       endif
     19  10000 ????			   -	       if	bankswitch == 64
     20  10000 ????			   -	       ORG	$1000
     21  10000 ????			   -	       RORG	$1000
     22  10000 ????			   -	       endif
     23  10000 ????				       else
     24  f000					      ORG	$F000
     25  f000					      endif
     26  f000
     27  f000				  -	      ifconst	bankswitch_hotspot
     28  f000				  -	      if	bankswitch_hotspot = $083F	; 0840 bankswitching hotspot
     29  f000				  -	      .byte	0	; stop unexpected bankswitches
     30  f000				  -	      endif
     31  f000					      endif
     32  f000				   start
     33  f000		       78		      sei
     34  f001		       d8		      cld
     35  f002		       a0 00		      ldy	#0
     36  f004		       a5 d0		      lda	$D0
     37  f006		       c9 2c		      cmp	#$2C	;check RAM location #1
     38  f008		       d0 07		      bne	MachineIs2600
     39  f00a		       a5 d1		      lda	$D1
     40  f00c		       c9 a9		      cmp	#$A9	;check RAM location #2
     41  f00e		       d0 01		      bne	MachineIs2600
     42  f010		       88		      dey
     43  f011				   MachineIs2600
     44  f011		       a2 00		      ldx	#0
     45  f013		       8a		      txa
     46  f014				   clearmem
     47  f014		       e8		      inx
     48  f015		       9a		      txs
     49  f016		       48		      pha
     50  f017		       d0 fb		      bne	clearmem
     51  f019		       84 9c		      sty	temp1
     52  f01b					      ifnconst	multisprite
     53  f01b				  -	      ifconst	pfrowheight
     54  f01b				  -	      lda	#pfrowheight
     55  f01b					      else
     56  f01b				  -	      ifconst	pfres
     57  f01b				  -	      lda	#(96/pfres)
     58  f01b					      else
     59  f01b		       a9 08		      lda	#8
     60  f01d					      endif
     61  f01d					      endif
     62  f01d		       85 ef		      sta	playfieldpos
     63  f01f					      endif
     64  f01f		       a2 05		      ldx	#5
     65  f021				   initscore
     66  f021		       a9 9c		      lda	#<scoretable
     67  f023		       95 96		      sta	scorepointers,x
     68  f025		       ca		      dex
     69  f026		       10 f9		      bpl	initscore
     70  f028		       a9 01		      lda	#1
     71  f02a		       85 0a		      sta	CTRLPF
     72  f02c		       0d 84 02 	      ora	INTIM
     73  f02f		       85 a2		      sta	rand
     74  f031
     75  f031				  -	      ifconst	multisprite
     76  f031				  -	      jsr	multisprite_setup
     77  f031					      endif
     78  f031
     79  f031					      ifnconst	bankswitch
     80  f031		       4c 61 f4 	      jmp	game
     81  f034				  -	      else
     82  f034				  -	      lda	#>(game-1)
     83  f034				  -	      pha
     84  f034				  -	      lda	#<(game-1)
     85  f034				  -	      pha
     86  f034				  -	      pha
     87  f034				  -	      pha
     88  f034				  -	      ldx	#1
     89  f034				  -	      jmp	BS_jsr
     90  f034					      endif
     91  f034							; This is a 2-line kernel!
     92  f034					      ifnconst	vertical_reflect
     93  f034				   kernel
     94  f034					      endif
     95  f034		       85 02		      sta	WSYNC
     96  f036		       a9 ff		      lda	#255
     97  f038		       8d 96 02 	      sta	TIM64T
     98  f03b
     99  f03b		       a9 01		      lda	#1
    100  f03d		       85 27		      sta	VDELBL
    101  f03f		       85 25		      sta	VDELP0
    102  f041		       a6 92		      ldx	ballheight
    103  f043		       e8		      inx
    104  f044		       e8		      inx
    105  f045		       86 9f		      stx	temp4
    106  f047		       a5 86		      lda	player1y
    107  f049		       85 9e		      sta	temp3
    108  f04b
    109  f04b				  -	      ifconst	shakescreen
    110  f04b				  -	      jsr	doshakescreen
    111  f04b					      else
    112  f04b		       a6 90		      ldx	missile0height
    113  f04d		       e8		      inx
    114  f04e					      endif
    115  f04e
    116  f04e		       e8		      inx
    117  f04f		       86 f6		      stx	stack1
    118  f051
    119  f051		       a5 89		      lda	bally
    120  f053		       85 f7		      sta	stack2
    121  f055
    122  f055		       a5 85		      lda	player0y
    123  f057		       a2 00		      ldx	#0
    124  f059		       85 02		      sta	WSYNC
    125  f05b		       86 1b		      stx	GRP0
    126  f05d		       86 1c		      stx	GRP1
    127  f05f		       86 0e		      stx	PF1L
    128  f061		       86 0f		      stx	PF2
    129  f063		       86 2c		      stx	CXCLR
    130  f065				  -	      ifconst	readpaddle
    131  f065				  -	      stx	paddle
    132  f065					      else
      0  f065					      sleep	3
      1  f065				   .CYCLES    SET	3
      2  f065
      3  f065				  -	      IF	.CYCLES < 2
      4  f065				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f065				  -	      ERR
      6  f065					      ENDIF
      7  f065
      8  f065					      IF	.CYCLES & 1
      9  f065					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f065		       04 00		      nop	0
     11  f067				  -	      ELSE
     12  f067				  -	      bit	VSYNC
     13  f067					      ENDIF
     14  f067				   .CYCLES    SET	.CYCLES - 3
     15  f067					      ENDIF
     16  f067
     17  f067				  -	      REPEAT	.CYCLES / 2
     18  f067				  -	      nop
     19  f067					      REPEND
    134  f067					      endif
    135  f067
    136  f067		       95 9d		      sta	temp2,x
    137  f069
    138  f069							;store these so they can be retrieved later
    139  f069					      ifnconst	pfres
    140  f069		       a2 54		      ldx	#128-44+(4-pfwidth)*12
    141  f06b				  -	      else
    142  f06b				  -	      ldx	#132-pfres*pfwidth
    143  f06b					      endif
    144  f06b
    145  f06b		       c6 85		      dec	player0y
    146  f06d
    147  f06d		       a5 91		      lda	missile0y
    148  f06f		       85 a0		      sta	temp5
    149  f071		       a5 88		      lda	missile1y
    150  f073		       85 a1		      sta	temp6
    151  f075
    152  f075		       a5 ef		      lda	playfieldpos
    153  f077		       85 9c		      sta	temp1
    154  f079
    155  f079				  -	      ifconst	pfrowheight
    156  f079				  -	      lda	#pfrowheight+2
    157  f079					      else
    158  f079					      ifnconst	pfres
    159  f079		       a9 0a		      lda	#10
    160  f07b				  -	      else
    161  f07b				  -	      lda	#(96/pfres)+2	; try to come close to the real size
    162  f07b					      endif
    163  f07b					      endif
    164  f07b		       18		      clc
    165  f07c		       e5 ef		      sbc	playfieldpos
    166  f07e		       85 ef		      sta	playfieldpos
    167  f080		       4c a8 f0 	      jmp	.startkernel
    168  f083
    169  f083				   .skipDrawP0
    170  f083		       a9 00		      lda	#0
    171  f085		       a8		      tay
    172  f086		       4c d6 f0 	      jmp	.continueP0
    173  f089
    174  f089				   .skipDrawP1
    175  f089		       a9 00		      lda	#0
    176  f08b		       a8		      tay
    177  f08c		       4c b2 f0 	      jmp	.continueP1
    178  f08f
    179  f08f				   .kerloop		; enter at cycle 59??
    180  f08f
    181  f08f				   continuekernel
      0  f08f					      sleep	2
      1  f08f				   .CYCLES    SET	2
      2  f08f
      3  f08f				  -	      IF	.CYCLES < 2
      4  f08f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f08f				  -	      ERR
      6  f08f					      ENDIF
      7  f08f
      8  f08f				  -	      IF	.CYCLES & 1
      9  f08f				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f08f				  -	      nop	0
     11  f08f				  -	      ELSE
     12  f08f				  -	      bit	VSYNC
     13  f08f				  -	      ENDIF
     14  f08f				  -.CYCLES    SET	.CYCLES - 3
     15  f08f					      ENDIF
     16  f08f
     17  f08f					      REPEAT	.CYCLES / 2
     18  f08f		       ea		      nop
     19  f090					      REPEND
    183  f090				   continuekernel2
    184  f090		       a5 92		      lda	ballheight
    185  f092
    186  f092				  -	      ifconst	pfres
    187  f092				  -	      ldy	playfield+pfres*pfwidth-132,x
    188  f092				  -	      sty	PF1L	;3
    189  f092				  -	      ldy	playfield+pfres*pfwidth-131-pfadjust,x
    190  f092				  -	      sty	PF2L	;3
    191  f092				  -	      ldy	playfield+pfres*pfwidth-129,x
    192  f092				  -	      sty	PF1R	; 3 too early?
    193  f092				  -	      ldy	playfield+pfres*pfwidth-130-pfadjust,x
    194  f092				  -	      sty	PF2R	;3
    195  f092					      else
    196  f092		       b4 50		      ldy	playfield-48+pfwidth*12+44-128,x
    197  f094		       84 0e		      sty	PF1L	;3
    198  f096		       b4 51		      ldy	playfield-48+pfwidth*12+45-128-pfadjust,x	;4
    199  f098		       84 0f		      sty	PF2L	;3
    200  f09a		       b4 53		      ldy	playfield-48+pfwidth*12+47-128,x	;4
    201  f09c		       84 0e		      sty	PF1R	; 3 too early?
    202  f09e		       b4 52		      ldy	playfield-48+pfwidth*12+46-128-pfadjust,x	;4
    203  f0a0		       84 0f		      sty	PF2R	;3
    204  f0a2					      endif
    205  f0a2
    206  f0a2							; should be playfield+$38 for width=2
    207  f0a2
    208  f0a2		       c7 89		      dcp	bally
    209  f0a4		       2a		      rol
    210  f0a5		       2a		      rol
    211  f0a6							; rol
    212  f0a6							; rol
    213  f0a6				   goback
    214  f0a6		       85 1f		      sta	ENABL
    215  f0a8				   .startkernel
    216  f0a8		       a5 8f		      lda	player1height	;3
    217  f0aa		       c7 86		      dcp	player1y	;5
    218  f0ac		       90 db		      bcc	.skipDrawP1	;2
    219  f0ae		       a4 86		      ldy	player1y	;3
    220  f0b0		       b1 8c		      lda	(player1pointer),y	;5; player0pointer must be selected carefully by the compiler
    221  f0b2							; so it doesn't cross a page boundary!
    222  f0b2
    223  f0b2				   .continueP1
    224  f0b2		       85 1c		      sta	GRP1	;3
    225  f0b4
    226  f0b4					      ifnconst	player1colors
    227  f0b4		       a5 87		      lda	missile1height	;3
    228  f0b6		       c7 88		      dcp	missile1y	;5
    229  f0b8		       2a		      rol		;2
    230  f0b9		       2a		      rol		;2
    231  f0ba		       85 1e		      sta	ENAM1	;3
    232  f0bc				  -	      else
    233  f0bc				  -	      lda	(player1color),y
    234  f0bc				  -	      sta	COLUP1
    235  f0bc				  -	      ifnconst	playercolors
    236  f0bc				  -	      sleep	7
    237  f0bc				  -	      else
    238  f0bc				  -	      lda.w	player0colorstore
    239  f0bc				  -	      sta	COLUP0
    240  f0bc				  -	      endif
    241  f0bc					      endif
    242  f0bc
    243  f0bc				  -	      ifconst	pfres
    244  f0bc				  -	      lda	playfield+pfres*pfwidth-132,x
    245  f0bc				  -	      sta	PF1L	;3
    246  f0bc				  -	      lda	playfield+pfres*pfwidth-131-pfadjust,x
    247  f0bc				  -	      sta	PF2L	;3
    248  f0bc				  -	      lda	playfield+pfres*pfwidth-129,x
    249  f0bc				  -	      sta	PF1R	; 3 too early?
    250  f0bc				  -	      lda	playfield+pfres*pfwidth-130-pfadjust,x
    251  f0bc				  -	      sta	PF2R	;3
    252  f0bc					      else
    253  f0bc		       b5 50		      lda	playfield-48+pfwidth*12+44-128,x	;4
    254  f0be		       85 0e		      sta	PF1L	;3
    255  f0c0		       b5 51		      lda	playfield-48+pfwidth*12+45-128-pfadjust,x	;4
    256  f0c2		       85 0f		      sta	PF2L	;3
    257  f0c4		       b5 53		      lda	playfield-48+pfwidth*12+47-128,x	;4
    258  f0c6		       85 0e		      sta	PF1R	; 3 too early?
    259  f0c8		       b5 52		      lda	playfield-48+pfwidth*12+46-128-pfadjust,x	;4
    260  f0ca		       85 0f		      sta	PF2R	;3
    261  f0cc					      endif
    262  f0cc							; sleep 3
    263  f0cc
    264  f0cc		       a5 8e		      lda	player0height
    265  f0ce		       c7 85		      dcp	player0y
    266  f0d0		       90 b1		      bcc	.skipDrawP0
    267  f0d2		       a4 85		      ldy	player0y
    268  f0d4		       b1 8a		      lda	(player0pointer),y
    269  f0d6				   .continueP0
    270  f0d6		       85 1b		      sta	GRP0
    271  f0d8
    272  f0d8					      ifnconst	no_blank_lines
    273  f0d8					      ifnconst	playercolors
    274  f0d8		       a5 90		      lda	missile0height	;3
    275  f0da		       c7 91		      dcp	missile0y	;5
    276  f0dc		       e5 f6		      sbc	stack1
    277  f0de		       85 1d		      sta	ENAM0	;3
    278  f0e0				  -	      else
    279  f0e0				  -	      lda	(player0color),y
    280  f0e0				  -	      sta	player0colorstore
    281  f0e0				  -	      sleep	6
    282  f0e0					      endif
    283  f0e0		       c6 9c		      dec	temp1
    284  f0e2		       d0 ab		      bne	continuekernel
    285  f0e4				  -	      else
    286  f0e4				  -	      dec	temp1
    287  f0e4				  -	      beq	altkernel2
    288  f0e4				  -	      ifconst	readpaddle
    289  f0e4				  -	      ldy	currentpaddle
    290  f0e4				  -	      lda	INPT0,y
    291  f0e4				  -	      bpl	noreadpaddle
    292  f0e4				  -	      inc	paddle
    293  f0e4				  -	      jmp	continuekernel2
    294  f0e4				  -noreadpaddle
    295  f0e4				  -	      sleep	2
    296  f0e4				  -	      jmp	continuekernel
    297  f0e4				  -	      else
    298  f0e4				  -	      ifnconst	playercolors
    299  f0e4				  -	      ifconst	PFcolors
    300  f0e4				  -	      txa
    301  f0e4				  -	      tay
    302  f0e4				  -	      lda	(pfcolortable),y
    303  f0e4				  -	      ifnconst	backgroundchange
    304  f0e4				  -	      sta	COLUPF
    305  f0e4				  -	      else
    306  f0e4				  -	      sta	COLUBK
    307  f0e4				  -	      endif
    308  f0e4				  -	      jmp	continuekernel
    309  f0e4				  -	      else
    310  f0e4				  -	      ifconst	kernelmacrodef
    311  f0e4				  -	      kernelmacro
    312  f0e4				  -	      else
    313  f0e4				  -	      sleep	12
    314  f0e4				  -	      endif
    315  f0e4				  -	      endif
    316  f0e4				  -	      else
    317  f0e4				  -	      lda	(player0color),y
    318  f0e4				  -	      sta	player0colorstore
    319  f0e4				  -	      sleep	4
    320  f0e4				  -	      endif
    321  f0e4				  -	      jmp	continuekernel
    322  f0e4				  -	      endif
    323  f0e4				  -altkernel2
    324  f0e4				  -	      txa
    325  f0e4				  -	      ifnconst	vertical_reflect
    326  f0e4				  -	      sbx	#256-pfwidth
    327  f0e4				  -	      else
    328  f0e4				  -	      sbx	#256-pfwidth/2
    329  f0e4				  -	      endif
    330  f0e4				  -	      bmi	lastkernelline
    331  f0e4				  -	      ifconst	pfrowheight
    332  f0e4				  -	      lda	#pfrowheight
    333  f0e4				  -	      else
    334  f0e4				  -	      ifnconst	pfres
    335  f0e4				  -	      lda	#8
    336  f0e4				  -	      else
    337  f0e4				  -	      lda	#(96/pfres)	; try to come close to the real size
    338  f0e4				  -	      endif
    339  f0e4				  -	      endif
    340  f0e4				  -	      sta	temp1
    341  f0e4				  -	      jmp	continuekernel
    342  f0e4					      endif
    343  f0e4
    344  f0e4				   altkernel
    345  f0e4
    346  f0e4				  -	      ifconst	PFmaskvalue
    347  f0e4				  -	      lda	#PFmaskvalue
    348  f0e4					      else
    349  f0e4		       a9 00		      lda	#0
    350  f0e6					      endif
    351  f0e6		       85 0e		      sta	PF1L
    352  f0e8		       85 0f		      sta	PF2
    353  f0ea
    354  f0ea
    355  f0ea							;sleep 3
    356  f0ea
    357  f0ea							;28 cycles to fix things
    358  f0ea							;minus 11=17
    359  f0ea
    360  f0ea							; lax temp4
    361  f0ea							; clc
    362  f0ea		       8a		      txa
    363  f0eb					      ifnconst	vertical_reflect
    364  f0eb		       cb fc		      sbx	#256-pfwidth
    365  f0ed				  -	      else
    366  f0ed				  -	      sbx	#256-pfwidth/2
    367  f0ed					      endif
    368  f0ed
    369  f0ed		       30 12		      bmi	lastkernelline
    370  f0ef
    371  f0ef				  -	      ifconst	PFcolorandheight
    372  f0ef				  -	      ifconst	pfres
    373  f0ef				  -	      ldy	playfieldcolorandheight-131+pfres*pfwidth,x
    374  f0ef				  -	      else
    375  f0ef				  -	      ldy	playfieldcolorandheight-87,x
    376  f0ef				  -	      endif
    377  f0ef				  -	      ifnconst	backgroundchange
    378  f0ef				  -	      sty	COLUPF
    379  f0ef				  -	      else
    380  f0ef				  -	      sty	COLUBK
    381  f0ef				  -	      endif
    382  f0ef				  -	      ifconst	pfres
    383  f0ef				  -	      lda	playfieldcolorandheight-132+pfres*pfwidth,x
    384  f0ef				  -	      else
    385  f0ef				  -	      lda	playfieldcolorandheight-88,x
    386  f0ef				  -	      endif
    387  f0ef				  -	      sta.w	temp1
    388  f0ef					      endif
    389  f0ef				  -	      ifconst	PFheights
    390  f0ef				  -	      lsr
    391  f0ef				  -	      lsr
    392  f0ef				  -	      tay
    393  f0ef				  -	      lda	(pfheighttable),y
    394  f0ef				  -	      sta.w	temp1
    395  f0ef					      endif
    396  f0ef				  -	      ifconst	PFcolors
    397  f0ef				  -	      tay
    398  f0ef				  -	      lda	(pfcolortable),y
    399  f0ef				  -	      ifnconst	backgroundchange
    400  f0ef				  -	      sta	COLUPF
    401  f0ef				  -	      else
    402  f0ef				  -	      sta	COLUBK
    403  f0ef				  -	      endif
    404  f0ef				  -	      ifconst	pfrowheight
    405  f0ef				  -	      lda	#pfrowheight
    406  f0ef				  -	      else
    407  f0ef				  -	      ifnconst	pfres
    408  f0ef				  -	      lda	#8
    409  f0ef				  -	      else
    410  f0ef				  -	      lda	#(96/pfres)	; try to come close to the real size
    411  f0ef				  -	      endif
    412  f0ef				  -	      endif
    413  f0ef				  -	      sta	temp1
    414  f0ef					      endif
    415  f0ef					      ifnconst	PFcolorandheight
    416  f0ef					      ifnconst	PFcolors
    417  f0ef					      ifnconst	PFheights
    418  f0ef					      ifnconst	no_blank_lines
    419  f0ef							; read paddle 0
    420  f0ef							; lo-res paddle read
    421  f0ef							; bit INPT0
    422  f0ef							; bmi paddleskipread
    423  f0ef							; inc paddle0
    424  f0ef							;donepaddleskip
      0  f0ef					      sleep	10
      1  f0ef				   .CYCLES    SET	10
      2  f0ef
      3  f0ef				  -	      IF	.CYCLES < 2
      4  f0ef				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f0ef				  -	      ERR
      6  f0ef					      ENDIF
      7  f0ef
      8  f0ef				  -	      IF	.CYCLES & 1
      9  f0ef				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f0ef				  -	      nop	0
     11  f0ef				  -	      ELSE
     12  f0ef				  -	      bit	VSYNC
     13  f0ef				  -	      ENDIF
     14  f0ef				  -.CYCLES    SET	.CYCLES - 3
     15  f0ef					      ENDIF
     16  f0ef
     17  f0ef					      REPEAT	.CYCLES / 2
     18  f0ef		       ea		      nop
     17  f0ef					      REPEND
     18  f0f0		       ea		      nop
     17  f0f0					      REPEND
     18  f0f1		       ea		      nop
     17  f0f1					      REPEND
     18  f0f2		       ea		      nop
     17  f0f2					      REPEND
     18  f0f3		       ea		      nop
     19  f0f4					      REPEND
    426  f0f4				  -	      ifconst	pfrowheight
    427  f0f4				  -	      lda	#pfrowheight
    428  f0f4					      else
    429  f0f4					      ifnconst	pfres
    430  f0f4		       a9 08		      lda	#8
    431  f0f6				  -	      else
    432  f0f6				  -	      lda	#(96/pfres)	; try to come close to the real size
    433  f0f6					      endif
    434  f0f6					      endif
    435  f0f6		       85 9c		      sta	temp1
    436  f0f8					      endif
    437  f0f8					      endif
    438  f0f8					      endif
    439  f0f8					      endif
    440  f0f8
    441  f0f8
    442  f0f8		       a5 92		      lda	ballheight
    443  f0fa		       c7 89		      dcp	bally
    444  f0fc		       e5 9f		      sbc	temp4
    445  f0fe
    446  f0fe
    447  f0fe		       4c a6 f0 	      jmp	goback
    448  f101
    449  f101
    450  f101					      ifnconst	no_blank_lines
    451  f101				   lastkernelline
    452  f101					      ifnconst	PFcolors
      0  f101					      sleep	10
      1  f101				   .CYCLES    SET	10
      2  f101
      3  f101				  -	      IF	.CYCLES < 2
      4  f101				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f101				  -	      ERR
      6  f101					      ENDIF
      7  f101
      8  f101				  -	      IF	.CYCLES & 1
      9  f101				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f101				  -	      nop	0
     11  f101				  -	      ELSE
     12  f101				  -	      bit	VSYNC
     13  f101				  -	      ENDIF
     14  f101				  -.CYCLES    SET	.CYCLES - 3
     15  f101					      ENDIF
     16  f101
     17  f101					      REPEAT	.CYCLES / 2
     18  f101		       ea		      nop
     17  f101					      REPEND
     18  f102		       ea		      nop
     17  f102					      REPEND
     18  f103		       ea		      nop
     17  f103					      REPEND
     18  f104		       ea		      nop
     17  f104					      REPEND
     18  f105		       ea		      nop
     19  f106					      REPEND
    454  f106				  -	      else
    455  f106				  -	      ldy	#124
    456  f106				  -	      lda	(pfcolortable),y
    457  f106				  -	      sta	COLUPF
    458  f106					      endif
    459  f106
    460  f106				  -	      ifconst	PFheights
    461  f106				  -	      ldx	#1
    462  f106				  -			;sleep 4
    463  f106				  -	      sleep	3	; REVENG - this was over 1 cycle
    464  f106					      else
    465  f106		       a6 ef		      ldx	playfieldpos
    466  f108							;sleep 3
      0  f108					      sleep	2	; REVENG - this was over 1 cycle
      1  f108				   .CYCLES    SET	2
      2  f108
      3  f108				  -	      IF	.CYCLES < 2
      4  f108				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f108				  -	      ERR
      6  f108					      ENDIF
      7  f108
      8  f108				  -	      IF	.CYCLES & 1
      9  f108				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f108				  -	      nop	0
     11  f108				  -	      ELSE
     12  f108				  -	      bit	VSYNC
     13  f108				  -	      ENDIF
     14  f108				  -.CYCLES    SET	.CYCLES - 3
     15  f108					      ENDIF
     16  f108
     17  f108					      REPEAT	.CYCLES / 2
     18  f108		       ea		      nop
     19  f109					      REPEND
    468  f109					      endif
    469  f109
    470  f109		       4c 27 f1 	      jmp	enterlastkernel
    471  f10c
    472  f10c				  -	      else
    473  f10c				  -lastkernelline
    474  f10c				  -
    475  f10c				  -	      ifconst	PFheights
    476  f10c				  -	      ldx	#1
    477  f10c				  -			;sleep 5
    478  f10c				  -	      sleep	4	; REVENG - this was over 1 cycle
    479  f10c				  -	      else
    480  f10c				  -	      ldx	playfieldpos
    481  f10c				  -			;sleep 4
    482  f10c				  -	      sleep	3	; REVENG - this was over 1 cycle
    483  f10c				  -	      endif
    484  f10c				  -
    485  f10c				  -	      cpx	#0
    486  f10c				  -	      bne	.enterfromNBL
    487  f10c				  -	      jmp	no_blank_lines_bailout
    488  f10c					      endif
    489  f10c
    490  f10c				  -	      if	((<*)>$d5)
    491  f10c				  -	      align	256
    492  f10c					      endif
    493  f10c							; this is a kludge to prevent page wrapping - fix!!!
    494  f10c
    495  f10c				   .skipDrawlastP1
    496  f10c		       a9 00		      lda	#0
    497  f10e		       a8		      tay		; REVENG - added so we don't cross a page
    498  f10f		       4c 39 f1 	      jmp	.continuelastP1
    499  f112
    500  f112				   .endkerloop		; enter at cycle 59??
    501  f112
    502  f112		       ea		      nop
    503  f113
    504  f113				   .enterfromNBL
    505  f113				  -	      ifconst	pfres
    506  f113				  -	      ldy.w	playfield+pfres*pfwidth-4
    507  f113				  -	      sty	PF1L	;3
    508  f113				  -	      ldy.w	playfield+pfres*pfwidth-3-pfadjust
    509  f113				  -	      sty	PF2L	;3
    510  f113				  -	      ldy.w	playfield+pfres*pfwidth-1
    511  f113				  -	      sty	PF1R	; possibly too early?
    512  f113				  -	      ldy.w	playfield+pfres*pfwidth-2-pfadjust
    513  f113				  -	      sty	PF2R	;3
    514  f113					      else
    515  f113		       ac d0 00 	      ldy.w	playfield-48+pfwidth*12+44
    516  f116		       84 0e		      sty	PF1L	;3
    517  f118		       ac d1 00 	      ldy.w	playfield-48+pfwidth*12+45-pfadjust
    518  f11b		       84 0f		      sty	PF2L	;3
    519  f11d		       ac d3 00 	      ldy.w	playfield-48+pfwidth*12+47
    520  f120		       84 0e		      sty	PF1R	; possibly too early?
    521  f122		       ac d2 00 	      ldy.w	playfield-48+pfwidth*12+46-pfadjust
    522  f125		       84 0f		      sty	PF2R	;3
    523  f127					      endif
    524  f127
    525  f127				   enterlastkernel
    526  f127		       a5 92		      lda	ballheight
    527  f129
    528  f129							; tya
    529  f129		       c7 89		      dcp	bally
    530  f12b							; sleep 4
    531  f12b
    532  f12b							; sbc stack3
    533  f12b		       2a		      rol
    534  f12c		       2a		      rol
    535  f12d		       85 1f		      sta	ENABL
    536  f12f
    537  f12f		       a5 8f		      lda	player1height	;3
    538  f131		       c7 86		      dcp	player1y	;5
    539  f133		       90 d7		      bcc	.skipDrawlastP1
    540  f135		       a4 86		      ldy	player1y	;3
    541  f137		       b1 8c		      lda	(player1pointer),y	;5; player0pointer must be selected carefully by the compiler
    542  f139							; so it doesn't cross a page boundary!
    543  f139
    544  f139				   .continuelastP1
    545  f139		       85 1c		      sta	GRP1	;3
    546  f13b
    547  f13b					      ifnconst	player1colors
    548  f13b		       a5 87		      lda	missile1height	;3
    549  f13d		       c7 88		      dcp	missile1y	;5
    550  f13f				  -	      else
    551  f13f				  -	      lda	(player1color),y
    552  f13f				  -	      sta	COLUP1
    553  f13f					      endif
    554  f13f
    555  f13f		       ca		      dex
    556  f140							;dec temp4 ; might try putting this above PF writes
    557  f140		       f0 36		      beq	endkernel
    558  f142
    559  f142
    560  f142				  -	      ifconst	pfres
    561  f142				  -	      ldy.w	playfield+pfres*pfwidth-4
    562  f142				  -	      sty	PF1L	;3
    563  f142				  -	      ldy.w	playfield+pfres*pfwidth-3-pfadjust
    564  f142				  -	      sty	PF2L	;3
    565  f142				  -	      ldy.w	playfield+pfres*pfwidth-1
    566  f142				  -	      sty	PF1R	; possibly too early?
    567  f142				  -	      ldy.w	playfield+pfres*pfwidth-2-pfadjust
    568  f142				  -	      sty	PF2R	;3
    569  f142					      else
    570  f142		       ac d0 00 	      ldy.w	playfield-48+pfwidth*12+44
    571  f145		       84 0e		      sty	PF1L	;3
    572  f147		       ac d1 00 	      ldy.w	playfield-48+pfwidth*12+45-pfadjust
    573  f14a		       84 0f		      sty	PF2L	;3
    574  f14c		       ac d3 00 	      ldy.w	playfield-48+pfwidth*12+47
    575  f14f		       84 0e		      sty	PF1R	; possibly too early?
    576  f151		       ac d2 00 	      ldy.w	playfield-48+pfwidth*12+46-pfadjust
    577  f154		       84 0f		      sty	PF2R	;3
    578  f156					      endif
    579  f156
    580  f156					      ifnconst	player1colors
    581  f156		       2a		      rol		;2
    582  f157		       2a		      rol		;2
    583  f158		       85 1e		      sta	ENAM1	;3
    584  f15a				  -	      else
    585  f15a				  -	      ifnconst	playercolors
    586  f15a				  -	      sleep	7
    587  f15a				  -	      else
    588  f15a				  -	      lda.w	player0colorstore
    589  f15a				  -	      sta	COLUP0
    590  f15a				  -	      endif
    591  f15a					      endif
    592  f15a
    593  f15a		       ad 8e 00 	      lda.w	player0height
    594  f15d		       c7 85		      dcp	player0y
    595  f15f		       90 11		      bcc	.skipDrawlastP0
    596  f161		       a4 85		      ldy	player0y
    597  f163		       b1 8a		      lda	(player0pointer),y
    598  f165				   .continuelastP0
    599  f165		       85 1b		      sta	GRP0
    600  f167
    601  f167
    602  f167
    603  f167					      ifnconst	no_blank_lines
    604  f167		       a5 90		      lda	missile0height	;3
    605  f169		       c7 91		      dcp	missile0y	;5
    606  f16b		       e5 f6		      sbc	stack1
    607  f16d		       85 1d		      sta	ENAM0	;3
    608  f16f		       4c 12 f1 	      jmp	.endkerloop
    609  f172				  -	      else
    610  f172				  -	      ifconst	readpaddle
    611  f172				  -	      ldy	currentpaddle
    612  f172				  -	      lda	INPT0,y
    613  f172				  -	      bpl	noreadpaddle2
    614  f172				  -	      inc	paddle
    615  f172				  -	      jmp	.endkerloop
    616  f172				  -noreadpaddle2
    617  f172				  -	      sleep	4
    618  f172				  -	      jmp	.endkerloop
    619  f172				  -	      else		; no_blank_lines and no paddle reading
    620  f172				  -	      pla
    621  f172				  -	      pha		; 14 cycles in 4 bytes
    622  f172				  -	      pla
    623  f172				  -	      pha
    624  f172				  -			; sleep 14
    625  f172				  -	      jmp	.endkerloop
    626  f172				  -	      endif
    627  f172					      endif
    628  f172
    629  f172
    630  f172							; ifconst donepaddleskip
    631  f172							;paddleskipread
    632  f172							; this is kind of lame, since it requires 4 cycles from a page boundary crossing
    633  f172							; plus we get a lo-res paddle read
    634  f172							; bmi donepaddleskip
    635  f172							; endif
    636  f172
    637  f172				   .skipDrawlastP0
    638  f172		       a9 00		      lda	#0
    639  f174		       a8		      tay
    640  f175		       4c 65 f1 	      jmp	.continuelastP0
    641  f178
    642  f178				  -	      ifconst	no_blank_lines
    643  f178				  -no_blank_lines_bailout
    644  f178				  -	      ldx	#0
    645  f178					      endif
    646  f178
    647  f178				   endkernel
    648  f178							; 6 digit score routine
    649  f178		       86 0e		      stx	PF1
    650  f17a		       86 0f		      stx	PF2
    651  f17c		       86 0d		      stx	PF0
    652  f17e		       18		      clc
    653  f17f
    654  f17f				  -	      ifconst	pfrowheight
    655  f17f				  -	      lda	#pfrowheight+2
    656  f17f					      else
    657  f17f					      ifnconst	pfres
    658  f17f		       a9 0a		      lda	#10
    659  f181				  -	      else
    660  f181				  -	      lda	#(96/pfres)+2	; try to come close to the real size
    661  f181					      endif
    662  f181					      endif
    663  f181
    664  f181		       e5 ef		      sbc	playfieldpos
    665  f183		       85 ef		      sta	playfieldpos
    666  f185		       8a		      txa
    667  f186
    668  f186				  -	      ifconst	shakescreen
    669  f186				  -	      bit	shakescreen
    670  f186				  -	      bmi	noshakescreen2
    671  f186				  -	      ldx	#$3D
    672  f186				  -noshakescreen2
    673  f186					      endif
    674  f186
    675  f186		       95 02		      sta	WSYNC,x
    676  f188
    677  f188							; STA WSYNC ;first one, need one more
    678  f188		       85 0b		      sta	REFP0
    679  f18a		       85 0c		      sta	REFP1
    680  f18c		       85 1b		      STA	GRP0
    681  f18e		       85 1c		      STA	GRP1
    682  f190							; STA PF1
    683  f190							; STA PF2
    684  f190		       85 2b		      sta	HMCLR
    685  f192		       85 1d		      sta	ENAM0
    686  f194		       85 1e		      sta	ENAM1
    687  f196		       85 1f		      sta	ENABL
    688  f198
    689  f198		       a5 9d		      lda	temp2	;restore variables that were obliterated by kernel
    690  f19a		       85 85		      sta	player0y
    691  f19c		       a5 9e		      lda	temp3
    692  f19e		       85 86		      sta	player1y
    693  f1a0					      ifnconst	player1colors
    694  f1a0		       a5 a1		      lda	temp6
    695  f1a2		       85 88		      sta	missile1y
    696  f1a4					      endif
    697  f1a4					      ifnconst	playercolors
    698  f1a4					      ifnconst	readpaddle
    699  f1a4		       a5 a0		      lda	temp5
    700  f1a6		       85 91		      sta	missile0y
    701  f1a8					      endif
    702  f1a8					      endif
    703  f1a8		       a5 f7		      lda	stack2
    704  f1aa		       85 89		      sta	bally
    705  f1ac
    706  f1ac							; REVENG - strangely, this isn't required any more. might have
    707  f1ac							; resulted from the no_blank_lines score bounce fix
    708  f1ac							;ifconst no_blank_lines
    709  f1ac							;sta WSYNC
    710  f1ac							;endif
    711  f1ac
    712  f1ac		       ad 84 02 	      lda	INTIM
    713  f1af		       18		      clc
    714  f1b0					      ifnconst	vblank_time
    715  f1b0		       69 8e		      adc	#43+12+87
    716  f1b2				  -	      else
    717  f1b2				  -	      adc	#vblank_time+12+87
    718  f1b2				  -
    719  f1b2					      endif
    720  f1b2							; sta WSYNC
    721  f1b2		       8d 96 02 	      sta	TIM64T
    722  f1b5
    723  f1b5				  -	      ifconst	minikernel
    724  f1b5				  -	      jsr	minikernel
    725  f1b5					      endif
    726  f1b5
    727  f1b5							; now reassign temp vars for score pointers
    728  f1b5
    729  f1b5							; score pointers contain:
    730  f1b5							; score1-5: lo1,lo2,lo3,lo4,lo5,lo6
    731  f1b5							; swap lo2->temp1
    732  f1b5							; swap lo4->temp3
    733  f1b5							; swap lo6->temp5
    734  f1b5					      ifnconst	noscore
    735  f1b5		       a5 97		      lda	scorepointers+1
    736  f1b7							; ldy temp1
    737  f1b7		       85 9c		      sta	temp1
    738  f1b9							; sty scorepointers+1
    739  f1b9
    740  f1b9		       a5 99		      lda	scorepointers+3
    741  f1bb							; ldy temp3
    742  f1bb		       85 9e		      sta	temp3
    743  f1bd							; sty scorepointers+3
    744  f1bd
    745  f1bd
    746  f1bd		       85 2b		      sta	HMCLR
    747  f1bf		       ba		      tsx
    748  f1c0		       86 f6		      stx	stack1
    749  f1c2		       a2 e0		      ldx	#$E0
    750  f1c4		       86 20		      stx	HMP0
    751  f1c6
    752  f1c6		       a5 a3		      LDA	scorecolor
    753  f1c8		       85 06		      STA	COLUP0
    754  f1ca		       85 07		      STA	COLUP1
    755  f1cc				  -	      ifconst	scorefade
    756  f1cc				  -	      STA	stack2
    757  f1cc					      endif
    758  f1cc				  -	      ifconst	pfscore
    759  f1cc				  -	      lda	pfscorecolor
    760  f1cc				  -	      sta	COLUPF
    761  f1cc					      endif
    762  f1cc		       85 02		      sta	WSYNC
    763  f1ce		       a2 00		      ldx	#0
    764  f1d0		       86 1b		      STx	GRP0
    765  f1d2		       86 1c		      STx	GRP1	; seems to be needed because of vdel
    766  f1d4
    767  f1d4		       a5 9b		      lda	scorepointers+5
    768  f1d6							; ldy temp5
    769  f1d6		       95 a0		      sta	temp5,x
    770  f1d8							; sty scorepointers+5
    771  f1d8		       a9 ff		      lda	#>scoretable
    772  f1da		       85 97		      sta	scorepointers+1
    773  f1dc		       85 99		      sta	scorepointers+3
    774  f1de		       85 9b		      sta	scorepointers+5
    775  f1e0		       85 9d		      sta	temp2
    776  f1e2		       85 9f		      sta	temp4
    777  f1e4		       85 a1		      sta	temp6
    778  f1e6		       a0 07		      LDY	#7
    779  f1e8		       84 25		      STY	VDELP0
    780  f1ea		       85 10		      STA	RESP0
    781  f1ec		       85 11		      STA	RESP1
    782  f1ee
    783  f1ee
    784  f1ee		       a9 03		      LDA	#$03
    785  f1f0		       85 04		      STA	NUSIZ0
    786  f1f2		       85 05		      STA	NUSIZ1
    787  f1f4		       85 26		      STA	VDELP1
    788  f1f6		       a9 f0		      LDA	#$F0
    789  f1f8		       85 21		      STA	HMP1
    790  f1fa		       b1 96		      lda	(scorepointers),y
    791  f1fc		       85 1b		      sta	GRP0
    792  f1fe		       85 2a		      STA	HMOVE	; cycle 73 ?
    793  f200		       4c 0b f2 	      jmp	beginscore
    794  f203
    795  f203
    796  f203				  -	      if	((<*)>$d4)
    797  f203				  -	      align	256	; kludge that potentially wastes space! should be fixed!
    798  f203					      endif
    799  f203
    800  f203				   loop2
    801  f203		       b1 96		      lda	(scorepointers),y	;+5 68 204
    802  f205		       85 1b		      sta	GRP0	;+3 71 213 D1 -- -- --
    803  f207				  -	      ifconst	pfscore
    804  f207				  -	      lda.w	pfscore1
    805  f207				  -	      sta	PF1
    806  f207					      else
    807  f207				  -	      ifconst	scorefade
    808  f207				  -	      sleep	2
    809  f207				  -	      dec	stack2	; decrement the temporary scorecolor
    810  f207					      else
      0  f207					      sleep	7
      1  f207				   .CYCLES    SET	7
      2  f207
      3  f207				  -	      IF	.CYCLES < 2
      4  f207				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f207				  -	      ERR
      6  f207					      ENDIF
      7  f207
      8  f207					      IF	.CYCLES & 1
      9  f207					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f207		       04 00		      nop	0
     11  f209				  -	      ELSE
     12  f209				  -	      bit	VSYNC
     13  f209					      ENDIF
     14  f209				   .CYCLES    SET	.CYCLES - 3
     15  f209					      ENDIF
     16  f209
     17  f209					      REPEAT	.CYCLES / 2
     18  f209		       ea		      nop
     17  f209					      REPEND
     18  f20a		       ea		      nop
     19  f20b					      REPEND
    812  f20b					      endif
    813  f20b					      endif
    814  f20b							; cycle 0
    815  f20b				   beginscore
    816  f20b		       b1 9e		      lda	(scorepointers+$8),y	;+5 5 15
    817  f20d		       85 1c		      sta	GRP1	;+3 8 24 D1 D1 D2 --
    818  f20f		       b1 9c		      lda	(scorepointers+$6),y	;+5 13 39
    819  f211		       85 1b		      sta	GRP0	;+3 16 48 D3 D1 D2 D2
    820  f213		       b3 98		      lax	(scorepointers+$2),y	;+5 29 87
    821  f215		       9a		      txs
    822  f216		       b3 9a		      lax	(scorepointers+$4),y	;+5 36 108
    823  f218				  -	      ifconst	scorefade
    824  f218				  -	      lda	stack2
    825  f218					      else
      0  f218					      sleep	3
      1  f218				   .CYCLES    SET	3
      2  f218
      3  f218				  -	      IF	.CYCLES < 2
      4  f218				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f218				  -	      ERR
      6  f218					      ENDIF
      7  f218
      8  f218					      IF	.CYCLES & 1
      9  f218					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f218		       04 00		      nop	0
     11  f21a				  -	      ELSE
     12  f21a				  -	      bit	VSYNC
     13  f21a					      ENDIF
     14  f21a				   .CYCLES    SET	.CYCLES - 3
     15  f21a					      ENDIF
     16  f21a
     17  f21a				  -	      REPEAT	.CYCLES / 2
     18  f21a				  -	      nop
     19  f21a					      REPEND
    827  f21a					      endif
    828  f21a
    829  f21a				  -	      ifconst	pfscore
    830  f21a				  -	      lda	pfscore2
    831  f21a				  -	      sta	PF1
    832  f21a					      else
    833  f21a				  -	      ifconst	scorefade
    834  f21a				  -	      sta	COLUP0
    835  f21a				  -	      sta	COLUP1
    836  f21a					      else
      0  f21a					      sleep	6
      1  f21a				   .CYCLES    SET	6
      2  f21a
      3  f21a				  -	      IF	.CYCLES < 2
      4  f21a				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f21a				  -	      ERR
      6  f21a					      ENDIF
      7  f21a
      8  f21a				  -	      IF	.CYCLES & 1
      9  f21a				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f21a				  -	      nop	0
     11  f21a				  -	      ELSE
     12  f21a				  -	      bit	VSYNC
     13  f21a				  -	      ENDIF
     14  f21a				  -.CYCLES    SET	.CYCLES - 3
     15  f21a					      ENDIF
     16  f21a
     17  f21a					      REPEAT	.CYCLES / 2
     18  f21a		       ea		      nop
     17  f21a					      REPEND
     18  f21b		       ea		      nop
     17  f21b					      REPEND
     18  f21c		       ea		      nop
     19  f21d					      REPEND
    838  f21d					      endif
    839  f21d					      endif
    840  f21d
    841  f21d		       b1 a0		      lda	(scorepointers+$A),y	;+5 21 63
    842  f21f		       86 1c		      stx	GRP1	;+3 44 132 D3 D3 D4 D2!
    843  f221		       ba		      tsx
    844  f222		       86 1b		      stx	GRP0	;+3 47 141 D5 D3! D4 D4
    845  f224		       85 1c		      sta	GRP1	;+3 50 150 D5 D5 D6 D4!
    846  f226		       84 1b		      sty	GRP0	;+3 53 159 D4* D5! D6 D6
    847  f228		       88		      dey
    848  f229		       10 d8		      bpl	loop2	;+2 60 180
    849  f22b
    850  f22b		       a6 f6		      ldx	stack1
    851  f22d		       9a		      txs
    852  f22e							; lda scorepointers+1
    853  f22e		       a4 9c		      ldy	temp1
    854  f230							; sta temp1
    855  f230		       84 97		      sty	scorepointers+1
    856  f232
    857  f232		       a9 00		      LDA	#0
    858  f234		       85 0e		      sta	PF1
    859  f236		       85 1b		      STA	GRP0
    860  f238		       85 1c		      STA	GRP1
    861  f23a		       85 25		      STA	VDELP0
    862  f23c		       85 26		      STA	VDELP1	;do we need these
    863  f23e		       85 04		      STA	NUSIZ0
    864  f240		       85 05		      STA	NUSIZ1
    865  f242
    866  f242							; lda scorepointers+3
    867  f242		       a4 9e		      ldy	temp3
    868  f244							; sta temp3
    869  f244		       84 99		      sty	scorepointers+3
    870  f246
    871  f246							; lda scorepointers+5
    872  f246		       a4 a0		      ldy	temp5
    873  f248							; sta temp5
    874  f248		       84 9b		      sty	scorepointers+5
    875  f24a					      endif		;noscore
    876  f24a		       a9 c2		      LDA	#%11000010
    877  f24c		       85 02		      sta	WSYNC
    878  f24e		       85 01		      STA	VBLANK
      0  f250					      RETURN
      1  f250					      ifnconst	bankswitch
      2  f250		       60		      rts
      3  f251				  -	      else
      4  f251				  -	      jmp	BS_return
      5  f251					      endif
    880  f251
    881  f251				  -	      ifconst	shakescreen
    882  f251				  -doshakescreen
    883  f251				  -	      bit	shakescreen
    884  f251				  -	      bmi	noshakescreen
    885  f251				  -	      sta	WSYNC
    886  f251				  -noshakescreen
    887  f251				  -	      ldx	missile0height
    888  f251				  -	      inx
    889  f251				  -	      rts
    890  f251					      endif
    891  f251
    892  f251							; playfield drawing routines
    893  f251							; you get a 32x12 bitmapped display in a single color :)
    894  f251							; 0-31 and 0-11
    895  f251
    896  f251				   pfclear		; clears playfield - or fill with pattern
    897  f251				  -	      ifconst	pfres
    898  f251				  -	      ldx	#pfres*pfwidth-1
    899  f251					      else
    900  f251		       a2 2f		      ldx	#47-(4-pfwidth)*12	; will this work?
    901  f253					      endif
    902  f253				   pfclear_loop
    903  f253					      ifnconst	superchip
    904  f253		       95 a4		      sta	playfield,x
    905  f255				  -	      else
    906  f255				  -	      sta	playfield-128,x
    907  f255					      endif
    908  f255		       ca		      dex
    909  f256		       10 fb		      bpl	pfclear_loop
      0  f258					      RETURN
      1  f258					      ifnconst	bankswitch
      2  f258		       60		      rts
      3  f259				  -	      else
      4  f259				  -	      jmp	BS_return
      5  f259					      endif
    911  f259
    912  f259				   setuppointers
    913  f259		       86 9d		      stx	temp2	; store on.off.flip value
    914  f25b		       aa		      tax		; put x-value in x 
    915  f25c		       4a		      lsr
    916  f25d		       4a		      lsr
    917  f25e		       4a		      lsr		; divide x pos by 8 
    918  f25f		       85 9c		      sta	temp1
    919  f261		       98		      tya
    920  f262		       0a		      asl
    921  f263					      if	pfwidth=4
    922  f263		       0a		      asl		; multiply y pos by 4
    923  f264					      endif		; else multiply by 2
    924  f264		       18		      clc
    925  f265		       65 9c		      adc	temp1	; add them together to get actual memory location offset
    926  f267		       a8		      tay		; put the value in y
    927  f268		       a5 9d		      lda	temp2	; restore on.off.flip value
    928  f26a		       60		      rts
    929  f26b
    930  f26b				   pfread
    931  f26b							;x=xvalue, y=yvalue
    932  f26b		       20 59 f2 	      jsr	setuppointers
    933  f26e		       bd d3 f2 	      lda	setbyte,x
    934  f271		       39 a4 00 	      and	playfield,y
    935  f274		       5d d3 f2 	      eor	setbyte,x
    936  f277							; beq readzero
    937  f277							; lda #1
    938  f277							; readzero
      0  f277					      RETURN
      1  f277					      ifnconst	bankswitch
      2  f277		       60		      rts
      3  f278				  -	      else
      4  f278				  -	      jmp	BS_return
      5  f278					      endif
    940  f278
    941  f278				   pfpixel
    942  f278							;x=xvalue, y=yvalue, a=0,1,2
    943  f278		       20 59 f2 	      jsr	setuppointers
    944  f27b
    945  f27b				  -	      ifconst	bankswitch
    946  f27b				  -	      lda	temp2	; load on.off.flip value (0,1, or 2)
    947  f27b				  -	      beq	pixelon_r	; if "on" go to on
    948  f27b				  -	      lsr
    949  f27b				  -	      bcs	pixeloff_r	; value is 1 if true
    950  f27b				  -	      lda	playfield,y	; if here, it's "flip"
    951  f27b				  -	      eor	setbyte,x
    952  f27b				  -	      ifconst	superchip
    953  f27b				  -	      sta	playfield-128,y
    954  f27b				  -	      else
    955  f27b				  -	      sta	playfield,y
    956  f27b				  -	      endif
    957  f27b				  -	      RETURN
    958  f27b				  -pixelon_r
    959  f27b				  -	      lda	playfield,y
    960  f27b				  -	      ora	setbyte,x
    961  f27b				  -	      ifconst	superchip
    962  f27b				  -	      sta	playfield-128,y
    963  f27b				  -	      else
    964  f27b				  -	      sta	playfield,y
    965  f27b				  -	      endif
    966  f27b				  -	      RETURN
    967  f27b				  -pixeloff_r
    968  f27b				  -	      lda	setbyte,x
    969  f27b				  -	      eor	#$ff
    970  f27b				  -	      and	playfield,y
    971  f27b				  -	      ifconst	superchip
    972  f27b				  -	      sta	playfield-128,y
    973  f27b				  -	      else
    974  f27b				  -	      sta	playfield,y
    975  f27b				  -	      endif
    976  f27b				  -	      RETURN
    977  f27b				  -
    978  f27b					      else
    979  f27b		       4c ac f2 	      jmp	plotpoint
    980  f27e					      endif
    981  f27e
    982  f27e				   pfhline
    983  f27e							;x=xvalue, y=yvalue, a=0,1,2, temp3=endx
    984  f27e		       20 59 f2 	      jsr	setuppointers
    985  f281		       4c 8b f2 	      jmp	noinc
    986  f284				   keepgoing
    987  f284		       e8		      inx
    988  f285		       8a		      txa
    989  f286		       29 07		      and	#7
    990  f288		       d0 01		      bne	noinc
    991  f28a		       c8		      iny
    992  f28b				   noinc
    993  f28b		       20 ac f2 	      jsr	plotpoint
    994  f28e		       e4 9e		      cpx	temp3
    995  f290		       30 f2		      bmi	keepgoing
      0  f292					      RETURN
      1  f292					      ifnconst	bankswitch
      2  f292		       60		      rts
      3  f293				  -	      else
      4  f293				  -	      jmp	BS_return
      5  f293					      endif
    997  f293
    998  f293				   pfvline
    999  f293							;x=xvalue, y=yvalue, a=0,1,2, temp3=endx
   1000  f293		       20 59 f2 	      jsr	setuppointers
   1001  f296		       84 9c		      sty	temp1	; store memory location offset
   1002  f298		       e6 9e		      inc	temp3	; increase final x by 1 
   1003  f29a		       a5 9e		      lda	temp3
   1004  f29c		       0a		      asl
   1005  f29d					      if	pfwidth=4
   1006  f29d		       0a		      asl		; multiply by 4
   1007  f29e					      endif		; else multiply by 2
   1008  f29e		       85 9e		      sta	temp3	; store it
   1009  f2a0							; Thanks to Michael Rideout for fixing a bug in this code
   1010  f2a0							; right now, temp1=y=starting memory location, temp3=final
   1011  f2a0							; x should equal original x value
   1012  f2a0				   keepgoingy
   1013  f2a0		       20 ac f2 	      jsr	plotpoint
   1014  f2a3		       c8		      iny
   1015  f2a4		       c8		      iny
   1016  f2a5					      if	pfwidth=4
   1017  f2a5		       c8		      iny
   1018  f2a6		       c8		      iny
   1019  f2a7					      endif
   1020  f2a7		       c4 9e		      cpy	temp3
   1021  f2a9		       30 f5		      bmi	keepgoingy
      0  f2ab					      RETURN
      1  f2ab					      ifnconst	bankswitch
      2  f2ab		       60		      rts
      3  f2ac				  -	      else
      4  f2ac				  -	      jmp	BS_return
      5  f2ac					      endif
   1023  f2ac
   1024  f2ac				   plotpoint
   1025  f2ac		       a5 9d		      lda	temp2	; load on.off.flip value (0,1, or 2)
   1026  f2ae		       f0 0d		      beq	pixelon	; if "on" go to on
   1027  f2b0		       4a		      lsr
   1028  f2b1		       b0 14		      bcs	pixeloff	; value is 1 if true
   1029  f2b3		       b9 a4 00 	      lda	playfield,y	; if here, it's "flip"
   1030  f2b6		       5d d3 f2 	      eor	setbyte,x
   1031  f2b9				  -	      ifconst	superchip
   1032  f2b9				  -	      sta	playfield-128,y
   1033  f2b9					      else
   1034  f2b9		       99 a4 00 	      sta	playfield,y
   1035  f2bc					      endif
   1036  f2bc		       60		      rts
   1037  f2bd				   pixelon
   1038  f2bd		       b9 a4 00 	      lda	playfield,y
   1039  f2c0		       1d d3 f2 	      ora	setbyte,x
   1040  f2c3				  -	      ifconst	superchip
   1041  f2c3				  -	      sta	playfield-128,y
   1042  f2c3					      else
   1043  f2c3		       99 a4 00 	      sta	playfield,y
   1044  f2c6					      endif
   1045  f2c6		       60		      rts
   1046  f2c7				   pixeloff
   1047  f2c7		       bd d3 f2 	      lda	setbyte,x
   1048  f2ca		       49 ff		      eor	#$ff
   1049  f2cc		       39 a4 00 	      and	playfield,y
   1050  f2cf				  -	      ifconst	superchip
   1051  f2cf				  -	      sta	playfield-128,y
   1052  f2cf					      else
   1053  f2cf		       99 a4 00 	      sta	playfield,y
   1054  f2d2					      endif
   1055  f2d2		       60		      rts
   1056  f2d3
   1057  f2d3				   setbyte
   1058  f2d3					      ifnconst	pfcenter
   1059  f2d3		       80		      .byte.b	$80
   1060  f2d4		       40		      .byte.b	$40
   1061  f2d5		       20		      .byte.b	$20
   1062  f2d6		       10		      .byte.b	$10
   1063  f2d7		       08		      .byte.b	$08
   1064  f2d8		       04		      .byte.b	$04
   1065  f2d9		       02		      .byte.b	$02
   1066  f2da		       01		      .byte.b	$01
   1067  f2db					      endif
   1068  f2db		       01		      .byte.b	$01
   1069  f2dc		       02		      .byte.b	$02
   1070  f2dd		       04		      .byte.b	$04
   1071  f2de		       08		      .byte.b	$08
   1072  f2df		       10		      .byte.b	$10
   1073  f2e0		       20		      .byte.b	$20
   1074  f2e1		       40		      .byte.b	$40
   1075  f2e2		       80		      .byte.b	$80
   1076  f2e3		       80		      .byte.b	$80
   1077  f2e4		       40		      .byte.b	$40
   1078  f2e5		       20		      .byte.b	$20
   1079  f2e6		       10		      .byte.b	$10
   1080  f2e7		       08		      .byte.b	$08
   1081  f2e8		       04		      .byte.b	$04
   1082  f2e9		       02		      .byte.b	$02
   1083  f2ea		       01		      .byte.b	$01
   1084  f2eb		       01		      .byte.b	$01
   1085  f2ec		       02		      .byte.b	$02
   1086  f2ed		       04		      .byte.b	$04
   1087  f2ee		       08		      .byte.b	$08
   1088  f2ef		       10		      .byte.b	$10
   1089  f2f0		       20		      .byte.b	$20
   1090  f2f1		       40		      .byte.b	$40
   1091  f2f2		       80		      .byte.b	$80
   1092  f2f3				   pfscroll		;(a=0 left, 1 right, 2 up, 4 down, 6=upup, 12=downdown)
   1093  f2f3		       d0 13		      bne	notleft
   1094  f2f5							;left
   1095  f2f5				  -	      ifconst	pfres
   1096  f2f5				  -	      ldx	#pfres*4
   1097  f2f5					      else
   1098  f2f5		       a2 30		      ldx	#48
   1099  f2f7					      endif
   1100  f2f7				   leftloop
   1101  f2f7		       b5 a3		      lda	playfield-1,x
   1102  f2f9		       4a		      lsr
   1103  f2fa
   1104  f2fa				  -	      ifconst	superchip
   1105  f2fa				  -	      lda	playfield-2,x
   1106  f2fa				  -	      rol
   1107  f2fa				  -	      sta	playfield-130,x
   1108  f2fa				  -	      lda	playfield-3,x
   1109  f2fa				  -	      ror
   1110  f2fa				  -	      sta	playfield-131,x
   1111  f2fa				  -	      lda	playfield-4,x
   1112  f2fa				  -	      rol
   1113  f2fa				  -	      sta	playfield-132,x
   1114  f2fa				  -	      lda	playfield-1,x
   1115  f2fa				  -	      ror
   1116  f2fa				  -	      sta	playfield-129,x
   1117  f2fa					      else
   1118  f2fa		       36 a2		      rol	playfield-2,x
   1119  f2fc		       76 a1		      ror	playfield-3,x
   1120  f2fe		       36 a0		      rol	playfield-4,x
   1121  f300		       76 a3		      ror	playfield-1,x
   1122  f302					      endif
   1123  f302
   1124  f302		       8a		      txa
   1125  f303		       cb 04		      sbx	#4
   1126  f305		       d0 f0		      bne	leftloop
      0  f307					      RETURN
      1  f307					      ifnconst	bankswitch
      2  f307		       60		      rts
      3  f308				  -	      else
      4  f308				  -	      jmp	BS_return
      5  f308					      endif
   1128  f308
   1129  f308				   notleft
   1130  f308		       4a		      lsr
   1131  f309		       90 13		      bcc	notright
   1132  f30b							;right
   1133  f30b
   1134  f30b				  -	      ifconst	pfres
   1135  f30b				  -	      ldx	#pfres*4
   1136  f30b					      else
   1137  f30b		       a2 30		      ldx	#48
   1138  f30d					      endif
   1139  f30d				   rightloop
   1140  f30d		       b5 a0		      lda	playfield-4,x
   1141  f30f		       4a		      lsr
   1142  f310				  -	      ifconst	superchip
   1143  f310				  -	      lda	playfield-3,x
   1144  f310				  -	      rol
   1145  f310				  -	      sta	playfield-131,x
   1146  f310				  -	      lda	playfield-2,x
   1147  f310				  -	      ror
   1148  f310				  -	      sta	playfield-130,x
   1149  f310				  -	      lda	playfield-1,x
   1150  f310				  -	      rol
   1151  f310				  -	      sta	playfield-129,x
   1152  f310				  -	      lda	playfield-4,x
   1153  f310				  -	      ror
   1154  f310				  -	      sta	playfield-132,x
   1155  f310					      else
   1156  f310		       36 a1		      rol	playfield-3,x
   1157  f312		       76 a2		      ror	playfield-2,x
   1158  f314		       36 a3		      rol	playfield-1,x
   1159  f316		       76 a0		      ror	playfield-4,x
   1160  f318					      endif
   1161  f318		       8a		      txa
   1162  f319		       cb 04		      sbx	#4
   1163  f31b		       d0 f0		      bne	rightloop
      0  f31d					      RETURN
      1  f31d					      ifnconst	bankswitch
      2  f31d		       60		      rts
      3  f31e				  -	      else
      4  f31e				  -	      jmp	BS_return
      5  f31e					      endif
   1165  f31e
   1166  f31e				   notright
   1167  f31e		       4a		      lsr
   1168  f31f		       90 49		      bcc	notup
   1169  f321							;up
   1170  f321		       4a		      lsr
   1171  f322		       90 02		      bcc	onedecup
   1172  f324		       c6 ef		      dec	playfieldpos
   1173  f326				   onedecup
   1174  f326		       c6 ef		      dec	playfieldpos
   1175  f328		       f0 02		      beq	shiftdown
   1176  f32a		       10 3d		      bpl	noshiftdown2
   1177  f32c				   shiftdown
   1178  f32c				  -	      ifconst	pfrowheight
   1179  f32c				  -	      lda	#pfrowheight
   1180  f32c					      else
   1181  f32c					      ifnconst	pfres
   1182  f32c		       a9 08		      lda	#8
   1183  f32e				  -	      else
   1184  f32e				  -	      lda	#(96/pfres)	; try to come close to the real size
   1185  f32e					      endif
   1186  f32e					      endif
   1187  f32e
   1188  f32e		       85 ef		      sta	playfieldpos
   1189  f330		       a5 a7		      lda	playfield+3
   1190  f332		       85 9f		      sta	temp4
   1191  f334		       a5 a6		      lda	playfield+2
   1192  f336		       85 9e		      sta	temp3
   1193  f338		       a5 a5		      lda	playfield+1
   1194  f33a		       85 9d		      sta	temp2
   1195  f33c		       a5 a4		      lda	playfield
   1196  f33e		       85 9c		      sta	temp1
   1197  f340		       a2 00		      ldx	#0
   1198  f342				   up2
   1199  f342		       b5 a8		      lda	playfield+4,x
   1200  f344				  -	      ifconst	superchip
   1201  f344				  -	      sta	playfield-128,x
   1202  f344				  -	      lda	playfield+5,x
   1203  f344				  -	      sta	playfield-127,x
   1204  f344				  -	      lda	playfield+6,x
   1205  f344				  -	      sta	playfield-126,x
   1206  f344				  -	      lda	playfield+7,x
   1207  f344				  -	      sta	playfield-125,x
   1208  f344					      else
   1209  f344		       95 a4		      sta	playfield,x
   1210  f346		       b5 a9		      lda	playfield+5,x
   1211  f348		       95 a5		      sta	playfield+1,x
   1212  f34a		       b5 aa		      lda	playfield+6,x
   1213  f34c		       95 a6		      sta	playfield+2,x
   1214  f34e		       b5 ab		      lda	playfield+7,x
   1215  f350		       95 a7		      sta	playfield+3,x
   1216  f352					      endif
   1217  f352		       8a		      txa
   1218  f353		       cb fc		      sbx	#252
   1219  f355				  -	      ifconst	pfres
   1220  f355				  -	      cpx	#(pfres-1)*4
   1221  f355					      else
   1222  f355		       e0 2c		      cpx	#44
   1223  f357					      endif
   1224  f357		       d0 e9		      bne	up2
   1225  f359
   1226  f359		       a5 9f		      lda	temp4
   1227  f35b
   1228  f35b				  -	      ifconst	superchip
   1229  f35b				  -	      ifconst	pfres
   1230  f35b				  -	      sta	playfield+pfres*4-129
   1231  f35b				  -	      lda	temp3
   1232  f35b				  -	      sta	playfield+pfres*4-130
   1233  f35b				  -	      lda	temp2
   1234  f35b				  -	      sta	playfield+pfres*4-131
   1235  f35b				  -	      lda	temp1
   1236  f35b				  -	      sta	playfield+pfres*4-132
   1237  f35b				  -	      else
   1238  f35b				  -	      sta	playfield+47-128
   1239  f35b				  -	      lda	temp3
   1240  f35b				  -	      sta	playfield+46-128
   1241  f35b				  -	      lda	temp2
   1242  f35b				  -	      sta	playfield+45-128
   1243  f35b				  -	      lda	temp1
   1244  f35b				  -	      sta	playfield+44-128
   1245  f35b				  -	      endif
   1246  f35b					      else
   1247  f35b				  -	      ifconst	pfres
   1248  f35b				  -	      sta	playfield+pfres*4-1
   1249  f35b				  -	      lda	temp3
   1250  f35b				  -	      sta	playfield+pfres*4-2
   1251  f35b				  -	      lda	temp2
   1252  f35b				  -	      sta	playfield+pfres*4-3
   1253  f35b				  -	      lda	temp1
   1254  f35b				  -	      sta	playfield+pfres*4-4
   1255  f35b					      else
   1256  f35b		       85 d3		      sta	playfield+47
   1257  f35d		       a5 9e		      lda	temp3
   1258  f35f		       85 d2		      sta	playfield+46
   1259  f361		       a5 9d		      lda	temp2
   1260  f363		       85 d1		      sta	playfield+45
   1261  f365		       a5 9c		      lda	temp1
   1262  f367		       85 d0		      sta	playfield+44
   1263  f369					      endif
   1264  f369					      endif
   1265  f369				   noshiftdown2
      0  f369					      RETURN
      1  f369					      ifnconst	bankswitch
      2  f369		       60		      rts
      3  f36a				  -	      else
      4  f36a				  -	      jmp	BS_return
      5  f36a					      endif
   1267  f36a
   1268  f36a
   1269  f36a				   notup
   1270  f36a							;down
   1271  f36a		       4a		      lsr
   1272  f36b		       b0 02		      bcs	oneincup
   1273  f36d		       e6 ef		      inc	playfieldpos
   1274  f36f				   oneincup
   1275  f36f		       e6 ef		      inc	playfieldpos
   1276  f371		       a5 ef		      lda	playfieldpos
   1277  f373
   1278  f373				  -	      ifconst	pfrowheight
   1279  f373				  -	      cmp	#pfrowheight+1
   1280  f373					      else
   1281  f373					      ifnconst	pfres
   1282  f373		       c9 09		      cmp	#9
   1283  f375				  -	      else
   1284  f375				  -	      cmp	#(96/pfres)+1	; try to come close to the real size
   1285  f375					      endif
   1286  f375					      endif
   1287  f375
   1288  f375		       90 3b		      bcc	noshiftdown
   1289  f377		       a9 01		      lda	#1
   1290  f379		       85 ef		      sta	playfieldpos
   1291  f37b
   1292  f37b				  -	      ifconst	pfres
   1293  f37b				  -	      lda	playfield+pfres*4-1
   1294  f37b				  -	      sta	temp4
   1295  f37b				  -	      lda	playfield+pfres*4-2
   1296  f37b				  -	      sta	temp3
   1297  f37b				  -	      lda	playfield+pfres*4-3
   1298  f37b				  -	      sta	temp2
   1299  f37b				  -	      lda	playfield+pfres*4-4
   1300  f37b					      else
   1301  f37b		       a5 d3		      lda	playfield+47
   1302  f37d		       85 9f		      sta	temp4
   1303  f37f		       a5 d2		      lda	playfield+46
   1304  f381		       85 9e		      sta	temp3
   1305  f383		       a5 d1		      lda	playfield+45
   1306  f385		       85 9d		      sta	temp2
   1307  f387		       a5 d0		      lda	playfield+44
   1308  f389					      endif
   1309  f389
   1310  f389		       85 9c		      sta	temp1
   1311  f38b
   1312  f38b				  -	      ifconst	pfres
   1313  f38b				  -	      ldx	#(pfres-1)*4
   1314  f38b					      else
   1315  f38b		       a2 2c		      ldx	#44
   1316  f38d					      endif
   1317  f38d				   down2
   1318  f38d		       b5 a3		      lda	playfield-1,x
   1319  f38f				  -	      ifconst	superchip
   1320  f38f				  -	      sta	playfield-125,x
   1321  f38f				  -	      lda	playfield-2,x
   1322  f38f				  -	      sta	playfield-126,x
   1323  f38f				  -	      lda	playfield-3,x
   1324  f38f				  -	      sta	playfield-127,x
   1325  f38f				  -	      lda	playfield-4,x
   1326  f38f				  -	      sta	playfield-128,x
   1327  f38f					      else
   1328  f38f		       95 a7		      sta	playfield+3,x
   1329  f391		       b5 a2		      lda	playfield-2,x
   1330  f393		       95 a6		      sta	playfield+2,x
   1331  f395		       b5 a1		      lda	playfield-3,x
   1332  f397		       95 a5		      sta	playfield+1,x
   1333  f399		       b5 a0		      lda	playfield-4,x
   1334  f39b		       95 a4		      sta	playfield,x
   1335  f39d					      endif
   1336  f39d		       8a		      txa
   1337  f39e		       cb 04		      sbx	#4
   1338  f3a0		       d0 eb		      bne	down2
   1339  f3a2
   1340  f3a2		       a5 9f		      lda	temp4
   1341  f3a4				  -	      ifconst	superchip
   1342  f3a4				  -	      sta	playfield-125
   1343  f3a4				  -	      lda	temp3
   1344  f3a4				  -	      sta	playfield-126
   1345  f3a4				  -	      lda	temp2
   1346  f3a4				  -	      sta	playfield-127
   1347  f3a4				  -	      lda	temp1
   1348  f3a4				  -	      sta	playfield-128
   1349  f3a4					      else
   1350  f3a4		       85 a7		      sta	playfield+3
   1351  f3a6		       a5 9e		      lda	temp3
   1352  f3a8		       85 a6		      sta	playfield+2
   1353  f3aa		       a5 9d		      lda	temp2
   1354  f3ac		       85 a5		      sta	playfield+1
   1355  f3ae		       a5 9c		      lda	temp1
   1356  f3b0		       85 a4		      sta	playfield
   1357  f3b2					      endif
   1358  f3b2				   noshiftdown
      0  f3b2					      RETURN
      1  f3b2					      ifnconst	bankswitch
      2  f3b2		       60		      rts
      3  f3b3				  -	      else
      4  f3b3				  -	      jmp	BS_return
      5  f3b3					      endif
   1360  f3b3							;standard routines needed for pretty much all games
   1361  f3b3							; just the random number generator is left - maybe we should remove this asm file altogether?
   1362  f3b3							; repositioning code and score pointer setup moved to overscan
   1363  f3b3							; read switches, joysticks now compiler generated (more efficient)
   1364  f3b3
   1365  f3b3				   randomize
   1366  f3b3		       a5 a2		      lda	rand
   1367  f3b5		       4a		      lsr
   1368  f3b6					      ifconst	rand16
   1369  f3b6		       26 ed		      rol	rand16
   1370  f3b8					      endif
   1371  f3b8		       90 02		      bcc	noeor
   1372  f3ba		       49 b4		      eor	#$B4
   1373  f3bc				   noeor
   1374  f3bc		       85 a2		      sta	rand
   1375  f3be					      ifconst	rand16
   1376  f3be		       45 ed		      eor	rand16
   1377  f3c0					      endif
      0  f3c0					      RETURN
      1  f3c0					      ifnconst	bankswitch
      2  f3c0		       60		      rts
      3  f3c1				  -	      else
      4  f3c1				  -	      jmp	BS_return
      5  f3c1					      endif
   1379  f3c1				   drawscreen
   1380  f3c1				  -	      ifconst	debugscore
   1381  f3c1				  -	      ldx	#14
   1382  f3c1				  -	      lda	INTIM	; display # cycles left in the score
   1383  f3c1				  -
   1384  f3c1				  -	      ifconst	mincycles
   1385  f3c1				  -	      lda	mincycles
   1386  f3c1				  -	      cmp	INTIM
   1387  f3c1				  -	      lda	mincycles
   1388  f3c1				  -	      bcc	nochange
   1389  f3c1				  -	      lda	INTIM
   1390  f3c1				  -	      sta	mincycles
   1391  f3c1				  -nochange
   1392  f3c1				  -	      endif
   1393  f3c1				  -
   1394  f3c1				  -			; cmp #$2B
   1395  f3c1				  -			; bcs no_cycles_left
   1396  f3c1				  -	      bmi	cycles_left
   1397  f3c1				  -	      ldx	#64
   1398  f3c1				  -	      eor	#$ff	;make negative
   1399  f3c1				  -cycles_left
   1400  f3c1				  -	      stx	scorecolor
   1401  f3c1				  -	      and	#$7f	; clear sign bit
   1402  f3c1				  -	      tax
   1403  f3c1				  -	      lda	scorebcd,x
   1404  f3c1				  -	      sta	score+2
   1405  f3c1				  -	      lda	scorebcd1,x
   1406  f3c1				  -	      sta	score+1
   1407  f3c1				  -	      jmp	done_debugscore
   1408  f3c1				  -scorebcd
   1409  f3c1				  -	      .byte	$00, $64, $28, $92, $56, $20, $84, $48, $12, $76, $40
   1410  f3c1				  -	      .byte	$04, $68, $32, $96, $60, $24, $88, $52, $16, $80, $44
   1411  f3c1				  -	      .byte	$08, $72, $36, $00, $64, $28, $92, $56, $20, $84, $48
   1412  f3c1				  -	      .byte	$12, $76, $40, $04, $68, $32, $96, $60, $24, $88
   1413  f3c1				  -scorebcd1
   1414  f3c1				  -	      .byte	0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6
   1415  f3c1				  -	      .byte	7, 7, 8, 8, 9, $10, $10, $11, $12, $12, $13
   1416  f3c1				  -	      .byte	$14, $14, $15, $16, $16, $17, $17, $18, $19, $19, $20
   1417  f3c1				  -	      .byte	$21, $21, $22, $23, $23, $24, $24, $25, $26, $26
   1418  f3c1				  -done_debugscore
   1419  f3c1					      endif
   1420  f3c1
   1421  f3c1				  -	      ifconst	debugcycles
   1422  f3c1				  -	      lda	INTIM	; if we go over, it mucks up the background color
   1423  f3c1				  -			; cmp #$2B
   1424  f3c1				  -			; BCC overscan
   1425  f3c1				  -	      bmi	overscan
   1426  f3c1				  -	      sta	COLUBK
   1427  f3c1				  -	      bcs	doneoverscan
   1428  f3c1					      endif
   1429  f3c1
   1430  f3c1				   overscan
   1431  f3c1				  -	      ifconst	interlaced
   1432  f3c1				  -	      PHP
   1433  f3c1				  -	      PLA
   1434  f3c1				  -	      EOR	#4	; flip interrupt bit
   1435  f3c1				  -	      PHA
   1436  f3c1				  -	      PLP
   1437  f3c1				  -	      AND	#4	; isolate the interrupt bit
   1438  f3c1				  -	      TAX		; save it for later
   1439  f3c1					      endif
   1440  f3c1
   1441  f3c1				   overscanloop
   1442  f3c1		       ad 84 02 	      lda	INTIM	;wait for sync
   1443  f3c4		       30 fb		      bmi	overscanloop
   1444  f3c6				   doneoverscan
   1445  f3c6
   1446  f3c6							;do VSYNC
   1447  f3c6
   1448  f3c6				  -	      ifconst	interlaced
   1449  f3c6				  -	      CPX	#4
   1450  f3c6				  -	      BNE	oddframevsync
   1451  f3c6					      endif
   1452  f3c6
   1453  f3c6		       a9 02		      lda	#2
   1454  f3c8		       85 02		      sta	WSYNC
   1455  f3ca		       85 00		      sta	VSYNC
   1456  f3cc		       85 02		      STA	WSYNC
   1457  f3ce		       85 02		      STA	WSYNC
   1458  f3d0		       4a		      lsr
   1459  f3d1		       85 02		      STA	WSYNC
   1460  f3d3		       85 00		      STA	VSYNC
   1461  f3d5		       85 01		      sta	VBLANK
   1462  f3d7					      ifnconst	overscan_time
   1463  f3d7		       a9 a5		      lda	#37+128
   1464  f3d9				  -	      else
   1465  f3d9				  -	      lda	#overscan_time+128
   1466  f3d9					      endif
   1467  f3d9		       8d 96 02 	      sta	TIM64T
   1468  f3dc
   1469  f3dc				  -	      ifconst	interlaced
   1470  f3dc				  -	      jmp	postsync
   1471  f3dc				  -
   1472  f3dc				  -oddframevsync
   1473  f3dc				  -	      sta	WSYNC
   1474  f3dc				  -
   1475  f3dc				  -	      LDA	($80,X)	; 11 waste
   1476  f3dc				  -	      LDA	($80,X)	; 11 waste
   1477  f3dc				  -	      LDA	($80,X)	; 11 waste
   1478  f3dc				  -
   1479  f3dc				  -	      lda	#2
   1480  f3dc				  -	      sta	VSYNC
   1481  f3dc				  -	      sta	WSYNC
   1482  f3dc				  -	      sta	WSYNC
   1483  f3dc				  -	      sta	WSYNC
   1484  f3dc				  -
   1485  f3dc				  -	      LDA	($80,X)	; 11 waste
   1486  f3dc				  -	      LDA	($80,X)	; 11 waste
   1487  f3dc				  -	      LDA	($80,X)	; 11 waste
   1488  f3dc				  -
   1489  f3dc				  -	      lda	#0
   1490  f3dc				  -	      sta	VSYNC
   1491  f3dc				  -	      sta	VBLANK
   1492  f3dc				  -	      ifnconst	overscan_time
   1493  f3dc				  -	      lda	#37+128
   1494  f3dc				  -	      else
   1495  f3dc				  -	      lda	#overscan_time+128
   1496  f3dc				  -	      endif
   1497  f3dc				  -	      sta	TIM64T
   1498  f3dc				  -
   1499  f3dc				  -postsync
   1500  f3dc					      endif
   1501  f3dc
   1502  f3dc				  -	      ifconst	legacy
   1503  f3dc				  -	      if	legacy < 100
   1504  f3dc				  -	      ldx	#4
   1505  f3dc				  -adjustloop
   1506  f3dc				  -	      lda	player0x,x
   1507  f3dc				  -	      sec
   1508  f3dc				  -	      sbc	#14	;?
   1509  f3dc				  -	      sta	player0x,x
   1510  f3dc				  -	      dex
   1511  f3dc				  -	      bpl	adjustloop
   1512  f3dc				  -	      endif
   1513  f3dc					      endif
   1514  f3dc				  -	      if	((<*)>$e9)&&((<*)<$fa)
   1515  f3dc				  -	      repeat	($fa-(<*))
   1516  f3dc				  -	      nop
   1517  f3dc				  -	      repend
   1518  f3dc					      endif
   1519  f3dc		       85 02		      sta	WSYNC
   1520  f3de		       a2 04		      ldx	#4
      0  f3e0					      SLEEP	3
      1  f3e0				   .CYCLES    SET	3
      2  f3e0
      3  f3e0				  -	      IF	.CYCLES < 2
      4  f3e0				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f3e0				  -	      ERR
      6  f3e0					      ENDIF
      7  f3e0
      8  f3e0					      IF	.CYCLES & 1
      9  f3e0					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f3e0		       04 00		      nop	0
     11  f3e2				  -	      ELSE
     12  f3e2				  -	      bit	VSYNC
     13  f3e2					      ENDIF
     14  f3e2				   .CYCLES    SET	.CYCLES - 3
     15  f3e2					      ENDIF
     16  f3e2
     17  f3e2				  -	      REPEAT	.CYCLES / 2
     18  f3e2				  -	      nop
     19  f3e2					      REPEND
   1522  f3e2				   HorPosLoop		; 5
   1523  f3e2		       b5 80		      lda	player0x,X	;+4 9
   1524  f3e4		       38		      sec		;+2 11
   1525  f3e5				   DivideLoop
   1526  f3e5		       e9 0f		      sbc	#15
   1527  f3e7		       b0 fc		      bcs	DivideLoop	;+4 15
   1528  f3e9		       95 9c		      sta	temp1,X	;+4 19
   1529  f3eb		       95 10		      sta	RESP0,X	;+4 23
   1530  f3ed		       85 02		      sta	WSYNC
   1531  f3ef		       ca		      dex
   1532  f3f0		       10 f0		      bpl	HorPosLoop	;+5 5
   1533  f3f2							; 4
   1534  f3f2
   1535  f3f2		       a2 04		      ldx	#4
   1536  f3f4		       b4 9c		      ldy	temp1,X
   1537  f3f6		       b9 52 f3 	      lda	repostable-256,Y
   1538  f3f9		       95 20		      sta	HMP0,X	;+14 18
   1539  f3fb
   1540  f3fb		       ca		      dex
   1541  f3fc		       b4 9c		      ldy	temp1,X
   1542  f3fe		       b9 52 f3 	      lda	repostable-256,Y
   1543  f401		       95 20		      sta	HMP0,X	;+14 32
   1544  f403
   1545  f403		       ca		      dex
   1546  f404		       b4 9c		      ldy	temp1,X
   1547  f406		       b9 52 f3 	      lda	repostable-256,Y
   1548  f409		       95 20		      sta	HMP0,X	;+14 46
   1549  f40b
   1550  f40b		       ca		      dex
   1551  f40c		       b4 9c		      ldy	temp1,X
   1552  f40e		       b9 52 f3 	      lda	repostable-256,Y
   1553  f411		       95 20		      sta	HMP0,X	;+14 60
   1554  f413
   1555  f413		       ca		      dex
   1556  f414		       b4 9c		      ldy	temp1,X
   1557  f416		       b9 52 f3 	      lda	repostable-256,Y
   1558  f419		       95 20		      sta	HMP0,X	;+14 74
   1559  f41b
   1560  f41b		       85 02		      sta	WSYNC
   1561  f41d
   1562  f41d		       85 2a		      sta	HMOVE	;+3 3
   1563  f41f
   1564  f41f
   1565  f41f				  -	      ifconst	legacy
   1566  f41f				  -	      if	legacy < 100
   1567  f41f				  -	      ldx	#4
   1568  f41f				  -adjustloop2
   1569  f41f				  -	      lda	player0x,x
   1570  f41f				  -	      clc
   1571  f41f				  -	      adc	#14	;?
   1572  f41f				  -	      sta	player0x,x
   1573  f41f				  -	      dex
   1574  f41f				  -	      bpl	adjustloop2
   1575  f41f				  -	      endif
   1576  f41f					      endif
   1577  f41f
   1578  f41f
   1579  f41f
   1580  f41f
   1581  f41f							;set score pointers
   1582  f41f		       a7 95		      lax	score+2
   1583  f421		       20 52 f4 	      jsr	scorepointerset
   1584  f424		       84 9b		      sty	scorepointers+5
   1585  f426		       86 98		      stx	scorepointers+2
   1586  f428		       a7 94		      lax	score+1
   1587  f42a		       20 52 f4 	      jsr	scorepointerset
   1588  f42d		       84 9a		      sty	scorepointers+4
   1589  f42f		       86 97		      stx	scorepointers+1
   1590  f431		       a7 93		      lax	score
   1591  f433		       20 52 f4 	      jsr	scorepointerset
   1592  f436		       84 99		      sty	scorepointers+3
   1593  f438		       86 96		      stx	scorepointers
   1594  f43a
   1595  f43a				   vblk
   1596  f43a							; run possible vblank bB code
   1597  f43a				  -	      ifconst	vblank_bB_code
   1598  f43a				  -	      jsr	vblank_bB_code
   1599  f43a					      endif
   1600  f43a				   vblk2
   1601  f43a		       ad 84 02 	      LDA	INTIM
   1602  f43d		       30 fb		      bmi	vblk2
   1603  f43f		       4c 34 f0 	      jmp	kernel
   1604  f442
   1605  f442
   1606  f442		       80 70 60 50*	      .byte.b	$80,$70,$60,$50,$40,$30,$20,$10,$00
   1607  f44b		       f0 e0 d0 c0*	      .byte.b	$F0,$E0,$D0,$C0,$B0,$A0,$90
   1608  f452				   repostable
   1609  f452
   1610  f452				   scorepointerset
   1611  f452		       29 0f		      and	#$0F
   1612  f454		       0a		      asl
   1613  f455		       0a		      asl
   1614  f456		       0a		      asl
   1615  f457		       69 9c		      adc	#<scoretable
   1616  f459		       a8		      tay
   1617  f45a		       8a		      txa
   1618  f45b							; and #$F0
   1619  f45b							; lsr
   1620  f45b		       4b f0		      asr	#$F0
   1621  f45d		       69 9c		      adc	#<scoretable
   1622  f45f		       aa		      tax
   1623  f460		       60		      rts
   1624  f461				   game
   1625  f461				   .
   1626  f461							;
   1627  f461
   1628  f461				   .
   1629  f461							;
   1630  f461
   1631  f461				   .
   1632  f461							;
   1633  f461
   1634  f461				   .
   1635  f461							;
   1636  f461
   1637  f461				   .
   1638  f461							;
   1639  f461
   1640  f461				   .
   1641  f461							;
   1642  f461
   1643  f461				   .
   1644  f461							;
   1645  f461
   1646  f461				   .
   1647  f461							;
   1648  f461
   1649  f461				   .
   1650  f461							;
   1651  f461
   1652  f461				   .
   1653  f461							;
   1654  f461
   1655  f461				   .
   1656  f461							;
   1657  f461
   1658  f461				   .
   1659  f461							;
   1660  f461
   1661  f461				   .
   1662  f461							;
   1663  f461
   1664  f461				   .
   1665  f461							;
   1666  f461
   1667  f461				   .
   1668  f461							;
   1669  f461
   1670  f461				   .
   1671  f461							;
   1672  f461
   1673  f461				   .
   1674  f461							;
   1675  f461
   1676  f461				   .
   1677  f461							;
   1678  f461
   1679  f461				   .
   1680  f461							;
   1681  f461
   1682  f461				   .
   1683  f461							;
   1684  f461
   1685  f461				   .
   1686  f461							;
   1687  f461
   1688  f461				   .
   1689  f461							;
   1690  f461
   1691  f461				   .
   1692  f461							;
   1693  f461
   1694  f461				   .
   1695  f461							;
   1696  f461
   1697  f461				   .
   1698  f461							;
   1699  f461
   1700  f461				   .
   1701  f461							;
   1702  f461
   1703  f461				   .L00 		;  set smartbranching on
   1704  f461
   1705  f461				   .
   1706  f461							;
   1707  f461
   1708  f461				   .
   1709  f461							;
   1710  f461
   1711  f461				   .
   1712  f461							;
   1713  f461
   1714  f461				   .
   1715  f461							;
   1716  f461
   1717  f461				   .
   1718  f461							;
   1719  f461
   1720  f461				   .
   1721  f461							;
   1722  f461
   1723  f461				   .
   1724  f461							;
   1725  f461
   1726  f461				   .
   1727  f461							;
   1728  f461
   1729  f461				   .
   1730  f461							;
   1731  f461
   1732  f461				   .
   1733  f461							;
   1734  f461
   1735  f461				   .
   1736  f461							;
   1737  f461
   1738  f461				   .
   1739  f461							;
   1740  f461
   1741  f461				   .
   1742  f461							;
   1743  f461
   1744  f461				   .
   1745  f461							;
   1746  f461
   1747  f461				   .
   1748  f461							;
   1749  f461
   1750  f461				   .
   1751  f461							;
   1752  f461
   1753  f461				   .
   1754  f461							;
   1755  f461
   1756  f461				   .
   1757  f461							;
   1758  f461
   1759  f461				   .
   1760  f461							;
   1761  f461
   1762  f461				   .
   1763  f461							;
   1764  f461
   1765  f461				   .
   1766  f461							;
   1767  f461
   1768  f461				   .
   1769  f461							;
   1770  f461
   1771  f461				   .
   1772  f461							;
   1773  f461
   1774  f461				   .
   1775  f461							;
   1776  f461
   1777  f461				   .
   1778  f461							;
   1779  f461
   1780  f461				   .
   1781  f461							;
   1782  f461
   1783  f461				   .
   1784  f461							;
   1785  f461
   1786  f461				   .L01 		;  dim _BitOp_P0_M0_Dir  =  g
   1787  f461
   1788  f461				   .L02 		;  dim _Bit0_P0_Dir_Up  =  g
   1789  f461
   1790  f461				   .L03 		;  dim _Bit1_P0_Dir_Down  =  g
   1791  f461
   1792  f461				   .L04 		;  dim _Bit2_P0_Dir_Left  =  g
   1793  f461
   1794  f461				   .L05 		;  dim _Bit3_P0_Dir_Right  =  g
   1795  f461
   1796  f461				   .L06 		;  dim _Bit4_M0_Dir_Up  =  g
   1797  f461
   1798  f461				   .L07 		;  dim _Bit5_M0_Dir_Down  =  g
   1799  f461
   1800  f461				   .L08 		;  dim _Bit6_M0_Dir_Left  =  g
   1801  f461
   1802  f461				   .L09 		;  dim _Bit7_M0_Dir_Right  =  g
   1803  f461
   1804  f461				   .
   1805  f461							;
   1806  f461
   1807  f461				   .
   1808  f461							;
   1809  f461
   1810  f461				   .
   1811  f461							;
   1812  f461
   1813  f461				   .L010		;  dim _BitOp_P1_M1_Dir  =  k
   1814  f461
   1815  f461				   .L011		;  dim _Bit0_P1_Dir_Up  =  k
   1816  f461
   1817  f461				   .L012		;  dim _Bit1_P1_Dir_Down  =  k
   1818  f461
   1819  f461				   .L013		;  dim _Bit2_P1_Dir_Left  =  k
   1820  f461
   1821  f461				   .L014		;  dim _Bit3_P1_Dir_Right  =  k
   1822  f461
   1823  f461				   .L015		;  dim _Bit4_P1_Col_Up  =  k
   1824  f461
   1825  f461				   .L016		;  dim _Bit5_P1_Col_Down  =  k
   1826  f461
   1827  f461				   .L017		;  dim _Bit6_P1_Col_Left  =  k
   1828  f461
   1829  f461				   .L018		;  dim _Bit7_P1_Col_Right  =  k
   1830  f461
   1831  f461				   .
   1832  f461							;
   1833  f461
   1834  f461				   .L019		;  dim _Frame_Count  =  h
   1835  f461
   1836  f461				   .
   1837  f461							;
   1838  f461
   1839  f461				   .
   1840  f461							;
   1841  f461
   1842  f461				   .
   1843  f461							;
   1844  f461
   1845  f461				   .
   1846  f461							;
   1847  f461
   1848  f461				   .L020		;  const _Minotaur_Awareness_Size  =  100
   1849  f461
   1850  f461				   .
   1851  f461							;
   1852  f461
   1853  f461				   .
   1854  f461							;
   1855  f461
   1856  f461				   .
   1857  f461							;
   1858  f461
   1859  f461				   .
   1860  f461							;
   1861  f461
   1862  f461				   .L021		;  dim _Bit0_Carrying_Gem  =  x
   1863  f461
   1864  f461				   .L022		;  dim _Bit1_Game_Over  =  x
   1865  f461
   1866  f461				   .
   1867  f461							;
   1868  f461
   1869  f461				   .
   1870  f461							;
   1871  f461
   1872  f461				   .
   1873  f461							;
   1874  f461
   1875  f461				   .
   1876  f461							;
   1877  f461
   1878  f461				   .L023		;  dim _BitOp_01  =  y
   1879  f461
   1880  f461				   .L024		;  dim _Bit0_Reset_Restrainer	=  y
   1881  f461
   1882  f461				   .L025		;  dim _Bit1_Toggle_Screen  =	y
   1883  f461
   1884  f461				   .
   1885  f461							;
   1886  f461
   1887  f461				   .
   1888  f461							;
   1889  f461
   1890  f461				   .
   1891  f461							;
   1892  f461
   1893  f461				   .
   1894  f461							;
   1895  f461
   1896  f461				   .L026		;  dim rand16	=  z
   1897  f461
   1898  f461				   .
   1899  f461							;
   1900  f461
   1901  f461				   .
   1902  f461							;
   1903  f461
   1904  f461				   .
   1905  f461							;
   1906  f461
   1907  f461				   .
   1908  f461							;
   1909  f461
   1910  f461				   .
   1911  f461							;
   1912  f461
   1913  f461				   .
   1914  f461							;
   1915  f461
   1916  f461				   .
   1917  f461							;
   1918  f461
   1919  f461				   .
   1920  f461							;
   1921  f461
   1922  f461				   .
   1923  f461							;
   1924  f461
   1925  f461				   .L027		;  const _P_Edge_Top  =  9
   1926  f461
   1927  f461				   .L028		;  const _P_Edge_Bottom  =  88
   1928  f461
   1929  f461				   .L029		;  const _P_Edge_Left	=  1
   1930  f461
   1931  f461				   .L030		;  const _P_Edge_Right  =  153
   1932  f461
   1933  f461				   .
   1934  f461							;
   1935  f461
   1936  f461				   .
   1937  f461							;
   1938  f461
   1939  f461				   .
   1940  f461							;
   1941  f461
   1942  f461				   .
   1943  f461							;
   1944  f461
   1945  f461				   .
   1946  f461							;
   1947  f461
   1948  f461				   .
   1949  f461							;
   1950  f461
   1951  f461				   .
   1952  f461							;
   1953  f461
   1954  f461				   .
   1955  f461							;
   1956  f461
   1957  f461				   .L031		;  const _B_Edge_Top  =  2
   1958  f461
   1959  f461				   .L032		;  const _B_Edge_Bottom  =  88
   1960  f461
   1961  f461				   .L033		;  const _B_Edge_Left	=  2
   1962  f461
   1963  f461				   .L034		;  const _B_Edge_Right  =  160
   1964  f461
   1965  f461				   .
   1966  f461							;
   1967  f461
   1968  f461				   .
   1969  f461							;
   1970  f461
   1971  f461				   .
   1972  f461							;
   1973  f461
   1974  f461				   .
   1975  f461							;
   1976  f461
   1977  f461				   .
   1978  f461							;
   1979  f461
   1980  f461				   .
   1981  f461							;
   1982  f461
   1983  f461				   .
   1984  f461							;
   1985  f461
   1986  f461				   .
   1987  f461							;
   1988  f461
   1989  f461				   .
   1990  f461							;
   1991  f461
   1992  f461				   .L035		;  const _M_Edge_Top  =  2
   1993  f461
   1994  f461				   .L036		;  const _M_Edge_Bottom  =  88
   1995  f461
   1996  f461				   .L037		;  const _M_Edge_Left	=  2
   1997  f461
   1998  f461				   .L038		;  const _M_Edge_Right  =  159
   1999  f461
   2000  f461				   .
   2001  f461							;
   2002  f461
   2003  f461				   .
   2004  f461							;
   2005  f461
   2006  f461				   .
   2007  f461							;
   2008  f461
   2009  f461				   .
   2010  f461							;
   2011  f461
   2012  f461				   .
   2013  f461							;
   2014  f461
   2015  f461				   .
   2016  f461							;
   2017  f461
   2018  f461				   .
   2019  f461							;
   2020  f461
   2021  f461				   .__Start_Restart
   2022  f461							; __Start_Restart
   2023  f461
   2024  f461				   .
   2025  f461							;
   2026  f461
   2027  f461				   .
   2028  f461							;
   2029  f461
   2030  f461				   .
   2031  f461							;
   2032  f461
   2033  f461				   .
   2034  f461							;
   2035  f461
   2036  f461				   .
   2037  f461							;
   2038  f461
   2039  f461				   .
   2040  f461							;
   2041  f461
   2042  f461				   .L039		;  AUDV0  =  0  :  AUDV1  =  0
   2043  f461
   2044  f461		       a9 00		      LDA	#0
   2045  f463		       85 19		      STA	AUDV0
   2046  f465		       85 1a		      STA	AUDV1
   2047  f467				   .
   2048  f467							;
   2049  f467
   2050  f467				   .
   2051  f467							;
   2052  f467
   2053  f467				   .
   2054  f467							;
   2055  f467
   2056  f467				   .
   2057  f467							;
   2058  f467
   2059  f467				   .
   2060  f467							;
   2061  f467
   2062  f467				   .
   2063  f467							;
   2064  f467
   2065  f467				   .
   2066  f467							;
   2067  f467
   2068  f467				   .
   2069  f467							;
   2070  f467
   2071  f467				   .
   2072  f467							;
   2073  f467
   2074  f467				   .L040		;  a  =  0  :	b  =  0  :  c  =  0  :	d  =  0  :  e  =  0  :	f  =  0  :  g  =  0  :	h  =  0  :  i  =  0
   2075  f467
   2076  f467		       a9 00		      LDA	#0
   2077  f469		       85 d4		      STA	a
   2078  f46b		       85 d5		      STA	b
   2079  f46d		       85 d6		      STA	c
   2080  f46f		       85 d7		      STA	d
   2081  f471		       85 d8		      STA	e
   2082  f473		       85 d9		      STA	f
   2083  f475		       85 da		      STA	g
   2084  f477		       85 db		      STA	h
   2085  f479		       85 dc		      STA	i
   2086  f47b				   .L041		;  j  =  0  :	k  =  0  :  l  =  0  :	m  =  0  :  n  =  0  :	o  =  0  :  p  =  0  :	q  =  0  :  r  =  0
   2087  f47b
   2088  f47b		       a9 00		      LDA	#0
   2089  f47d		       85 dd		      STA	j
   2090  f47f		       85 de		      STA	k
   2091  f481		       85 df		      STA	l
   2092  f483		       85 e0		      STA	m
   2093  f485		       85 e1		      STA	n
   2094  f487		       85 e2		      STA	o
   2095  f489		       85 e3		      STA	p
   2096  f48b		       85 e4		      STA	q
   2097  f48d		       85 e5		      STA	r
   2098  f48f				   .L042		;  s  =  0  :	t  =  0  :  u  =  0  :	v  =  0  :  w  =  0  :	x  =  0
   2099  f48f
   2100  f48f		       a9 00		      LDA	#0
   2101  f491		       85 e6		      STA	s
   2102  f493		       85 e7		      STA	t
   2103  f495		       85 e8		      STA	u
   2104  f497		       85 e9		      STA	v
   2105  f499		       85 ea		      STA	w
   2106  f49b		       85 eb		      STA	x
   2107  f49d				   .
   2108  f49d							;
   2109  f49d
   2110  f49d				   .
   2111  f49d							;
   2112  f49d
   2113  f49d				   .
   2114  f49d							;
   2115  f49d
   2116  f49d				   .
   2117  f49d							;
   2118  f49d
   2119  f49d				   .
   2120  f49d							;
   2121  f49d
   2122  f49d				   .
   2123  f49d							;
   2124  f49d
   2125  f49d				   .
   2126  f49d							;
   2127  f49d
   2128  f49d				   .
   2129  f49d							;
   2130  f49d
   2131  f49d				   .L043		;  _BitOp_01  =  _BitOp_01  &	%00010000
   2132  f49d
   2133  f49d		       a5 ec		      LDA	_BitOp_01
   2134  f49f		       29 10		      AND	#%00010000
   2135  f4a1		       85 ec		      STA	_BitOp_01
   2136  f4a3				   .
   2137  f4a3							;
   2138  f4a3
   2139  f4a3				   .
   2140  f4a3							;
   2141  f4a3
   2142  f4a3				   .
   2143  f4a3							;
   2144  f4a3
   2145  f4a3				   .
   2146  f4a3							;
   2147  f4a3
   2148  f4a3				   .
   2149  f4a3							;
   2150  f4a3
   2151  f4a3				   .
   2152  f4a3							;
   2153  f4a3
   2154  f4a3				   .L044		;  player0x  =  77  :	player0y  =  60
   2155  f4a3
   2156  f4a3		       a9 4d		      LDA	#77
   2157  f4a5		       85 80		      STA	player0x
   2158  f4a7		       a9 3c		      LDA	#60
   2159  f4a9		       85 85		      STA	player0y
   2160  f4ab				   .L045		;  player1x  =  21  :	player1y  =  16
   2161  f4ab
   2162  f4ab		       a9 15		      LDA	#21
   2163  f4ad		       85 81		      STA	player1x
   2164  f4af		       a9 10		      LDA	#16
   2165  f4b1		       85 86		      STA	player1y
   2166  f4b3				   .
   2167  f4b3							;
   2168  f4b3
   2169  f4b3				   .
   2170  f4b3							;
   2171  f4b3
   2172  f4b3				   .
   2173  f4b3							;
   2174  f4b3
   2175  f4b3				   .
   2176  f4b3							;
   2177  f4b3
   2178  f4b3				   .
   2179  f4b3							;
   2180  f4b3
   2181  f4b3				   .L046		;  missile0x  =  200  :  missile0y  =	200
   2182  f4b3
   2183  f4b3		       a9 c8		      LDA	#200
   2184  f4b5		       85 82		      STA	missile0x
   2185  f4b7		       85 91		      STA	missile0y
   2186  f4b9				   .
   2187  f4b9							;
   2188  f4b9
   2189  f4b9				   .
   2190  f4b9							;
   2191  f4b9
   2192  f4b9				   .
   2193  f4b9							;
   2194  f4b9
   2195  f4b9				   .
   2196  f4b9							;
   2197  f4b9
   2198  f4b9				   .L047		;  missile0x  =  80  :  missile0y  =  79
   2199  f4b9
   2200  f4b9		       a9 50		      LDA	#80
   2201  f4bb		       85 82		      STA	missile0x
   2202  f4bd		       a9 4f		      LDA	#79
   2203  f4bf		       85 91		      STA	missile0y
   2204  f4c1				   .
   2205  f4c1							;
   2206  f4c1
   2207  f4c1				   .
   2208  f4c1							;
   2209  f4c1
   2210  f4c1				   .
   2211  f4c1							;
   2212  f4c1
   2213  f4c1				   .
   2214  f4c1							;
   2215  f4c1
   2216  f4c1				   .
   2217  f4c1							;
   2218  f4c1
   2219  f4c1				   .L048		;  NUSIZ0  =  $10  :  missile0height  =  1
   2220  f4c1
   2221  f4c1		       a9 10		      LDA	#$10
   2222  f4c3		       85 04		      STA	NUSIZ0
   2223  f4c5		       a9 01		      LDA	#1
   2224  f4c7		       85 90		      STA	missile0height
   2225  f4c9				   .L049		;  NUSIZ1  =  $30  :  missile0height  =  4
   2226  f4c9
   2227  f4c9		       a9 30		      LDA	#$30
   2228  f4cb		       85 05		      STA	NUSIZ1
   2229  f4cd		       a9 04		      LDA	#4
   2230  f4cf		       85 90		      STA	missile0height
   2231  f4d1				   .
   2232  f4d1							;
   2233  f4d1
   2234  f4d1				   .
   2235  f4d1							;
   2236  f4d1
   2237  f4d1				   .
   2238  f4d1							;
   2239  f4d1
   2240  f4d1				   .
   2241  f4d1							;
   2242  f4d1
   2243  f4d1				   .
   2244  f4d1							;
   2245  f4d1
   2246  f4d1				   .
   2247  f4d1							;
   2248  f4d1
   2249  f4d1				   .L050		;  COLUPF  =  $2C
   2250  f4d1
   2251  f4d1		       a9 2c		      LDA	#$2C
   2252  f4d3		       85 08		      STA	COLUPF
   2253  f4d5				   .
   2254  f4d5							;
   2255  f4d5
   2256  f4d5				   .
   2257  f4d5							;
   2258  f4d5
   2259  f4d5				   .
   2260  f4d5							;
   2261  f4d5
   2262  f4d5				   .
   2263  f4d5							;
   2264  f4d5
   2265  f4d5				   .
   2266  f4d5							;
   2267  f4d5
   2268  f4d5				   .
   2269  f4d5							;
   2270  f4d5
   2271  f4d5				   .L051		;  COLUBK  =  0
   2272  f4d5
   2273  f4d5		       a9 00		      LDA	#0
   2274  f4d7		       85 09		      STA	COLUBK
   2275  f4d9				   .
   2276  f4d9							;
   2277  f4d9
   2278  f4d9				   .
   2279  f4d9							;
   2280  f4d9
   2281  f4d9				   .
   2282  f4d9							;
   2283  f4d9
   2284  f4d9				   .
   2285  f4d9							;
   2286  f4d9
   2287  f4d9				   .
   2288  f4d9							;
   2289  f4d9
   2290  f4d9				   .
   2291  f4d9							;
   2292  f4d9
   2293  f4d9				   .L052		;  _Bit3_P0_Dir_Right{3}  =  1
   2294  f4d9
   2295  f4d9		       a5 da		      LDA	_Bit3_P0_Dir_Right
   2296  f4db		       09 08		      ORA	#8
   2297  f4dd		       85 da		      STA	_Bit3_P0_Dir_Right
   2298  f4df				   .
   2299  f4df							;
   2300  f4df
   2301  f4df				   .
   2302  f4df							;
   2303  f4df
   2304  f4df				   .
   2305  f4df							;
   2306  f4df
   2307  f4df				   .
   2308  f4df							;
   2309  f4df
   2310  f4df				   .
   2311  f4df							;
   2312  f4df
   2313  f4df				   .
   2314  f4df							;
   2315  f4df
   2316  f4df				   .
   2317  f4df							;
   2318  f4df
   2319  f4df				   .
   2320  f4df							;
   2321  f4df
   2322  f4df				   .
   2323  f4df							;
   2324  f4df
   2325  f4df				   .L053		;  _Bit0_Reset_Restrainer{0}  =  1
   2326  f4df
   2327  f4df		       a5 ec		      LDA	_Bit0_Reset_Restrainer
   2328  f4e1		       09 01		      ORA	#1
   2329  f4e3		       85 ec		      STA	_Bit0_Reset_Restrainer
   2330  f4e5				   .
   2331  f4e5							;
   2332  f4e5
   2333  f4e5				   .
   2334  f4e5							;
   2335  f4e5
   2336  f4e5				   .
   2337  f4e5							;
   2338  f4e5
   2339  f4e5				   .
   2340  f4e5							;
   2341  f4e5
   2342  f4e5				   .
   2343  f4e5							;
   2344  f4e5
   2345  f4e5				   .
   2346  f4e5							;
   2347  f4e5
   2348  f4e5				   .
   2349  f4e5							;
   2350  f4e5
   2351  f4e5				   .
   2352  f4e5							;
   2353  f4e5
   2354  f4e5				   .
   2355  f4e5							;
   2356  f4e5
   2357  f4e5				   .
   2358  f4e5							;
   2359  f4e5
   2360  f4e5				   .
   2361  f4e5							;
   2362  f4e5
   2363  f4e5				   .
   2364  f4e5							;
   2365  f4e5
   2366  f4e5				   .
   2367  f4e5							;
   2368  f4e5
   2369  f4e5				   .
   2370  f4e5							;
   2371  f4e5
   2372  f4e5				   .
   2373  f4e5							;
   2374  f4e5
   2375  f4e5				   .L054		;  playfield:
   2376  f4e5
   2377  f4e5				  -	      ifconst	pfres
   2378  f4e5				  -	      ldx	#(11>pfres)*(pfres*pfwidth-1)+(11<=pfres)*43
   2379  f4e5					      else
   2380  f4e5		       a2 2b		      ldx	#((11*pfwidth-1)*((11*pfwidth-1)<47))+(47*((11*pfwidth-1)>=47))
   2381  f4e7					      endif
   2382  f4e7		       4c 16 f5 	      jmp	pflabel0
   2383  f4ea				   PF_data0
   2384  f4ea		       ff ff		      .byte.b	%11111111, %11111111
   2385  f4ec					      if	(pfwidth>2)
   2386  f4ec		       ff ff		      .byte.b	%11111111, %11111111
   2387  f4ee					      endif
   2388  f4ee		       80 00		      .byte.b	%10000000, %00000000
   2389  f4f0					      if	(pfwidth>2)
   2390  f4f0		       00 80		      .byte.b	%00000000, %10000000
   2391  f4f2					      endif
   2392  f4f2		       9f 61		      .byte.b	%10011111, %01100001
   2393  f4f4					      if	(pfwidth>2)
   2394  f4f4		       61 9f		      .byte.b	%01100001, %10011111
   2395  f4f6					      endif
   2396  f4f6		       90 70		      .byte.b	%10010000, %01110000
   2397  f4f8					      if	(pfwidth>2)
   2398  f4f8		       70 90		      .byte.b	%01110000, %10010000
   2399  f4fa					      endif
   2400  f4fa		       80 00		      .byte.b	%10000000, %00000000
   2401  f4fc					      if	(pfwidth>2)
   2402  f4fc		       00 80		      .byte.b	%00000000, %10000000
   2403  f4fe					      endif
   2404  f4fe		       99 19		      .byte.b	%10011001, %00011001
   2405  f500					      if	(pfwidth>2)
   2406  f500		       19 99		      .byte.b	%00011001, %10011001
   2407  f502					      endif
   2408  f502		       80 00		      .byte.b	%10000000, %00000000
   2409  f504					      if	(pfwidth>2)
   2410  f504		       00 80		      .byte.b	%00000000, %10000000
   2411  f506					      endif
   2412  f506		       90 70		      .byte.b	%10010000, %01110000
   2413  f508					      if	(pfwidth>2)
   2414  f508		       70 90		      .byte.b	%01110000, %10010000
   2415  f50a					      endif
   2416  f50a		       9f 61		      .byte.b	%10011111, %01100001
   2417  f50c					      if	(pfwidth>2)
   2418  f50c		       61 9f		      .byte.b	%01100001, %10011111
   2419  f50e					      endif
   2420  f50e		       80 00		      .byte.b	%10000000, %00000000
   2421  f510					      if	(pfwidth>2)
   2422  f510		       00 80		      .byte.b	%00000000, %10000000
   2423  f512					      endif
   2424  f512		       ff ff		      .byte.b	%11111111, %11111111
   2425  f514					      if	(pfwidth>2)
   2426  f514		       ff ff		      .byte.b	%11111111, %11111111
   2427  f516					      endif
   2428  f516				   pflabel0
   2429  f516		       bd ea f4 	      lda	PF_data0,x
   2430  f519		       95 a4		      sta	playfield,x
   2431  f51b		       ca		      dex
   2432  f51c		       10 f8		      bpl	pflabel0
   2433  f51e				   .
   2434  f51e							;
   2435  f51e
   2436  f51e				   .L055		;  player0:
   2437  f51e
   2438  f51e		       a2 18		      LDX	#<playerL055_0
   2439  f520		       86 8a		      STX	player0pointerlo
   2440  f522		       a9 fa		      LDA	#>playerL055_0
   2441  f524		       85 8b		      STA	player0pointerhi
   2442  f526		       a9 07		      LDA	#7
   2443  f528		       85 8e		      STA	player0height
   2444  f52a				   .
   2445  f52a							;
   2446  f52a
   2447  f52a				   .L056		;  player1:
   2448  f52a
   2449  f52a		       a2 20		      LDX	#<playerL056_1
   2450  f52c		       86 8c		      STX	player1pointerlo
   2451  f52e		       a9 fa		      LDA	#>playerL056_1
   2452  f530		       85 8d		      STA	player1pointerhi
   2453  f532		       a9 07		      LDA	#7
   2454  f534		       85 8f		      STA	player1height
   2455  f536				   .
   2456  f536							;
   2457  f536
   2458  f536				   .
   2459  f536							;
   2460  f536
   2461  f536				   .
   2462  f536							;
   2463  f536
   2464  f536				   .L057		;  score  =  0
   2465  f536
   2466  f536		       a9 00		      LDA	#$00
   2467  f538		       85 95		      STA	score+2
   2468  f53a		       a9 00		      LDA	#$00
   2469  f53c		       85 94		      STA	score+1
   2470  f53e		       a9 00		      LDA	#$00
   2471  f540		       85 93		      STA	score
   2472  f542				   .
   2473  f542							;
   2474  f542
   2475  f542				   .L058		;  dim _sc1  =  score
   2476  f542
   2477  f542				   .L059		;  dim _sc2  =  score + 1
   2478  f542
   2479  f542				   .L060		;  dim _sc3  =  score + 2
   2480  f542
   2481  f542				   .
   2482  f542							;
   2483  f542
   2484  f542				   .
   2485  f542							;
   2486  f542
   2487  f542				   .
   2488  f542							;
   2489  f542
   2490  f542				   .
   2491  f542							;
   2492  f542
   2493  f542				   .
   2494  f542							;
   2495  f542
   2496  f542				   .
   2497  f542							;
   2498  f542
   2499  f542				   .
   2500  f542							;
   2501  f542
   2502  f542				   .__Main_Loop
   2503  f542							; __Main_Loop
   2504  f542
   2505  f542				   .
   2506  f542							;
   2507  f542
   2508  f542				   .L061		;  if _Bit1_Game_Over{1} then if joy0fire goto __Start_Restart
   2509  f542
   2510  f542		       a5 eb		      LDA	_Bit1_Game_Over
   2511  f544		       29 02		      AND	#2
   2512  f546		       f0 07		      BEQ	.skipL061
   2513  f548				   .condpart0
   2514  f548		       24 0c		      bit	INPT4
   2515  f54a				  -	      if	((* - .__Start_Restart) < 127) && ((* - .__Start_Restart) > -128)
   2516  f54a				  -	      bpl	.__Start_Restart
   2517  f54a					      else
   2518  f54a		       30 03		      bmi	.0skip__Start_Restart
   2519  f54c		       4c 61 f4 	      jmp	.__Start_Restart
   2520  f54f				   .0skip__Start_Restart
   2521  f54f					      endif
   2522  f54f				   .skipL061
   2523  f54f				   .
   2524  f54f							;
   2525  f54f
   2526  f54f				   .
   2527  f54f							;
   2528  f54f
   2529  f54f				   .
   2530  f54f							;
   2531  f54f
   2532  f54f				   .
   2533  f54f							;
   2534  f54f
   2535  f54f				   .L062		;  if !collision(player0,player1) then __Skip_Player_Caught
   2536  f54f
   2537  f54f		       24 07		      bit	CXPPMM
   2538  f551					      if	((* - .__Skip_Player_Caught) < 127) && ((* - .__Skip_Player_Caught) > -128)
   2539  f551		       10 09		      bpl	.__Skip_Player_Caught
   2540  f553				  -	      else
   2541  f553				  -	      bmi	.1skip__Skip_Player_Caught
   2542  f553				  -	      jmp	.__Skip_Player_Caught
   2543  f553				  -.1skip__Skip_Player_Caught
   2544  f553					      endif
   2545  f553				   .L063		;  _Bit1_Game_Over{1}	=  1
   2546  f553
   2547  f553		       a5 eb		      LDA	_Bit1_Game_Over
   2548  f555		       09 02		      ORA	#2
   2549  f557		       85 eb		      STA	_Bit1_Game_Over
   2550  f559				   .L064		;  goto __Game_Over
   2551  f559
   2552  f559		       4c 94 f9 	      jmp	.__Game_Over
   2553  f55c
   2554  f55c				   .__Skip_Player_Caught
   2555  f55c							; __Skip_Player_Caught
   2556  f55c
   2557  f55c				   .
   2558  f55c							;
   2559  f55c
   2560  f55c				   .
   2561  f55c							;
   2562  f55c
   2563  f55c				   .
   2564  f55c							;
   2565  f55c
   2566  f55c				   .
   2567  f55c							;
   2568  f55c
   2569  f55c				   .
   2570  f55c							;
   2571  f55c
   2572  f55c				   .L065		;  NUSIZ0  =  $10  :  missile0height  =  1
   2573  f55c
   2574  f55c		       a9 10		      LDA	#$10
   2575  f55e		       85 04		      STA	NUSIZ0
   2576  f560		       a9 01		      LDA	#1
   2577  f562		       85 90		      STA	missile0height
   2578  f564				   .L066		;  NUSIZ1  =  $30  :  missile1height  =  7
   2579  f564
   2580  f564		       a9 30		      LDA	#$30
   2581  f566		       85 05		      STA	NUSIZ1
   2582  f568		       a9 07		      LDA	#7
   2583  f56a		       85 87		      STA	missile1height
   2584  f56c				   .
   2585  f56c							;
   2586  f56c
   2587  f56c				   .L067		;  missile1x  =  78  :  missile1y  =  48
   2588  f56c
   2589  f56c		       a9 4e		      LDA	#78
   2590  f56e		       85 83		      STA	missile1x
   2591  f570		       a9 30		      LDA	#48
   2592  f572		       85 88		      STA	missile1y
   2593  f574				   .
   2594  f574							;
   2595  f574
   2596  f574				   .L068		;  _Frame_Count  =  _Frame_Count  +  1
   2597  f574
   2598  f574		       e6 db		      INC	_Frame_Count
   2599  f576				   .
   2600  f576							;
   2601  f576
   2602  f576				   .
   2603  f576							;
   2604  f576
   2605  f576				   .
   2606  f576							;
   2607  f576
   2608  f576				   .
   2609  f576							;
   2610  f576
   2611  f576				   .
   2612  f576							;
   2613  f576
   2614  f576				   .L069		;  COLUP0  =  $9C
   2615  f576
   2616  f576		       a9 9c		      LDA	#$9C
   2617  f578		       85 06		      STA	COLUP0
   2618  f57a				   .L070		;  COLUP1  =  $34
   2619  f57a
   2620  f57a		       a9 34		      LDA	#$34
   2621  f57c		       85 07		      STA	COLUP1
   2622  f57e				   .L071		;  scorecolor	=  $9C
   2623  f57e
   2624  f57e		       a9 9c		      LDA	#$9C
   2625  f580		       85 a3		      STA	scorecolor
   2626  f582				   .
   2627  f582							;
   2628  f582
   2629  f582				   .
   2630  f582							;
   2631  f582
   2632  f582				   .
   2633  f582							;
   2634  f582
   2635  f582				   .
   2636  f582							;
   2637  f582
   2638  f582				   .
   2639  f582							;
   2640  f582
   2641  f582				   .
   2642  f582							;
   2643  f582
   2644  f582				   .
   2645  f582							;
   2646  f582
   2647  f582				   .
   2648  f582							;
   2649  f582
   2650  f582				   .L072		;  if !joy0up	&&  !joy0down  &&  !joy0left  &&  !joy0right then goto __Skip_Joystick_Precheck
   2651  f582
   2652  f582		       a9 10		      lda	#$10
   2653  f584		       2c 80 02 	      bit	SWCHA
   2654  f587		       f0 14		      BEQ	.skipL072
   2655  f589				   .condpart1
   2656  f589		       a9 20		      lda	#$20
   2657  f58b		       2c 80 02 	      bit	SWCHA
   2658  f58e		       f0 0d		      BEQ	.skip1then
   2659  f590				   .condpart2
   2660  f590		       2c 80 02 	      bit	SWCHA
   2661  f593		       50 08		      BVC	.skip2then
   2662  f595				   .condpart3
   2663  f595		       2c 80 02 	      bit	SWCHA
   2664  f598		       10 03		      BPL	.skip3then
   2665  f59a				   .condpart4
   2666  f59a		       4c a3 f5 	      jmp	.__Skip_Joystick_Precheck
   2667  f59d
   2668  f59d				   .skip3then
   2669  f59d				   .skip2then
   2670  f59d				   .skip1then
   2671  f59d				   .skipL072
   2672  f59d				   .
   2673  f59d							;
   2674  f59d
   2675  f59d				   .
   2676  f59d							;
   2677  f59d
   2678  f59d				   .
   2679  f59d							;
   2680  f59d
   2681  f59d				   .
   2682  f59d							;
   2683  f59d
   2684  f59d				   .L073		;  _BitOp_P0_M0_Dir  =  _BitOp_P0_M0_Dir  &  %11110000
   2685  f59d
   2686  f59d		       a5 da		      LDA	_BitOp_P0_M0_Dir
   2687  f59f		       29 f0		      AND	#%11110000
   2688  f5a1		       85 da		      STA	_BitOp_P0_M0_Dir
   2689  f5a3				   .
   2690  f5a3							;
   2691  f5a3
   2692  f5a3				   .__Skip_Joystick_Precheck
   2693  f5a3							; __Skip_Joystick_Precheck
   2694  f5a3
   2695  f5a3				   .
   2696  f5a3							;
   2697  f5a3
   2698  f5a3				   .
   2699  f5a3							;
   2700  f5a3
   2701  f5a3				   .
   2702  f5a3							;
   2703  f5a3
   2704  f5a3				   .
   2705  f5a3							;
   2706  f5a3
   2707  f5a3				   .
   2708  f5a3							;
   2709  f5a3
   2710  f5a3				   .
   2711  f5a3							;
   2712  f5a3
   2713  f5a3				   .
   2714  f5a3							;
   2715  f5a3
   2716  f5a3				   .
   2717  f5a3							;
   2718  f5a3
   2719  f5a3				   .L074		;  if !joy0up then goto __Skip_Joy0_Up
   2720  f5a3
   2721  f5a3		       a9 10		      lda	#$10
   2722  f5a5		       2c 80 02 	      bit	SWCHA
   2723  f5a8		       f0 03		      BEQ	.skipL074
   2724  f5aa				   .condpart5
   2725  f5aa		       4c 17 f6 	      jmp	.__Skip_Joy0_Up
   2726  f5ad
   2727  f5ad				   .skipL074
   2728  f5ad				   .
   2729  f5ad							;
   2730  f5ad
   2731  f5ad				   .
   2732  f5ad							;
   2733  f5ad
   2734  f5ad				   .
   2735  f5ad							;
   2736  f5ad
   2737  f5ad				   .
   2738  f5ad							;
   2739  f5ad
   2740  f5ad				   .L075		;  _Bit0_P0_Dir_Up{0}	=  1
   2741  f5ad
   2742  f5ad		       a5 da		      LDA	_Bit0_P0_Dir_Up
   2743  f5af		       09 01		      ORA	#1
   2744  f5b1		       85 da		      STA	_Bit0_P0_Dir_Up
   2745  f5b3				   .
   2746  f5b3							;
   2747  f5b3
   2748  f5b3				   .
   2749  f5b3							;
   2750  f5b3
   2751  f5b3				   .
   2752  f5b3							;
   2753  f5b3
   2754  f5b3				   .
   2755  f5b3							;
   2756  f5b3
   2757  f5b3				   .L076		;  if player0y  <=  _P_Edge_Top then goto __Skip_Joy0_Up
   2758  f5b3
   2759  f5b3		       a9 09		      LDA	#_P_Edge_Top
   2760  f5b5		       c5 85		      CMP	player0y
   2761  f5b7		       90 03		      BCC	.skipL076
   2762  f5b9				   .condpart6
   2763  f5b9		       4c 17 f6 	      jmp	.__Skip_Joy0_Up
   2764  f5bc
   2765  f5bc				   .skipL076
   2766  f5bc				   .
   2767  f5bc							;
   2768  f5bc
   2769  f5bc				   .
   2770  f5bc							;
   2771  f5bc
   2772  f5bc				   .
   2773  f5bc							;
   2774  f5bc
   2775  f5bc				   .
   2776  f5bc							;
   2777  f5bc
   2778  f5bc				   .L077		;  temp5  =   ( player0x - 10 )  / 4
   2779  f5bc
   2780  f5bc							; complex statement detected
   2781  f5bc		       a5 80		      LDA	player0x
   2782  f5be		       38		      SEC
   2783  f5bf		       e9 0a		      SBC	#10
   2784  f5c1		       4a		      lsr
   2785  f5c2		       4a		      lsr
   2786  f5c3		       85 a0		      STA	temp5
   2787  f5c5				   .
   2788  f5c5							;
   2789  f5c5
   2790  f5c5				   .L078		;  temp6  =   ( player0y - 9 )  / 8
   2791  f5c5
   2792  f5c5							; complex statement detected
   2793  f5c5		       a5 85		      LDA	player0y
   2794  f5c7		       38		      SEC
   2795  f5c8		       e9 09		      SBC	#9
   2796  f5ca		       4a		      lsr
   2797  f5cb		       4a		      lsr
   2798  f5cc		       4a		      lsr
   2799  f5cd		       85 a1		      STA	temp6
   2800  f5cf				   .
   2801  f5cf							;
   2802  f5cf
   2803  f5cf				   .L079		;  if temp5  <  34 then if pfread ( temp5 , temp6 )  then goto __Skip_Joy0_Up
   2804  f5cf
   2805  f5cf		       a5 a0		      LDA	temp5
   2806  f5d1		       c9 22		      CMP	#34
   2807  f5d3		       b0 0c		      BCS	.skipL079
   2808  f5d5				   .condpart7
   2809  f5d5		       a5 a0		      LDA	temp5
   2810  f5d7		       a4 a1		      LDY	temp6
   2811  f5d9		       20 6b f2 	      jsr	pfread
   2812  f5dc		       d0 03		      BNE	.skip7then
   2813  f5de				   .condpart8
   2814  f5de		       4c 17 f6 	      jmp	.__Skip_Joy0_Up
   2815  f5e1
   2816  f5e1				   .skip7then
   2817  f5e1				   .skipL079
   2818  f5e1				   .
   2819  f5e1							;
   2820  f5e1
   2821  f5e1				   .L080		;  temp4  =   ( player0x - 17 )  / 4
   2822  f5e1
   2823  f5e1							; complex statement detected
   2824  f5e1		       a5 80		      LDA	player0x
   2825  f5e3		       38		      SEC
   2826  f5e4		       e9 11		      SBC	#17
   2827  f5e6		       4a		      lsr
   2828  f5e7		       4a		      lsr
   2829  f5e8		       85 9f		      STA	temp4
   2830  f5ea				   .
   2831  f5ea							;
   2832  f5ea
   2833  f5ea				   .L081		;  if temp4  <  34 then if pfread ( temp4 , temp6 )  then goto __Skip_Joy0_Up
   2834  f5ea
   2835  f5ea		       a5 9f		      LDA	temp4
   2836  f5ec		       c9 22		      CMP	#34
   2837  f5ee		       b0 0c		      BCS	.skipL081
   2838  f5f0				   .condpart9
   2839  f5f0		       a5 9f		      LDA	temp4
   2840  f5f2		       a4 a1		      LDY	temp6
   2841  f5f4		       20 6b f2 	      jsr	pfread
   2842  f5f7		       d0 03		      BNE	.skip9then
   2843  f5f9				   .condpart10
   2844  f5f9		       4c 17 f6 	      jmp	.__Skip_Joy0_Up
   2845  f5fc
   2846  f5fc				   .skip9then
   2847  f5fc				   .skipL081
   2848  f5fc				   .
   2849  f5fc							;
   2850  f5fc
   2851  f5fc				   .L082		;  temp3  =  temp5  -	1
   2852  f5fc
   2853  f5fc		       a5 a0		      LDA	temp5
   2854  f5fe		       38		      SEC
   2855  f5ff		       e9 01		      SBC	#1
   2856  f601		       85 9e		      STA	temp3
   2857  f603				   .
   2858  f603							;
   2859  f603
   2860  f603				   .L083		;  if temp3  <  34 then if pfread ( temp3 , temp6 )  then goto __Skip_Joy0_Up
   2861  f603
   2862  f603		       a5 9e		      LDA	temp3
   2863  f605		       c9 22		      CMP	#34
   2864  f607		       b0 0c		      BCS	.skipL083
   2865  f609				   .condpart11
   2866  f609		       a5 9e		      LDA	temp3
   2867  f60b		       a4 a1		      LDY	temp6
   2868  f60d		       20 6b f2 	      jsr	pfread
   2869  f610		       d0 03		      BNE	.skip11then
   2870  f612				   .condpart12
   2871  f612		       4c 17 f6 	      jmp	.__Skip_Joy0_Up
   2872  f615
   2873  f615				   .skip11then
   2874  f615				   .skipL083
   2875  f615				   .
   2876  f615							;
   2877  f615
   2878  f615				   .
   2879  f615							;
   2880  f615
   2881  f615				   .
   2882  f615							;
   2883  f615
   2884  f615				   .
   2885  f615							;
   2886  f615
   2887  f615				   .L084		;  player0y  =  player0y  -  1
   2888  f615
   2889  f615		       c6 85		      DEC	player0y
   2890  f617				   .
   2891  f617							;
   2892  f617
   2893  f617				   .__Skip_Joy0_Up
   2894  f617							; __Skip_Joy0_Up
   2895  f617
   2896  f617				   .
   2897  f617							;
   2898  f617
   2899  f617				   .
   2900  f617							;
   2901  f617
   2902  f617				   .
   2903  f617							;
   2904  f617
   2905  f617				   .
   2906  f617							;
   2907  f617
   2908  f617				   .
   2909  f617							;
   2910  f617
   2911  f617				   .
   2912  f617							;
   2913  f617
   2914  f617				   .
   2915  f617							;
   2916  f617
   2917  f617				   .
   2918  f617							;
   2919  f617
   2920  f617				   .
   2921  f617							;
   2922  f617
   2923  f617				   .
   2924  f617							;
   2925  f617
   2926  f617				   .L085		;  if !joy0down then goto __Skip_Joy0_Down
   2927  f617
   2928  f617		       a9 20		      lda	#$20
   2929  f619		       2c 80 02 	      bit	SWCHA
   2930  f61c		       f0 03		      BEQ	.skipL085
   2931  f61e				   .condpart13
   2932  f61e		       4c 88 f6 	      jmp	.__Skip_Joy0_Down
   2933  f621
   2934  f621				   .skipL085
   2935  f621				   .
   2936  f621							;
   2937  f621
   2938  f621				   .
   2939  f621							;
   2940  f621
   2941  f621				   .
   2942  f621							;
   2943  f621
   2944  f621				   .
   2945  f621							;
   2946  f621
   2947  f621				   .L086		;  _Bit1_P0_Dir_Down{1}  =  1
   2948  f621
   2949  f621		       a5 da		      LDA	_Bit1_P0_Dir_Down
   2950  f623		       09 02		      ORA	#2
   2951  f625		       85 da		      STA	_Bit1_P0_Dir_Down
   2952  f627				   .
   2953  f627							;
   2954  f627
   2955  f627				   .
   2956  f627							;
   2957  f627
   2958  f627				   .
   2959  f627							;
   2960  f627
   2961  f627				   .
   2962  f627							;
   2963  f627
   2964  f627				   .L087		;  if player0y  >=  _P_Edge_Bottom then goto __Skip_Joy0_Down
   2965  f627
   2966  f627		       a5 85		      LDA	player0y
   2967  f629		       c9 58		      CMP	#_P_Edge_Bottom
   2968  f62b		       90 03		      BCC	.skipL087
   2969  f62d				   .condpart14
   2970  f62d		       4c 88 f6 	      jmp	.__Skip_Joy0_Down
   2971  f630
   2972  f630				   .skipL087
   2973  f630				   .
   2974  f630							;
   2975  f630
   2976  f630				   .
   2977  f630							;
   2978  f630
   2979  f630				   .
   2980  f630							;
   2981  f630
   2982  f630				   .
   2983  f630							;
   2984  f630
   2985  f630				   .L088		;  temp5  =   ( player0x - 10 )  / 4
   2986  f630
   2987  f630							; complex statement detected
   2988  f630		       a5 80		      LDA	player0x
   2989  f632		       38		      SEC
   2990  f633		       e9 0a		      SBC	#10
   2991  f635		       4a		      lsr
   2992  f636		       4a		      lsr
   2993  f637		       85 a0		      STA	temp5
   2994  f639				   .
   2995  f639							;
   2996  f639
   2997  f639				   .L089		;  temp6  =   ( player0y )  / 8
   2998  f639
   2999  f639							; complex statement detected
   3000  f639		       a5 85		      LDA	player0y
   3001  f63b		       4a		      lsr
   3002  f63c		       4a		      lsr
   3003  f63d		       4a		      lsr
   3004  f63e		       85 a1		      STA	temp6
   3005  f640				   .
   3006  f640							;
   3007  f640
   3008  f640				   .L090		;  if temp5  <  34 then if pfread ( temp5 , temp6 )  then goto __Skip_Joy0_Down
   3009  f640
   3010  f640		       a5 a0		      LDA	temp5
   3011  f642		       c9 22		      CMP	#34
   3012  f644		       b0 0c		      BCS	.skipL090
   3013  f646				   .condpart15
   3014  f646		       a5 a0		      LDA	temp5
   3015  f648		       a4 a1		      LDY	temp6
   3016  f64a		       20 6b f2 	      jsr	pfread
   3017  f64d		       d0 03		      BNE	.skip15then
   3018  f64f				   .condpart16
   3019  f64f		       4c 88 f6 	      jmp	.__Skip_Joy0_Down
   3020  f652
   3021  f652				   .skip15then
   3022  f652				   .skipL090
   3023  f652				   .
   3024  f652							;
   3025  f652
   3026  f652				   .L091		;  temp4  =   ( player0x - 17 )  / 4
   3027  f652
   3028  f652							; complex statement detected
   3029  f652		       a5 80		      LDA	player0x
   3030  f654		       38		      SEC
   3031  f655		       e9 11		      SBC	#17
   3032  f657		       4a		      lsr
   3033  f658		       4a		      lsr
   3034  f659		       85 9f		      STA	temp4
   3035  f65b				   .
   3036  f65b							;
   3037  f65b
   3038  f65b				   .L092		;  if temp4  <  34 then if pfread ( temp4 , temp6 )  then goto __Skip_Joy0_Down
   3039  f65b
   3040  f65b		       a5 9f		      LDA	temp4
   3041  f65d		       c9 22		      CMP	#34
   3042  f65f		       b0 0c		      BCS	.skipL092
   3043  f661				   .condpart17
   3044  f661		       a5 9f		      LDA	temp4
   3045  f663		       a4 a1		      LDY	temp6
   3046  f665		       20 6b f2 	      jsr	pfread
   3047  f668		       d0 03		      BNE	.skip17then
   3048  f66a				   .condpart18
   3049  f66a		       4c 88 f6 	      jmp	.__Skip_Joy0_Down
   3050  f66d
   3051  f66d				   .skip17then
   3052  f66d				   .skipL092
   3053  f66d				   .
   3054  f66d							;
   3055  f66d
   3056  f66d				   .L093		;  temp3  =  temp5  -	1
   3057  f66d
   3058  f66d		       a5 a0		      LDA	temp5
   3059  f66f		       38		      SEC
   3060  f670		       e9 01		      SBC	#1
   3061  f672		       85 9e		      STA	temp3
   3062  f674				   .
   3063  f674							;
   3064  f674
   3065  f674				   .L094		;  if temp3  <  34 then if pfread ( temp3 , temp6 )  then goto __Skip_Joy0_Down
   3066  f674
   3067  f674		       a5 9e		      LDA	temp3
   3068  f676		       c9 22		      CMP	#34
   3069  f678		       b0 0c		      BCS	.skipL094
   3070  f67a				   .condpart19
   3071  f67a		       a5 9e		      LDA	temp3
   3072  f67c		       a4 a1		      LDY	temp6
   3073  f67e		       20 6b f2 	      jsr	pfread
   3074  f681		       d0 03		      BNE	.skip19then
   3075  f683				   .condpart20
   3076  f683		       4c 88 f6 	      jmp	.__Skip_Joy0_Down
   3077  f686
   3078  f686				   .skip19then
   3079  f686				   .skipL094
   3080  f686				   .
   3081  f686							;
   3082  f686
   3083  f686				   .
   3084  f686							;
   3085  f686
   3086  f686				   .
   3087  f686							;
   3088  f686
   3089  f686				   .
   3090  f686							;
   3091  f686
   3092  f686				   .L095		;  player0y  =  player0y  +  1
   3093  f686
   3094  f686		       e6 85		      INC	player0y
   3095  f688				   .
   3096  f688							;
   3097  f688
   3098  f688				   .__Skip_Joy0_Down
   3099  f688							; __Skip_Joy0_Down
   3100  f688
   3101  f688				   .
   3102  f688							;
   3103  f688
   3104  f688				   .
   3105  f688							;
   3106  f688
   3107  f688				   .
   3108  f688							;
   3109  f688
   3110  f688				   .
   3111  f688							;
   3112  f688
   3113  f688				   .
   3114  f688							;
   3115  f688
   3116  f688				   .
   3117  f688							;
   3118  f688
   3119  f688				   .
   3120  f688							;
   3121  f688
   3122  f688				   .
   3123  f688							;
   3124  f688
   3125  f688				   .
   3126  f688							;
   3127  f688
   3128  f688				   .
   3129  f688							;
   3130  f688
   3131  f688				   .L096		;  if !joy0left then goto __Skip_Joy0_Left
   3132  f688
   3133  f688		       2c 80 02 	      bit	SWCHA
   3134  f68b		       50 03		      BVC	.skipL096
   3135  f68d				   .condpart21
   3136  f68d		       4c e2 f6 	      jmp	.__Skip_Joy0_Left
   3137  f690
   3138  f690				   .skipL096
   3139  f690				   .
   3140  f690							;
   3141  f690
   3142  f690				   .
   3143  f690							;
   3144  f690
   3145  f690				   .
   3146  f690							;
   3147  f690
   3148  f690				   .
   3149  f690							;
   3150  f690
   3151  f690				   .L097		;  _Bit2_P0_Dir_Left{2}  =  1
   3152  f690
   3153  f690		       a5 da		      LDA	_Bit2_P0_Dir_Left
   3154  f692		       09 04		      ORA	#4
   3155  f694		       85 da		      STA	_Bit2_P0_Dir_Left
   3156  f696				   .
   3157  f696							;
   3158  f696
   3159  f696				   .
   3160  f696							;
   3161  f696
   3162  f696				   .
   3163  f696							;
   3164  f696
   3165  f696				   .
   3166  f696							;
   3167  f696
   3168  f696				   .L098		;  if player0x  <=  _P_Edge_Left then goto __Skip_Joy0_Left
   3169  f696
   3170  f696		       a9 01		      LDA	#_P_Edge_Left
   3171  f698		       c5 80		      CMP	player0x
   3172  f69a		       90 03		      BCC	.skipL098
   3173  f69c				   .condpart22
   3174  f69c		       4c e2 f6 	      jmp	.__Skip_Joy0_Left
   3175  f69f
   3176  f69f				   .skipL098
   3177  f69f				   .
   3178  f69f							;
   3179  f69f
   3180  f69f				   .
   3181  f69f							;
   3182  f69f
   3183  f69f				   .
   3184  f69f							;
   3185  f69f
   3186  f69f				   .
   3187  f69f							;
   3188  f69f
   3189  f69f				   .L099		;  temp5  =   ( player0y - 1 )  / 8
   3190  f69f
   3191  f69f							; complex statement detected
   3192  f69f		       a5 85		      LDA	player0y
   3193  f6a1		       38		      SEC
   3194  f6a2		       e9 01		      SBC	#1
   3195  f6a4		       4a		      lsr
   3196  f6a5		       4a		      lsr
   3197  f6a6		       4a		      lsr
   3198  f6a7		       85 a0		      STA	temp5
   3199  f6a9				   .
   3200  f6a9							;
   3201  f6a9
   3202  f6a9				   .L0100		;  temp6  =   ( player0x - 18 )  / 4
   3203  f6a9
   3204  f6a9							; complex statement detected
   3205  f6a9		       a5 80		      LDA	player0x
   3206  f6ab		       38		      SEC
   3207  f6ac		       e9 12		      SBC	#18
   3208  f6ae		       4a		      lsr
   3209  f6af		       4a		      lsr
   3210  f6b0		       85 a1		      STA	temp6
   3211  f6b2				   .
   3212  f6b2							;
   3213  f6b2
   3214  f6b2				   .L0101		;  if temp6  <  34 then if pfread ( temp6 , temp5 )  then goto __Skip_Joy0_Left
   3215  f6b2
   3216  f6b2		       a5 a1		      LDA	temp6
   3217  f6b4		       c9 22		      CMP	#34
   3218  f6b6		       b0 0c		      BCS	.skipL0101
   3219  f6b8				   .condpart23
   3220  f6b8		       a5 a1		      LDA	temp6
   3221  f6ba		       a4 a0		      LDY	temp5
   3222  f6bc		       20 6b f2 	      jsr	pfread
   3223  f6bf		       d0 03		      BNE	.skip23then
   3224  f6c1				   .condpart24
   3225  f6c1		       4c e2 f6 	      jmp	.__Skip_Joy0_Left
   3226  f6c4
   3227  f6c4				   .skip23then
   3228  f6c4				   .skipL0101
   3229  f6c4				   .
   3230  f6c4							;
   3231  f6c4
   3232  f6c4				   .L0102		;  temp3  =   ( player0y - 8 )  / 8
   3233  f6c4
   3234  f6c4							; complex statement detected
   3235  f6c4		       a5 85		      LDA	player0y
   3236  f6c6		       38		      SEC
   3237  f6c7		       e9 08		      SBC	#8
   3238  f6c9		       4a		      lsr
   3239  f6ca		       4a		      lsr
   3240  f6cb		       4a		      lsr
   3241  f6cc		       85 9e		      STA	temp3
   3242  f6ce				   .
   3243  f6ce							;
   3244  f6ce
   3245  f6ce				   .L0103		;  if temp6  <  34 then if pfread ( temp6 , temp3 )  then goto __Skip_Joy0_Left
   3246  f6ce
   3247  f6ce		       a5 a1		      LDA	temp6
   3248  f6d0		       c9 22		      CMP	#34
   3249  f6d2		       b0 0c		      BCS	.skipL0103
   3250  f6d4				   .condpart25
   3251  f6d4		       a5 a1		      LDA	temp6
   3252  f6d6		       a4 9e		      LDY	temp3
   3253  f6d8		       20 6b f2 	      jsr	pfread
   3254  f6db		       d0 03		      BNE	.skip25then
   3255  f6dd				   .condpart26
   3256  f6dd		       4c e2 f6 	      jmp	.__Skip_Joy0_Left
   3257  f6e0
   3258  f6e0				   .skip25then
   3259  f6e0				   .skipL0103
   3260  f6e0				   .
   3261  f6e0							;
   3262  f6e0
   3263  f6e0				   .
   3264  f6e0							;
   3265  f6e0
   3266  f6e0				   .
   3267  f6e0							;
   3268  f6e0
   3269  f6e0				   .
   3270  f6e0							;
   3271  f6e0
   3272  f6e0				   .L0104		;  player0x  =  player0x  -  1
   3273  f6e0
   3274  f6e0		       c6 80		      DEC	player0x
   3275  f6e2				   .
   3276  f6e2							;
   3277  f6e2
   3278  f6e2				   .__Skip_Joy0_Left
   3279  f6e2							; __Skip_Joy0_Left
   3280  f6e2
   3281  f6e2				   .
   3282  f6e2							;
   3283  f6e2
   3284  f6e2				   .
   3285  f6e2							;
   3286  f6e2
   3287  f6e2				   .
   3288  f6e2							;
   3289  f6e2
   3290  f6e2				   .
   3291  f6e2							;
   3292  f6e2
   3293  f6e2				   .
   3294  f6e2							;
   3295  f6e2
   3296  f6e2				   .
   3297  f6e2							;
   3298  f6e2
   3299  f6e2				   .
   3300  f6e2							;
   3301  f6e2
   3302  f6e2				   .
   3303  f6e2							;
   3304  f6e2
   3305  f6e2				   .
   3306  f6e2							;
   3307  f6e2
   3308  f6e2				   .
   3309  f6e2							;
   3310  f6e2
   3311  f6e2				   .L0105		;  if !joy0right then goto __Skip_Joy0_Right
   3312  f6e2
   3313  f6e2		       2c 80 02 	      bit	SWCHA
   3314  f6e5		       10 03		      BPL	.skipL0105
   3315  f6e7				   .condpart27
   3316  f6e7		       4c 3c f7 	      jmp	.__Skip_Joy0_Right
   3317  f6ea
   3318  f6ea				   .skipL0105
   3319  f6ea				   .
   3320  f6ea							;
   3321  f6ea
   3322  f6ea				   .
   3323  f6ea							;
   3324  f6ea
   3325  f6ea				   .
   3326  f6ea							;
   3327  f6ea
   3328  f6ea				   .
   3329  f6ea							;
   3330  f6ea
   3331  f6ea				   .L0106		;  _Bit3_P0_Dir_Right{3}  =  1
   3332  f6ea
   3333  f6ea		       a5 da		      LDA	_Bit3_P0_Dir_Right
   3334  f6ec		       09 08		      ORA	#8
   3335  f6ee		       85 da		      STA	_Bit3_P0_Dir_Right
   3336  f6f0				   .
   3337  f6f0							;
   3338  f6f0
   3339  f6f0				   .
   3340  f6f0							;
   3341  f6f0
   3342  f6f0				   .
   3343  f6f0							;
   3344  f6f0
   3345  f6f0				   .
   3346  f6f0							;
   3347  f6f0
   3348  f6f0				   .L0107		;  if player0x  >=  _P_Edge_Right then goto __Skip_Joy0_Right
   3349  f6f0
   3350  f6f0		       a5 80		      LDA	player0x
   3351  f6f2		       c9 99		      CMP	#_P_Edge_Right
   3352  f6f4		       90 03		      BCC	.skipL0107
   3353  f6f6				   .condpart28
   3354  f6f6		       4c 3c f7 	      jmp	.__Skip_Joy0_Right
   3355  f6f9
   3356  f6f9				   .skipL0107
   3357  f6f9				   .
   3358  f6f9							;
   3359  f6f9
   3360  f6f9				   .
   3361  f6f9							;
   3362  f6f9
   3363  f6f9				   .
   3364  f6f9							;
   3365  f6f9
   3366  f6f9				   .
   3367  f6f9							;
   3368  f6f9
   3369  f6f9				   .L0108		;  temp5  =   ( player0y - 1 )  / 8
   3370  f6f9
   3371  f6f9							; complex statement detected
   3372  f6f9		       a5 85		      LDA	player0y
   3373  f6fb		       38		      SEC
   3374  f6fc		       e9 01		      SBC	#1
   3375  f6fe		       4a		      lsr
   3376  f6ff		       4a		      lsr
   3377  f700		       4a		      lsr
   3378  f701		       85 a0		      STA	temp5
   3379  f703				   .
   3380  f703							;
   3381  f703
   3382  f703				   .L0109		;  temp6  =   ( player0x - 9 )  / 4
   3383  f703
   3384  f703							; complex statement detected
   3385  f703		       a5 80		      LDA	player0x
   3386  f705		       38		      SEC
   3387  f706		       e9 09		      SBC	#9
   3388  f708		       4a		      lsr
   3389  f709		       4a		      lsr
   3390  f70a		       85 a1		      STA	temp6
   3391  f70c				   .
   3392  f70c							;
   3393  f70c
   3394  f70c				   .L0110		;  if temp6  <  34 then if pfread ( temp6 , temp5 )  then goto __Skip_Joy0_Right
   3395  f70c
   3396  f70c		       a5 a1		      LDA	temp6
   3397  f70e		       c9 22		      CMP	#34
   3398  f710		       b0 0c		      BCS	.skipL0110
   3399  f712				   .condpart29
   3400  f712		       a5 a1		      LDA	temp6
   3401  f714		       a4 a0		      LDY	temp5
   3402  f716		       20 6b f2 	      jsr	pfread
   3403  f719		       d0 03		      BNE	.skip29then
   3404  f71b				   .condpart30
   3405  f71b		       4c 3c f7 	      jmp	.__Skip_Joy0_Right
   3406  f71e
   3407  f71e				   .skip29then
   3408  f71e				   .skipL0110
   3409  f71e				   .
   3410  f71e							;
   3411  f71e
   3412  f71e				   .L0111		;  temp3  =   ( player0y - 8 )  / 8
   3413  f71e
   3414  f71e							; complex statement detected
   3415  f71e		       a5 85		      LDA	player0y
   3416  f720		       38		      SEC
   3417  f721		       e9 08		      SBC	#8
   3418  f723		       4a		      lsr
   3419  f724		       4a		      lsr
   3420  f725		       4a		      lsr
   3421  f726		       85 9e		      STA	temp3
   3422  f728				   .
   3423  f728							;
   3424  f728
   3425  f728				   .L0112		;  if temp6  <  34 then if pfread ( temp6 , temp3 )  then goto __Skip_Joy0_Right
   3426  f728
   3427  f728		       a5 a1		      LDA	temp6
   3428  f72a		       c9 22		      CMP	#34
   3429  f72c		       b0 0c		      BCS	.skipL0112
   3430  f72e				   .condpart31
   3431  f72e		       a5 a1		      LDA	temp6
   3432  f730		       a4 9e		      LDY	temp3
   3433  f732		       20 6b f2 	      jsr	pfread
   3434  f735		       d0 03		      BNE	.skip31then
   3435  f737				   .condpart32
   3436  f737		       4c 3c f7 	      jmp	.__Skip_Joy0_Right
   3437  f73a
   3438  f73a				   .skip31then
   3439  f73a				   .skipL0112
   3440  f73a				   .
   3441  f73a							;
   3442  f73a
   3443  f73a				   .
   3444  f73a							;
   3445  f73a
   3446  f73a				   .
   3447  f73a							;
   3448  f73a
   3449  f73a				   .
   3450  f73a							;
   3451  f73a
   3452  f73a				   .L0113		;  player0x  =  player0x  +  1
   3453  f73a
   3454  f73a		       e6 80		      INC	player0x
   3455  f73c				   .
   3456  f73c							;
   3457  f73c
   3458  f73c				   .__Skip_Joy0_Right
   3459  f73c							; __Skip_Joy0_Right
   3460  f73c
   3461  f73c				   .
   3462  f73c							;
   3463  f73c
   3464  f73c				   .
   3465  f73c							;
   3466  f73c
   3467  f73c				   .
   3468  f73c							;
   3469  f73c
   3470  f73c				   .
   3471  f73c							;
   3472  f73c
   3473  f73c				   .
   3474  f73c							;
   3475  f73c
   3476  f73c				   .L0114		;  temp1  =  player0x	+  8
   3477  f73c
   3478  f73c		       a5 80		      LDA	player0x
   3479  f73e		       18		      CLC
   3480  f73f		       69 08		      ADC	#8
   3481  f741		       85 9c		      STA	temp1
   3482  f743				   .L0115		;  temp2  =  player0y	+  8
   3483  f743
   3484  f743		       a5 85		      LDA	player0y
   3485  f745		       18		      CLC
   3486  f746		       69 08		      ADC	#8
   3487  f748		       85 9d		      STA	temp2
   3488  f74a				   .
   3489  f74a							;
   3490  f74a
   3491  f74a				   .L0116		;  temp3  =  player1x	+  4
   3492  f74a
   3493  f74a		       a5 81		      LDA	player1x
   3494  f74c		       18		      CLC
   3495  f74d		       69 04		      ADC	#4
   3496  f74f		       85 9e		      STA	temp3
   3497  f751				   .L0117		;  temp4  =  player1y	+  4
   3498  f751
   3499  f751		       a5 86		      LDA	player1y
   3500  f753		       18		      CLC
   3501  f754		       69 04		      ADC	#4
   3502  f756		       85 9f		      STA	temp4
   3503  f758				   .
   3504  f758							;
   3505  f758
   3506  f758				   .L0118		;  temp5  =  _Minotaur_Awareness_Size
   3507  f758
   3508  f758		       a9 64		      LDA	#_Minotaur_Awareness_Size
   3509  f75a		       85 a0		      STA	temp5
   3510  f75c				   .
   3511  f75c							;
   3512  f75c
   3513  f75c				   .L0119		;  if _Frame_Count  &	1 then goto __Skip_AI_Right
   3514  f75c
   3515  f75c		       a5 db		      LDA	_Frame_Count
   3516  f75e		       29 01		      AND	#1
   3517  f760		       f0 03		      BEQ	.skipL0119
   3518  f762				   .condpart33
   3519  f762		       4c 4c f9 	      jmp	.__Skip_AI_Right
   3520  f765
   3521  f765				   .skipL0119
   3522  f765				   .
   3523  f765							;
   3524  f765
   3525  f765				   .
   3526  f765							;
   3527  f765
   3528  f765				   .L0120		;  if player0y  >=  temp4  +  temp5 then goto __Skip_AI_Right
   3529  f765
   3530  f765							; complex condition detected
   3531  f765		       a5 9f		      LDA	temp4
   3532  f767		       18		      CLC
   3533  f768		       65 a0		      ADC	temp5
   3534  f76a		       48		      PHA
   3535  f76b		       ba		      TSX
   3536  f76c		       68		      PLA
   3537  f76d		       a5 85		      LDA	player0y
   3538  f76f		       d5 01		      CMP	1,x
   3539  f771		       90 03		      BCC	.skipL0120
   3540  f773				   .condpart34
   3541  f773		       4c 4c f9 	      jmp	.__Skip_AI_Right
   3542  f776
   3543  f776				   .skipL0120
   3544  f776				   .
   3545  f776							;
   3546  f776
   3547  f776				   .
   3548  f776							;
   3549  f776
   3550  f776				   .L0121		;  if temp4  <  temp5 then temp4  =  temp5
   3551  f776
   3552  f776		       a5 9f		      LDA	temp4
   3553  f778		       c5 a0		      CMP	temp5
   3554  f77a		       b0 04		      BCS	.skipL0121
   3555  f77c				   .condpart35
   3556  f77c		       a5 a0		      LDA	temp5
   3557  f77e		       85 9f		      STA	temp4
   3558  f780				   .skipL0121
   3559  f780				   .L0122		;  if temp2  <=  temp4  -  temp5 then goto __Skip_AI_Right
   3560  f780
   3561  f780							; complex condition detected
   3562  f780		       a5 9f		      LDA	temp4
   3563  f782		       38		      SEC
   3564  f783		       e5 a0		      SBC	temp5
   3565  f785		       c5 9d		      CMP	temp2
   3566  f787		       90 03		      BCC	.skipL0122
   3567  f789				   .condpart36
   3568  f789		       4c 4c f9 	      jmp	.__Skip_AI_Right
   3569  f78c
   3570  f78c				   .skipL0122
   3571  f78c				   .
   3572  f78c							;
   3573  f78c
   3574  f78c				   .
   3575  f78c							;
   3576  f78c
   3577  f78c				   .L0123		;  if temp3  <  temp5 then temp3  =  temp5
   3578  f78c
   3579  f78c		       a5 9e		      LDA	temp3
   3580  f78e		       c5 a0		      CMP	temp5
   3581  f790		       b0 04		      BCS	.skipL0123
   3582  f792				   .condpart37
   3583  f792		       a5 a0		      LDA	temp5
   3584  f794		       85 9e		      STA	temp3
   3585  f796				   .skipL0123
   3586  f796				   .L0124		;  if temp1  <=  temp3  -  temp5 then goto __Skip_AI_Right
   3587  f796
   3588  f796							; complex condition detected
   3589  f796		       a5 9e		      LDA	temp3
   3590  f798		       38		      SEC
   3591  f799		       e5 a0		      SBC	temp5
   3592  f79b		       c5 9c		      CMP	temp1
   3593  f79d		       90 03		      BCC	.skipL0124
   3594  f79f				   .condpart38
   3595  f79f		       4c 4c f9 	      jmp	.__Skip_AI_Right
   3596  f7a2
   3597  f7a2				   .skipL0124
   3598  f7a2				   .
   3599  f7a2							;
   3600  f7a2
   3601  f7a2				   .
   3602  f7a2							;
   3603  f7a2
   3604  f7a2				   .L0125		;  if player0x  >=  temp3  +  temp5 then goto __Skip_AI_Right
   3605  f7a2
   3606  f7a2							; complex condition detected
   3607  f7a2		       a5 9e		      LDA	temp3
   3608  f7a4		       18		      CLC
   3609  f7a5		       65 a0		      ADC	temp5
   3610  f7a7		       48		      PHA
   3611  f7a8		       ba		      TSX
   3612  f7a9		       68		      PLA
   3613  f7aa		       a5 80		      LDA	player0x
   3614  f7ac		       d5 01		      CMP	1,x
   3615  f7ae		       90 03		      BCC	.skipL0125
   3616  f7b0				   .condpart39
   3617  f7b0		       4c 4c f9 	      jmp	.__Skip_AI_Right
   3618  f7b3
   3619  f7b3				   .skipL0125
   3620  f7b3				   .
   3621  f7b3							;
   3622  f7b3
   3623  f7b3				   .
   3624  f7b3							;
   3625  f7b3
   3626  f7b3				   .
   3627  f7b3							;
   3628  f7b3
   3629  f7b3				   .
   3630  f7b3							;
   3631  f7b3
   3632  f7b3				   .
   3633  f7b3							;
   3634  f7b3
   3635  f7b3				   .
   3636  f7b3							;
   3637  f7b3
   3638  f7b3				   .
   3639  f7b3							;
   3640  f7b3
   3641  f7b3				   .
   3642  f7b3							;
   3643  f7b3
   3644  f7b3				   .
   3645  f7b3							;
   3646  f7b3
   3647  f7b3				   .
   3648  f7b3							;
   3649  f7b3
   3650  f7b3				   .
   3651  f7b3							;
   3652  f7b3
   3653  f7b3				   .L0126		;  if player1y  <=  player0y then goto __Skip_AI_Up
   3654  f7b3
   3655  f7b3		       a5 85		      LDA	player0y
   3656  f7b5		       c5 86		      CMP	player1y
   3657  f7b7		       90 03		      BCC	.skipL0126
   3658  f7b9				   .condpart40
   3659  f7b9		       4c 26 f8 	      jmp	.__Skip_AI_Up
   3660  f7bc
   3661  f7bc				   .skipL0126
   3662  f7bc				   .
   3663  f7bc							;
   3664  f7bc
   3665  f7bc				   .
   3666  f7bc							;
   3667  f7bc
   3668  f7bc				   .
   3669  f7bc							;
   3670  f7bc
   3671  f7bc				   .
   3672  f7bc							;
   3673  f7bc
   3674  f7bc				   .L0127		;  _Bit0_P1_Dir_Up{0}	=  1
   3675  f7bc
   3676  f7bc		       a5 de		      LDA	_Bit0_P1_Dir_Up
   3677  f7be		       09 01		      ORA	#1
   3678  f7c0		       85 de		      STA	_Bit0_P1_Dir_Up
   3679  f7c2				   .
   3680  f7c2							;
   3681  f7c2
   3682  f7c2				   .
   3683  f7c2							;
   3684  f7c2
   3685  f7c2				   .
   3686  f7c2							;
   3687  f7c2
   3688  f7c2				   .
   3689  f7c2							;
   3690  f7c2
   3691  f7c2				   .L0128		;  if player1y  <=  _P_Edge_Top then goto __Skip_AI_Up
   3692  f7c2
   3693  f7c2		       a9 09		      LDA	#_P_Edge_Top
   3694  f7c4		       c5 86		      CMP	player1y
   3695  f7c6		       90 03		      BCC	.skipL0128
   3696  f7c8				   .condpart41
   3697  f7c8		       4c 26 f8 	      jmp	.__Skip_AI_Up
   3698  f7cb
   3699  f7cb				   .skipL0128
   3700  f7cb				   .
   3701  f7cb							;
   3702  f7cb
   3703  f7cb				   .
   3704  f7cb							;
   3705  f7cb
   3706  f7cb				   .
   3707  f7cb							;
   3708  f7cb
   3709  f7cb				   .
   3710  f7cb							;
   3711  f7cb
   3712  f7cb				   .L0129		;  temp5  =   ( player1x - 10 )  / 4
   3713  f7cb
   3714  f7cb							; complex statement detected
   3715  f7cb		       a5 81		      LDA	player1x
   3716  f7cd		       38		      SEC
   3717  f7ce		       e9 0a		      SBC	#10
   3718  f7d0		       4a		      lsr
   3719  f7d1		       4a		      lsr
   3720  f7d2		       85 a0		      STA	temp5
   3721  f7d4				   .
   3722  f7d4							;
   3723  f7d4
   3724  f7d4				   .L0130		;  temp6  =   ( player1y - 9 )  / 8
   3725  f7d4
   3726  f7d4							; complex statement detected
   3727  f7d4		       a5 86		      LDA	player1y
   3728  f7d6		       38		      SEC
   3729  f7d7		       e9 09		      SBC	#9
   3730  f7d9		       4a		      lsr
   3731  f7da		       4a		      lsr
   3732  f7db		       4a		      lsr
   3733  f7dc		       85 a1		      STA	temp6
   3734  f7de				   .
   3735  f7de							;
   3736  f7de
   3737  f7de				   .L0131		;  if temp5  <  34 then if pfread ( temp5 , temp6 )  then goto __Skip_AI_Up
   3738  f7de
   3739  f7de		       a5 a0		      LDA	temp5
   3740  f7e0		       c9 22		      CMP	#34
   3741  f7e2		       b0 0c		      BCS	.skipL0131
   3742  f7e4				   .condpart42
   3743  f7e4		       a5 a0		      LDA	temp5
   3744  f7e6		       a4 a1		      LDY	temp6
   3745  f7e8		       20 6b f2 	      jsr	pfread
   3746  f7eb		       d0 03		      BNE	.skip42then
   3747  f7ed				   .condpart43
   3748  f7ed		       4c 26 f8 	      jmp	.__Skip_AI_Up
   3749  f7f0
   3750  f7f0				   .skip42then
   3751  f7f0				   .skipL0131
   3752  f7f0				   .
   3753  f7f0							;
   3754  f7f0
   3755  f7f0				   .L0132		;  temp4  =   ( player1x - 17 )  / 4
   3756  f7f0
   3757  f7f0							; complex statement detected
   3758  f7f0		       a5 81		      LDA	player1x
   3759  f7f2		       38		      SEC
   3760  f7f3		       e9 11		      SBC	#17
   3761  f7f5		       4a		      lsr
   3762  f7f6		       4a		      lsr
   3763  f7f7		       85 9f		      STA	temp4
   3764  f7f9				   .
   3765  f7f9							;
   3766  f7f9
   3767  f7f9				   .L0133		;  if temp4  <  34 then if pfread ( temp4 , temp6 )  then goto __Skip_AI_Up
   3768  f7f9
   3769  f7f9		       a5 9f		      LDA	temp4
   3770  f7fb		       c9 22		      CMP	#34
   3771  f7fd		       b0 0c		      BCS	.skipL0133
   3772  f7ff				   .condpart44
   3773  f7ff		       a5 9f		      LDA	temp4
   3774  f801		       a4 a1		      LDY	temp6
   3775  f803		       20 6b f2 	      jsr	pfread
   3776  f806		       d0 03		      BNE	.skip44then
   3777  f808				   .condpart45
   3778  f808		       4c 26 f8 	      jmp	.__Skip_AI_Up
   3779  f80b
   3780  f80b				   .skip44then
   3781  f80b				   .skipL0133
   3782  f80b				   .
   3783  f80b							;
   3784  f80b
   3785  f80b				   .L0134		;  temp3  =  temp5  -	1
   3786  f80b
   3787  f80b		       a5 a0		      LDA	temp5
   3788  f80d		       38		      SEC
   3789  f80e		       e9 01		      SBC	#1
   3790  f810		       85 9e		      STA	temp3
   3791  f812				   .
   3792  f812							;
   3793  f812
   3794  f812				   .L0135		;  if temp3  <  34 then if pfread ( temp3 , temp6 )  then goto __Skip_AI_Up
   3795  f812
   3796  f812		       a5 9e		      LDA	temp3
   3797  f814		       c9 22		      CMP	#34
   3798  f816		       b0 0c		      BCS	.skipL0135
   3799  f818				   .condpart46
   3800  f818		       a5 9e		      LDA	temp3
   3801  f81a		       a4 a1		      LDY	temp6
   3802  f81c		       20 6b f2 	      jsr	pfread
   3803  f81f		       d0 03		      BNE	.skip46then
   3804  f821				   .condpart47
   3805  f821		       4c 26 f8 	      jmp	.__Skip_AI_Up
   3806  f824
   3807  f824				   .skip46then
   3808  f824				   .skipL0135
   3809  f824				   .
   3810  f824							;
   3811  f824
   3812  f824				   .
   3813  f824							;
   3814  f824
   3815  f824				   .
   3816  f824							;
   3817  f824
   3818  f824				   .
   3819  f824							;
   3820  f824
   3821  f824				   .L0136		;  player1y  =  player1y  -  1
   3822  f824
   3823  f824		       c6 86		      DEC	player1y
   3824  f826				   .
   3825  f826							;
   3826  f826
   3827  f826				   .__Skip_AI_Up
   3828  f826							; __Skip_AI_Up
   3829  f826
   3830  f826				   .
   3831  f826							;
   3832  f826
   3833  f826				   .
   3834  f826							;
   3835  f826
   3836  f826				   .
   3837  f826							;
   3838  f826
   3839  f826				   .
   3840  f826							;
   3841  f826
   3842  f826				   .
   3843  f826							;
   3844  f826
   3845  f826				   .
   3846  f826							;
   3847  f826
   3848  f826				   .
   3849  f826							;
   3850  f826
   3851  f826				   .
   3852  f826							;
   3853  f826
   3854  f826				   .
   3855  f826							;
   3856  f826
   3857  f826				   .
   3858  f826							;
   3859  f826
   3860  f826				   .L0137		;  if player1y  >=  player0y then goto __Skip_AI_Down
   3861  f826
   3862  f826		       a5 86		      LDA	player1y
   3863  f828		       c5 85		      CMP	player0y
   3864  f82a		       90 03		      BCC	.skipL0137
   3865  f82c				   .condpart48
   3866  f82c		       4c 96 f8 	      jmp	.__Skip_AI_Down
   3867  f82f
   3868  f82f				   .skipL0137
   3869  f82f				   .
   3870  f82f							;
   3871  f82f
   3872  f82f				   .
   3873  f82f							;
   3874  f82f
   3875  f82f				   .
   3876  f82f							;
   3877  f82f
   3878  f82f				   .
   3879  f82f							;
   3880  f82f
   3881  f82f				   .L0138		;  _Bit1_P1_Dir_Down{1}  =  1
   3882  f82f
   3883  f82f		       a5 de		      LDA	_Bit1_P1_Dir_Down
   3884  f831		       09 02		      ORA	#2
   3885  f833		       85 de		      STA	_Bit1_P1_Dir_Down
   3886  f835				   .
   3887  f835							;
   3888  f835
   3889  f835				   .
   3890  f835							;
   3891  f835
   3892  f835				   .
   3893  f835							;
   3894  f835
   3895  f835				   .
   3896  f835							;
   3897  f835
   3898  f835				   .L0139		;  if player1y  >=  _P_Edge_Bottom then goto __Skip_AI_Down
   3899  f835
   3900  f835		       a5 86		      LDA	player1y
   3901  f837		       c9 58		      CMP	#_P_Edge_Bottom
   3902  f839		       90 03		      BCC	.skipL0139
   3903  f83b				   .condpart49
   3904  f83b		       4c 96 f8 	      jmp	.__Skip_AI_Down
   3905  f83e
   3906  f83e				   .skipL0139
   3907  f83e				   .
   3908  f83e							;
   3909  f83e
   3910  f83e				   .
   3911  f83e							;
   3912  f83e
   3913  f83e				   .
   3914  f83e							;
   3915  f83e
   3916  f83e				   .
   3917  f83e							;
   3918  f83e
   3919  f83e				   .L0140		;  temp5  =   ( player1x - 10 )  / 4
   3920  f83e
   3921  f83e							; complex statement detected
   3922  f83e		       a5 81		      LDA	player1x
   3923  f840		       38		      SEC
   3924  f841		       e9 0a		      SBC	#10
   3925  f843		       4a		      lsr
   3926  f844		       4a		      lsr
   3927  f845		       85 a0		      STA	temp5
   3928  f847				   .
   3929  f847							;
   3930  f847
   3931  f847				   .L0141		;  temp6  =   ( player1y )  / 8
   3932  f847
   3933  f847							; complex statement detected
   3934  f847		       a5 86		      LDA	player1y
   3935  f849		       4a		      lsr
   3936  f84a		       4a		      lsr
   3937  f84b		       4a		      lsr
   3938  f84c		       85 a1		      STA	temp6
   3939  f84e				   .
   3940  f84e							;
   3941  f84e
   3942  f84e				   .L0142		;  if temp5  <  34 then if pfread ( temp5 , temp6 )  then goto __Skip_AI_Down
   3943  f84e
   3944  f84e		       a5 a0		      LDA	temp5
   3945  f850		       c9 22		      CMP	#34
   3946  f852		       b0 0c		      BCS	.skipL0142
   3947  f854				   .condpart50
   3948  f854		       a5 a0		      LDA	temp5
   3949  f856		       a4 a1		      LDY	temp6
   3950  f858		       20 6b f2 	      jsr	pfread
   3951  f85b		       d0 03		      BNE	.skip50then
   3952  f85d				   .condpart51
   3953  f85d		       4c 96 f8 	      jmp	.__Skip_AI_Down
   3954  f860
   3955  f860				   .skip50then
   3956  f860				   .skipL0142
   3957  f860				   .
   3958  f860							;
   3959  f860
   3960  f860				   .L0143		;  temp4  =   ( player1x - 17 )  / 4
   3961  f860
   3962  f860							; complex statement detected
   3963  f860		       a5 81		      LDA	player1x
   3964  f862		       38		      SEC
   3965  f863		       e9 11		      SBC	#17
   3966  f865		       4a		      lsr
   3967  f866		       4a		      lsr
   3968  f867		       85 9f		      STA	temp4
   3969  f869				   .
   3970  f869							;
   3971  f869
   3972  f869				   .L0144		;  if temp4  <  34 then if pfread ( temp4 , temp6 )  then goto __Skip_AI_Down
   3973  f869
   3974  f869		       a5 9f		      LDA	temp4
   3975  f86b		       c9 22		      CMP	#34
   3976  f86d		       b0 0c		      BCS	.skipL0144
   3977  f86f				   .condpart52
   3978  f86f		       a5 9f		      LDA	temp4
   3979  f871		       a4 a1		      LDY	temp6
   3980  f873		       20 6b f2 	      jsr	pfread
   3981  f876		       d0 03		      BNE	.skip52then
   3982  f878				   .condpart53
   3983  f878		       4c 96 f8 	      jmp	.__Skip_AI_Down
   3984  f87b
   3985  f87b				   .skip52then
   3986  f87b				   .skipL0144
   3987  f87b				   .
   3988  f87b							;
   3989  f87b
   3990  f87b				   .L0145		;  temp3  =  temp5  -	1
   3991  f87b
   3992  f87b		       a5 a0		      LDA	temp5
   3993  f87d		       38		      SEC
   3994  f87e		       e9 01		      SBC	#1
   3995  f880		       85 9e		      STA	temp3
   3996  f882				   .
   3997  f882							;
   3998  f882
   3999  f882				   .L0146		;  if temp3  <  34 then if pfread ( temp3 , temp6 )  then goto __Skip_AI_Down
   4000  f882
   4001  f882		       a5 9e		      LDA	temp3
   4002  f884		       c9 22		      CMP	#34
   4003  f886		       b0 0c		      BCS	.skipL0146
   4004  f888				   .condpart54
   4005  f888		       a5 9e		      LDA	temp3
   4006  f88a		       a4 a1		      LDY	temp6
   4007  f88c		       20 6b f2 	      jsr	pfread
   4008  f88f		       d0 03		      BNE	.skip54then
   4009  f891				   .condpart55
   4010  f891		       4c 96 f8 	      jmp	.__Skip_AI_Down
   4011  f894
   4012  f894				   .skip54then
   4013  f894				   .skipL0146
   4014  f894				   .
   4015  f894							;
   4016  f894
   4017  f894				   .
   4018  f894							;
   4019  f894
   4020  f894				   .
   4021  f894							;
   4022  f894
   4023  f894				   .
   4024  f894							;
   4025  f894
   4026  f894				   .L0147		;  player1y  =  player1y  +  1
   4027  f894
   4028  f894		       e6 86		      INC	player1y
   4029  f896				   .
   4030  f896							;
   4031  f896
   4032  f896				   .__Skip_AI_Down
   4033  f896							; __Skip_AI_Down
   4034  f896
   4035  f896				   .
   4036  f896							;
   4037  f896
   4038  f896				   .
   4039  f896							;
   4040  f896
   4041  f896				   .
   4042  f896							;
   4043  f896
   4044  f896				   .
   4045  f896							;
   4046  f896
   4047  f896				   .
   4048  f896							;
   4049  f896
   4050  f896				   .
   4051  f896							;
   4052  f896
   4053  f896				   .
   4054  f896							;
   4055  f896
   4056  f896				   .
   4057  f896							;
   4058  f896
   4059  f896				   .
   4060  f896							;
   4061  f896
   4062  f896				   .L0148		;  if player1x  <=  player0x then goto __Skip_AI_Left
   4063  f896
   4064  f896		       a5 80		      LDA	player0x
   4065  f898		       c5 81		      CMP	player1x
   4066  f89a		       90 03		      BCC	.skipL0148
   4067  f89c				   .condpart56
   4068  f89c		       4c f1 f8 	      jmp	.__Skip_AI_Left
   4069  f89f
   4070  f89f				   .skipL0148
   4071  f89f				   .
   4072  f89f							;
   4073  f89f
   4074  f89f				   .
   4075  f89f							;
   4076  f89f
   4077  f89f				   .
   4078  f89f							;
   4079  f89f
   4080  f89f				   .
   4081  f89f							;
   4082  f89f
   4083  f89f				   .L0149		;  _Bit2_P1_Dir_Left{2}  =  1
   4084  f89f
   4085  f89f		       a5 de		      LDA	_Bit2_P1_Dir_Left
   4086  f8a1		       09 04		      ORA	#4
   4087  f8a3		       85 de		      STA	_Bit2_P1_Dir_Left
   4088  f8a5				   .
   4089  f8a5							;
   4090  f8a5
   4091  f8a5				   .
   4092  f8a5							;
   4093  f8a5
   4094  f8a5				   .
   4095  f8a5							;
   4096  f8a5
   4097  f8a5				   .
   4098  f8a5							;
   4099  f8a5
   4100  f8a5				   .L0150		;  if player1x  <=  _P_Edge_Left then goto __Skip_AI_Left
   4101  f8a5
   4102  f8a5		       a9 01		      LDA	#_P_Edge_Left
   4103  f8a7		       c5 81		      CMP	player1x
   4104  f8a9		       90 03		      BCC	.skipL0150
   4105  f8ab				   .condpart57
   4106  f8ab		       4c f1 f8 	      jmp	.__Skip_AI_Left
   4107  f8ae
   4108  f8ae				   .skipL0150
   4109  f8ae				   .
   4110  f8ae							;
   4111  f8ae
   4112  f8ae				   .
   4113  f8ae							;
   4114  f8ae
   4115  f8ae				   .
   4116  f8ae							;
   4117  f8ae
   4118  f8ae				   .
   4119  f8ae							;
   4120  f8ae
   4121  f8ae				   .L0151		;  temp5  =   ( player1y - 1 )  / 8
   4122  f8ae
   4123  f8ae							; complex statement detected
   4124  f8ae		       a5 86		      LDA	player1y
   4125  f8b0		       38		      SEC
   4126  f8b1		       e9 01		      SBC	#1
   4127  f8b3		       4a		      lsr
   4128  f8b4		       4a		      lsr
   4129  f8b5		       4a		      lsr
   4130  f8b6		       85 a0		      STA	temp5
   4131  f8b8				   .
   4132  f8b8							;
   4133  f8b8
   4134  f8b8				   .L0152		;  temp6  =   ( player1x - 18 )  / 4
   4135  f8b8
   4136  f8b8							; complex statement detected
   4137  f8b8		       a5 81		      LDA	player1x
   4138  f8ba		       38		      SEC
   4139  f8bb		       e9 12		      SBC	#18
   4140  f8bd		       4a		      lsr
   4141  f8be		       4a		      lsr
   4142  f8bf		       85 a1		      STA	temp6
   4143  f8c1				   .
   4144  f8c1							;
   4145  f8c1
   4146  f8c1				   .L0153		;  if temp6  <  34 then if pfread ( temp6 , temp5 )  then goto __Skip_AI_Left
   4147  f8c1
   4148  f8c1		       a5 a1		      LDA	temp6
   4149  f8c3		       c9 22		      CMP	#34
   4150  f8c5		       b0 0c		      BCS	.skipL0153
   4151  f8c7				   .condpart58
   4152  f8c7		       a5 a1		      LDA	temp6
   4153  f8c9		       a4 a0		      LDY	temp5
   4154  f8cb		       20 6b f2 	      jsr	pfread
   4155  f8ce		       d0 03		      BNE	.skip58then
   4156  f8d0				   .condpart59
   4157  f8d0		       4c f1 f8 	      jmp	.__Skip_AI_Left
   4158  f8d3
   4159  f8d3				   .skip58then
   4160  f8d3				   .skipL0153
   4161  f8d3				   .
   4162  f8d3							;
   4163  f8d3
   4164  f8d3				   .L0154		;  temp3  =   ( player1y - 8 )  / 8
   4165  f8d3
   4166  f8d3							; complex statement detected
   4167  f8d3		       a5 86		      LDA	player1y
   4168  f8d5		       38		      SEC
   4169  f8d6		       e9 08		      SBC	#8
   4170  f8d8		       4a		      lsr
   4171  f8d9		       4a		      lsr
   4172  f8da		       4a		      lsr
   4173  f8db		       85 9e		      STA	temp3
   4174  f8dd				   .
   4175  f8dd							;
   4176  f8dd
   4177  f8dd				   .L0155		;  if temp6  <  34 then if pfread ( temp6 , temp3 )  then goto __Skip_AI_Left
   4178  f8dd
   4179  f8dd		       a5 a1		      LDA	temp6
   4180  f8df		       c9 22		      CMP	#34
   4181  f8e1		       b0 0c		      BCS	.skipL0155
   4182  f8e3				   .condpart60
   4183  f8e3		       a5 a1		      LDA	temp6
   4184  f8e5		       a4 9e		      LDY	temp3
   4185  f8e7		       20 6b f2 	      jsr	pfread
   4186  f8ea		       d0 03		      BNE	.skip60then
   4187  f8ec				   .condpart61
   4188  f8ec		       4c f1 f8 	      jmp	.__Skip_AI_Left
   4189  f8ef
   4190  f8ef				   .skip60then
   4191  f8ef				   .skipL0155
   4192  f8ef				   .
   4193  f8ef							;
   4194  f8ef
   4195  f8ef				   .
   4196  f8ef							;
   4197  f8ef
   4198  f8ef				   .
   4199  f8ef							;
   4200  f8ef
   4201  f8ef				   .
   4202  f8ef							;
   4203  f8ef
   4204  f8ef				   .L0156		;  player1x  =  player1x  -  1
   4205  f8ef
   4206  f8ef		       c6 81		      DEC	player1x
   4207  f8f1				   .
   4208  f8f1							;
   4209  f8f1
   4210  f8f1				   .__Skip_AI_Left
   4211  f8f1							; __Skip_AI_Left
   4212  f8f1
   4213  f8f1				   .
   4214  f8f1							;
   4215  f8f1
   4216  f8f1				   .
   4217  f8f1							;
   4218  f8f1
   4219  f8f1				   .
   4220  f8f1							;
   4221  f8f1
   4222  f8f1				   .
   4223  f8f1							;
   4224  f8f1
   4225  f8f1				   .
   4226  f8f1							;
   4227  f8f1
   4228  f8f1				   .
   4229  f8f1							;
   4230  f8f1
   4231  f8f1				   .
   4232  f8f1							;
   4233  f8f1
   4234  f8f1				   .
   4235  f8f1							;
   4236  f8f1
   4237  f8f1				   .
   4238  f8f1							;
   4239  f8f1
   4240  f8f1				   .L0157		;  if player1x  >=  player0x then goto __Skip_AI_Right
   4241  f8f1
   4242  f8f1		       a5 81		      LDA	player1x
   4243  f8f3		       c5 80		      CMP	player0x
   4244  f8f5		       90 03		      BCC	.skipL0157
   4245  f8f7				   .condpart62
   4246  f8f7		       4c 4c f9 	      jmp	.__Skip_AI_Right
   4247  f8fa
   4248  f8fa				   .skipL0157
   4249  f8fa				   .
   4250  f8fa							;
   4251  f8fa
   4252  f8fa				   .
   4253  f8fa							;
   4254  f8fa
   4255  f8fa				   .
   4256  f8fa							;
   4257  f8fa
   4258  f8fa				   .
   4259  f8fa							;
   4260  f8fa
   4261  f8fa				   .L0158		;  _Bit3_P1_Dir_Right{3}  =  1
   4262  f8fa
   4263  f8fa		       a5 de		      LDA	_Bit3_P1_Dir_Right
   4264  f8fc		       09 08		      ORA	#8
   4265  f8fe		       85 de		      STA	_Bit3_P1_Dir_Right
   4266  f900				   .
   4267  f900							;
   4268  f900
   4269  f900				   .
   4270  f900							;
   4271  f900
   4272  f900				   .
   4273  f900							;
   4274  f900
   4275  f900				   .
   4276  f900							;
   4277  f900
   4278  f900				   .L0159		;  if player1x  >=  _P_Edge_Right then goto __Skip_AI_Right
   4279  f900
   4280  f900		       a5 81		      LDA	player1x
   4281  f902		       c9 99		      CMP	#_P_Edge_Right
   4282  f904		       90 03		      BCC	.skipL0159
   4283  f906				   .condpart63
   4284  f906		       4c 4c f9 	      jmp	.__Skip_AI_Right
   4285  f909
   4286  f909				   .skipL0159
   4287  f909				   .
   4288  f909							;
   4289  f909
   4290  f909				   .
   4291  f909							;
   4292  f909
   4293  f909				   .
   4294  f909							;
   4295  f909
   4296  f909				   .
   4297  f909							;
   4298  f909
   4299  f909				   .L0160		;  temp5  =   ( player1y - 1 )  / 8
   4300  f909
   4301  f909							; complex statement detected
   4302  f909		       a5 86		      LDA	player1y
   4303  f90b		       38		      SEC
   4304  f90c		       e9 01		      SBC	#1
   4305  f90e		       4a		      lsr
   4306  f90f		       4a		      lsr
   4307  f910		       4a		      lsr
   4308  f911		       85 a0		      STA	temp5
   4309  f913				   .
   4310  f913							;
   4311  f913
   4312  f913				   .L0161		;  temp6  =   ( player1x - 9 )  / 4
   4313  f913
   4314  f913							; complex statement detected
   4315  f913		       a5 81		      LDA	player1x
   4316  f915		       38		      SEC
   4317  f916		       e9 09		      SBC	#9
   4318  f918		       4a		      lsr
   4319  f919		       4a		      lsr
   4320  f91a		       85 a1		      STA	temp6
   4321  f91c				   .
   4322  f91c							;
   4323  f91c
   4324  f91c				   .L0162		;  if temp6  <  34 then if pfread ( temp6 , temp5 )  then goto __Skip_AI_Right
   4325  f91c
   4326  f91c		       a5 a1		      LDA	temp6
   4327  f91e		       c9 22		      CMP	#34
   4328  f920		       b0 0c		      BCS	.skipL0162
   4329  f922				   .condpart64
   4330  f922		       a5 a1		      LDA	temp6
   4331  f924		       a4 a0		      LDY	temp5
   4332  f926		       20 6b f2 	      jsr	pfread
   4333  f929		       d0 03		      BNE	.skip64then
   4334  f92b				   .condpart65
   4335  f92b		       4c 4c f9 	      jmp	.__Skip_AI_Right
   4336  f92e
   4337  f92e				   .skip64then
   4338  f92e				   .skipL0162
   4339  f92e				   .
   4340  f92e							;
   4341  f92e
   4342  f92e				   .L0163		;  temp3  =   ( player1y - 8 )  / 8
   4343  f92e
   4344  f92e							; complex statement detected
   4345  f92e		       a5 86		      LDA	player1y
   4346  f930		       38		      SEC
   4347  f931		       e9 08		      SBC	#8
   4348  f933		       4a		      lsr
   4349  f934		       4a		      lsr
   4350  f935		       4a		      lsr
   4351  f936		       85 9e		      STA	temp3
   4352  f938				   .
   4353  f938							;
   4354  f938
   4355  f938				   .L0164		;  if temp6  <  34 then if pfread ( temp6 , temp3 )  then goto __Skip_AI_Right
   4356  f938
   4357  f938		       a5 a1		      LDA	temp6
   4358  f93a		       c9 22		      CMP	#34
   4359  f93c		       b0 0c		      BCS	.skipL0164
   4360  f93e				   .condpart66
   4361  f93e		       a5 a1		      LDA	temp6
   4362  f940		       a4 9e		      LDY	temp3
   4363  f942		       20 6b f2 	      jsr	pfread
   4364  f945		       d0 03		      BNE	.skip66then
   4365  f947				   .condpart67
   4366  f947		       4c 4c f9 	      jmp	.__Skip_AI_Right
   4367  f94a
   4368  f94a				   .skip66then
   4369  f94a				   .skipL0164
   4370  f94a				   .
   4371  f94a							;
   4372  f94a
   4373  f94a				   .
   4374  f94a							;
   4375  f94a
   4376  f94a				   .
   4377  f94a							;
   4378  f94a
   4379  f94a				   .
   4380  f94a							;
   4381  f94a
   4382  f94a				   .L0165		;  player1x  =  player1x  +  1
   4383  f94a
   4384  f94a		       e6 81		      INC	player1x
   4385  f94c				   .
   4386  f94c							;
   4387  f94c
   4388  f94c				   .__Skip_AI_Right
   4389  f94c							; __Skip_AI_Right
   4390  f94c
   4391  f94c				   .
   4392  f94c							;
   4393  f94c
   4394  f94c				   .
   4395  f94c							;
   4396  f94c
   4397  f94c				   .
   4398  f94c							;
   4399  f94c
   4400  f94c				   .
   4401  f94c							;
   4402  f94c
   4403  f94c				   .
   4404  f94c							;
   4405  f94c
   4406  f94c				   .L0166		;  if !collision(missile0,player0) then __Skip_Gem_Collection
   4407  f94c
   4408  f94c		       24 00		      bit	CXM0P
   4409  f94e					      if	((* - .__Skip_Gem_Collection) < 127) && ((* - .__Skip_Gem_Collection) > -128)
   4410  f94e		       50 0c		      bvc	.__Skip_Gem_Collection
   4411  f950				  -	      else
   4412  f950				  -	      bvs	.2skip__Skip_Gem_Collection
   4413  f950				  -	      jmp	.__Skip_Gem_Collection
   4414  f950				  -.2skip__Skip_Gem_Collection
   4415  f950					      endif
   4416  f950				   .L0167		;  _Bit0_Carrying_Gem{0}  =  1
   4417  f950
   4418  f950		       a5 eb		      LDA	_Bit0_Carrying_Gem
   4419  f952		       09 01		      ORA	#1
   4420  f954		       85 eb		      STA	_Bit0_Carrying_Gem
   4421  f956				   .L0168		;  missile0x  =  200  :  missile0y  =	200
   4422  f956
   4423  f956		       a9 c8		      LDA	#200
   4424  f958		       85 82		      STA	missile0x
   4425  f95a		       85 91		      STA	missile0y
   4426  f95c				   .__Skip_Gem_Collection
   4427  f95c							; __Skip_Gem_Collection
   4428  f95c
   4429  f95c				   .
   4430  f95c							;
   4431  f95c
   4432  f95c				   .
   4433  f95c							;
   4434  f95c
   4435  f95c				   .
   4436  f95c							;
   4437  f95c
   4438  f95c				   .
   4439  f95c							;
   4440  f95c
   4441  f95c				   .L0169		;  if !collision(missile1,player0) then __Skip_Gem_Deposit
   4442  f95c
   4443  f95c		       24 01		      bit	CXM1P
   4444  f95e					      if	((* - .__Skip_Gem_Deposit) < 127) && ((* - .__Skip_Gem_Deposit) > -128)
   4445  f95e		       10 34		      bpl	.__Skip_Gem_Deposit
   4446  f960				  -	      else
   4447  f960				  -	      bmi	.3skip__Skip_Gem_Deposit
   4448  f960				  -	      jmp	.__Skip_Gem_Deposit
   4449  f960				  -.3skip__Skip_Gem_Deposit
   4450  f960					      endif
   4451  f960				   .L0170		;  if !_Bit0_Carrying_Gem{0} then __Skip_Gem_Deposit
   4452  f960
   4453  f960		       a5 eb		      LDA	_Bit0_Carrying_Gem
   4454  f962		       4a		      LSR
   4455  f963					      if	((* - .__Skip_Gem_Deposit) < 127) && ((* - .__Skip_Gem_Deposit) > -128)
   4456  f963		       90 2f		      bcc	.__Skip_Gem_Deposit
   4457  f965				  -	      else
   4458  f965				  -	      bcs	.4skip__Skip_Gem_Deposit
   4459  f965				  -	      jmp	.__Skip_Gem_Deposit
   4460  f965				  -.4skip__Skip_Gem_Deposit
   4461  f965					      endif
   4462  f965				   .L0171		;  _Bit0_Carrying_Gem{0}  =  0
   4463  f965
   4464  f965		       a5 eb		      LDA	_Bit0_Carrying_Gem
   4465  f967		       29 fe		      AND	#254
   4466  f969		       85 eb		      STA	_Bit0_Carrying_Gem
   4467  f96b				   .L0172		;  score  =  score  +	1
   4468  f96b
   4469  f96b		       f8		      SED
   4470  f96c		       18		      CLC
   4471  f96d		       a5 95		      LDA	score+2
   4472  f96f		       69 01		      ADC	#$01
   4473  f971		       85 95		      STA	score+2
   4474  f973		       a5 94		      LDA	score+1
   4475  f975		       69 00		      ADC	#$00
   4476  f977		       85 94		      STA	score+1
   4477  f979		       a5 93		      LDA	score
   4478  f97b		       69 00		      ADC	#$00
   4479  f97d		       85 93		      STA	score
   4480  f97f		       d8		      CLD
   4481  f980				   .L0173		;  missile0x  =   ( rand  &  118 )   +  23  :	missile0y  =   ( rand  &  70 )	 +  9
   4482  f980
   4483  f980							; complex statement detected
   4484  f980		       20 b3 f3 	      jsr	randomize
   4485  f983		       29 76		      AND	#118
   4486  f985		       18		      CLC
   4487  f986		       69 17		      ADC	#23
   4488  f988		       85 82		      STA	missile0x
   4489  f98a							; complex statement detected
   4490  f98a		       20 b3 f3 	      jsr	randomize
   4491  f98d		       29 46		      AND	#70
   4492  f98f		       18		      CLC
   4493  f990		       69 09		      ADC	#9
   4494  f992		       85 91		      STA	missile0y
   4495  f994				   .__Skip_Gem_Deposit
   4496  f994							; __Skip_Gem_Deposit
   4497  f994
   4498  f994				   .
   4499  f994							;
   4500  f994
   4501  f994				   .__Game_Over
   4502  f994							; __Game_Over
   4503  f994
   4504  f994				   .L0174		;  if !_Bit1_Game_Over{1} then goto __Skip_Game_Over
   4505  f994
   4506  f994		       a5 eb		      LDA	_Bit1_Game_Over
   4507  f996		       29 02		      AND	#2
   4508  f998		       d0 03		      BNE	.skipL0174
   4509  f99a				   .condpart68
   4510  f99a		       4c fa f9 	      jmp	.__Skip_Game_Over
   4511  f99d
   4512  f99d				   .skipL0174
   4513  f99d				   .L0175		;  COLUPF  =  14
   4514  f99d
   4515  f99d		       a9 0e		      LDA	#14
   4516  f99f		       85 08		      STA	COLUPF
   4517  f9a1				   .L0176		;  scorecolor	=  14
   4518  f9a1
   4519  f9a1		       a9 0e		      LDA	#14
   4520  f9a3		       85 a3		      STA	scorecolor
   4521  f9a5				   .L0177		;  COLUBK  =  $36
   4522  f9a5
   4523  f9a5		       a9 36		      LDA	#$36
   4524  f9a7		       85 09		      STA	COLUBK
   4525  f9a9				   .L0178		;  playfield:
   4526  f9a9
   4527  f9a9				  -	      ifconst	pfres
   4528  f9a9				  -	      ldx	#(11>pfres)*(pfres*pfwidth-1)+(11<=pfres)*43
   4529  f9a9					      else
   4530  f9a9		       a2 2b		      ldx	#((11*pfwidth-1)*((11*pfwidth-1)<47))+(47*((11*pfwidth-1)>=47))
   4531  f9ab					      endif
   4532  f9ab		       4c da f9 	      jmp	pflabel1
   4533  f9ae				   PF_data1
   4534  f9ae		       0f 79		      .byte.b	%00001111, %01111001
   4535  f9b0					      if	(pfwidth>2)
   4536  f9b0		       6c 0f		      .byte.b	%01101100, %00001111
   4537  f9b2					      endif
   4538  f9b2		       08 48		      .byte.b	%00001000, %01001000
   4539  f9b4					      if	(pfwidth>2)
   4540  f9b4		       54 01		      .byte.b	%01010100, %00000001
   4541  f9b6					      endif
   4542  f9b6		       09 79		      .byte.b	%00001001, %01111001
   4543  f9b8					      if	(pfwidth>2)
   4544  f9b8		       54 07		      .byte.b	%01010100, %00000111
   4545  f9ba					      endif
   4546  f9ba		       08 49		      .byte.b	%00001000, %01001001
   4547  f9bc					      if	(pfwidth>2)
   4548  f9bc		       54 01		      .byte.b	%01010100, %00000001
   4549  f9be					      endif
   4550  f9be		       0b 49		      .byte.b	%00001011, %01001001
   4551  f9c0					      if	(pfwidth>2)
   4552  f9c0		       54 0f		      .byte.b	%01010100, %00001111
   4553  f9c2					      endif
   4554  f9c2		       00 00		      .byte.b	%00000000, %00000000
   4555  f9c4					      if	(pfwidth>2)
   4556  f9c4		       00 00		      .byte.b	%00000000, %00000000
   4557  f9c6					      endif
   4558  f9c6		       0f 89		      .byte.b	%00001111, %10001001
   4559  f9c8					      if	(pfwidth>2)
   4560  f9c8		       3c 07		      .byte.b	%00111100, %00000111
   4561  f9ca					      endif
   4562  f9ca		       08 89		      .byte.b	%00001000, %10001001
   4563  f9cc					      if	(pfwidth>2)
   4564  f9cc		       20 09		      .byte.b	%00100000, %00001001
   4565  f9ce					      endif
   4566  f9ce		       08 89		      .byte.b	%00001000, %10001001
   4567  f9d0					      if	(pfwidth>2)
   4568  f9d0		       38 07		      .byte.b	%00111000, %00000111
   4569  f9d2					      endif
   4570  f9d2		       08 51		      .byte.b	%00001000, %01010001
   4571  f9d4					      if	(pfwidth>2)
   4572  f9d4		       20 09		      .byte.b	%00100000, %00001001
   4573  f9d6					      endif
   4574  f9d6		       0f 21		      .byte.b	%00001111, %00100001
   4575  f9d8					      if	(pfwidth>2)
   4576  f9d8		       3c 09		      .byte.b	%00111100, %00001001
   4577  f9da					      endif
   4578  f9da				   pflabel1
   4579  f9da		       bd ae f9 	      lda	PF_data1,x
   4580  f9dd		       95 a4		      sta	playfield,x
   4581  f9df		       ca		      dex
   4582  f9e0		       10 f8		      bpl	pflabel1
   4583  f9e2				   .
   4584  f9e2							;
   4585  f9e2
   4586  f9e2				   .L0179		;  player0x  =  200  :  player0y  =  200
   4587  f9e2
   4588  f9e2		       a9 c8		      LDA	#200
   4589  f9e4		       85 80		      STA	player0x
   4590  f9e6		       85 85		      STA	player0y
   4591  f9e8				   .L0180		;  player1x  =  200  :  player1y  =  200
   4592  f9e8
   4593  f9e8		       a9 c8		      LDA	#200
   4594  f9ea		       85 81		      STA	player1x
   4595  f9ec		       85 86		      STA	player1y
   4596  f9ee				   .L0181		;  missile0x  =  200  :  missile0y  =	200
   4597  f9ee
   4598  f9ee		       a9 c8		      LDA	#200
   4599  f9f0		       85 82		      STA	missile0x
   4600  f9f2		       85 91		      STA	missile0y
   4601  f9f4				   .L0182		;  missile1x  =  200  :  missile1y  =	200
   4602  f9f4
   4603  f9f4		       a9 c8		      LDA	#200
   4604  f9f6		       85 83		      STA	missile1x
   4605  f9f8		       85 88		      STA	missile1y
   4606  f9fa				   .__Skip_Game_Over
   4607  f9fa							; __Skip_Game_Over
   4608  f9fa
   4609  f9fa				   .
   4610  f9fa							;
   4611  f9fa
   4612  f9fa				   .
   4613  f9fa							;
   4614  f9fa
   4615  f9fa				   .
   4616  f9fa							;
   4617  f9fa
   4618  f9fa				   .
   4619  f9fa							;
   4620  f9fa
   4621  f9fa				   .
   4622  f9fa							;
   4623  f9fa
   4624  f9fa				   .L0183		;  drawscreen
   4625  f9fa
   4626  f9fa		       20 c1 f3 	      jsr	drawscreen
   4627  f9fd				   .
   4628  f9fd							;
   4629  f9fd
   4630  f9fd				   .
   4631  f9fd							;
   4632  f9fd
   4633  f9fd				   .
   4634  f9fd							;
   4635  f9fd
   4636  f9fd				   .
   4637  f9fd							;
   4638  f9fd
   4639  f9fd				   .
   4640  f9fd							;
   4641  f9fd
   4642  f9fd				   .
   4643  f9fd							;
   4644  f9fd
   4645  f9fd				   .
   4646  f9fd							;
   4647  f9fd
   4648  f9fd				   .
   4649  f9fd							;
   4650  f9fd
   4651  f9fd				   .
   4652  f9fd							;
   4653  f9fd
   4654  f9fd				   .
   4655  f9fd							;
   4656  f9fd
   4657  f9fd				   .
   4658  f9fd							;
   4659  f9fd
   4660  f9fd				   .
   4661  f9fd							;
   4662  f9fd
   4663  f9fd				   .
   4664  f9fd							;
   4665  f9fd
   4666  f9fd				   .
   4667  f9fd							;
   4668  f9fd
   4669  f9fd				   .
   4670  f9fd							;
   4671  f9fd
   4672  f9fd				   .L0184		;  if !switchreset then _Bit0_Reset_Restrainer{0}  =  0  :  goto __Main_Loop
   4673  f9fd
   4674  f9fd		       a9 01		      lda	#1
   4675  f9ff		       2c 82 02 	      bit	SWCHB
   4676  fa02		       f0 09		      BEQ	.skipL0184
   4677  fa04				   .condpart69
   4678  fa04		       a5 ec		      LDA	_Bit0_Reset_Restrainer
   4679  fa06		       29 fe		      AND	#254
   4680  fa08		       85 ec		      STA	_Bit0_Reset_Restrainer
   4681  fa0a		       4c 42 f5 	      jmp	.__Main_Loop
   4682  fa0d
   4683  fa0d				   .skipL0184
   4684  fa0d				   .
   4685  fa0d							;
   4686  fa0d
   4687  fa0d				   .
   4688  fa0d							;
   4689  fa0d
   4690  fa0d				   .
   4691  fa0d							;
   4692  fa0d
   4693  fa0d				   .
   4694  fa0d							;
   4695  fa0d
   4696  fa0d				   .
   4697  fa0d							;
   4698  fa0d
   4699  fa0d				   .L0185		;  if _Bit0_Reset_Restrainer{0} then goto __Main_Loop
   4700  fa0d
   4701  fa0d		       a5 ec		      LDA	_Bit0_Reset_Restrainer
   4702  fa0f		       4a		      LSR
   4703  fa10		       90 03		      BCC	.skipL0185
   4704  fa12				   .condpart70
   4705  fa12		       4c 42 f5 	      jmp	.__Main_Loop
   4706  fa15
   4707  fa15				   .skipL0185
   4708  fa15				   .
   4709  fa15							;
   4710  fa15
   4711  fa15				   .
   4712  fa15							;
   4713  fa15
   4714  fa15				   .
   4715  fa15							;
   4716  fa15
   4717  fa15				   .
   4718  fa15							;
   4719  fa15
   4720  fa15				   .L0186		;  goto __Start_Restart
   4721  fa15
   4722  fa15		       4c 61 f4 	      jmp	.__Start_Restart
   4723  fa18
   4724  fa18				  -	      if	(<*) > (<(*+7))
   4725  fa18				  -	      repeat	($100-<*)
   4726  fa18				  -	      .byte	0
   4727  fa18				  -	      repend
   4728  fa18					      endif
   4729  fa18				   playerL055_0
   4730  fa18		       e7		      .byte.b	%11100111
   4731  fa19		       24		      .byte.b	%00100100
   4732  fa1a		       24		      .byte.b	%00100100
   4733  fa1b		       99		      .byte.b	%10011001
   4734  fa1c		       5a		      .byte.b	%01011010
   4735  fa1d		       3c		      .byte.b	%00111100
   4736  fa1e		       18		      .byte.b	%00011000
   4737  fa1f		       ff		      .byte.b	%11111111
   4738  fa20				  -	      if	(<*) > (<(*+7))
   4739  fa20				  -	      repeat	($100-<*)
   4740  fa20				  -	      .byte	0
   4741  fa20				  -	      repend
   4742  fa20					      endif
   4743  fa20				   playerL056_1
   4744  fa20		       66		      .byte.b	%01100110
   4745  fa21		       24		      .byte.b	%00100100
   4746  fa22		       99		      .byte.b	%10011001
   4747  fa23		       bd		      .byte.b	%10111101
   4748  fa24		       7e		      .byte.b	%01111110
   4749  fa25		       18		      .byte.b	%00011000
   4750  fa26		       3c		      .byte.b	%00111100
   4751  fa27		       24		      .byte.b	%00100100
   4752  fa28					      if	ECHOFIRST
      1396 bytes of ROM space left
   4753  fa28					      echo	"    ",[(scoretable - *)]d , "bytes of ROM space left")
   4754  fa28					      endif
   4755  fa28		       00 01	   ECHOFIRST  =	1
   4756  fa28
   4757  fa28
   4758  fa28
   4759  fa28							; feel free to modify the score graphics - just keep each digit 8 high
   4760  fa28							; and keep the conditional compilation stuff intact
   4761  fa28				  -	      ifconst	ROM2k
   4762  fa28				  -	      ORG	$F7AC-8
   4763  fa28					      else
   4764  fa28				  -	      ifconst	bankswitch
   4765  fa28				  -	      if	bankswitch == 8
   4766  fa28				  -	      ORG	$2F94-bscode_length
   4767  fa28				  -	      RORG	$FF94-bscode_length
   4768  fa28				  -	      endif
   4769  fa28				  -	      if	bankswitch == 16
   4770  fa28				  -	      ORG	$4F94-bscode_length
   4771  fa28				  -	      RORG	$FF94-bscode_length
   4772  fa28				  -	      endif
   4773  fa28				  -	      if	bankswitch == 32
   4774  fa28				  -	      ORG	$8F94-bscode_length
   4775  fa28				  -	      RORG	$FF94-bscode_length
   4776  fa28				  -	      endif
   4777  fa28				  -	      if	bankswitch == 64
   4778  fa28				  -	      ORG	$10F80-bscode_length
   4779  fa28				  -	      RORG	$1FF80-bscode_length
   4780  fa28				  -	      endif
   4781  fa28					      else
   4782  ff9c					      ORG	$FF9C
   4783  ff9c					      endif
   4784  ff9c					      endif
   4785  ff9c
   4786  ff9c							; font equates
   4787  ff9c		       00 01	   .21stcentury =	1
   4788  ff9c		       00 02	   alarmclock =	2
   4789  ff9c		       00 03	   handwritten =	3
   4790  ff9c		       00 04	   interrupted =	4
   4791  ff9c		       00 05	   retroputer =	5
   4792  ff9c		       00 06	   whimsey    =	6
   4793  ff9c		       00 07	   tiny       =	7
   4794  ff9c
   4795  ff9c				   scoretable
   4796  ff9c
   4797  ff9c				  -	      ifconst	font
   4798  ff9c				  -	      if	font == .21stcentury
   4799  ff9c				  -	      include	"score_graphics.asm.21stcentury"
   4800  ff9c				  -	      endif
   4801  ff9c				  -	      if	font == alarmclock
   4802  ff9c				  -	      include	"score_graphics.asm.alarmclock"
   4803  ff9c				  -	      endif
   4804  ff9c				  -	      if	font == handwritten
   4805  ff9c				  -	      include	"score_graphics.asm.handwritten"
   4806  ff9c				  -	      endif
   4807  ff9c				  -	      if	font == interrupted
   4808  ff9c				  -	      include	"score_graphics.asm.interrupted"
   4809  ff9c				  -	      endif
   4810  ff9c				  -	      if	font == retroputer
   4811  ff9c				  -	      include	"score_graphics.asm.retroputer"
   4812  ff9c				  -	      endif
   4813  ff9c				  -	      if	font == whimsey
   4814  ff9c				  -	      include	"score_graphics.asm.whimsey"
   4815  ff9c				  -	      endif
   4816  ff9c				  -	      if	font == tiny
   4817  ff9c				  -	      include	"score_graphics.asm.tiny"
   4818  ff9c				  -	      endif
   4819  ff9c					      else		; default font
   4820  ff9c
   4821  ff9c		       3c		      .byte.b	%00111100
   4822  ff9d		       66		      .byte.b	%01100110
   4823  ff9e		       66		      .byte.b	%01100110
   4824  ff9f		       66		      .byte.b	%01100110
   4825  ffa0		       66		      .byte.b	%01100110
   4826  ffa1		       66		      .byte.b	%01100110
   4827  ffa2		       66		      .byte.b	%01100110
   4828  ffa3		       3c		      .byte.b	%00111100
   4829  ffa4
   4830  ffa4		       7e		      .byte.b	%01111110
   4831  ffa5		       18		      .byte.b	%00011000
   4832  ffa6		       18		      .byte.b	%00011000
   4833  ffa7		       18		      .byte.b	%00011000
   4834  ffa8		       18		      .byte.b	%00011000
   4835  ffa9		       38		      .byte.b	%00111000
   4836  ffaa		       18		      .byte.b	%00011000
   4837  ffab		       08		      .byte.b	%00001000
   4838  ffac
   4839  ffac		       7e		      .byte.b	%01111110
   4840  ffad		       60		      .byte.b	%01100000
   4841  ffae		       60		      .byte.b	%01100000
   4842  ffaf		       3c		      .byte.b	%00111100
   4843  ffb0		       06		      .byte.b	%00000110
   4844  ffb1		       06		      .byte.b	%00000110
   4845  ffb2		       46		      .byte.b	%01000110
   4846  ffb3		       3c		      .byte.b	%00111100
   4847  ffb4
   4848  ffb4		       3c		      .byte.b	%00111100
   4849  ffb5		       46		      .byte.b	%01000110
   4850  ffb6		       06		      .byte.b	%00000110
   4851  ffb7		       06		      .byte.b	%00000110
   4852  ffb8		       1c		      .byte.b	%00011100
   4853  ffb9		       06		      .byte.b	%00000110
   4854  ffba		       46		      .byte.b	%01000110
   4855  ffbb		       3c		      .byte.b	%00111100
   4856  ffbc
   4857  ffbc		       0c		      .byte.b	%00001100
   4858  ffbd		       0c		      .byte.b	%00001100
   4859  ffbe		       7e		      .byte.b	%01111110
   4860  ffbf		       4c		      .byte.b	%01001100
   4861  ffc0		       4c		      .byte.b	%01001100
   4862  ffc1		       2c		      .byte.b	%00101100
   4863  ffc2		       1c		      .byte.b	%00011100
   4864  ffc3		       0c		      .byte.b	%00001100
   4865  ffc4
   4866  ffc4		       3c		      .byte.b	%00111100
   4867  ffc5		       46		      .byte.b	%01000110
   4868  ffc6		       06		      .byte.b	%00000110
   4869  ffc7		       06		      .byte.b	%00000110
   4870  ffc8		       3c		      .byte.b	%00111100
   4871  ffc9		       60		      .byte.b	%01100000
   4872  ffca		       60		      .byte.b	%01100000
   4873  ffcb		       7e		      .byte.b	%01111110
   4874  ffcc
   4875  ffcc		       3c		      .byte.b	%00111100
   4876  ffcd		       66		      .byte.b	%01100110
   4877  ffce		       66		      .byte.b	%01100110
   4878  ffcf		       66		      .byte.b	%01100110
   4879  ffd0		       7c		      .byte.b	%01111100
   4880  ffd1		       60		      .byte.b	%01100000
   4881  ffd2		       62		      .byte.b	%01100010
   4882  ffd3		       3c		      .byte.b	%00111100
   4883  ffd4
   4884  ffd4		       30		      .byte.b	%00110000
   4885  ffd5		       30		      .byte.b	%00110000
   4886  ffd6		       30		      .byte.b	%00110000
   4887  ffd7		       18		      .byte.b	%00011000
   4888  ffd8		       0c		      .byte.b	%00001100
   4889  ffd9		       06		      .byte.b	%00000110
   4890  ffda		       42		      .byte.b	%01000010
   4891  ffdb		       3e		      .byte.b	%00111110
   4892  ffdc
   4893  ffdc		       3c		      .byte.b	%00111100
   4894  ffdd		       66		      .byte.b	%01100110
   4895  ffde		       66		      .byte.b	%01100110
   4896  ffdf		       66		      .byte.b	%01100110
   4897  ffe0		       3c		      .byte.b	%00111100
   4898  ffe1		       66		      .byte.b	%01100110
   4899  ffe2		       66		      .byte.b	%01100110
   4900  ffe3		       3c		      .byte.b	%00111100
   4901  ffe4
   4902  ffe4		       3c		      .byte.b	%00111100
   4903  ffe5		       46		      .byte.b	%01000110
   4904  ffe6		       06		      .byte.b	%00000110
   4905  ffe7		       3e		      .byte.b	%00111110
   4906  ffe8		       66		      .byte.b	%01100110
   4907  ffe9		       66		      .byte.b	%01100110
   4908  ffea		       66		      .byte.b	%01100110
   4909  ffeb		       3c		      .byte.b	%00111100
   4910  ffec
   4911  ffec					      ifnconst	DPC_kernel_options
   4912  ffec
   4913  ffec		       00		      .byte.b	%00000000
   4914  ffed		       00		      .byte.b	%00000000
   4915  ffee		       00		      .byte.b	%00000000
   4916  ffef		       00		      .byte.b	%00000000
   4917  fff0		       00		      .byte.b	%00000000
   4918  fff1		       00		      .byte.b	%00000000
   4919  fff2		       00		      .byte.b	%00000000
   4920  fff3		       00		      .byte.b	%00000000
   4921  fff4
   4922  fff4					      endif
   4923  fff4
   4924  fff4					      endif
   4925  fff4
   4926  fff4				  -	      ifconst	ROM2k
   4927  fff4				  -	      ORG	$F7FC
   4928  fff4					      else
   4929  fff4				  -	      ifconst	bankswitch
   4930  fff4				  -	      if	bankswitch == 8
   4931  fff4				  -	      ORG	$2FF4-bscode_length
   4932  fff4				  -	      RORG	$FFF4-bscode_length
   4933  fff4				  -	      endif
   4934  fff4				  -	      if	bankswitch == 16
   4935  fff4				  -	      ORG	$4FF4-bscode_length
   4936  fff4				  -	      RORG	$FFF4-bscode_length
   4937  fff4				  -	      endif
   4938  fff4				  -	      if	bankswitch == 32
   4939  fff4				  -	      ORG	$8FF4-bscode_length
   4940  fff4				  -	      RORG	$FFF4-bscode_length
   4941  fff4				  -	      endif
   4942  fff4				  -	      if	bankswitch == 64
   4943  fff4				  -	      ORG	$10FE0-bscode_length
   4944  fff4				  -	      RORG	$1FFE0-bscode_length
   4945  fff4				  -	      endif
   4946  fff4					      else
   4947  fffc					      ORG	$FFFC
   4948  fffc					      endif
   4949  fffc					      endif
   4950  fffc				  -	      ifconst	bankswitch
   4951  fffc				  -	      if	bankswitch == 8
   4952  fffc				  -	      ORG	$2FFC
   4953  fffc				  -	      RORG	$FFFC
   4954  fffc				  -	      endif
   4955  fffc				  -	      if	bankswitch == 16
   4956  fffc				  -	      ORG	$4FFC
   4957  fffc				  -	      RORG	$FFFC
   4958  fffc				  -	      endif
   4959  fffc				  -	      if	bankswitch == 32
   4960  fffc				  -	      ORG	$8FFC
   4961  fffc				  -	      RORG	$FFFC
   4962  fffc				  -	      endif
   4963  fffc				  -	      if	bankswitch == 64
   4964  fffc				  -	      ORG	$10FF0
   4965  fffc				  -	      RORG	$1FFF0
   4966  fffc				  -	      lda	$ffe0	; we use wasted space to assist stella with EF format auto-detection
   4967  fffc				  -	      ORG	$10FF8
   4968  fffc				  -	      RORG	$1FFF8
   4969  fffc				  -	      ifconst	superchip
   4970  fffc				  -	      .byte	"E","F","S","C"
   4971  fffc				  -	      else
   4972  fffc				  -	      .byte	"E","F","E","F"
   4973  fffc				  -	      endif
   4974  fffc				  -	      ORG	$10FFC
   4975  fffc				  -	      RORG	$1FFFC
   4976  fffc				  -	      endif
   4977  fffc					      else
   4978  fffc				  -	      ifconst	ROM2k
   4979  fffc				  -	      ORG	$F7FC
   4980  fffc					      else
   4981  fffc					      ORG	$FFFC
   4982  fffc					      endif
   4983  fffc					      endif
   4984  fffc		       00 f0		      .word.w	start
   4985  fffe		       00 f0		      .word.w	start
