0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sim_1/new/accum_t.sv,1693340184,systemVerilog,,,,accum_t,,uvm,,,,,,
C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/accum.sv,1693340268,systemVerilog,,C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sim_1/new/accum_t.sv,,accum,,uvm,,,,,,
C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/mux.sv,1693335720,systemVerilog,,C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/mux_t.sv,,mux,,uvm,,,,,,
C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/mux_t.sv,1693336292,systemVerilog,,,,mux_t,,uvm,,,,,,
