#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\va_math.vpi";
S_000001932e546510 .scope module, "tb_MIPS_Single_Cycle" "tb_MIPS_Single_Cycle" 2 12;
 .timescale -12 -12;
v000001932e59be20_0 .var "clk", 0 0;
v000001932e59d0e0_0 .var "cnt", 31 0;
v000001932e59b560_0 .var "rst_n", 0 0;
E_000001932e5482f0 .event negedge, v000001932e54e600_0;
S_000001932e525410 .scope module, "u_MIPS_Single_Cycle" "MIPS_Single_Cycle" 2 49, 3 1 0, S_000001932e546510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
L_000001932e51ec30 .functor AND 1, v000001932e54ee20_0, L_000001932e65a550, C4<1>, C4<1>;
L_000001932e51ed10 .functor BUFZ 32, L_000001932e51edf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001932e59b0d0_0 .net "ALUControl", 2 0, v000001932e54ef60_0;  1 drivers
v000001932e59b170_0 .net "ALUOp", 1 0, v000001932e54de80_0;  1 drivers
v000001932e599410_0 .net "ALUResult", 31 0, v000001932e54dca0_0;  1 drivers
v000001932e5994b0_0 .net "ALUSrc", 0 0, v000001932e54d520_0;  1 drivers
v000001932e599550_0 .net "Branch", 0 0, v000001932e54ee20_0;  1 drivers
v000001932e599eb0_0 .net "Instr", 31 0, L_000001932e59bc40;  1 drivers
v000001932e5995f0_0 .net "Jump", 0 0, v000001932e54f000_0;  1 drivers
v000001932e599730_0 .net "MemWrite", 0 0, v000001932e54d5c0_0;  1 drivers
v000001932e599c30_0 .net "MemtoReg", 0 0, v000001932e54d340_0;  1 drivers
v000001932e599d70_0 .net "PC", 31 0, v000001932e59a130_0;  1 drivers
v000001932e599f50_0 .net "PCSrc", 0 0, L_000001932e51ec30;  1 drivers
v000001932e59a090_0 .net "RD2", 31 0, L_000001932e51edf0;  1 drivers
v000001932e59c280_0 .net "ReadData", 31 0, v000001932e54e2e0_0;  1 drivers
v000001932e59c500_0 .net "RegDst", 0 0, v000001932e54d200_0;  1 drivers
v000001932e59cd20_0 .net "RegWrite", 0 0, v000001932e54da20_0;  1 drivers
v000001932e59bd80_0 .net "SignImm", 31 0, L_000001932e65aa50;  1 drivers
v000001932e59caa0_0 .net "SrcA", 31 0, L_000001932e51ed80;  1 drivers
v000001932e59cf00_0 .net "SrcB", 31 0, L_000001932e59c140;  1 drivers
v000001932e59c320_0 .net "WD3", 31 0, L_000001932e59b380;  1 drivers
v000001932e59d040_0 .net "WriteData", 31 0, L_000001932e51ed10;  1 drivers
v000001932e59b740_0 .net "WriteReg", 4 0, L_000001932e59cfa0;  1 drivers
v000001932e59cdc0_0 .net "Zero", 0 0, L_000001932e65a550;  1 drivers
v000001932e59cb40_0 .net *"_ivl_3", 4 0, L_000001932e59b7e0;  1 drivers
v000001932e59b2e0_0 .net *"_ivl_5", 4 0, L_000001932e59bec0;  1 drivers
v000001932e59ce60_0 .net "clk", 0 0, v000001932e59be20_0;  1 drivers
v000001932e59bce0_0 .net "rst_n", 0 0, v000001932e59b560_0;  1 drivers
L_000001932e59b7e0 .part L_000001932e59bc40, 11, 5;
L_000001932e59bec0 .part L_000001932e59bc40, 16, 5;
L_000001932e59cfa0 .functor MUXZ 5, L_000001932e59bec0, L_000001932e59b7e0, v000001932e54d200_0, C4<>;
L_000001932e59c140 .functor MUXZ 32, L_000001932e51edf0, L_000001932e65aa50, v000001932e54d520_0, C4<>;
L_000001932e59b380 .functor MUXZ 32, v000001932e54dca0_0, v000001932e54e2e0_0, v000001932e54d340_0, C4<>;
L_000001932e59b6a0 .part L_000001932e59bc40, 0, 26;
L_000001932e59c000 .part L_000001932e59bc40, 26, 6;
L_000001932e65aeb0 .part L_000001932e59bc40, 21, 5;
L_000001932e65be50 .part L_000001932e59bc40, 16, 5;
L_000001932e65bef0 .part L_000001932e59bc40, 0, 16;
L_000001932e65b270 .part L_000001932e59bc40, 0, 6;
S_000001932e5255a0 .scope module, "u_ALU" "ALU" 3 95, 4 1 0, S_000001932e525410;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001932e54dd40_0 .net "ALUControl", 2 0, v000001932e54ef60_0;  alias, 1 drivers
v000001932e54dca0_0 .var "ALUResult", 31 0;
v000001932e54ece0_0 .net "SrcA", 31 0, L_000001932e51ed80;  alias, 1 drivers
v000001932e54eec0_0 .net "SrcB", 31 0, L_000001932e59c140;  alias, 1 drivers
v000001932e54ed80_0 .net "Zero", 0 0, L_000001932e65a550;  alias, 1 drivers
L_000001932e6102c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001932e54d980_0 .net/2u *"_ivl_0", 31 0, L_000001932e6102c8;  1 drivers
v000001932e54dac0_0 .net *"_ivl_2", 0 0, L_000001932e65ad70;  1 drivers
L_000001932e610310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001932e54ec40_0 .net/2u *"_ivl_4", 0 0, L_000001932e610310;  1 drivers
L_000001932e610358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001932e54d480_0 .net/2u *"_ivl_6", 0 0, L_000001932e610358;  1 drivers
E_000001932e547930 .event anyedge, v000001932e54dd40_0, v000001932e54ece0_0, v000001932e54eec0_0;
L_000001932e65ad70 .cmp/ne 32, v000001932e54dca0_0, L_000001932e6102c8;
L_000001932e65a550 .functor MUXZ 1, L_000001932e610358, L_000001932e610310, L_000001932e65ad70, C4<>;
S_000001932e518150 .scope module, "u_ALU_Control_Unit" "ALU_Control_Unit" 3 89, 5 1 0, S_000001932e525410;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v000001932e54ef60_0 .var "ALUControl", 2 0;
v000001932e54d2a0_0 .net "ALUOp", 1 0, v000001932e54de80_0;  alias, 1 drivers
v000001932e54dde0_0 .net "Funct", 5 0, L_000001932e65b270;  1 drivers
E_000001932e547870 .event anyedge, v000001932e54d2a0_0, v000001932e54dde0_0;
S_000001932e5182e0 .scope module, "u_Control_Unit" "Control_Unit" 3 49, 6 1 0, S_000001932e525410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /INPUT 6 "Opcode";
v000001932e54de80_0 .var "ALUOp", 1 0;
v000001932e54d520_0 .var "ALUSrc", 0 0;
v000001932e54ee20_0 .var "Branch", 0 0;
v000001932e54f000_0 .var "Jump", 0 0;
v000001932e54d5c0_0 .var "MemWrite", 0 0;
v000001932e54d340_0 .var "MemtoReg", 0 0;
v000001932e54f0a0_0 .net "Opcode", 5 0, L_000001932e59c000;  1 drivers
v000001932e54d200_0 .var "RegDst", 0 0;
v000001932e54da20_0 .var "RegWrite", 0 0;
v000001932e54e600_0 .net "clk", 0 0, v000001932e59be20_0;  alias, 1 drivers
v000001932e54d3e0_0 .net "rst_n", 0 0, v000001932e59b560_0;  alias, 1 drivers
E_000001932e5478b0 .event anyedge, v000001932e54f0a0_0;
S_000001932e50eaf0 .scope module, "u_Data_Memory" "Data_Memory" 3 79, 7 1 0, S_000001932e525410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /OUTPUT 32 "RD";
v000001932e54d660_0 .net "A", 31 0, v000001932e54dca0_0;  alias, 1 drivers
v000001932e54d7a0 .array "DATA_MEM", 0 84, 31 0;
v000001932e54e2e0_0 .var "RD", 31 0;
v000001932e54df20_0 .net "WD", 31 0, L_000001932e51ed10;  alias, 1 drivers
v000001932e54d840_0 .net "WE", 0 0, v000001932e54d5c0_0;  alias, 1 drivers
v000001932e54d8e0_0 .net "clk", 0 0, v000001932e59be20_0;  alias, 1 drivers
v000001932e54dfc0_0 .var/i "fd", 31 0;
v000001932e54db60_0 .net "rst_n", 0 0, v000001932e59b560_0;  alias, 1 drivers
E_000001932e5477b0 .event posedge, v000001932e54e600_0;
v000001932e54d7a0_0 .array/port v000001932e54d7a0, 0;
v000001932e54d7a0_1 .array/port v000001932e54d7a0, 1;
v000001932e54d7a0_2 .array/port v000001932e54d7a0, 2;
E_000001932e548330/0 .event anyedge, v000001932e54dca0_0, v000001932e54d7a0_0, v000001932e54d7a0_1, v000001932e54d7a0_2;
v000001932e54d7a0_3 .array/port v000001932e54d7a0, 3;
v000001932e54d7a0_4 .array/port v000001932e54d7a0, 4;
v000001932e54d7a0_5 .array/port v000001932e54d7a0, 5;
v000001932e54d7a0_6 .array/port v000001932e54d7a0, 6;
E_000001932e548330/1 .event anyedge, v000001932e54d7a0_3, v000001932e54d7a0_4, v000001932e54d7a0_5, v000001932e54d7a0_6;
v000001932e54d7a0_7 .array/port v000001932e54d7a0, 7;
v000001932e54d7a0_8 .array/port v000001932e54d7a0, 8;
v000001932e54d7a0_9 .array/port v000001932e54d7a0, 9;
v000001932e54d7a0_10 .array/port v000001932e54d7a0, 10;
E_000001932e548330/2 .event anyedge, v000001932e54d7a0_7, v000001932e54d7a0_8, v000001932e54d7a0_9, v000001932e54d7a0_10;
v000001932e54d7a0_11 .array/port v000001932e54d7a0, 11;
v000001932e54d7a0_12 .array/port v000001932e54d7a0, 12;
v000001932e54d7a0_13 .array/port v000001932e54d7a0, 13;
v000001932e54d7a0_14 .array/port v000001932e54d7a0, 14;
E_000001932e548330/3 .event anyedge, v000001932e54d7a0_11, v000001932e54d7a0_12, v000001932e54d7a0_13, v000001932e54d7a0_14;
v000001932e54d7a0_15 .array/port v000001932e54d7a0, 15;
v000001932e54d7a0_16 .array/port v000001932e54d7a0, 16;
v000001932e54d7a0_17 .array/port v000001932e54d7a0, 17;
v000001932e54d7a0_18 .array/port v000001932e54d7a0, 18;
E_000001932e548330/4 .event anyedge, v000001932e54d7a0_15, v000001932e54d7a0_16, v000001932e54d7a0_17, v000001932e54d7a0_18;
v000001932e54d7a0_19 .array/port v000001932e54d7a0, 19;
v000001932e54d7a0_20 .array/port v000001932e54d7a0, 20;
v000001932e54d7a0_21 .array/port v000001932e54d7a0, 21;
v000001932e54d7a0_22 .array/port v000001932e54d7a0, 22;
E_000001932e548330/5 .event anyedge, v000001932e54d7a0_19, v000001932e54d7a0_20, v000001932e54d7a0_21, v000001932e54d7a0_22;
v000001932e54d7a0_23 .array/port v000001932e54d7a0, 23;
v000001932e54d7a0_24 .array/port v000001932e54d7a0, 24;
v000001932e54d7a0_25 .array/port v000001932e54d7a0, 25;
v000001932e54d7a0_26 .array/port v000001932e54d7a0, 26;
E_000001932e548330/6 .event anyedge, v000001932e54d7a0_23, v000001932e54d7a0_24, v000001932e54d7a0_25, v000001932e54d7a0_26;
v000001932e54d7a0_27 .array/port v000001932e54d7a0, 27;
v000001932e54d7a0_28 .array/port v000001932e54d7a0, 28;
v000001932e54d7a0_29 .array/port v000001932e54d7a0, 29;
v000001932e54d7a0_30 .array/port v000001932e54d7a0, 30;
E_000001932e548330/7 .event anyedge, v000001932e54d7a0_27, v000001932e54d7a0_28, v000001932e54d7a0_29, v000001932e54d7a0_30;
v000001932e54d7a0_31 .array/port v000001932e54d7a0, 31;
v000001932e54d7a0_32 .array/port v000001932e54d7a0, 32;
v000001932e54d7a0_33 .array/port v000001932e54d7a0, 33;
v000001932e54d7a0_34 .array/port v000001932e54d7a0, 34;
E_000001932e548330/8 .event anyedge, v000001932e54d7a0_31, v000001932e54d7a0_32, v000001932e54d7a0_33, v000001932e54d7a0_34;
v000001932e54d7a0_35 .array/port v000001932e54d7a0, 35;
v000001932e54d7a0_36 .array/port v000001932e54d7a0, 36;
v000001932e54d7a0_37 .array/port v000001932e54d7a0, 37;
v000001932e54d7a0_38 .array/port v000001932e54d7a0, 38;
E_000001932e548330/9 .event anyedge, v000001932e54d7a0_35, v000001932e54d7a0_36, v000001932e54d7a0_37, v000001932e54d7a0_38;
v000001932e54d7a0_39 .array/port v000001932e54d7a0, 39;
v000001932e54d7a0_40 .array/port v000001932e54d7a0, 40;
v000001932e54d7a0_41 .array/port v000001932e54d7a0, 41;
v000001932e54d7a0_42 .array/port v000001932e54d7a0, 42;
E_000001932e548330/10 .event anyedge, v000001932e54d7a0_39, v000001932e54d7a0_40, v000001932e54d7a0_41, v000001932e54d7a0_42;
v000001932e54d7a0_43 .array/port v000001932e54d7a0, 43;
v000001932e54d7a0_44 .array/port v000001932e54d7a0, 44;
v000001932e54d7a0_45 .array/port v000001932e54d7a0, 45;
v000001932e54d7a0_46 .array/port v000001932e54d7a0, 46;
E_000001932e548330/11 .event anyedge, v000001932e54d7a0_43, v000001932e54d7a0_44, v000001932e54d7a0_45, v000001932e54d7a0_46;
v000001932e54d7a0_47 .array/port v000001932e54d7a0, 47;
v000001932e54d7a0_48 .array/port v000001932e54d7a0, 48;
v000001932e54d7a0_49 .array/port v000001932e54d7a0, 49;
v000001932e54d7a0_50 .array/port v000001932e54d7a0, 50;
E_000001932e548330/12 .event anyedge, v000001932e54d7a0_47, v000001932e54d7a0_48, v000001932e54d7a0_49, v000001932e54d7a0_50;
v000001932e54d7a0_51 .array/port v000001932e54d7a0, 51;
v000001932e54d7a0_52 .array/port v000001932e54d7a0, 52;
v000001932e54d7a0_53 .array/port v000001932e54d7a0, 53;
v000001932e54d7a0_54 .array/port v000001932e54d7a0, 54;
E_000001932e548330/13 .event anyedge, v000001932e54d7a0_51, v000001932e54d7a0_52, v000001932e54d7a0_53, v000001932e54d7a0_54;
v000001932e54d7a0_55 .array/port v000001932e54d7a0, 55;
v000001932e54d7a0_56 .array/port v000001932e54d7a0, 56;
v000001932e54d7a0_57 .array/port v000001932e54d7a0, 57;
v000001932e54d7a0_58 .array/port v000001932e54d7a0, 58;
E_000001932e548330/14 .event anyedge, v000001932e54d7a0_55, v000001932e54d7a0_56, v000001932e54d7a0_57, v000001932e54d7a0_58;
v000001932e54d7a0_59 .array/port v000001932e54d7a0, 59;
v000001932e54d7a0_60 .array/port v000001932e54d7a0, 60;
v000001932e54d7a0_61 .array/port v000001932e54d7a0, 61;
v000001932e54d7a0_62 .array/port v000001932e54d7a0, 62;
E_000001932e548330/15 .event anyedge, v000001932e54d7a0_59, v000001932e54d7a0_60, v000001932e54d7a0_61, v000001932e54d7a0_62;
v000001932e54d7a0_63 .array/port v000001932e54d7a0, 63;
v000001932e54d7a0_64 .array/port v000001932e54d7a0, 64;
v000001932e54d7a0_65 .array/port v000001932e54d7a0, 65;
v000001932e54d7a0_66 .array/port v000001932e54d7a0, 66;
E_000001932e548330/16 .event anyedge, v000001932e54d7a0_63, v000001932e54d7a0_64, v000001932e54d7a0_65, v000001932e54d7a0_66;
v000001932e54d7a0_67 .array/port v000001932e54d7a0, 67;
v000001932e54d7a0_68 .array/port v000001932e54d7a0, 68;
v000001932e54d7a0_69 .array/port v000001932e54d7a0, 69;
v000001932e54d7a0_70 .array/port v000001932e54d7a0, 70;
E_000001932e548330/17 .event anyedge, v000001932e54d7a0_67, v000001932e54d7a0_68, v000001932e54d7a0_69, v000001932e54d7a0_70;
v000001932e54d7a0_71 .array/port v000001932e54d7a0, 71;
v000001932e54d7a0_72 .array/port v000001932e54d7a0, 72;
v000001932e54d7a0_73 .array/port v000001932e54d7a0, 73;
v000001932e54d7a0_74 .array/port v000001932e54d7a0, 74;
E_000001932e548330/18 .event anyedge, v000001932e54d7a0_71, v000001932e54d7a0_72, v000001932e54d7a0_73, v000001932e54d7a0_74;
v000001932e54d7a0_75 .array/port v000001932e54d7a0, 75;
v000001932e54d7a0_76 .array/port v000001932e54d7a0, 76;
v000001932e54d7a0_77 .array/port v000001932e54d7a0, 77;
v000001932e54d7a0_78 .array/port v000001932e54d7a0, 78;
E_000001932e548330/19 .event anyedge, v000001932e54d7a0_75, v000001932e54d7a0_76, v000001932e54d7a0_77, v000001932e54d7a0_78;
v000001932e54d7a0_79 .array/port v000001932e54d7a0, 79;
v000001932e54d7a0_80 .array/port v000001932e54d7a0, 80;
v000001932e54d7a0_81 .array/port v000001932e54d7a0, 81;
v000001932e54d7a0_82 .array/port v000001932e54d7a0, 82;
E_000001932e548330/20 .event anyedge, v000001932e54d7a0_79, v000001932e54d7a0_80, v000001932e54d7a0_81, v000001932e54d7a0_82;
v000001932e54d7a0_83 .array/port v000001932e54d7a0, 83;
v000001932e54d7a0_84 .array/port v000001932e54d7a0, 84;
E_000001932e548330/21 .event anyedge, v000001932e54d7a0_83, v000001932e54d7a0_84;
E_000001932e548330 .event/or E_000001932e548330/0, E_000001932e548330/1, E_000001932e548330/2, E_000001932e548330/3, E_000001932e548330/4, E_000001932e548330/5, E_000001932e548330/6, E_000001932e548330/7, E_000001932e548330/8, E_000001932e548330/9, E_000001932e548330/10, E_000001932e548330/11, E_000001932e548330/12, E_000001932e548330/13, E_000001932e548330/14, E_000001932e548330/15, E_000001932e548330/16, E_000001932e548330/17, E_000001932e548330/18, E_000001932e548330/19, E_000001932e548330/20, E_000001932e548330/21;
S_000001932e50a440 .scope module, "u_Imm_Sign_Extend" "Imm_Sign_Extend" 3 74, 8 1 0, S_000001932e525410;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "Immediate";
    .port_info 1 /OUTPUT 32 "SignImm";
v000001932e54dc00_0 .net "Immediate", 15 0, L_000001932e65bef0;  1 drivers
v000001932e54e060_0 .net "SignImm", 31 0, L_000001932e65aa50;  alias, 1 drivers
v000001932e54e100_0 .net *"_ivl_1", 0 0, L_000001932e65acd0;  1 drivers
v000001932e54e1a0_0 .net *"_ivl_2", 15 0, L_000001932e65b590;  1 drivers
L_000001932e65acd0 .part L_000001932e65bef0, 15, 1;
LS_000001932e65b590_0_0 .concat [ 1 1 1 1], L_000001932e65acd0, L_000001932e65acd0, L_000001932e65acd0, L_000001932e65acd0;
LS_000001932e65b590_0_4 .concat [ 1 1 1 1], L_000001932e65acd0, L_000001932e65acd0, L_000001932e65acd0, L_000001932e65acd0;
LS_000001932e65b590_0_8 .concat [ 1 1 1 1], L_000001932e65acd0, L_000001932e65acd0, L_000001932e65acd0, L_000001932e65acd0;
LS_000001932e65b590_0_12 .concat [ 1 1 1 1], L_000001932e65acd0, L_000001932e65acd0, L_000001932e65acd0, L_000001932e65acd0;
L_000001932e65b590 .concat [ 4 4 4 4], LS_000001932e65b590_0_0, LS_000001932e65b590_0_4, LS_000001932e65b590_0_8, LS_000001932e65b590_0_12;
L_000001932e65aa50 .concat [ 16 16 0 0], L_000001932e65bef0, L_000001932e65b590;
S_000001932e509450 .scope module, "u_Instr_Memory" "Instr_Memory" 3 44, 9 1 0, S_000001932e525410;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
v000001932e54e9c0_0 .net "A", 31 0, v000001932e59a130_0;  alias, 1 drivers
v000001932e54e240 .array "Instr_Reg", 0 71, 7 0;
v000001932e54e420_0 .net "RD", 31 0, L_000001932e59bc40;  alias, 1 drivers
v000001932e54e380_0 .net *"_ivl_0", 7 0, L_000001932e59b600;  1 drivers
v000001932e54e4c0_0 .net *"_ivl_10", 7 0, L_000001932e59bf60;  1 drivers
v000001932e54e560_0 .net *"_ivl_12", 7 0, L_000001932e59b920;  1 drivers
L_000001932e6101a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001932e54e6a0_0 .net/2u *"_ivl_14", 31 0, L_000001932e6101a8;  1 drivers
v000001932e54e920_0 .net *"_ivl_16", 31 0, L_000001932e59b9c0;  1 drivers
v000001932e54e740_0 .net *"_ivl_18", 7 0, L_000001932e59ba60;  1 drivers
v000001932e54e7e0_0 .net *"_ivl_2", 7 0, L_000001932e59b880;  1 drivers
v000001932e54eba0_0 .net *"_ivl_20", 7 0, L_000001932e59c780;  1 drivers
L_000001932e6101f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001932e54e880_0 .net/2u *"_ivl_22", 31 0, L_000001932e6101f0;  1 drivers
v000001932e54ea60_0 .net *"_ivl_24", 31 0, L_000001932e59bba0;  1 drivers
v000001932e4f2c20_0 .net *"_ivl_26", 7 0, L_000001932e59ca00;  1 drivers
v000001932e59a770_0 .net *"_ivl_4", 7 0, L_000001932e59c6e0;  1 drivers
L_000001932e610160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001932e599ff0_0 .net/2u *"_ivl_6", 31 0, L_000001932e610160;  1 drivers
v000001932e59a270_0 .net *"_ivl_8", 31 0, L_000001932e59cc80;  1 drivers
L_000001932e59b600 .array/port v000001932e54e240, v000001932e59a130_0;
L_000001932e59b880 .concat [ 8 0 0 0], L_000001932e59b600;
L_000001932e59c6e0 .array/port v000001932e54e240, L_000001932e59cc80;
L_000001932e59cc80 .arith/sum 32, v000001932e59a130_0, L_000001932e610160;
L_000001932e59bf60 .concat [ 8 0 0 0], L_000001932e59c6e0;
L_000001932e59b920 .array/port v000001932e54e240, L_000001932e59b9c0;
L_000001932e59b9c0 .arith/sum 32, v000001932e59a130_0, L_000001932e6101a8;
L_000001932e59ba60 .concat [ 8 0 0 0], L_000001932e59b920;
L_000001932e59c780 .array/port v000001932e54e240, L_000001932e59bba0;
L_000001932e59bba0 .arith/sum 32, v000001932e59a130_0, L_000001932e6101f0;
L_000001932e59ca00 .concat [ 8 0 0 0], L_000001932e59c780;
L_000001932e59bc40 .concat [ 8 8 8 8], L_000001932e59ca00, L_000001932e59ba60, L_000001932e59bf60, L_000001932e59b880;
S_000001932e5095e0 .scope module, "u_PC_Counter" "PC_Counter" 3 34, 10 1 0, S_000001932e525410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "Jump";
    .port_info 4 /INPUT 32 "SignImm";
    .port_info 5 /INPUT 26 "Jump_low_26Bit";
    .port_info 6 /OUTPUT 32 "PC";
v000001932e5999b0_0 .net "Jump", 0 0, v000001932e54f000_0;  alias, 1 drivers
v000001932e59a1d0_0 .net "Jump_low_26Bit", 25 0, L_000001932e59b6a0;  1 drivers
v000001932e59a130_0 .var "PC", 31 0;
v000001932e5992d0_0 .net "PCBranch", 31 0, L_000001932e59c8c0;  1 drivers
v000001932e59a310_0 .net "PCJump", 31 0, L_000001932e59c460;  1 drivers
v000001932e5997d0_0 .net "PCPlus4", 31 0, L_000001932e59c1e0;  1 drivers
v000001932e59adb0_0 .net "PCSrc", 0 0, L_000001932e51ec30;  alias, 1 drivers
v000001932e59a8b0_0 .net "PC_Next", 31 0, L_000001932e59b420;  1 drivers
v000001932e59abd0_0 .net "SignImm", 31 0, L_000001932e65aa50;  alias, 1 drivers
L_000001932e610088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001932e599e10_0 .net/2u *"_ivl_0", 31 0, L_000001932e610088;  1 drivers
v000001932e59ad10_0 .net *"_ivl_13", 3 0, L_000001932e59c3c0;  1 drivers
v000001932e599910_0 .net *"_ivl_14", 3 0, L_000001932e59b4c0;  1 drivers
v000001932e59b030_0 .net *"_ivl_16", 25 0, L_000001932e59bb00;  1 drivers
L_000001932e610118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001932e59a810_0 .net/2u *"_ivl_18", 1 0, L_000001932e610118;  1 drivers
v000001932e59a6d0_0 .net *"_ivl_22", 31 0, L_000001932e59c640;  1 drivers
v000001932e59a950_0 .net *"_ivl_4", 31 0, L_000001932e59c5a0;  1 drivers
v000001932e599370_0 .net *"_ivl_6", 29 0, L_000001932e59d180;  1 drivers
L_000001932e6100d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001932e599cd0_0 .net *"_ivl_8", 1 0, L_000001932e6100d0;  1 drivers
v000001932e59a9f0_0 .net "clk", 0 0, v000001932e59be20_0;  alias, 1 drivers
v000001932e59aa90_0 .net "rst_n", 0 0, v000001932e59b560_0;  alias, 1 drivers
L_000001932e59c1e0 .arith/sum 32, v000001932e59a130_0, L_000001932e610088;
L_000001932e59d180 .part L_000001932e65aa50, 0, 30;
L_000001932e59c5a0 .concat [ 2 30 0 0], L_000001932e6100d0, L_000001932e59d180;
L_000001932e59c8c0 .arith/sum 32, L_000001932e59c5a0, L_000001932e59c1e0;
L_000001932e59c3c0 .part L_000001932e59c1e0, 28, 4;
L_000001932e59b4c0 .concat [ 4 0 0 0], L_000001932e59c3c0;
L_000001932e59bb00 .concat [ 26 0 0 0], L_000001932e59b6a0;
L_000001932e59c460 .concat [ 2 26 4 0], L_000001932e610118, L_000001932e59bb00, L_000001932e59b4c0;
L_000001932e59c640 .functor MUXZ 32, L_000001932e59c1e0, L_000001932e59c8c0, L_000001932e51ec30, C4<>;
L_000001932e59b420 .functor MUXZ 32, L_000001932e59c640, L_000001932e59c460, v000001932e54f000_0, C4<>;
S_000001932e505b60 .scope module, "u_Reg_File" "Reg_File" 3 63, 11 1 0, S_000001932e525410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /INPUT 5 "A2";
    .port_info 3 /INPUT 5 "A3";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /OUTPUT 32 "RD1";
L_000001932e51ed80 .functor BUFZ 32, L_000001932e59c0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001932e51edf0 .functor BUFZ 32, L_000001932e59c960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001932e59ab30_0 .net "A1", 4 0, L_000001932e65aeb0;  1 drivers
v000001932e59ac70_0 .net "A2", 4 0, L_000001932e65be50;  1 drivers
v000001932e599690_0 .net "A3", 4 0, L_000001932e59cfa0;  alias, 1 drivers
v000001932e599870_0 .net "RD1", 31 0, L_000001932e51ed80;  alias, 1 drivers
v000001932e59a630_0 .net "RD2", 31 0, L_000001932e51edf0;  alias, 1 drivers
v000001932e599a50 .array "ROM", 0 31, 31 0;
v000001932e59a450_0 .net "RegWrite", 0 0, v000001932e54da20_0;  alias, 1 drivers
v000001932e59a4f0_0 .net "WD3", 31 0, L_000001932e59b380;  alias, 1 drivers
v000001932e59af90_0 .net *"_ivl_0", 31 0, L_000001932e59c0a0;  1 drivers
v000001932e599af0_0 .net *"_ivl_10", 6 0, L_000001932e59cbe0;  1 drivers
L_000001932e610280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001932e59ae50_0 .net *"_ivl_13", 1 0, L_000001932e610280;  1 drivers
v000001932e59a3b0_0 .net *"_ivl_2", 6 0, L_000001932e59c820;  1 drivers
L_000001932e610238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001932e599b90_0 .net *"_ivl_5", 1 0, L_000001932e610238;  1 drivers
v000001932e59a590_0 .net *"_ivl_8", 31 0, L_000001932e59c960;  1 drivers
v000001932e59aef0_0 .net "clk", 0 0, v000001932e59be20_0;  alias, 1 drivers
L_000001932e59c0a0 .array/port v000001932e599a50, L_000001932e59c820;
L_000001932e59c820 .concat [ 5 2 0 0], L_000001932e65aeb0, L_000001932e610238;
L_000001932e59c960 .array/port v000001932e599a50, L_000001932e59cbe0;
L_000001932e59cbe0 .concat [ 5 2 0 0], L_000001932e65be50, L_000001932e610280;
    .scope S_000001932e5095e0;
T_0 ;
    %wait E_000001932e5477b0;
    %load/vec4 v000001932e59aa90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001932e59a130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001932e59a8b0_0;
    %assign/vec4 v000001932e59a130_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001932e509450;
T_1 ;
    %vpi_call 9 11 "$readmemh", "./memfile.dat", v000001932e54e240, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001000111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001932e5182e0;
T_2 ;
    %wait E_000001932e5478b0;
    %load/vec4 v000001932e54f0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54da20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d340_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001932e54de80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54f000_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d340_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001932e54de80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54f000_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54ee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54d5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54d340_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001932e54de80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54f000_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54d340_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001932e54de80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54f000_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d340_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001932e54de80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54f000_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932e54d340_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001932e54de80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932e54f000_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001932e505b60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001932e505b60;
T_4 ;
    %wait E_000001932e5477b0;
    %load/vec4 v000001932e59a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001932e59a4f0_0;
    %load/vec4 v000001932e599690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e599a50, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001932e50eaf0;
T_5 ;
    %wait E_000001932e548330;
    %ix/getv 4, v000001932e54d660_0;
    %load/vec4a v000001932e54d7a0, 4;
    %store/vec4 v000001932e54e2e0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001932e50eaf0;
T_6 ;
    %vpi_func 7 22 "$fopen" 32, "./MEM_Data.txt", "w" {0 0 0};
    %store/vec4 v000001932e54dfc0_0, 0, 32;
    %delay 500, 0;
    %vpi_call 7 24 "$fclose", v000001932e54dfc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001932e50eaf0;
T_7 ;
    %wait E_000001932e5477b0;
    %load/vec4 v000001932e54d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001932e54df20_0;
    %ix/getv 3, v000001932e54d660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001932e54d7a0, 0, 4;
    %vpi_call 7 30 "$fdisplay", v000001932e54dfc0_0, "The Write Address A is %h", v000001932e54d660_0 {0 0 0};
    %vpi_call 7 31 "$fdisplay", v000001932e54dfc0_0, "DATA_MEM[A] is %h", v000001932e54df20_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001932e518150;
T_8 ;
    %wait E_000001932e547870;
    %load/vec4 v000001932e54d2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001932e54ef60_0, 0, 3;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001932e54dde0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001932e54ef60_0, 0, 3;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001932e54ef60_0, 0, 3;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001932e54ef60_0, 0, 3;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001932e54ef60_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001932e54ef60_0, 0, 3;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001932e54ef60_0, 0, 3;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001932e5255a0;
T_9 ;
    %wait E_000001932e547930;
    %load/vec4 v000001932e54dd40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v000001932e54ece0_0;
    %load/vec4 v000001932e54eec0_0;
    %add;
    %store/vec4 v000001932e54dca0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v000001932e54ece0_0;
    %load/vec4 v000001932e54eec0_0;
    %sub;
    %store/vec4 v000001932e54dca0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000001932e54ece0_0;
    %load/vec4 v000001932e54eec0_0;
    %and;
    %store/vec4 v000001932e54dca0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v000001932e54ece0_0;
    %load/vec4 v000001932e54eec0_0;
    %or;
    %store/vec4 v000001932e54dca0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v000001932e54ece0_0;
    %load/vec4 v000001932e54eec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.8, 8;
T_9.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.8, 8;
 ; End of false expr.
    %blend;
T_9.8;
    %store/vec4 v000001932e54dca0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001932e546510;
T_10 ;
    %vpi_call 2 19 "$dumpfile", "MIPS_wave.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001932e546510 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001932e546510;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001932e59be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001932e59b560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001932e59d0e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001932e59be20_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001932e59be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001932e59b560_0, 0;
T_11.0 ;
    %delay 10, 0;
    %load/vec4 v000001932e59be20_0;
    %inv;
    %assign/vec4 v000001932e59be20_0, 0;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001932e546510;
T_12 ;
    %wait E_000001932e5482f0;
    %load/vec4 v000001932e59d0e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001932e59d0e0_0, 0;
    %load/vec4 v000001932e59d0e0_0;
    %cmpi/u 17, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.0, 5;
    %vpi_call 2 44 "$stop" {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_MIPS_Single_Cycle.v";
    "./MIPS_Single_Cycle.v";
    "./ALU.v";
    "./ALU_Control_Unit.v";
    "./Control_Unit.v";
    "./Data_Memory.v";
    "./Imm_Sign_Extend.v";
    "./Instr_Memory.v";
    "./PC_Counter.v";
    "./Reg_File.v";
