*Day Two*

openlane configuration
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/31cfe1ad-a3f6-4a7c-984b-0bd0af9178f9)

README.md file
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/d0cd2532-478f-4931-a369-bd58ef2d6589)

floorplan.tcl
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/99b4e31a-84f7-41da-a073-6cbe8d7f51a1)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/24416ab2-899d-42b0-a907-7fcd8532e1d6)


config.tcl
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/6af49127-c761-4840-a794-2c45bb88649c)

run_floorplan

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/94001196-8261-4dd8-960f-92f36f59faca)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/6613af7b-6b48-43eb-8020-1225aaabb715)

ioplacer.log file open
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/395e238c-0017-4470-9b65-3599827a2927)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/bee9f91f-d17c-4710-993c-8ecc8b4e51a7)



![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/04773f0d-00cb-4858-9d82-3e99986831ea)
.def file open

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/1e5835cd-c2bf-4740-bdfb-6ebf47b8b9a9)


