_defs
{
    //
    // Define packages supported by PGC2K
   
    string enum DEVICE_PACKAGES { "BG256" };

    // Speed grade. Both packages have the same speed grade.
    string enum DEVICE_SPEEDGRADE { "-6", "-5", "-4" };

    //
    // Define top-level arch size. Although there are various tiles in Viper, all tiles
    // have the same site layout.
    

  //  const string DEVICE = "PG2L25H";
    
    const unsigned int NUM_TILE_X = 47;
    const unsigned int NUM_TILE_Y = 103;
    const unsigned int NUM_REGION = 2;
    const unsigned int L_REGION[] = {[0:1]};

    const unsigned int L_TILES_Y_D[] = {[0:24]};
    const unsigned int L_TILES_Y_U[] = {[26:50]};


    //Define the IDCODE_TILE
    //
    const unsigned int IDCODE_TILE_X = 22;
    const unsigned int IDCODE_TILE_Y = NUM_TILE_Y - 1;

    //Define the ESD_TILE
    //
    const unsigned int ESD_TILE_X = 22;
    const unsigned int ESD_TILE_Y = NUM_TILE_Y - 2;

    //Define the CRAM_CTRL_25H_TILE
    //
    const unsigned int CRAM_CTRL_TILE_X = 22;
    const unsigned int CRAM_CTRL_TILE_Y = 0;

    //Define the USCM_TILE
    //
    const unsigned int USCM_TILE_X = 25;
    const unsigned int USCM_TILE_Y = 0;
    const unsigned int LOC_USCM_REGION = 0;

    //Define the PCIE_TILE
    //
    const unsigned int PCIE_TILE_X = 36;
    const unsigned int PCIE_TILE_Y = 0;
    const unsigned int LOC_PCIE_REGION = 1;

    //Define the HSSTLP_TILE
    //
    const unsigned int HSST_TILE_X = 44;
    const unsigned int HSST_TILE_Y = 0;
    const unsigned int LOC_HSST_REGION = 1;

    //Define the ADC_TILE
    //
    const unsigned int ADC_TILE_X = 12;
    const unsigned int ADC_TILE_Y = 0;
    const unsigned int LOC_ADC_REGION = 1;

    //Define the CCS_TILE
    //
    const unsigned int CCS_TILE_X = 12;
    const unsigned int CCS_TILE_Y = 0;
    const unsigned int LOC_CCS_REGION = 0;

    //Define the SRBCCSDRV_TILE
    //
    const unsigned int SRBCCSDRV_TILE_X = 12;
    const unsigned int L_SRBCCSDRV_TILES_Y[] = {[0:24],[26:50]};

    //Define the IOCK_TILE
    //
    const unsigned int L_IOCK_TILES_X_R1[] = {1};
    const unsigned int L_IOCK_TILES_X_R0[] = {1,44};
    const unsigned int IOCK_TILE_Y = 25;

    const unsigned int IOCK_TILE_X_L = 1;
    const unsigned int IOCK_TILE_X_R = 44;

    //Define the CKEB_TILE
    //
    const unsigned int L_CKEB_TILES_X[] = {3,5,7,9,11,24,26,28,30,32,34,36,38,40,42,43};
    const unsigned int L_CKEB2_TILES_X[] = {10,33};
    const unsigned int CKEB_TILE_Y = 25;

    const unsigned int CKEB2_TILE_X_L = 10;
    const unsigned int CKEB2_TILE_X_R = 33;

    const unsigned int L_CKEB_TILES_X_L[] = {3,5,7,9,11,24};                  //left & right site of CKEB was defined based USCM_TILE_X;
    const unsigned int L_CKEB_TILES_X_R[] = {26,28,30,32,34,36,38,40,42,43};

    //Define the IOLHR_TILE
    //
    const unsigned int L_IOL_TILES_X_R1[] = {2};
    const unsigned int L_IOL_TILES_X_R0[] = {2,44};
    const unsigned int L_IOL_TILES_Y[] = {[0:24],[26:50]};

    //Define the PLL_TILE
    //
    const unsigned int L_PLL_TILES_X_R1[] = {1};
    const unsigned int L_PLL_TILES_X_R0[] = {1,45};
    const unsigned int GPLL_TILE_Y = 26;
    const unsigned int PPLL_TILE_Y = 0;

    //Define the IOBHR_TILE
    //
    const unsigned int L_IOB_TILES_X_R1[] = {0};
    const unsigned int L_IOB_TILES_X_R0[] = {0,46};
    const unsigned int IOB_TILE_Y = 0;

    //Define the DRM_TILE
    //
    const unsigned int L_DRM_TILES_X_R1_U[] = {6,33,37};
    const unsigned int L_DRM_TILES_X_R1_D[] = {6,33};
    const unsigned int L_DRM_TILES_X_R0[] = {6,33,37};
    const unsigned int L_DRM_TILES_Y[] = {0,5,10,15,20,26,31,36,41,46};

    //Define the APM_TILE
    //
    const unsigned int L_APM_TILES_X[] = {10,28};
    const unsigned int L_APM_TILES_Y[] = {0,5,10,15,20,26,31,36,41,46};

    //Define the SRB_TILE
    //
    const unsigned int L_SRB_TILES_X_R1_U[] = {2,6,10,23,25,28,33,37,44};
    const unsigned int L_SRB_TILES_X_R1_D[] = {2,6,10,23,25,28,33,36,39,44};
    const unsigned int L_SRB_TILES_X_R0[] = {2,6,10,23,25,28,33,37,44};
    const unsigned int L_SRB_TILES_Y[] = {[0:24],[26:50]};

    const unsigned int BLANK_SRB_TILE_X = 23;       //logic x site of CCS_TILE & ADC_TILE

    //Define the CLM_TILE
    //
    const unsigned int L_CLMA_TILES_X_R1_U[] = {3,7,11,27,30,34,36,39,43};
    const unsigned int L_CLMA_TILES_X_R1_D[] = {3,7,11,27,30,34,43};
    const unsigned int L_CLMA_TILES_X_R0[] = {3,7,11,27,30,34,36,39,43};
    
    const unsigned int L_CLMS_TILES_X_R1_U[] = {[4:5],[8:9],24,26,29,[31:32],35,38,[40:42]};
    const unsigned int L_CLMS_TILES_X_R1_D[] = {[4:5],[8:9],24,26,29,[31:32],35,[40:42]};
    const unsigned int L_CLMS_TILES_X_R0[] = {[4:5],[8:9],24,26,29,[31:32],35,38,[40:42]};

    const unsigned int CLMS_TILE_X_L = 9;
    const unsigned int CLMS_TILE_X_R = 24; //nearst x_clms to CRAM_CTRL_TILE
    
    const unsigned int L_CLM_TILES_Y[] = {[0:24],[26:50]};

    //Define the CRAMSL_TILE
    //{[4:5],[7:9],11,24,[26:27],[29:32],[34:36],[38:43]}
    const unsigned int L_CRAMSL0_TILES_X_R1[] = {[4:5],[7:9],11,24,[26:27],[29:32],[34:36],[38:43]};
    const unsigned int L_CRAMSL0_TILES_X_R0[] = {[4:5],[7:9],11,24,[26:27],[29:32],[34:36],[38:42]};
    const unsigned int L_CRAMSL1_TILES_X[] = {10,28};
    const unsigned int L_CRAMSL3_TILES_X[] = {6,33,37};
    const unsigned int CRAMSL_TILE_Y = 25;

    //Define the CRAM_CTRL_WRENHAN_TILE
    //
    const unsigned int L_WRENHAN_TILES_X_R1[] = {3,5,7,9,11,24,26,28,30,32,34,36,40,42,43};
    const unsigned int L_WRENHAN_TILES_X_R0[] = {3,5,7,9,11,24,26,28,30,32,34,36,38,40,42,43};

    const unsigned int WRENHAN1_TILE_X = 38;
    const unsigned int LOC_WRENHAN1_REGION = 1;
    
    const unsigned int WRENHAN_TILE_Y = 25;
       
     
}; // end of package pg2l25h_defs

