{
  "module_name": "hwmgr_ppt.h",
  "hash_id": "5081d50c578456a516fbe3937d1398794fbd7a8d08b0cf6bbcbe3da47f606705",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/hwmgr/hwmgr_ppt.h",
  "human_readable_source": " \n\n#ifndef PP_HWMGR_PPT_H\n#define PP_HWMGR_PPT_H\n\n#include \"hardwaremanager.h\"\n#include \"smumgr.h\"\n#include \"atom-types.h\"\n\nstruct phm_ppt_v1_clock_voltage_dependency_record {\n\tuint32_t clk;\n\tuint8_t  vddInd;\n\tuint8_t  vddciInd;\n\tuint8_t  mvddInd;\n\tuint16_t vdd_offset;\n\tuint16_t vddc;\n\tuint16_t vddgfx;\n\tuint16_t vddci;\n\tuint16_t mvdd;\n\tuint8_t  phases;\n\tuint8_t  cks_enable;\n\tuint8_t  cks_voffset;\n\tuint32_t sclk_offset;\n};\n\ntypedef struct phm_ppt_v1_clock_voltage_dependency_record phm_ppt_v1_clock_voltage_dependency_record;\n\nstruct phm_ppt_v1_clock_voltage_dependency_table {\n\tuint32_t count;                                             \n\tphm_ppt_v1_clock_voltage_dependency_record entries[];\t    \n};\n\ntypedef struct phm_ppt_v1_clock_voltage_dependency_table phm_ppt_v1_clock_voltage_dependency_table;\n\n\n \nstruct phm_ppt_v1_mm_clock_voltage_dependency_record {\n\tuint32_t  dclk;                                               \n\tuint32_t  vclk;                                               \n\tuint32_t  eclk;                                               \n\tuint32_t  aclk;                                               \n\tuint32_t  samclock;                                           \n\tuint8_t\tvddcInd;\n\tuint16_t vddgfx_offset;\n\tuint16_t vddc;\n\tuint16_t vddgfx;\n\tuint8_t phases;\n};\ntypedef struct phm_ppt_v1_mm_clock_voltage_dependency_record phm_ppt_v1_mm_clock_voltage_dependency_record;\n\nstruct phm_ppt_v1_mm_clock_voltage_dependency_table {\n\tuint32_t count;\t\t\t\t\t\t\t\t\t\t\t\t\t \n\tphm_ppt_v1_mm_clock_voltage_dependency_record entries[];\t\t \n};\ntypedef struct phm_ppt_v1_mm_clock_voltage_dependency_table phm_ppt_v1_mm_clock_voltage_dependency_table;\n\nstruct phm_ppt_v1_voltage_lookup_record {\n\tuint16_t us_calculated;\n\tuint16_t us_vdd;\t\t\t\t\t\t\t\t\t\t\t\t \n\tuint16_t us_cac_low;\n\tuint16_t us_cac_mid;\n\tuint16_t us_cac_high;\n};\ntypedef struct phm_ppt_v1_voltage_lookup_record phm_ppt_v1_voltage_lookup_record;\n\nstruct phm_ppt_v1_voltage_lookup_table {\n\tuint32_t count;\n\tphm_ppt_v1_voltage_lookup_record entries[];     \n};\ntypedef struct phm_ppt_v1_voltage_lookup_table phm_ppt_v1_voltage_lookup_table;\n\n \n\nstruct phm_ppt_v1_pcie_record {\n\tuint8_t gen_speed;\n\tuint8_t lane_width;\n\tuint16_t usreserved;\n\tuint16_t reserved;\n\tuint32_t pcie_sclk;\n};\ntypedef struct phm_ppt_v1_pcie_record phm_ppt_v1_pcie_record;\n\nstruct phm_ppt_v1_pcie_table {\n\tuint32_t count;                                             \n\tphm_ppt_v1_pcie_record entries[];\t\t\t    \n};\ntypedef struct phm_ppt_v1_pcie_table phm_ppt_v1_pcie_table;\n\nstruct phm_ppt_v1_gpio_table {\n\tuint8_t vrhot_triggered_sclk_dpm_index;            \n};\ntypedef struct phm_ppt_v1_gpio_table phm_ppt_v1_gpio_table;\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}