/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:22.4, Verify behaviour of any port.check(receive) with assignment in case of unsuccessful match in standalone statement
 ** @verdict  pass accept, ttcn3verdict:pass
 *****************************************************************/
module Sem_2204_the_check_operation_016 {

	type integer address;
	
	type port P message {
		inout integer;
	} with {extension "internal"}
	
    type component GeneralComp {
		port P p1, p2;
		var address v_addr;
	}

	altstep a() runs on GeneralComp {
		[] any port.receive { 
			if (not isbound(v_addr)) { setverdict(pass, "As expected, the check operation didn't match"); }
			else { setverdict(fail, "The address value should still be undefined at this point"); }
			stop;
		}
	}
	testcase TC_Sem_2204_the_check_operation_016() runs on GeneralComp {
		activate(a());
		p2.send(integer:1) to 80;
        any port.check(receive(integer:(100..200)) from address:(20..100) -> sender v_addr);
		setverdict(fail, "Incorrect match");
    }

    control {
        execute(TC_Sem_2204_the_check_operation_016(), 5.0);
    }
}
