@W: FA239 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":610:4:610:7|ROM _zz_3_ (in view: work.FlashXpi(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":610:4:610:7|ROM _zz_3_ (in view: work.FlashXpi(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX107 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":5603:24:5603:33|RAM system_ram.ram_symbol3_1[7:0] (in view: work.Igloo2Perf(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":5603:24:5603:33|RAM system_ram.ram_symbol2_1[7:0] (in view: work.Igloo2Perf(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":5603:24:5603:33|RAM system_ram.ram_symbol1_1[7:0] (in view: work.Igloo2Perf(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":5603:24:5603:33|RAM system_ram.ram_symbol0_1[7:0] (in view: work.Igloo2Perf(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":6010:2:6010:7|Register bit _zz_17_[1] (in view view:work.Igloo2Perf(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":6010:2:6010:7|Register bit _zz_17_[0] (in view view:work.Igloo2Perf(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":2112:2:2112:7|RAM IBusSimplePlugin_predictor_history[54:25] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":2112:2:2112:7|RAM IBusSimplePlugin_predictor_history[22:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":2124:2:2124:7|RAM RegFilePlugin_regFile_1[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":2124:2:2124:7|RAM RegFilePlugin_regFile[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4329:2:4329:7|Register bit IBusSimplePlugin_fetchPc_pcReg[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4329:2:4329:7|Register bit IBusSimplePlugin_fetchPc_pcReg[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit _zz_119_[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit _zz_119_[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit _zz_121_[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit _zz_121_[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit decode_to_execute_PC[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit decode_to_execute_PC[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit execute_to_memory_PC[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit execute_to_memory_PC[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit memory_to_writeBack_PC[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4571:2:4571:7|Register bit memory_to_writeBack_PC[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\pro\hdl\riscvsoftcorecontest\hardware\netlist\igloo2perfcreative.v":4329:2:4329:7|Removing instance soc.system_cpu._zz_150_ because it is equivalent to instance soc.system_flashXip.fsm_stateReg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"d:\pro\hdl\riscvsoftcorecontest\hardware\synthesis\igloo2perfcreative\libero\component\work\ccc1\ccc1_0\ccc1_ccc1_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
