<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1177' type='unsigned int llvm::PSetIterator::getWeight() const'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='58' u='c' c='_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='72' u='c' c='_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='146' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='657' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='657' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='126' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1759' u='c' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1769' u='c' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1921' u='c' c='_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1923' u='c' c='_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_'/>
