/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _USB2_CONFIG_ESRS_H_
#define _USB2_CONFIG_ESRS_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: usb2_phy_config_esr                       */
/* Source filename: usb2_config_esrs.csr, line: 105                        */
/* Register: usb2_phy_config_esr.config_fsel                               */
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_ADDRESS 0x0u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_BYTE_ADDRESS 0x0u
/* Register: usb2_phy_config_esr.config_refclksel                          */
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_ADDRESS 0x4u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_BYTE_ADDRESS 0x4u
/* Register: usb2_phy_config_esr.config_pllitune                           */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_ADDRESS 0x8u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_BYTE_ADDRESS 0x8u
/* Register: usb2_phy_config_esr.config_pllptune                           */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_ADDRESS 0xcu
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_BYTE_ADDRESS 0xcu
/* Register: usb2_phy_config_esr.config_pllbtune                           */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_ADDRESS 0x10u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_BYTE_ADDRESS 0x10u
/* Register: usb2_phy_config_esr.config_compdistune                        */
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_ADDRESS 0x14u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_BYTE_ADDRESS 0x14u
/* Register: usb2_phy_config_esr.config_sqrxtune                           */
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_ADDRESS 0x18u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_BYTE_ADDRESS 0x18u
/* Register: usb2_phy_config_esr.config_vdatreftune                        */
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_ADDRESS 0x1cu
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_BYTE_ADDRESS 0x1cu
/* Register: usb2_phy_config_esr.config_otgtune                            */
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_ADDRESS 0x20u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_BYTE_ADDRESS 0x20u
/* Register: usb2_phy_config_esr.config_txhsxvtune                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_ADDRESS 0x24u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_BYTE_ADDRESS 0x24u
/* Register: usb2_phy_config_esr.config_txfslstune                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_ADDRESS 0x28u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_BYTE_ADDRESS 0x28u
/* Register: usb2_phy_config_esr.config_txvreftune                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_ADDRESS 0x2cu
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_BYTE_ADDRESS 0x2cu
/* Register: usb2_phy_config_esr.config_txrisetune                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_ADDRESS 0x30u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_BYTE_ADDRESS 0x30u
/* Register: usb2_phy_config_esr.config_txrestune                          */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_ADDRESS 0x34u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_BYTE_ADDRESS 0x34u
/* Register: usb2_phy_config_esr.config_txpreempamptune                    */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_ADDRESS 0x38u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_BYTE_ADDRESS 0x38u
/* Register: usb2_phy_config_esr.config_txpreemppulsetune                  */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_ADDRESS 0x3cu
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_BYTE_ADDRESS 0x3cu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: usb2_phy_config_esr                                    */
/* Addressmap template: usb2_phy_config_esr                                */
/* Source filename: usb2_config_esrs.csr, line: 5                          */
#define USB2_PHY_CONFIG_ESR_SIZE 0x40u
#define USB2_PHY_CONFIG_ESR_BYTE_SIZE 0x40u
/* Register member: usb2_phy_config_esr.config_fsel                        */
/* Register type referenced: usb2_phy_config_esr::config_fsel              */
/* Register template referenced: usb2_phy_config_esr::config_fsel          */
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_OFFSET 0x0u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_BYTE_OFFSET 0x0u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_RESET_VALUE 0x00000002ul
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_WRITE_MASK 0x00000007ul
/* Register member: usb2_phy_config_esr.config_refclksel                   */
/* Register type referenced: usb2_phy_config_esr::config_refclksel         */
/* Register template referenced: usb2_phy_config_esr::config_refclksel     */
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_OFFSET 0x4u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_BYTE_OFFSET 0x4u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_RESET_VALUE 0x00000002ul
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_WRITE_MASK 0x00000003ul
/* Register member: usb2_phy_config_esr.config_pllitune                    */
/* Register type referenced: usb2_phy_config_esr::config_pllitune          */
/* Register template referenced: usb2_phy_config_esr::config_pllitune      */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_OFFSET 0x8u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_BYTE_OFFSET 0x8u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_RESET_VALUE 0x00000000ul
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_WRITE_MASK 0x00000003ul
/* Register member: usb2_phy_config_esr.config_pllptune                    */
/* Register type referenced: usb2_phy_config_esr::config_pllptune          */
/* Register template referenced: usb2_phy_config_esr::config_pllptune      */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_OFFSET 0xcu
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_BYTE_OFFSET 0xcu
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_RESET_VALUE 0x0000000cul
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_WRITE_MASK 0x0000000ful
/* Register member: usb2_phy_config_esr.config_pllbtune                    */
/* Register type referenced: usb2_phy_config_esr::config_pllbtune          */
/* Register template referenced: usb2_phy_config_esr::config_pllbtune      */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_OFFSET 0x10u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_BYTE_OFFSET 0x10u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_RESET_VALUE 0x00000001ul
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_WRITE_MASK 0x00000001ul
/* Register member: usb2_phy_config_esr.config_compdistune                 */
/* Register type referenced: usb2_phy_config_esr::config_compdistune       */
/* Register template referenced: usb2_phy_config_esr::config_compdistune   */
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_OFFSET 0x14u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_BYTE_OFFSET 0x14u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_RESET_VALUE 0x00000001ul
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_WRITE_MASK 0x00000007ul
/* Register member: usb2_phy_config_esr.config_sqrxtune                    */
/* Register type referenced: usb2_phy_config_esr::config_sqrxtune          */
/* Register template referenced: usb2_phy_config_esr::config_sqrxtune      */
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_OFFSET 0x18u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_BYTE_OFFSET 0x18u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_RESET_VALUE 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_WRITE_MASK 0x00000007ul
/* Register member: usb2_phy_config_esr.config_vdatreftune                 */
/* Register type referenced: usb2_phy_config_esr::config_vdatreftune       */
/* Register template referenced: usb2_phy_config_esr::config_vdatreftune   */
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_OFFSET 0x1cu
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_BYTE_OFFSET 0x1cu
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_RESET_VALUE 0x00000001ul
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_WRITE_MASK 0x00000003ul
/* Register member: usb2_phy_config_esr.config_otgtune                     */
/* Register type referenced: usb2_phy_config_esr::config_otgtune           */
/* Register template referenced: usb2_phy_config_esr::config_otgtune       */
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_OFFSET 0x20u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_BYTE_OFFSET 0x20u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_RESET_VALUE 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_WRITE_MASK 0x00000007ul
/* Register member: usb2_phy_config_esr.config_txhsxvtune                  */
/* Register type referenced: usb2_phy_config_esr::config_txhsxvtune        */
/* Register template referenced: usb2_phy_config_esr::config_txhsxvtune    */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_OFFSET 0x24u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_BYTE_OFFSET 0x24u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_RESET_VALUE 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_WRITE_MASK 0x00000003ul
/* Register member: usb2_phy_config_esr.config_txfslstune                  */
/* Register type referenced: usb2_phy_config_esr::config_txfslstune        */
/* Register template referenced: usb2_phy_config_esr::config_txfslstune    */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_OFFSET 0x28u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_BYTE_OFFSET 0x28u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_RESET_VALUE 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_WRITE_MASK 0x0000000ful
/* Register member: usb2_phy_config_esr.config_txvreftune                  */
/* Register type referenced: usb2_phy_config_esr::config_txvreftune        */
/* Register template referenced: usb2_phy_config_esr::config_txvreftune    */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_OFFSET 0x2cu
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_BYTE_OFFSET 0x2cu
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_RESET_VALUE 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_WRITE_MASK 0x0000000ful
/* Register member: usb2_phy_config_esr.config_txrisetune                  */
/* Register type referenced: usb2_phy_config_esr::config_txrisetune        */
/* Register template referenced: usb2_phy_config_esr::config_txrisetune    */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_OFFSET 0x30u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_BYTE_OFFSET 0x30u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_RESET_VALUE 0x00000002ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_WRITE_MASK 0x00000003ul
/* Register member: usb2_phy_config_esr.config_txrestune                   */
/* Register type referenced: usb2_phy_config_esr::config_txrestune         */
/* Register template referenced: usb2_phy_config_esr::config_txrestune     */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_OFFSET 0x34u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_BYTE_OFFSET 0x34u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_RESET_VALUE 0x00000002ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_WRITE_MASK 0x00000003ul
/* Register member: usb2_phy_config_esr.config_txpreempamptune             */
/* Register type referenced: usb2_phy_config_esr::config_txpreempamptune   */
/* Register template referenced: usb2_phy_config_esr::config_txpreempamptune */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_OFFSET 0x38u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_BYTE_OFFSET 0x38u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_RESET_VALUE 0x00000002ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_WRITE_MASK 0x00000003ul
/* Register member: usb2_phy_config_esr.config_txpreemppulsetune           */
/* Register type referenced: usb2_phy_config_esr::config_txpreemppulsetune */
/* Register template referenced: usb2_phy_config_esr::config_txpreemppulsetune */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_OFFSET 0x3cu
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_BYTE_OFFSET 0x3cu
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_RESET_VALUE 0x00000000ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_RESET_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_READ_MASK 0xfffffffful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_WRITE_MASK 0x00000001ul

/* Register type: usb2_phy_config_esr::config_fsel                         */
/* Register template: usb2_phy_config_esr::config_fsel                     */
/* Source filename: usb2_config_esrs.csr, line: 9                          */
/* Field member: usb2_phy_config_esr::config_fsel.val                      */
/* Source filename: usb2_config_esrs.csr, line: 10                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_MSB 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_WIDTH 3u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_RESET 0x2u
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_FIELD_MASK 0x00000007ul
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_GET(x) ((x) & 0x00000007ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_SET(x) ((x) & 0x00000007ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_FSEL_VAL_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: usb2_phy_config_esr::config_refclksel                    */
/* Register template: usb2_phy_config_esr::config_refclksel                */
/* Source filename: usb2_config_esrs.csr, line: 15                         */
/* Field member: usb2_phy_config_esr::config_refclksel.val                 */
/* Source filename: usb2_config_esrs.csr, line: 16                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_MSB 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_WIDTH 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_RESET 0x2u
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_FIELD_MASK 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_GET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_SET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_REFCLKSEL_VAL_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: usb2_phy_config_esr::config_pllitune                     */
/* Register template: usb2_phy_config_esr::config_pllitune                 */
/* Source filename: usb2_config_esrs.csr, line: 21                         */
/* Field member: usb2_phy_config_esr::config_pllitune.val                  */
/* Source filename: usb2_config_esrs.csr, line: 22                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_MSB 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_WIDTH 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_RESET 0x0u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_FIELD_MASK 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_GET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_SET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLITUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: usb2_phy_config_esr::config_pllptune                     */
/* Register template: usb2_phy_config_esr::config_pllptune                 */
/* Source filename: usb2_config_esrs.csr, line: 27                         */
/* Field member: usb2_phy_config_esr::config_pllptune.val                  */
/* Source filename: usb2_config_esrs.csr, line: 28                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_MSB 3u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_WIDTH 4u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_RESET 0xcu
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_FIELD_MASK 0x0000000ful
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_GET(x) ((x) & 0x0000000ful)
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_SET(x) ((x) & 0x0000000ful)
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLPTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: usb2_phy_config_esr::config_pllbtune                     */
/* Register template: usb2_phy_config_esr::config_pllbtune                 */
/* Source filename: usb2_config_esrs.csr, line: 33                         */
/* Field member: usb2_phy_config_esr::config_pllbtune.val                  */
/* Source filename: usb2_config_esrs.csr, line: 34                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_MSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_WIDTH 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_RESET 0x1u
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_FIELD_MASK 0x00000001ul
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_GET(x) ((x) & 0x00000001ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_SET(x) ((x) & 0x00000001ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_PLLBTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: usb2_phy_config_esr::config_compdistune                  */
/* Register template: usb2_phy_config_esr::config_compdistune              */
/* Source filename: usb2_config_esrs.csr, line: 39                         */
/* Field member: usb2_phy_config_esr::config_compdistune.val               */
/* Source filename: usb2_config_esrs.csr, line: 40                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_MSB 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_WIDTH 3u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_RESET 0x1u
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_FIELD_MASK 0x00000007ul
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_GET(x) \
   ((x) & 0x00000007ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_SET(x) \
   ((x) & 0x00000007ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_COMPDISTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: usb2_phy_config_esr::config_sqrxtune                     */
/* Register template: usb2_phy_config_esr::config_sqrxtune                 */
/* Source filename: usb2_config_esrs.csr, line: 45                         */
/* Field member: usb2_phy_config_esr::config_sqrxtune.val                  */
/* Source filename: usb2_config_esrs.csr, line: 46                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_MSB 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_WIDTH 3u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_RESET 0x3u
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_FIELD_MASK 0x00000007ul
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_GET(x) ((x) & 0x00000007ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_SET(x) ((x) & 0x00000007ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_SQRXTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: usb2_phy_config_esr::config_vdatreftune                  */
/* Register template: usb2_phy_config_esr::config_vdatreftune              */
/* Source filename: usb2_config_esrs.csr, line: 51                         */
/* Field member: usb2_phy_config_esr::config_vdatreftune.val               */
/* Source filename: usb2_config_esrs.csr, line: 52                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_MSB 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_WIDTH 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_RESET 0x1u
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_FIELD_MASK 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_GET(x) \
   ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_SET(x) \
   ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_VDATREFTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: usb2_phy_config_esr::config_otgtune                      */
/* Register template: usb2_phy_config_esr::config_otgtune                  */
/* Source filename: usb2_config_esrs.csr, line: 57                         */
/* Field member: usb2_phy_config_esr::config_otgtune.val                   */
/* Source filename: usb2_config_esrs.csr, line: 58                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_MSB 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_WIDTH 3u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_RESET 0x3u
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_FIELD_MASK 0x00000007ul
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_GET(x) ((x) & 0x00000007ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_SET(x) ((x) & 0x00000007ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_OTGTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: usb2_phy_config_esr::config_txhsxvtune                   */
/* Register template: usb2_phy_config_esr::config_txhsxvtune               */
/* Source filename: usb2_config_esrs.csr, line: 63                         */
/* Field member: usb2_phy_config_esr::config_txhsxvtune.val                */
/* Source filename: usb2_config_esrs.csr, line: 64                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_MSB 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_WIDTH 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_RESET 0x3u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_FIELD_MASK 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_GET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_SET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXHSXVTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: usb2_phy_config_esr::config_txfslstune                   */
/* Register template: usb2_phy_config_esr::config_txfslstune               */
/* Source filename: usb2_config_esrs.csr, line: 69                         */
/* Field member: usb2_phy_config_esr::config_txfslstune.val                */
/* Source filename: usb2_config_esrs.csr, line: 70                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_MSB 3u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_WIDTH 4u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_RESET 0x3u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_FIELD_MASK 0x0000000ful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_GET(x) ((x) & 0x0000000ful)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_SET(x) ((x) & 0x0000000ful)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXFSLSTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: usb2_phy_config_esr::config_txvreftune                   */
/* Register template: usb2_phy_config_esr::config_txvreftune               */
/* Source filename: usb2_config_esrs.csr, line: 75                         */
/* Field member: usb2_phy_config_esr::config_txvreftune.val                */
/* Source filename: usb2_config_esrs.csr, line: 76                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_MSB 3u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_WIDTH 4u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_RESET 0x3u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_FIELD_MASK 0x0000000ful
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_GET(x) ((x) & 0x0000000ful)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_SET(x) ((x) & 0x0000000ful)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXVREFTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: usb2_phy_config_esr::config_txrisetune                   */
/* Register template: usb2_phy_config_esr::config_txrisetune               */
/* Source filename: usb2_config_esrs.csr, line: 81                         */
/* Field member: usb2_phy_config_esr::config_txrisetune.val                */
/* Source filename: usb2_config_esrs.csr, line: 82                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_MSB 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_WIDTH 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_RESET 0x2u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_FIELD_MASK 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_GET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_SET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRISETUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: usb2_phy_config_esr::config_txrestune                    */
/* Register template: usb2_phy_config_esr::config_txrestune                */
/* Source filename: usb2_config_esrs.csr, line: 87                         */
/* Field member: usb2_phy_config_esr::config_txrestune.val                 */
/* Source filename: usb2_config_esrs.csr, line: 88                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_MSB 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_WIDTH 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_RESET 0x2u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_FIELD_MASK 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_GET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_SET(x) ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXRESTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: usb2_phy_config_esr::config_txpreempamptune              */
/* Register template: usb2_phy_config_esr::config_txpreempamptune          */
/* Source filename: usb2_config_esrs.csr, line: 93                         */
/* Field member: usb2_phy_config_esr::config_txpreempamptune.val           */
/* Source filename: usb2_config_esrs.csr, line: 94                         */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_MSB 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_WIDTH 2u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_RESET 0x2u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_FIELD_MASK 0x00000003ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_GET(x) \
   ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_SET(x) \
   ((x) & 0x00000003ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPAMPTUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: usb2_phy_config_esr::config_txpreemppulsetune            */
/* Register template: usb2_phy_config_esr::config_txpreemppulsetune        */
/* Source filename: usb2_config_esrs.csr, line: 99                         */
/* Field member: usb2_phy_config_esr::config_txpreemppulsetune.val         */
/* Source filename: usb2_config_esrs.csr, line: 100                        */
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_MSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_LSB 0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_WIDTH 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_READ_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_WRITE_ACCESS 1u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_RESET 0x0u
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_FIELD_MASK 0x00000001ul
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_GET(x) \
   ((x) & 0x00000001ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_SET(x) \
   ((x) & 0x00000001ul)
#define USB2_PHY_CONFIG_ESR_CONFIG_TXPREEMPPULSETUNE_VAL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: usb2_phy_config_esr                             */
/* Source filename: usb2_config_esrs.csr, line: 105                        */
typedef struct {
   volatile uint32_t config_fsel; /**< Offset 0x0 (R/W) */
   volatile uint32_t config_refclksel; /**< Offset 0x4 (R/W) */
   volatile uint32_t config_pllitune; /**< Offset 0x8 (R/W) */
   volatile uint32_t config_pllptune; /**< Offset 0xc (R/W) */
   volatile uint32_t config_pllbtune; /**< Offset 0x10 (R/W) */
   volatile uint32_t config_compdistune; /**< Offset 0x14 (R/W) */
   volatile uint32_t config_sqrxtune; /**< Offset 0x18 (R/W) */
   volatile uint32_t config_vdatreftune; /**< Offset 0x1c (R/W) */
   volatile uint32_t config_otgtune; /**< Offset 0x20 (R/W) */
   volatile uint32_t config_txhsxvtune; /**< Offset 0x24 (R/W) */
   volatile uint32_t config_txfslstune; /**< Offset 0x28 (R/W) */
   volatile uint32_t config_txvreftune; /**< Offset 0x2c (R/W) */
   volatile uint32_t config_txrisetune; /**< Offset 0x30 (R/W) */
   volatile uint32_t config_txrestune; /**< Offset 0x34 (R/W) */
   volatile uint32_t config_txpreempamptune; /**< Offset 0x38 (R/W) */
   volatile uint32_t config_txpreemppulsetune; /**< Offset 0x3c (R/W) */
} Usb2_phy_config_esr, *PTR_Usb2_phy_config_esr;

#endif
