Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct  2 23:32:50 2023
| Host         : LAPTOP-EQQM1SUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.041        0.000                      0                  495        0.146        0.000                      0                  495        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 1.041        0.000                      0                  495        0.146        0.000                      0                  495        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        1.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/BEN_b/NZPReg/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 3.196ns (35.776%)  route 5.737ns (64.224%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          0.834     7.917    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X57Y92         MUXF7 (Prop_muxf7_S_O)       0.276     8.193 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__0_i_22/O
                         net (fo=2, routed)           0.826     9.019    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[4]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.299     9.318 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.318    slc/dp/ALU/Data_Out[4]_i_2_0[1]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.868 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.868    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.202 f  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.304    10.506    slc/state_controller/Data_Out_reg[15]_2[8]
    SLICE_X59Y92         LUT6 (Prop_lut6_I4_O)        0.303    10.809 f  slc/state_controller/Data_Out[9]_i_2/O
                         net (fo=1, routed)           0.557    11.366    slc/state_controller/Data_Out[9]_i_2_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.490 f  slc/state_controller/Data_Out[9]_i_1__1/O
                         net (fo=13, routed)          0.947    12.438    slc/state_controller/Data_Out_reg[9]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.588 f  slc/state_controller/Q[1]_i_3/O
                         net (fo=2, routed)           0.599    13.187    slc/state_controller/Q[1]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.332    13.519 r  slc/state_controller/Q[1]_i_2/O
                         net (fo=1, routed)           0.280    13.798    slc/state_controller/Q[1]_i_2_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.124    13.922 r  slc/state_controller/Q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.922    slc/dp/BEN_b/NZPReg/D[1]
    SLICE_X62Y92         FDRE                                         r  slc/dp/BEN_b/NZPReg/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.705    slc/dp/BEN_b/NZPReg/Clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  slc/dp/BEN_b/NZPReg/Q_reg[1]/C
                         clock pessimism              0.263    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.031    14.963    slc/dp/BEN_b/NZPReg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/BEN_b/NZPReg/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 2.525ns (28.316%)  route 6.392ns (71.684%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          1.064     6.508    slc/state_controller/Q[1]
    SLICE_X63Y91         LUT5 (Prop_lut5_I1_O)        0.150     6.658 r  slc/state_controller/i__carry_i_39/O
                         net (fo=4, routed)           0.396     7.054    slc/dp/reg_file/genblk1[3].GPR/SR1MUX
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.326     7.380 r  slc/dp/reg_file/genblk1[3].GPR/i__carry_i_34/O
                         net (fo=1, routed)           0.667     8.047    slc/dp/reg_file/genblk1[7].GPR/Data_Out[0]_i_3_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.171 r  slc/dp/reg_file/genblk1[7].GPR/i__carry_i_24/O
                         net (fo=3, routed)           0.750     8.921    slc/dp/reg_file/genblk1[7].GPR/SR1OUT[0]
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  slc/dp/reg_file/genblk1[7].GPR/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.045    slc/dp/ALU/S[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.592 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.434    10.026    slc/state_controller/Data_Out_reg[15]_2[1]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.302    10.328 r  slc/state_controller/Data_Out[2]_i_2/O
                         net (fo=1, routed)           0.544    10.872    slc/state_controller/Data_Out[2]_i_2_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I4_O)        0.124    10.996 r  slc/state_controller/Data_Out[2]_i_1__1/O
                         net (fo=14, routed)          1.236    12.232    slc/state_controller/Data_Out_reg[2]
    SLICE_X61Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.356 r  slc/state_controller/Q[0]_i_3/O
                         net (fo=1, routed)           0.808    13.164    slc/state_controller/Q[0]_i_3_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I1_O)        0.124    13.288 r  slc/state_controller/Q[0]_i_2/O
                         net (fo=1, routed)           0.494    13.782    slc/state_controller/Q[0]_i_2_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.906 r  slc/state_controller/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.906    slc/dp/BEN_b/NZPReg/D[0]
    SLICE_X62Y92         FDRE                                         r  slc/dp/BEN_b/NZPReg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.705    slc/dp/BEN_b/NZPReg/Clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  slc/dp/BEN_b/NZPReg/Q_reg[0]/C
                         clock pessimism              0.263    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.031    14.963    slc/dp/BEN_b/NZPReg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/reg_file/genblk1[2].GPR/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 2.490ns (31.369%)  route 5.448ns (68.631%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          1.009     8.092    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X56Y93         MUXF7 (Prop_muxf7_S_O)       0.292     8.384 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__1_i_24/O
                         net (fo=2, routed)           0.837     9.221    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[7]
    SLICE_X58Y92         LUT2 (Prop_lut2_I1_O)        0.297     9.518 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.518    slc/dp/ALU/Data_Out[8]_i_2_0[0]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.050 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.050    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.289 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.548    10.837    slc/state_controller/Data_Out_reg[15]_2[13]
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.302    11.139 r  slc/state_controller/Data_Out[14]_i_2/O
                         net (fo=1, routed)           0.644    11.783    slc/state_controller/Data_Out[14]_i_2_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.907 r  slc/state_controller/Data_Out[14]_i_1__1/O
                         net (fo=14, routed)          1.020    12.927    slc/dp/reg_file/genblk1[2].GPR/D[14]
    SLICE_X58Y94         FDRE                                         r  slc/dp/reg_file/genblk1[2].GPR/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.705    slc/dp/reg_file/genblk1[2].GPR/Clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  slc/dp/reg_file/genblk1[2].GPR/Data_Out_reg[14]/C
                         clock pessimism              0.249    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X58Y94         FDRE (Setup_fdre_C_D)       -0.081    14.837    slc/dp/reg_file/genblk1[2].GPR/Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/reg_file/genblk1[1].GPR/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 2.490ns (31.952%)  route 5.303ns (68.048%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          1.009     8.092    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X56Y93         MUXF7 (Prop_muxf7_S_O)       0.292     8.384 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__1_i_24/O
                         net (fo=2, routed)           0.837     9.221    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[7]
    SLICE_X58Y92         LUT2 (Prop_lut2_I1_O)        0.297     9.518 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.518    slc/dp/ALU/Data_Out[8]_i_2_0[0]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.050 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.050    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.289 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.548    10.837    slc/state_controller/Data_Out_reg[15]_2[13]
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.302    11.139 r  slc/state_controller/Data_Out[14]_i_2/O
                         net (fo=1, routed)           0.644    11.783    slc/state_controller/Data_Out[14]_i_2_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.907 r  slc/state_controller/Data_Out[14]_i_1__1/O
                         net (fo=14, routed)          0.875    12.782    slc/dp/reg_file/genblk1[1].GPR/D[14]
    SLICE_X58Y95         FDRE                                         r  slc/dp/reg_file/genblk1[1].GPR/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.705    slc/dp/reg_file/genblk1[1].GPR/Clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  slc/dp/reg_file/genblk1[1].GPR/Data_Out_reg[14]/C
                         clock pessimism              0.249    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)       -0.081    14.837    slc/dp/reg_file/genblk1[1].GPR/Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/reg_file/genblk1[4].GPR/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 2.490ns (31.952%)  route 5.303ns (68.048%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          1.009     8.092    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X56Y93         MUXF7 (Prop_muxf7_S_O)       0.292     8.384 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__1_i_24/O
                         net (fo=2, routed)           0.837     9.221    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[7]
    SLICE_X58Y92         LUT2 (Prop_lut2_I1_O)        0.297     9.518 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.518    slc/dp/ALU/Data_Out[8]_i_2_0[0]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.050 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.050    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.289 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.548    10.837    slc/state_controller/Data_Out_reg[15]_2[13]
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.302    11.139 r  slc/state_controller/Data_Out[14]_i_2/O
                         net (fo=1, routed)           0.644    11.783    slc/state_controller/Data_Out[14]_i_2_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.907 r  slc/state_controller/Data_Out[14]_i_1__1/O
                         net (fo=14, routed)          0.875    12.782    slc/dp/reg_file/genblk1[4].GPR/D[14]
    SLICE_X59Y95         FDRE                                         r  slc/dp/reg_file/genblk1[4].GPR/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.705    slc/dp/reg_file/genblk1[4].GPR/Clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  slc/dp/reg_file/genblk1[4].GPR/Data_Out_reg[14]/C
                         clock pessimism              0.249    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)       -0.081    14.837    slc/dp/reg_file/genblk1[4].GPR/Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/reg_file/genblk1[6].GPR/Data_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 2.568ns (32.834%)  route 5.253ns (67.166%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          1.009     8.092    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X56Y93         MUXF7 (Prop_muxf7_S_O)       0.292     8.384 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__1_i_24/O
                         net (fo=2, routed)           0.837     9.221    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[7]
    SLICE_X58Y92         LUT2 (Prop_lut2_I1_O)        0.297     9.518 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.518    slc/dp/ALU/Data_Out[8]_i_2_0[0]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.050 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.050    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.363 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.422    10.785    slc/state_controller/Data_Out_reg[15]_2[14]
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.306    11.091 r  slc/state_controller/Data_Out[15]_i_5/O
                         net (fo=1, routed)           0.641    11.732    slc/state_controller/Data_Out[15]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.856 r  slc/state_controller/Data_Out[15]_i_2__2/O
                         net (fo=15, routed)          0.954    12.810    slc/dp/reg_file/genblk1[6].GPR/D[15]
    SLICE_X62Y93         FDRE                                         r  slc/dp/reg_file/genblk1[6].GPR/Data_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.509    14.706    slc/dp/reg_file/genblk1[6].GPR/Clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  slc/dp/reg_file/genblk1[6].GPR/Data_Out_reg[15]/C
                         clock pessimism              0.263    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)       -0.058    14.875    slc/dp/reg_file/genblk1[6].GPR/Data_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/reg_file/genblk1[1].GPR/Data_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 2.568ns (32.930%)  route 5.230ns (67.070%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          1.009     8.092    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X56Y93         MUXF7 (Prop_muxf7_S_O)       0.292     8.384 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__1_i_24/O
                         net (fo=2, routed)           0.837     9.221    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[7]
    SLICE_X58Y92         LUT2 (Prop_lut2_I1_O)        0.297     9.518 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.518    slc/dp/ALU/Data_Out[8]_i_2_0[0]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.050 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.050    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.363 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.422    10.785    slc/state_controller/Data_Out_reg[15]_2[14]
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.306    11.091 r  slc/state_controller/Data_Out[15]_i_5/O
                         net (fo=1, routed)           0.641    11.732    slc/state_controller/Data_Out[15]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.856 r  slc/state_controller/Data_Out[15]_i_2__2/O
                         net (fo=15, routed)          0.931    12.787    slc/dp/reg_file/genblk1[1].GPR/D[15]
    SLICE_X58Y95         FDRE                                         r  slc/dp/reg_file/genblk1[1].GPR/Data_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.705    slc/dp/reg_file/genblk1[1].GPR/Clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  slc/dp/reg_file/genblk1[1].GPR/Data_Out_reg[15]/C
                         clock pessimism              0.249    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)       -0.058    14.860    slc/dp/reg_file/genblk1[1].GPR/Data_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 2.490ns (31.826%)  route 5.334ns (68.174%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          1.009     8.092    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X56Y93         MUXF7 (Prop_muxf7_S_O)       0.292     8.384 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__1_i_24/O
                         net (fo=2, routed)           0.837     9.221    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[7]
    SLICE_X58Y92         LUT2 (Prop_lut2_I1_O)        0.297     9.518 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.518    slc/dp/ALU/Data_Out[8]_i_2_0[0]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.050 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.050    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.289 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.548    10.837    slc/state_controller/Data_Out_reg[15]_2[13]
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.302    11.139 r  slc/state_controller/Data_Out[14]_i_2/O
                         net (fo=1, routed)           0.644    11.783    slc/state_controller/Data_Out[14]_i_2_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.907 r  slc/state_controller/Data_Out[14]_i_1__1/O
                         net (fo=14, routed)          0.906    12.813    slc/dp/reg_file/genblk1[5].GPR/D[14]
    SLICE_X60Y95         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.705    slc/dp/reg_file/genblk1[5].GPR/Clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[14]/C
                         clock pessimism              0.249    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)       -0.031    14.887    slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 2.568ns (33.368%)  route 5.128ns (66.632%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          1.009     8.092    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X56Y93         MUXF7 (Prop_muxf7_S_O)       0.292     8.384 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__1_i_24/O
                         net (fo=2, routed)           0.837     9.221    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[7]
    SLICE_X58Y92         LUT2 (Prop_lut2_I1_O)        0.297     9.518 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.518    slc/dp/ALU/Data_Out[8]_i_2_0[0]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.050 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.050    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.363 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.422    10.785    slc/state_controller/Data_Out_reg[15]_2[14]
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.306    11.091 r  slc/state_controller/Data_Out[15]_i_5/O
                         net (fo=1, routed)           0.641    11.732    slc/state_controller/Data_Out[15]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.856 r  slc/state_controller/Data_Out[15]_i_2__2/O
                         net (fo=15, routed)          0.829    12.685    slc/dp/reg_file/genblk1[7].GPR/D[15]
    SLICE_X59Y94         FDRE                                         r  slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.705    slc/dp/reg_file/genblk1[7].GPR/Clk_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[15]/C
                         clock pessimism              0.249    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)       -0.061    14.857    slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 2.590ns (34.086%)  route 5.008ns (65.914%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 14.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=37, routed)          0.887     6.332    slc/state_controller/Q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  slc/state_controller/i__carry_i_37/O
                         net (fo=3, routed)           0.503     6.959    slc/state_controller/i__carry_i_37_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  slc/state_controller/i__carry_i_25/O
                         net (fo=16, routed)          0.834     7.917    slc/dp/reg_file/genblk1[3].GPR/sr1mux_out[2]
    SLICE_X57Y92         MUXF7 (Prop_muxf7_S_O)       0.276     8.193 r  slc/dp/reg_file/genblk1[3].GPR/i__carry__0_i_22/O
                         net (fo=2, routed)           0.826     9.019    slc/dp/reg_file/genblk1[7].GPR/ALU_OUT0_inferred__1/i__carry__2_2[4]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.299     9.318 r  slc/dp/reg_file/genblk1[7].GPR/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.318    slc/dp/ALU/Data_Out[4]_i_2_0[1]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.868 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.868    slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.202 r  slc/dp/ALU/ALU_OUT0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.304    10.506    slc/state_controller/Data_Out_reg[15]_2[8]
    SLICE_X59Y92         LUT6 (Prop_lut6_I4_O)        0.303    10.809 r  slc/state_controller/Data_Out[9]_i_2/O
                         net (fo=1, routed)           0.557    11.366    slc/state_controller/Data_Out[9]_i_2_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.490 r  slc/state_controller/Data_Out[9]_i_1__1/O
                         net (fo=13, routed)          1.097    12.587    slc/dp/reg_file/genblk1[5].GPR/D[9]
    SLICE_X55Y94         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.442    14.639    slc/dp/reg_file/genblk1[5].GPR/Clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[9]/C
                         clock pessimism              0.249    14.888    
                         clock uncertainty           -0.035    14.852    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)       -0.081    14.771    slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 slc/dp/MDR_REG/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.582%)  route 0.309ns (62.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.589     1.626    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  slc/dp/MDR_REG/Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.106     1.873    instaRam/Q[4]
    SLICE_X59Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.918 r  instaRam/ram0_i_24/O
                         net (fo=1, routed)           0.203     2.121    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y34         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.875     2.298    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.679    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.975    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 slc/dp/BEN_b/NZPReg/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/dp/BEN_b/BENReg/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.592     1.629    slc/dp/BEN_b/NZPReg/Clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  slc/dp/BEN_b/NZPReg/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.128     1.757 r  slc/dp/BEN_b/NZPReg/Q_reg[2]/Q
                         net (fo=1, routed)           0.062     1.819    slc/dp/BEN_b/NZPReg/CC[2]
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.099     1.918 r  slc/dp/BEN_b/NZPReg/Q_i_1/O
                         net (fo=1, routed)           0.000     1.918    slc/dp/BEN_b/BENReg/BEN_internal
    SLICE_X62Y92         FDRE                                         r  slc/dp/BEN_b/BENReg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.862     2.285    slc/dp/BEN_b/BENReg/Clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  slc/dp/BEN_b/BENReg/Q_reg/C
                         clock pessimism             -0.656     1.629    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.091     1.720    slc/dp/BEN_b/BENReg/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 instaRam/address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.274ns (81.474%)  route 0.062ns (18.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.588     1.625    instaRam/Clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  instaRam/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     1.789 r  instaRam/address_reg[6]/Q
                         net (fo=4, routed)           0.062     1.852    instaRam/init_ADDR[6]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.962 r  instaRam/address_reg_rep[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.962    instaRam/address_reg_rep[7]_i_2_n_6
    SLICE_X61Y85         FDCE                                         r  instaRam/address_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.856     2.279    instaRam/Clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  instaRam/address_reg_rep[6]/C
                         clock pessimism             -0.641     1.638    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.105     1.743    instaRam/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 slc/dp/MDR_REG/Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.345%)  route 0.407ns (68.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.588     1.625    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  slc/dp/MDR_REG/Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.207     1.974    instaRam/Q[8]
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.045     2.019 r  instaRam/ram0_i_20/O
                         net (fo=1, routed)           0.200     2.219    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X2Y34         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.875     2.298    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.679    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.975    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 slc/dp/MDR_REG/Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.074%)  route 0.413ns (68.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.589     1.626    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  slc/dp/MDR_REG/Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.134     1.902    instaRam/Q[15]
    SLICE_X58Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.947 r  instaRam/ram0_i_13/O
                         net (fo=1, routed)           0.278     2.225    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X2Y34         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.875     2.298    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.679    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.975    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.585     1.622    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  slc/HexA/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc/HexA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.872    slc/HexA/counter_reg_n_0_[11]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.980 r  slc/HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    slc/HexA/counter_reg[8]_i_1_n_4
    SLICE_X65Y80         FDRE                                         r  slc/HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.853     2.276    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  slc/HexA/counter_reg[11]/C
                         clock pessimism             -0.654     1.622    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.105     1.727    slc/HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.584     1.621    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  slc/HexA/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  slc/HexA/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.871    slc/HexA/counter_reg_n_0_[7]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.979 r  slc/HexA/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    slc/HexA/counter_reg[4]_i_1_n_4
    SLICE_X65Y79         FDRE                                         r  slc/HexA/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.852     2.275    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  slc/HexA/counter_reg[7]/C
                         clock pessimism             -0.654     1.621    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.105     1.726    slc/HexA/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.583     1.620    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  slc/HexA/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/HexA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.870    slc/HexA/counter_reg_n_0_[3]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.978 r  slc/HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.978    slc/HexA/counter_reg[0]_i_1_n_4
    SLICE_X65Y78         FDRE                                         r  slc/HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.851     2.274    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  slc/HexA/counter_reg[3]/C
                         clock pessimism             -0.654     1.620    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.105     1.725    slc/HexA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slc/dp/MDR_REG/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.878%)  route 0.416ns (69.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.589     1.626    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  slc/dp/MDR_REG/Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.210     1.978    instaRam/Q[3]
    SLICE_X59Y85         LUT5 (Prop_lut5_I4_O)        0.045     2.023 r  instaRam/ram0_i_25/O
                         net (fo=1, routed)           0.206     2.229    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y34         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.875     2.298    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.679    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.975    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.585     1.622    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  slc/HexA/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc/HexA/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.869    slc/HexA/counter_reg_n_0_[8]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.984 r  slc/HexA/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    slc/HexA/counter_reg[8]_i_1_n_7
    SLICE_X65Y80         FDRE                                         r  slc/HexA/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.853     2.276    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  slc/HexA/counter_reg[8]/C
                         clock pessimism             -0.654     1.622    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.105     1.727    slc/HexA/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y80   button_sync[0]/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y85   button_sync[1]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y86   instaRam/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y86   instaRam/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y84   instaRam/address_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y86   instaRam/address_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y86   instaRam/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y80   button_sync[0]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y80   button_sync[0]/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y85   button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y85   button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y86   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y86   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y86   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y86   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y84   instaRam/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y84   instaRam/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y80   button_sync[0]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y80   button_sync[0]/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y85   button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y85   button_sync[1]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y86   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y86   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y86   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y86   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y84   instaRam/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y84   instaRam/address_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.063ns  (logic 4.338ns (39.213%)  route 6.725ns (60.787%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         3.767     5.084    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.208 r  slc/dp/IR_REG/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.957     8.165    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    11.063 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.063    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.713ns  (logic 4.340ns (40.511%)  route 6.373ns (59.489%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         3.826     5.142    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X65Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.266 r  slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.548     7.814    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    10.713 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.713    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 4.319ns (40.803%)  route 6.266ns (59.197%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         3.617     4.933    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.057 r  slc/dp/IR_REG/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.649     7.706    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    10.585 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.585    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 4.359ns (41.736%)  route 6.085ns (58.264%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         3.775     5.091    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.215 r  slc/dp/IR_REG/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.310     7.526    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    10.444 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.444    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.342ns (42.141%)  route 5.961ns (57.859%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         3.264     4.581    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     4.705 r  slc/dp/IR_REG/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.697     7.401    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    10.303 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.303    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 4.355ns (42.520%)  route 5.887ns (57.480%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         3.634     4.950    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.074 r  slc/dp/IR_REG/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.254     7.328    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    10.243 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.243    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.946ns  (logic 4.346ns (43.696%)  route 5.600ns (56.304%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         3.926     5.242    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.366 r  slc/dp/IR_REG/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.040    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906     9.946 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.946    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 4.578ns (46.991%)  route 5.164ns (53.009%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         2.346     3.663    slc/HexA/hex_seg_OBUF[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.150     3.813 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.818     6.630    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111     9.742 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.742    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 4.224ns (43.735%)  route 5.435ns (56.265%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         5.435     6.751    hex_seg_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         2.908     9.659 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.659    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 4.232ns (44.429%)  route 5.293ns (55.571%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         5.293     6.610    hex_seg_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         2.916     9.525 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.525    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.614ns (55.136%)  route 1.313ns (44.864%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         0.895     1.288    slc/HexA/hex_seg_OBUF[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.333 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.418     1.752    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     2.927 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.927    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.694ns (55.976%)  route 1.332ns (44.024%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         0.895     1.288    slc/HexA/hex_seg_OBUF[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.047     1.335 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.437     1.773    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.253     3.026 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.026    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.072ns  (logic 1.603ns (52.184%)  route 1.469ns (47.816%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         0.895     1.288    slc/HexA/hex_seg_OBUF[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.333 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.574     1.907    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     3.072 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.072    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.682ns (54.482%)  route 1.405ns (45.518%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         0.956     1.350    slc/HexA/hex_seg_OBUF[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.046     1.396 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.449     1.845    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.243     3.088 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.088    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.124ns  (logic 1.623ns (51.960%)  route 1.501ns (48.040%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         0.956     1.350    slc/HexA/hex_seg_OBUF[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.545     1.939    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.124 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.124    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.231ns  (logic 1.567ns (48.489%)  route 1.664ns (51.511%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         1.664     2.058    hex_seg_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         1.173     3.231 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.231    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.278ns  (logic 1.575ns (48.038%)  route 1.703ns (51.962%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         1.703     2.097    hex_seg_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.278 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.278    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.304ns  (logic 1.603ns (48.514%)  route 1.701ns (51.486%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         0.956     1.350    slc/HexA/hex_seg_OBUF[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.745     2.140    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     3.304 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.304    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 1.562ns (47.231%)  route 1.745ns (52.769%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         1.745     2.139    hex_seg_OBUF[0]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.308 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.308    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.332ns  (logic 1.677ns (50.328%)  route 1.655ns (49.672%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         0.895     1.288    slc/HexA/hex_seg_OBUF[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.047     1.335 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.760     2.096    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     3.332 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.332    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 3.954ns (42.448%)  route 5.360ns (57.552%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     4.992    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/dp/IR_REG/Data_Out_reg[8]/Q
                         net (fo=8, routed)           1.165     6.612    slc/dp/IR_REG/Q[5]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.148     6.760 f  slc/dp/IR_REG/hex_segB_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     7.213    slc/dp/IR_REG/hex_segB_OBUF[3]_inst_i_5_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I5_O)        0.328     7.541 r  slc/dp/IR_REG/hex_segB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.786     8.327    slc/dp/IR_REG/hex_segB_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y88         LUT4 (Prop_lut4_I3_O)        0.124     8.451 r  slc/dp/IR_REG/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.957    11.408    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    14.306 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.306    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 3.954ns (43.660%)  route 5.102ns (56.340%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     4.992    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/dp/IR_REG/Data_Out_reg[11]/Q
                         net (fo=17, routed)          1.316     6.764    slc/dp/IR_REG/Q[8]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.146     6.910 f  slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.452     7.362    slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_5_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.328     7.690 r  slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.786     8.476    slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.600 r  slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.548    11.148    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    14.047 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.047    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 3.959ns (44.346%)  route 4.969ns (55.654%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     4.992    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/dp/IR_REG/Data_Out_reg[12]/Q
                         net (fo=12, routed)          1.026     6.474    slc/dp/IR_REG/IR[12]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.152     6.626 f  slc/dp/IR_REG/hex_segB_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.059    slc/dp/IR_REG/hex_segB_OBUF[5]_inst_i_4_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.326     7.385 r  slc/dp/IR_REG/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.813     8.198    slc/dp/IR_REG/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.322 r  slc/dp/IR_REG/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.697    11.019    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    13.920 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.920    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 3.743ns (42.030%)  route 5.162ns (57.970%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     4.992    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/dp/IR_REG/Data_Out_reg[8]/Q
                         net (fo=8, routed)           1.295     6.743    slc/dp/IR_REG/Q[5]
    SLICE_X65Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.867 f  slc/dp/IR_REG/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.805     7.672    slc/dp/IR_REG/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  slc/dp/IR_REG/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.808     8.604    slc/dp/IR_REG/hex_segB_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.728 r  slc/dp/IR_REG/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.254    10.982    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    13.897 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.897    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 3.936ns (44.406%)  route 4.928ns (55.594%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     4.992    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/dp/IR_REG/Data_Out_reg[14]/Q
                         net (fo=12, routed)          1.190     6.638    slc/dp/IR_REG/IR[14]
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.152     6.790 f  slc/dp/IR_REG/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.224    slc/dp/IR_REG/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.326     7.550 r  slc/dp/IR_REG/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.655     8.205    slc/dp/IR_REG/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.329 r  slc/dp/IR_REG/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.649    10.978    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    13.856 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.856    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.837ns  (logic 3.622ns (40.990%)  route 5.215ns (59.010%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     4.992    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/dp/IR_REG/Data_Out_reg[2]/Q
                         net (fo=38, routed)          1.767     7.215    slc/dp/IR_REG/Q[2]
    SLICE_X64Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.339 r  slc/dp/IR_REG/hex_segB_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.138     8.477    slc/dp/IR_REG/hex_segB_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.124     8.601 r  slc/dp/IR_REG/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.310    10.911    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    13.829 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.829    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 3.734ns (46.183%)  route 4.351ns (53.817%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     4.992    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/dp/IR_REG/Data_Out_reg[13]/Q
                         net (fo=12, routed)          0.838     6.286    slc/dp/IR_REG/IR[13]
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  slc/dp/IR_REG/hex_segB_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.249     7.659    slc/dp/IR_REG/hex_segB_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.783 r  slc/dp/IR_REG/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.590     8.373    slc/dp/IR_REG/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.497 r  slc/dp/IR_REG/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674    10.171    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    13.076 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.076    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.717ns (50.290%)  route 3.674ns (49.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.615     4.983    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  slc/HexA/counter_reg[15]/Q
                         net (fo=12, routed)          0.857     6.296    slc/HexA/p_0_in[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.150     6.446 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.818     9.263    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111    12.374 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.374    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 3.731ns (52.323%)  route 3.400ns (47.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.615     4.983    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.439 f  slc/HexA/counter_reg[15]/Q
                         net (fo=12, routed)          0.847     6.286    slc/HexA/p_0_in[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.438 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.553     8.991    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.123    12.114 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.114    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 3.480ns (50.323%)  route 3.436ns (49.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.615     4.983    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.439 f  slc/HexA/counter_reg[15]/Q
                         net (fo=12, routed)          0.857     6.296    slc/HexA/p_0_in[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.420 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.579     8.999    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    11.899 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.899    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.361ns (66.770%)  route 0.678ns (33.230%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.587     1.624    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.765 f  slc/HexA/counter_reg[16]/Q
                         net (fo=19, routed)          0.259     2.025    slc/HexA/p_0_in[1]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.045     2.070 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.418     2.488    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.663 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.663    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.356ns (66.370%)  route 0.687ns (33.630%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.586     1.623    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/HexA/counter_reg[15]/Q
                         net (fo=12, routed)          0.363     2.127    slc/dp/IR_REG/p_0_in[0]
    SLICE_X64Y89         LUT4 (Prop_lut4_I2_O)        0.045     2.172 r  slc/dp/IR_REG/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.496    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.170     3.666 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.666    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.437ns (67.360%)  route 0.696ns (32.640%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.587     1.624    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.765 f  slc/HexA/counter_reg[16]/Q
                         net (fo=19, routed)          0.259     2.025    slc/HexA/p_0_in[1]
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.043     2.068 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.437     2.505    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.253     3.758 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.758    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.427ns (66.826%)  route 0.708ns (33.174%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.587     1.624    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc/HexA/counter_reg[16]/Q
                         net (fo=19, routed)          0.259     2.025    slc/HexA/p_0_in[1]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.043     2.068 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.449     2.517    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.243     3.759 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.759    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.371ns (63.040%)  route 0.804ns (36.960%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.587     1.624    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc/HexA/counter_reg[16]/Q
                         net (fo=19, routed)          0.259     2.025    slc/HexA/p_0_in[1]
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.045     2.070 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.545     2.614    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.799 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.799    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.350ns (61.846%)  route 0.833ns (38.154%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.587     1.624    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.765 f  slc/HexA/counter_reg[16]/Q
                         net (fo=19, routed)          0.259     2.025    slc/HexA/p_0_in[1]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.045     2.070 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.574     2.643    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     3.808 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.808    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.365ns (58.149%)  route 0.982ns (41.851%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.586     1.623    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/HexA/counter_reg[15]/Q
                         net (fo=12, routed)          0.401     2.166    slc/dp/IR_REG/p_0_in[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.045     2.211 r  slc/dp/IR_REG/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.791    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     3.970 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.970    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.418ns (60.511%)  route 0.925ns (39.489%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.591     1.628    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  slc/dp/IR_REG/Data_Out_reg[4]/Q
                         net (fo=7, routed)           0.168     1.960    slc/dp/IR_REG/IR[4]
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.005 r  slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.052     2.057    slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I1_O)        0.045     2.102 r  slc/dp/IR_REG/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.706     2.808    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.971 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.971    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.351ns (57.356%)  route 1.004ns (42.644%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.587     1.624    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc/HexA/counter_reg[16]/Q
                         net (fo=19, routed)          0.259     2.025    slc/HexA/p_0_in[1]
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.045     2.070 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.745     2.815    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     3.979 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.979    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/dp/IR_REG/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.436ns (59.856%)  route 0.963ns (40.144%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.591     1.628    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  slc/dp/IR_REG/Data_Out_reg[4]/Q
                         net (fo=7, routed)           0.197     1.990    slc/dp/IR_REG/IR[4]
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.045     2.035 r  slc/dp/IR_REG/hex_segB_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.145     2.180    slc/dp/IR_REG/hex_segB_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I1_O)        0.045     2.225 r  slc/dp/IR_REG/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.621     2.846    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     4.028 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.028    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/IR_REG/Data_Out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.675ns  (logic 1.316ns (17.154%)  route 6.358ns (82.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.358     7.675    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.507     4.704    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/IR_REG/Data_Out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.675ns  (logic 1.316ns (17.154%)  route 6.358ns (82.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.358     7.675    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.507     4.704    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/IR_REG/Data_Out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.675ns  (logic 1.316ns (17.154%)  route 6.358ns (82.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.358     7.675    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.507     4.704    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/IR_REG/Data_Out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.675ns  (logic 1.316ns (17.154%)  route 6.358ns (82.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.358     7.675    slc/dp/IR_REG/hex_seg_OBUF[0]
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.507     4.704    slc/dp/IR_REG/Clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  slc/dp/IR_REG/Data_Out_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/reg_file/genblk1[0].GPR/Data_Out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.675ns  (logic 1.316ns (17.154%)  route 6.358ns (82.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.358     7.675    slc/dp/reg_file/genblk1[0].GPR/hex_seg_OBUF[0]
    SLICE_X60Y91         FDRE                                         r  slc/dp/reg_file/genblk1[0].GPR/Data_Out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.507     4.704    slc/dp/reg_file/genblk1[0].GPR/Clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  slc/dp/reg_file/genblk1[0].GPR/Data_Out_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.557ns  (logic 1.316ns (17.421%)  route 6.241ns (82.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.241     7.557    slc/dp/reg_file/genblk1[5].GPR/hex_seg_OBUF[0]
    SLICE_X54Y92         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.441     4.638    slc/dp/reg_file/genblk1[5].GPR/Clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.557ns  (logic 1.316ns (17.421%)  route 6.241ns (82.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.241     7.557    slc/dp/reg_file/genblk1[5].GPR/hex_seg_OBUF[0]
    SLICE_X54Y92         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.441     4.638    slc/dp/reg_file/genblk1[5].GPR/Clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.557ns  (logic 1.316ns (17.421%)  route 6.241ns (82.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.241     7.557    slc/dp/reg_file/genblk1[5].GPR/hex_seg_OBUF[0]
    SLICE_X54Y92         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.441     4.638    slc/dp/reg_file/genblk1[5].GPR/Clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  slc/dp/reg_file/genblk1[5].GPR/Data_Out_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.557ns  (logic 1.316ns (17.421%)  route 6.241ns (82.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.241     7.557    slc/dp/reg_file/genblk1[7].GPR/hex_seg_OBUF[0]
    SLICE_X55Y92         FDRE                                         r  slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.441     4.638    slc/dp/reg_file/genblk1[7].GPR/Clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.557ns  (logic 1.316ns (17.421%)  route 6.241ns (82.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         6.241     7.557    slc/dp/reg_file/genblk1[7].GPR/hex_seg_OBUF[0]
    SLICE_X55Y92         FDRE                                         r  slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.441     4.638    slc/dp/reg_file/genblk1[7].GPR/Clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  slc/dp/reg_file/genblk1[7].GPR/Data_Out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            slc/dp/MDR_REG/Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.455ns (49.114%)  route 0.471ns (50.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           0.471     0.881    slc/state_controller/SW_IBUF[12]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.926 r  slc/state_controller/Data_Out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.926    slc/dp/MDR_REG/Data_Out_reg[15]_1[12]
    SLICE_X61Y87         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.858     2.280    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[12]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            slc/dp/MDR_REG/Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.470ns (50.166%)  route 0.467ns (49.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.467     0.892    slc/state_controller/SW_IBUF[10]
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.937 r  slc/state_controller/Data_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.937    slc/dp/MDR_REG/Data_Out_reg[15]_1[10]
    SLICE_X62Y85         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.858     2.281    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            slc/dp/MDR_REG/Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.462ns (48.699%)  route 0.487ns (51.301%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.487     0.903    slc/state_controller/SW_IBUF[13]
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.948 r  slc/state_controller/Data_Out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.948    slc/dp/MDR_REG/Data_Out_reg[15]_1[13]
    SLICE_X60Y88         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.860     2.282    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[13]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            slc/dp/MDR_REG/Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.465ns (48.451%)  route 0.495ns (51.549%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.495     0.915    slc/state_controller/SW_IBUF[11]
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  slc/state_controller/Data_Out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.960    slc/dp/MDR_REG/Data_Out_reg[15]_1[11]
    SLICE_X60Y88         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.860     2.282    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[11]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            slc/dp/MDR_REG/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.467ns (47.099%)  route 0.524ns (52.901%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.524     0.946    slc/state_controller/SW_IBUF[14]
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.991 r  slc/state_controller/Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.991    slc/dp/MDR_REG/Data_Out_reg[15]_1[14]
    SLICE_X60Y88         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.860     2.282    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[14]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            slc/dp/MDR_REG/Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.460ns (45.716%)  route 0.546ns (54.284%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           0.546     0.962    slc/state_controller/SW_IBUF[8]
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.007 r  slc/state_controller/Data_Out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.007    slc/dp/MDR_REG/Data_Out_reg[15]_1[8]
    SLICE_X58Y85         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.856     2.279    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[8]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            slc/dp/MDR_REG/Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.458ns (43.521%)  route 0.594ns (56.479%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.594     1.007    slc/state_controller/SW_IBUF[7]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.052 r  slc/state_controller/Data_Out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.052    slc/dp/MDR_REG/Data_Out_reg[15]_1[7]
    SLICE_X61Y87         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.858     2.280    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[7]/C

Slack:                    inf
  Source:                 Continue
                            (input port)
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.402ns (37.907%)  route 0.659ns (62.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  Continue (IN)
                         net (fo=0)                   0.000     0.000    Continue
    G2                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Continue_IBUF_inst/O
                         net (fo=1, routed)           0.659     1.061    button_sync[0]/Continue_IBUF
    SLICE_X64Y80         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.853     2.276    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  button_sync[0]/q_reg/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            slc/dp/MDR_REG/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.469ns (43.666%)  route 0.606ns (56.334%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           0.606     1.030    slc/state_controller/SW_IBUF[9]
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.075 r  slc/state_controller/Data_Out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.075    slc/dp/MDR_REG/Data_Out_reg[15]_1[9]
    SLICE_X58Y85         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.856     2.279    slc/dp/MDR_REG/Clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  slc/dp/MDR_REG/Data_Out_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.394ns (35.077%)  route 0.728ns (64.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=261, routed)         0.728     1.122    slc/HexA/hex_seg_OBUF[0]
    SLICE_X65Y78         FDRE                                         r  slc/HexA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.851     2.274    slc/HexA/Clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  slc/HexA/counter_reg[0]/C





