
daq-corner-26.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064b4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08006644  08006644  00007644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006874  08006874  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006874  08006874  00007874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800687c  0800687c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800687c  0800687c  0000787c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006880  08006880  00007880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006884  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008068  2**0
                  CONTENTS
 10 .bss          0000037c  20000068  20000068  00008068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003e4  200003e4  00008068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f62f  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000288e  00000000  00000000  000176c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d38  00000000  00000000  00019f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a09  00000000  00000000  0001ac90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000224a3  00000000  00000000  0001b699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011206  00000000  00000000  0003db3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb8d0  00000000  00000000  0004ed42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011a612  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f14  00000000  00000000  0011a658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0011e56c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800662c 	.word	0x0800662c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800662c 	.word	0x0800662c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 bad2 	b.w	800082c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f826 	bl	80002e0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__aeabi_f2ulz>:
 80002a0:	b5d0      	push	{r4, r6, r7, lr}
 80002a2:	f000 fc29 	bl	8000af8 <__aeabi_f2d>
 80002a6:	4b0c      	ldr	r3, [pc, #48]	@ (80002d8 <__aeabi_f2ulz+0x38>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	4606      	mov	r6, r0
 80002ac:	460f      	mov	r7, r1
 80002ae:	f000 f993 	bl	80005d8 <__aeabi_dmul>
 80002b2:	f000 fc79 	bl	8000ba8 <__aeabi_d2uiz>
 80002b6:	4604      	mov	r4, r0
 80002b8:	f000 fbfc 	bl	8000ab4 <__aeabi_ui2d>
 80002bc:	4b07      	ldr	r3, [pc, #28]	@ (80002dc <__aeabi_f2ulz+0x3c>)
 80002be:	2200      	movs	r2, #0
 80002c0:	f000 f98a 	bl	80005d8 <__aeabi_dmul>
 80002c4:	4602      	mov	r2, r0
 80002c6:	460b      	mov	r3, r1
 80002c8:	4630      	mov	r0, r6
 80002ca:	4639      	mov	r1, r7
 80002cc:	f000 fab4 	bl	8000838 <__aeabi_dsub>
 80002d0:	f000 fc6a 	bl	8000ba8 <__aeabi_d2uiz>
 80002d4:	4621      	mov	r1, r4
 80002d6:	bdd0      	pop	{r4, r6, r7, pc}
 80002d8:	3df00000 	.word	0x3df00000
 80002dc:	41f00000 	.word	0x41f00000

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_dmul>:
 80005d8:	b570      	push	{r4, r5, r6, lr}
 80005da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005e6:	bf1d      	ittte	ne
 80005e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ec:	ea94 0f0c 	teqne	r4, ip
 80005f0:	ea95 0f0c 	teqne	r5, ip
 80005f4:	f000 f8de 	bleq	80007b4 <__aeabi_dmul+0x1dc>
 80005f8:	442c      	add	r4, r5
 80005fa:	ea81 0603 	eor.w	r6, r1, r3
 80005fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000602:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000606:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800060a:	bf18      	it	ne
 800060c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000610:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000614:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000618:	d038      	beq.n	800068c <__aeabi_dmul+0xb4>
 800061a:	fba0 ce02 	umull	ip, lr, r0, r2
 800061e:	f04f 0500 	mov.w	r5, #0
 8000622:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000626:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800062a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800062e:	f04f 0600 	mov.w	r6, #0
 8000632:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000636:	f09c 0f00 	teq	ip, #0
 800063a:	bf18      	it	ne
 800063c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000640:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000644:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000648:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800064c:	d204      	bcs.n	8000658 <__aeabi_dmul+0x80>
 800064e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000652:	416d      	adcs	r5, r5
 8000654:	eb46 0606 	adc.w	r6, r6, r6
 8000658:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800065c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000660:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000664:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000668:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800066c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000670:	bf88      	it	hi
 8000672:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000676:	d81e      	bhi.n	80006b6 <__aeabi_dmul+0xde>
 8000678:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800067c:	bf08      	it	eq
 800067e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000682:	f150 0000 	adcs.w	r0, r0, #0
 8000686:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000690:	ea46 0101 	orr.w	r1, r6, r1
 8000694:	ea40 0002 	orr.w	r0, r0, r2
 8000698:	ea81 0103 	eor.w	r1, r1, r3
 800069c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a0:	bfc2      	ittt	gt
 80006a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	popgt	{r4, r5, r6, pc}
 80006ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006b0:	f04f 0e00 	mov.w	lr, #0
 80006b4:	3c01      	subs	r4, #1
 80006b6:	f300 80ab 	bgt.w	8000810 <__aeabi_dmul+0x238>
 80006ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006be:	bfde      	ittt	le
 80006c0:	2000      	movle	r0, #0
 80006c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006c6:	bd70      	pople	{r4, r5, r6, pc}
 80006c8:	f1c4 0400 	rsb	r4, r4, #0
 80006cc:	3c20      	subs	r4, #32
 80006ce:	da35      	bge.n	800073c <__aeabi_dmul+0x164>
 80006d0:	340c      	adds	r4, #12
 80006d2:	dc1b      	bgt.n	800070c <__aeabi_dmul+0x134>
 80006d4:	f104 0414 	add.w	r4, r4, #20
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f305 	lsl.w	r3, r0, r5
 80006e0:	fa20 f004 	lsr.w	r0, r0, r4
 80006e4:	fa01 f205 	lsl.w	r2, r1, r5
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f8:	fa21 f604 	lsr.w	r6, r1, r4
 80006fc:	eb42 0106 	adc.w	r1, r2, r6
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 040c 	rsb	r4, r4, #12
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f304 	lsl.w	r3, r0, r4
 8000718:	fa20 f005 	lsr.w	r0, r0, r5
 800071c:	fa01 f204 	lsl.w	r2, r1, r4
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	f141 0100 	adc.w	r1, r1, #0
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 0520 	rsb	r5, r4, #32
 8000740:	fa00 f205 	lsl.w	r2, r0, r5
 8000744:	ea4e 0e02 	orr.w	lr, lr, r2
 8000748:	fa20 f304 	lsr.w	r3, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea43 0302 	orr.w	r3, r3, r2
 8000754:	fa21 f004 	lsr.w	r0, r1, r4
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	fa21 f204 	lsr.w	r2, r1, r4
 8000760:	ea20 0002 	bic.w	r0, r0, r2
 8000764:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f094 0f00 	teq	r4, #0
 8000778:	d10f      	bne.n	800079a <__aeabi_dmul+0x1c2>
 800077a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800077e:	0040      	lsls	r0, r0, #1
 8000780:	eb41 0101 	adc.w	r1, r1, r1
 8000784:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000788:	bf08      	it	eq
 800078a:	3c01      	subeq	r4, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1a6>
 800078e:	ea41 0106 	orr.w	r1, r1, r6
 8000792:	f095 0f00 	teq	r5, #0
 8000796:	bf18      	it	ne
 8000798:	4770      	bxne	lr
 800079a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800079e:	0052      	lsls	r2, r2, #1
 80007a0:	eb43 0303 	adc.w	r3, r3, r3
 80007a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3d01      	subeq	r5, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1c6>
 80007ae:	ea43 0306 	orr.w	r3, r3, r6
 80007b2:	4770      	bx	lr
 80007b4:	ea94 0f0c 	teq	r4, ip
 80007b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007bc:	bf18      	it	ne
 80007be:	ea95 0f0c 	teqne	r5, ip
 80007c2:	d00c      	beq.n	80007de <__aeabi_dmul+0x206>
 80007c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c8:	bf18      	it	ne
 80007ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ce:	d1d1      	bne.n	8000774 <__aeabi_dmul+0x19c>
 80007d0:	ea81 0103 	eor.w	r1, r1, r3
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d8:	f04f 0000 	mov.w	r0, #0
 80007dc:	bd70      	pop	{r4, r5, r6, pc}
 80007de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e2:	bf06      	itte	eq
 80007e4:	4610      	moveq	r0, r2
 80007e6:	4619      	moveq	r1, r3
 80007e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ec:	d019      	beq.n	8000822 <__aeabi_dmul+0x24a>
 80007ee:	ea94 0f0c 	teq	r4, ip
 80007f2:	d102      	bne.n	80007fa <__aeabi_dmul+0x222>
 80007f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007f8:	d113      	bne.n	8000822 <__aeabi_dmul+0x24a>
 80007fa:	ea95 0f0c 	teq	r5, ip
 80007fe:	d105      	bne.n	800080c <__aeabi_dmul+0x234>
 8000800:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000804:	bf1c      	itt	ne
 8000806:	4610      	movne	r0, r2
 8000808:	4619      	movne	r1, r3
 800080a:	d10a      	bne.n	8000822 <__aeabi_dmul+0x24a>
 800080c:	ea81 0103 	eor.w	r1, r1, r3
 8000810:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000818:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800081c:	f04f 0000 	mov.w	r0, #0
 8000820:	bd70      	pop	{r4, r5, r6, pc}
 8000822:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000826:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800082a:	bd70      	pop	{r4, r5, r6, pc}

0800082c <__aeabi_idiv0>:
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop

08000830 <__aeabi_drsub>:
 8000830:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	e002      	b.n	800083c <__adddf3>
 8000836:	bf00      	nop

08000838 <__aeabi_dsub>:
 8000838:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800083c <__adddf3>:
 800083c:	b530      	push	{r4, r5, lr}
 800083e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000842:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000846:	ea94 0f05 	teq	r4, r5
 800084a:	bf08      	it	eq
 800084c:	ea90 0f02 	teqeq	r0, r2
 8000850:	bf1f      	itttt	ne
 8000852:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000856:	ea55 0c02 	orrsne.w	ip, r5, r2
 800085a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800085e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000862:	f000 80e2 	beq.w	8000a2a <__adddf3+0x1ee>
 8000866:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800086a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800086e:	bfb8      	it	lt
 8000870:	426d      	neglt	r5, r5
 8000872:	dd0c      	ble.n	800088e <__adddf3+0x52>
 8000874:	442c      	add	r4, r5
 8000876:	ea80 0202 	eor.w	r2, r0, r2
 800087a:	ea81 0303 	eor.w	r3, r1, r3
 800087e:	ea82 0000 	eor.w	r0, r2, r0
 8000882:	ea83 0101 	eor.w	r1, r3, r1
 8000886:	ea80 0202 	eor.w	r2, r0, r2
 800088a:	ea81 0303 	eor.w	r3, r1, r3
 800088e:	2d36      	cmp	r5, #54	@ 0x36
 8000890:	bf88      	it	hi
 8000892:	bd30      	pophi	{r4, r5, pc}
 8000894:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80008a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80008a4:	d002      	beq.n	80008ac <__adddf3+0x70>
 80008a6:	4240      	negs	r0, r0
 80008a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80008b8:	d002      	beq.n	80008c0 <__adddf3+0x84>
 80008ba:	4252      	negs	r2, r2
 80008bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008c0:	ea94 0f05 	teq	r4, r5
 80008c4:	f000 80a7 	beq.w	8000a16 <__adddf3+0x1da>
 80008c8:	f1a4 0401 	sub.w	r4, r4, #1
 80008cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80008d0:	db0d      	blt.n	80008ee <__adddf3+0xb2>
 80008d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80008d6:	fa22 f205 	lsr.w	r2, r2, r5
 80008da:	1880      	adds	r0, r0, r2
 80008dc:	f141 0100 	adc.w	r1, r1, #0
 80008e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80008e4:	1880      	adds	r0, r0, r2
 80008e6:	fa43 f305 	asr.w	r3, r3, r5
 80008ea:	4159      	adcs	r1, r3
 80008ec:	e00e      	b.n	800090c <__adddf3+0xd0>
 80008ee:	f1a5 0520 	sub.w	r5, r5, #32
 80008f2:	f10e 0e20 	add.w	lr, lr, #32
 80008f6:	2a01      	cmp	r2, #1
 80008f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80008fc:	bf28      	it	cs
 80008fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000902:	fa43 f305 	asr.w	r3, r3, r5
 8000906:	18c0      	adds	r0, r0, r3
 8000908:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800090c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000910:	d507      	bpl.n	8000922 <__adddf3+0xe6>
 8000912:	f04f 0e00 	mov.w	lr, #0
 8000916:	f1dc 0c00 	rsbs	ip, ip, #0
 800091a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800091e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000922:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000926:	d31b      	bcc.n	8000960 <__adddf3+0x124>
 8000928:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800092c:	d30c      	bcc.n	8000948 <__adddf3+0x10c>
 800092e:	0849      	lsrs	r1, r1, #1
 8000930:	ea5f 0030 	movs.w	r0, r0, rrx
 8000934:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000938:	f104 0401 	add.w	r4, r4, #1
 800093c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000940:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000944:	f080 809a 	bcs.w	8000a7c <__adddf3+0x240>
 8000948:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800094c:	bf08      	it	eq
 800094e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000952:	f150 0000 	adcs.w	r0, r0, #0
 8000956:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095a:	ea41 0105 	orr.w	r1, r1, r5
 800095e:	bd30      	pop	{r4, r5, pc}
 8000960:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000964:	4140      	adcs	r0, r0
 8000966:	eb41 0101 	adc.w	r1, r1, r1
 800096a:	3c01      	subs	r4, #1
 800096c:	bf28      	it	cs
 800096e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000972:	d2e9      	bcs.n	8000948 <__adddf3+0x10c>
 8000974:	f091 0f00 	teq	r1, #0
 8000978:	bf04      	itt	eq
 800097a:	4601      	moveq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	fab1 f381 	clz	r3, r1
 8000982:	bf08      	it	eq
 8000984:	3320      	addeq	r3, #32
 8000986:	f1a3 030b 	sub.w	r3, r3, #11
 800098a:	f1b3 0220 	subs.w	r2, r3, #32
 800098e:	da0c      	bge.n	80009aa <__adddf3+0x16e>
 8000990:	320c      	adds	r2, #12
 8000992:	dd08      	ble.n	80009a6 <__adddf3+0x16a>
 8000994:	f102 0c14 	add.w	ip, r2, #20
 8000998:	f1c2 020c 	rsb	r2, r2, #12
 800099c:	fa01 f00c 	lsl.w	r0, r1, ip
 80009a0:	fa21 f102 	lsr.w	r1, r1, r2
 80009a4:	e00c      	b.n	80009c0 <__adddf3+0x184>
 80009a6:	f102 0214 	add.w	r2, r2, #20
 80009aa:	bfd8      	it	le
 80009ac:	f1c2 0c20 	rsble	ip, r2, #32
 80009b0:	fa01 f102 	lsl.w	r1, r1, r2
 80009b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80009b8:	bfdc      	itt	le
 80009ba:	ea41 010c 	orrle.w	r1, r1, ip
 80009be:	4090      	lslle	r0, r2
 80009c0:	1ae4      	subs	r4, r4, r3
 80009c2:	bfa2      	ittt	ge
 80009c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80009c8:	4329      	orrge	r1, r5
 80009ca:	bd30      	popge	{r4, r5, pc}
 80009cc:	ea6f 0404 	mvn.w	r4, r4
 80009d0:	3c1f      	subs	r4, #31
 80009d2:	da1c      	bge.n	8000a0e <__adddf3+0x1d2>
 80009d4:	340c      	adds	r4, #12
 80009d6:	dc0e      	bgt.n	80009f6 <__adddf3+0x1ba>
 80009d8:	f104 0414 	add.w	r4, r4, #20
 80009dc:	f1c4 0220 	rsb	r2, r4, #32
 80009e0:	fa20 f004 	lsr.w	r0, r0, r4
 80009e4:	fa01 f302 	lsl.w	r3, r1, r2
 80009e8:	ea40 0003 	orr.w	r0, r0, r3
 80009ec:	fa21 f304 	lsr.w	r3, r1, r4
 80009f0:	ea45 0103 	orr.w	r1, r5, r3
 80009f4:	bd30      	pop	{r4, r5, pc}
 80009f6:	f1c4 040c 	rsb	r4, r4, #12
 80009fa:	f1c4 0220 	rsb	r2, r4, #32
 80009fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000a02:	fa01 f304 	lsl.w	r3, r1, r4
 8000a06:	ea40 0003 	orr.w	r0, r0, r3
 8000a0a:	4629      	mov	r1, r5
 8000a0c:	bd30      	pop	{r4, r5, pc}
 8000a0e:	fa21 f004 	lsr.w	r0, r1, r4
 8000a12:	4629      	mov	r1, r5
 8000a14:	bd30      	pop	{r4, r5, pc}
 8000a16:	f094 0f00 	teq	r4, #0
 8000a1a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000a1e:	bf06      	itte	eq
 8000a20:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000a24:	3401      	addeq	r4, #1
 8000a26:	3d01      	subne	r5, #1
 8000a28:	e74e      	b.n	80008c8 <__adddf3+0x8c>
 8000a2a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000a2e:	bf18      	it	ne
 8000a30:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000a34:	d029      	beq.n	8000a8a <__adddf3+0x24e>
 8000a36:	ea94 0f05 	teq	r4, r5
 8000a3a:	bf08      	it	eq
 8000a3c:	ea90 0f02 	teqeq	r0, r2
 8000a40:	d005      	beq.n	8000a4e <__adddf3+0x212>
 8000a42:	ea54 0c00 	orrs.w	ip, r4, r0
 8000a46:	bf04      	itt	eq
 8000a48:	4619      	moveq	r1, r3
 8000a4a:	4610      	moveq	r0, r2
 8000a4c:	bd30      	pop	{r4, r5, pc}
 8000a4e:	ea91 0f03 	teq	r1, r3
 8000a52:	bf1e      	ittt	ne
 8000a54:	2100      	movne	r1, #0
 8000a56:	2000      	movne	r0, #0
 8000a58:	bd30      	popne	{r4, r5, pc}
 8000a5a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000a5e:	d105      	bne.n	8000a6c <__adddf3+0x230>
 8000a60:	0040      	lsls	r0, r0, #1
 8000a62:	4149      	adcs	r1, r1
 8000a64:	bf28      	it	cs
 8000a66:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000a6a:	bd30      	pop	{r4, r5, pc}
 8000a6c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000a70:	bf3c      	itt	cc
 8000a72:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000a76:	bd30      	popcc	{r4, r5, pc}
 8000a78:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000a7c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000a80:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	bd30      	pop	{r4, r5, pc}
 8000a8a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000a8e:	bf1a      	itte	ne
 8000a90:	4619      	movne	r1, r3
 8000a92:	4610      	movne	r0, r2
 8000a94:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000a98:	bf1c      	itt	ne
 8000a9a:	460b      	movne	r3, r1
 8000a9c:	4602      	movne	r2, r0
 8000a9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aa2:	bf06      	itte	eq
 8000aa4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000aa8:	ea91 0f03 	teqeq	r1, r3
 8000aac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000ab0:	bd30      	pop	{r4, r5, pc}
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_ui2d>:
 8000ab4:	f090 0f00 	teq	r0, #0
 8000ab8:	bf04      	itt	eq
 8000aba:	2100      	moveq	r1, #0
 8000abc:	4770      	bxeq	lr
 8000abe:	b530      	push	{r4, r5, lr}
 8000ac0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000ac4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000ac8:	f04f 0500 	mov.w	r5, #0
 8000acc:	f04f 0100 	mov.w	r1, #0
 8000ad0:	e750      	b.n	8000974 <__adddf3+0x138>
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_i2d>:
 8000ad4:	f090 0f00 	teq	r0, #0
 8000ad8:	bf04      	itt	eq
 8000ada:	2100      	moveq	r1, #0
 8000adc:	4770      	bxeq	lr
 8000ade:	b530      	push	{r4, r5, lr}
 8000ae0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000ae4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000ae8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000aec:	bf48      	it	mi
 8000aee:	4240      	negmi	r0, r0
 8000af0:	f04f 0100 	mov.w	r1, #0
 8000af4:	e73e      	b.n	8000974 <__adddf3+0x138>
 8000af6:	bf00      	nop

08000af8 <__aeabi_f2d>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000afe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b02:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000b06:	bf1f      	itttt	ne
 8000b08:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000b0c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000b10:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000b14:	4770      	bxne	lr
 8000b16:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000b1a:	bf08      	it	eq
 8000b1c:	4770      	bxeq	lr
 8000b1e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000b22:	bf04      	itt	eq
 8000b24:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000b28:	4770      	bxeq	lr
 8000b2a:	b530      	push	{r4, r5, lr}
 8000b2c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000b30:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000b34:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000b38:	e71c      	b.n	8000974 <__adddf3+0x138>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_ul2d>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	b530      	push	{r4, r5, lr}
 8000b46:	f04f 0500 	mov.w	r5, #0
 8000b4a:	e00a      	b.n	8000b62 <__aeabi_l2d+0x16>

08000b4c <__aeabi_l2d>:
 8000b4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b50:	bf08      	it	eq
 8000b52:	4770      	bxeq	lr
 8000b54:	b530      	push	{r4, r5, lr}
 8000b56:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000b5a:	d502      	bpl.n	8000b62 <__aeabi_l2d+0x16>
 8000b5c:	4240      	negs	r0, r0
 8000b5e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b62:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000b66:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000b6a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000b6e:	f43f aed8 	beq.w	8000922 <__adddf3+0xe6>
 8000b72:	f04f 0203 	mov.w	r2, #3
 8000b76:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000b7a:	bf18      	it	ne
 8000b7c:	3203      	addne	r2, #3
 8000b7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000b82:	bf18      	it	ne
 8000b84:	3203      	addne	r2, #3
 8000b86:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000b8a:	f1c2 0320 	rsb	r3, r2, #32
 8000b8e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000b92:	fa20 f002 	lsr.w	r0, r0, r2
 8000b96:	fa01 fe03 	lsl.w	lr, r1, r3
 8000b9a:	ea40 000e 	orr.w	r0, r0, lr
 8000b9e:	fa21 f102 	lsr.w	r1, r1, r2
 8000ba2:	4414      	add	r4, r2
 8000ba4:	e6bd      	b.n	8000922 <__adddf3+0xe6>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <populateRawMessage>:
#include "can_driver.h"

// Populates a RawCanSignal with data, given a start bit, lenght, factor, and offset
void populateRawMessage(RawCanSignal *signal, float raw_data, int length, float factor, float offset)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6178      	str	r0, [r7, #20]
 8000bf0:	ed87 0a04 	vstr	s0, [r7, #16]
 8000bf4:	60f9      	str	r1, [r7, #12]
 8000bf6:	edc7 0a02 	vstr	s1, [r7, #8]
 8000bfa:	ed87 1a01 	vstr	s2, [r7, #4]
    // offset and factor data
    uint64_t raw_value = (uint64_t)((raw_data - offset) / factor);
 8000bfe:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c02:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c0e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000c12:	ee16 0a90 	vmov	r0, s13
 8000c16:	f7ff fb43 	bl	80002a0 <__aeabi_f2ulz>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // copy data into RawCanSignal
    memcpy(&(signal->raw_data), &raw_value, sizeof(raw_value));
 8000c22:	6979      	ldr	r1, [r7, #20]
 8000c24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000c28:	600a      	str	r2, [r1, #0]
 8000c2a:	604b      	str	r3, [r1, #4]
    signal->length = length;
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	609a      	str	r2, [r3, #8]

}
 8000c32:	bf00      	nop
 8000c34:	3720      	adds	r7, #32
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <generateMask>:
    printf("\n");
}

// Generates a mask for given position and length
uint64_t generateMask(int pos, int len)
{
 8000c3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c3c:	b083      	sub	sp, #12
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
 8000c42:	6039      	str	r1, [r7, #0]
    return (0xFFFFFFFFFFFFFFFFull << (64 - len) >> (64 - len - pos));
 8000c44:	6839      	ldr	r1, [r7, #0]
 8000c46:	f1c1 0640 	rsb	r6, r1, #64	@ 0x40
 8000c4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c4e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c52:	f1a6 0e20 	sub.w	lr, r6, #32
 8000c56:	f1c6 0c20 	rsb	ip, r6, #32
 8000c5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c5e:	fa00 fe0e 	lsl.w	lr, r0, lr
 8000c62:	ea43 030e 	orr.w	r3, r3, lr
 8000c66:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c6a:	ea43 030c 	orr.w	r3, r3, ip
 8000c6e:	fa00 f206 	lsl.w	r2, r0, r6
 8000c72:	6839      	ldr	r1, [r7, #0]
 8000c74:	f1c1 0040 	rsb	r0, r1, #64	@ 0x40
 8000c78:	6879      	ldr	r1, [r7, #4]
 8000c7a:	1a41      	subs	r1, r0, r1
 8000c7c:	f1c1 0620 	rsb	r6, r1, #32
 8000c80:	f1a1 0020 	sub.w	r0, r1, #32
 8000c84:	fa22 f401 	lsr.w	r4, r2, r1
 8000c88:	fa03 f606 	lsl.w	r6, r3, r6
 8000c8c:	4334      	orrs	r4, r6
 8000c8e:	fa23 f000 	lsr.w	r0, r3, r0
 8000c92:	4304      	orrs	r4, r0
 8000c94:	fa23 f501 	lsr.w	r5, r3, r1
 8000c98:	4622      	mov	r2, r4
 8000c9a:	462b      	mov	r3, r5
}
 8000c9c:	4610      	mov	r0, r2
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ca6 <encodeSignals>:

// Encodes a CAN msg with number of sub-messages
void encodeSignals(uint8_t *data, int count, ...)
{
 8000ca6:	b40e      	push	{r1, r2, r3}
 8000ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cac:	b092      	sub	sp, #72	@ 0x48
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	60f8      	str	r0, [r7, #12]
    va_list args;
    va_start(args, count);
 8000cb2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    uint64_t buffer = 0;
 8000cb8:	f04f 0200 	mov.w	r2, #0
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

    int len_ptr = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (size_t i = 0; i < count; i++)
 8000cc8:	2300      	movs	r3, #0
 8000cca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ccc:	e03c      	b.n	8000d48 <encodeSignals+0xa2>
    {
        RawCanSignal temp = va_arg(args, RawCanSignal);
 8000cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cd0:	3307      	adds	r3, #7
 8000cd2:	f023 0307 	bic.w	r3, r3, #7
 8000cd6:	f103 0210 	add.w	r2, r3, #16
 8000cda:	627a      	str	r2, [r7, #36]	@ 0x24
 8000cdc:	f107 0610 	add.w	r6, r7, #16
 8000ce0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ce2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}

        // shift data over and apply mask then add to buffer
        uint64_t mask = generateMask(len_ptr, temp.length);
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000cec:	f7ff ffa5 	bl	8000c3a <generateMask>
 8000cf0:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        buffer |= (temp.raw_data.as_uint64 << len_ptr) & mask;
 8000cf4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000cf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000cfa:	f1a1 0620 	sub.w	r6, r1, #32
 8000cfe:	f1c1 0020 	rsb	r0, r1, #32
 8000d02:	fa03 f501 	lsl.w	r5, r3, r1
 8000d06:	fa02 f606 	lsl.w	r6, r2, r6
 8000d0a:	4335      	orrs	r5, r6
 8000d0c:	fa22 f000 	lsr.w	r0, r2, r0
 8000d10:	4305      	orrs	r5, r0
 8000d12:	fa02 f401 	lsl.w	r4, r2, r1
 8000d16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000d1a:	ea04 0a02 	and.w	sl, r4, r2
 8000d1e:	ea05 0b03 	and.w	fp, r5, r3
 8000d22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000d26:	ea42 010a 	orr.w	r1, r2, sl
 8000d2a:	6039      	str	r1, [r7, #0]
 8000d2c:	ea43 030b 	orr.w	r3, r3, fp
 8000d30:	607b      	str	r3, [r7, #4]
 8000d32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d36:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        // update length
        len_ptr += temp.length;
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d3e:	4413      	add	r3, r2
 8000d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (size_t i = 0; i < count; i++)
 8000d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d44:	3301      	adds	r3, #1
 8000d46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d3be      	bcc.n	8000cce <encodeSignals+0x28>
    }

    // fill in msg
    for (size_t i = 0; i < 8; i++)
 8000d50:	2300      	movs	r3, #0
 8000d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d54:	e01c      	b.n	8000d90 <encodeSignals+0xea>
    {
        data[i] = (buffer >> (i * 8)) & 0xFF;
 8000d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d58:	00d9      	lsls	r1, r3, #3
 8000d5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000d5e:	f1c1 0420 	rsb	r4, r1, #32
 8000d62:	f1a1 0020 	sub.w	r0, r1, #32
 8000d66:	fa22 f801 	lsr.w	r8, r2, r1
 8000d6a:	fa03 f404 	lsl.w	r4, r3, r4
 8000d6e:	ea48 0804 	orr.w	r8, r8, r4
 8000d72:	fa23 f000 	lsr.w	r0, r3, r0
 8000d76:	ea48 0800 	orr.w	r8, r8, r0
 8000d7a:	fa23 f901 	lsr.w	r9, r3, r1
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d82:	4413      	add	r3, r2
 8000d84:	fa5f f288 	uxtb.w	r2, r8
 8000d88:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < 8; i++)
 8000d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d92:	2b07      	cmp	r3, #7
 8000d94:	d9df      	bls.n	8000d56 <encodeSignals+0xb0>
    }
 8000d96:	bf00      	nop
 8000d98:	bf00      	nop
 8000d9a:	3748      	adds	r7, #72	@ 0x48
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000da2:	b003      	add	sp, #12
 8000da4:	4770      	bx	lr
	...

08000da8 <initialize>:
#include "corner.h"
#include <stdbool.h>

cornerboard_ corners;

void initialize(SPI_HandleTypeDef *hspi, CAN_HandleTypeDef *hcan, I2C_HandleTypeDef *hi2c, ADC_HandleTypeDef *hadc) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b0aa      	sub	sp, #168	@ 0xa8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
 8000db4:	603b      	str	r3, [r7, #0]

    // Read the position of the corner board
    bool front = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 8000db6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dba:	4854      	ldr	r0, [pc, #336]	@ (8000f0c <initialize+0x164>)
 8000dbc:	f002 fb8e 	bl	80034dc <HAL_GPIO_ReadPin>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	bf14      	ite	ne
 8000dc6:	2301      	movne	r3, #1
 8000dc8:	2300      	moveq	r3, #0
 8000dca:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    bool left = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 8000dce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dd2:	484e      	ldr	r0, [pc, #312]	@ (8000f0c <initialize+0x164>)
 8000dd4:	f002 fb82 	bl	80034dc <HAL_GPIO_ReadPin>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	bf14      	ite	ne
 8000dde:	2301      	movne	r3, #1
 8000de0:	2300      	moveq	r3, #0
 8000de2:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

    corners.corner_pos = (enum CornerPosition)((front << 1) | left);
 8000de6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	b25a      	sxtb	r2, r3
 8000dee:	f997 30a6 	ldrsb.w	r3, [r7, #166]	@ 0xa6
 8000df2:	4313      	orrs	r3, r2
 8000df4:	b25b      	sxtb	r3, r3
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	4b45      	ldr	r3, [pc, #276]	@ (8000f10 <initialize+0x168>)
 8000dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    corners.hspi = hspi;
 8000dfe:	4a44      	ldr	r2, [pc, #272]	@ (8000f10 <initialize+0x168>)
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	62d3      	str	r3, [r2, #44]	@ 0x2c
    corners.hcan = hcan;
 8000e04:	4a42      	ldr	r2, [pc, #264]	@ (8000f10 <initialize+0x168>)
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	6293      	str	r3, [r2, #40]	@ 0x28
    corners.hi2c = hi2c;
 8000e0a:	4a41      	ldr	r2, [pc, #260]	@ (8000f10 <initialize+0x168>)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6253      	str	r3, [r2, #36]	@ 0x24
    corners.hadc = hadc;
 8000e10:	4a3f      	ldr	r2, [pc, #252]	@ (8000f10 <initialize+0x168>)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	6313      	str	r3, [r2, #48]	@ 0x30

    Corner_Initialize_Can(&corners);
 8000e16:	483e      	ldr	r0, [pc, #248]	@ (8000f10 <initialize+0x168>)
 8000e18:	f000 f91c 	bl	8001054 <Corner_Initialize_Can>

    VirtualTimer tg1 = InitializeTimer(100, sg_timer_group);
 8000e1c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000e20:	4a3c      	ldr	r2, [pc, #240]	@ (8000f14 <initialize+0x16c>)
 8000e22:	2164      	movs	r1, #100	@ 0x64
 8000e24:	4618      	mov	r0, r3
 8000e26:	f001 f8b8 	bl	8001f9a <InitializeTimer>
    VirtualTimer tg2 = InitializeTimer(100, sus_pot_timer_group);
 8000e2a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000e2e:	4a3a      	ldr	r2, [pc, #232]	@ (8000f18 <initialize+0x170>)
 8000e30:	2164      	movs	r1, #100	@ 0x64
 8000e32:	4618      	mov	r0, r3
 8000e34:	f001 f8b1 	bl	8001f9a <InitializeTimer>
    VirtualTimer tg3 = InitializeTimer(100, main_can_loop);
 8000e38:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000e3c:	4a37      	ldr	r2, [pc, #220]	@ (8000f1c <initialize+0x174>)
 8000e3e:	2164      	movs	r1, #100	@ 0x64
 8000e40:	4618      	mov	r0, r3
 8000e42:	f001 f8aa 	bl	8001f9a <InitializeTimer>
    VirtualTimer tg4 = InitializeTimer(1000, tire_temp_group);
 8000e46:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000e4a:	4a35      	ldr	r2, [pc, #212]	@ (8000f20 <initialize+0x178>)
 8000e4c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e50:	4618      	mov	r0, r3
 8000e52:	f001 f8a2 	bl	8001f9a <InitializeTimer>
    VirtualTimer tg5 = InitializeTimer(500, print_group);
 8000e56:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000e5a:	4a32      	ldr	r2, [pc, #200]	@ (8000f24 <initialize+0x17c>)
 8000e5c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000e60:	4618      	mov	r0, r3
 8000e62:	f001 f89a 	bl	8001f9a <InitializeTimer>
    VirtualTimer tg6 = InitializeTimer(200, temp_can_loop);
 8000e66:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e6a:	4a2f      	ldr	r2, [pc, #188]	@ (8000f28 <initialize+0x180>)
 8000e6c:	21c8      	movs	r1, #200	@ 0xc8
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f001 f893 	bl	8001f9a <InitializeTimer>
    VirtualTimer total_tg[6] = {tg1, tg2, tg3, tg4, tg5, tg6};
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 8000e7c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e7e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e82:	f107 0320 	add.w	r3, r7, #32
 8000e86:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8000e8a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e8c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e94:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8000e98:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e9e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ea2:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8000ea6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ea8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000eac:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000eb0:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8000eb4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000eb6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000eba:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ebe:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000ec2:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ec4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    corners.tg = InitializeTimerGroup(total_tg);
 8000ec8:	f107 0314 	add.w	r3, r7, #20
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f001 f87f 	bl	8001fd0 <InitializeTimerGroup>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	4a0e      	ldr	r2, [pc, #56]	@ (8000f10 <initialize+0x168>)
 8000ed6:	63d3      	str	r3, [r2, #60]	@ 0x3c

    // Set PDWN pin to low
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	2101      	movs	r1, #1
 8000edc:	480b      	ldr	r0, [pc, #44]	@ (8000f0c <initialize+0x164>)
 8000ede:	f002 fb15 	bl	800350c <HAL_GPIO_WritePin>

    if (Temp_Init(&corners.temp_sensors, corners.hi2c) != HAL_OK) {
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <initialize+0x168>)
 8000ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4809      	ldr	r0, [pc, #36]	@ (8000f10 <initialize+0x168>)
 8000eea:	f000 ffb5 	bl	8001e58 <Temp_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d003      	beq.n	8000efc <initialize+0x154>
        printf("Failed to initialize temperature sensors\n");
 8000ef4:	480d      	ldr	r0, [pc, #52]	@ (8000f2c <initialize+0x184>)
 8000ef6:	f004 fdd7 	bl	8005aa8 <puts>
    } else {
        printf("Temperature sensors initialized successfully\n");
    }
}
 8000efa:	e002      	b.n	8000f02 <initialize+0x15a>
        printf("Temperature sensors initialized successfully\n");
 8000efc:	480c      	ldr	r0, [pc, #48]	@ (8000f30 <initialize+0x188>)
 8000efe:	f004 fdd3 	bl	8005aa8 <puts>
}
 8000f02:	bf00      	nop
 8000f04:	37a8      	adds	r7, #168	@ 0xa8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40020800 	.word	0x40020800
 8000f10:	20000084 	.word	0x20000084
 8000f14:	08000f4d 	.word	0x08000f4d
 8000f18:	08000fa1 	.word	0x08000fa1
 8000f1c:	080011e5 	.word	0x080011e5
 8000f20:	08000fbd 	.word	0x08000fbd
 8000f24:	08000fd1 	.word	0x08000fd1
 8000f28:	08001195 	.word	0x08001195
 8000f2c:	08006644 	.word	0x08006644
 8000f30:	08006670 	.word	0x08006670

08000f34 <tick_timers>:

void tick_timers() {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
    TickTimer(corners.tg);
 8000f38:	4b03      	ldr	r3, [pc, #12]	@ (8000f48 <tick_timers+0x14>)
 8000f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f001 f85b 	bl	8001ff8 <TickTimer>
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000084 	.word	0x20000084

08000f4c <sg_timer_group>:

void sg_timer_group() {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {}
 8000f52:	bf00      	nop
 8000f54:	2140      	movs	r1, #64	@ 0x40
 8000f56:	4810      	ldr	r0, [pc, #64]	@ (8000f98 <sg_timer_group+0x4c>)
 8000f58:	f002 fac0 	bl	80034dc <HAL_GPIO_ReadPin>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d0f8      	beq.n	8000f54 <sg_timer_group+0x8>
    uint8_t spi_rx[4] = {0};
 8000f62:	2300      	movs	r3, #0
 8000f64:	603b      	str	r3, [r7, #0]
    Read_ADC_Data(corners.hspi, spi_rx);
 8000f66:	4b0d      	ldr	r3, [pc, #52]	@ (8000f9c <sg_timer_group+0x50>)
 8000f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f6a:	463a      	mov	r2, r7
 8000f6c:	4611      	mov	r1, r2
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f000 fa94 	bl	800149c <Read_ADC_Data>
    // for (int i=0; i<4; i++) {
    //     printf("spi_rx[%d] = 0x%02X\n", i, corners.spi_rx[i]);
    // }
    int32_t raw = ((spi_rx[0] << 24) | (spi_rx[1] << 16) | spi_rx[2] << 8) >> 8;
 8000f74:	783b      	ldrb	r3, [r7, #0]
 8000f76:	061a      	lsls	r2, r3, #24
 8000f78:	787b      	ldrb	r3, [r7, #1]
 8000f7a:	041b      	lsls	r3, r3, #16
 8000f7c:	431a      	orrs	r2, r3
 8000f7e:	78bb      	ldrb	r3, [r7, #2]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	4313      	orrs	r3, r2
 8000f84:	121b      	asrs	r3, r3, #8
 8000f86:	607b      	str	r3, [r7, #4]
    corners.strain_gauge_data = raw;
 8000f88:	4a04      	ldr	r2, [pc, #16]	@ (8000f9c <sg_timer_group+0x50>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6353      	str	r3, [r2, #52]	@ 0x34

    // printf("adc val: %ld\n", adc_val);
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40020000 	.word	0x40020000
 8000f9c:	20000084 	.word	0x20000084

08000fa0 <sus_pot_timer_group>:

void sus_pot_timer_group() {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
    Read_Internal_ADC_Data(corners.hadc, &corners.sus_pot_data);
 8000fa4:	4b03      	ldr	r3, [pc, #12]	@ (8000fb4 <sus_pot_timer_group+0x14>)
 8000fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa8:	4903      	ldr	r1, [pc, #12]	@ (8000fb8 <sus_pot_timer_group+0x18>)
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fa8c 	bl	80014c8 <Read_Internal_ADC_Data>
}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000084 	.word	0x20000084
 8000fb8:	200000bc 	.word	0x200000bc

08000fbc <tire_temp_group>:

void tire_temp_group() {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
    Temp_ReadAll(&corners.temp_sensors);
 8000fc0:	4802      	ldr	r0, [pc, #8]	@ (8000fcc <tire_temp_group+0x10>)
 8000fc2:	f000 ffcf 	bl	8001f64 <Temp_ReadAll>
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000084 	.word	0x20000084

08000fd0 <print_group>:

void print_group() {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
    printf("Corner Position: %d\n", corners.corner_pos);
 8000fd6:	4b19      	ldr	r3, [pc, #100]	@ (800103c <print_group+0x6c>)
 8000fd8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4818      	ldr	r0, [pc, #96]	@ (8001040 <print_group+0x70>)
 8000fe0:	f004 fcfa 	bl	80059d8 <iprintf>
    printf("Strain Gauge Reading: %ld\n", corners.strain_gauge_data);
 8000fe4:	4b15      	ldr	r3, [pc, #84]	@ (800103c <print_group+0x6c>)
 8000fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4816      	ldr	r0, [pc, #88]	@ (8001044 <print_group+0x74>)
 8000fec:	f004 fcf4 	bl	80059d8 <iprintf>
    printf("Suspension Potentiometer ADC Value: %ld\n", corners.sus_pot_data);
 8000ff0:	4b12      	ldr	r3, [pc, #72]	@ (800103c <print_group+0x6c>)
 8000ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4814      	ldr	r0, [pc, #80]	@ (8001048 <print_group+0x78>)
 8000ff8:	f004 fcee 	bl	80059d8 <iprintf>
    for (int i = 0; i < TEMP_NUM_SENSORS; i++) {
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	e011      	b.n	8001026 <print_group+0x56>
        printf("Temp Sensor %d: %d C\n", i, (int)corners.temp_sensors.temps[i]);
 8001002:	4a0e      	ldr	r2, [pc, #56]	@ (800103c <print_group+0x6c>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	3304      	adds	r3, #4
 800100c:	edd3 7a00 	vldr	s15, [r3]
 8001010:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001014:	ee17 2a90 	vmov	r2, s15
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	480c      	ldr	r0, [pc, #48]	@ (800104c <print_group+0x7c>)
 800101c:	f004 fcdc 	bl	80059d8 <iprintf>
    for (int i = 0; i < TEMP_NUM_SENSORS; i++) {
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3301      	adds	r3, #1
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2b07      	cmp	r3, #7
 800102a:	ddea      	ble.n	8001002 <print_group+0x32>
    }
    printf("\n\n");
 800102c:	4808      	ldr	r0, [pc, #32]	@ (8001050 <print_group+0x80>)
 800102e:	f004 fd3b 	bl	8005aa8 <puts>
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000084 	.word	0x20000084
 8001040:	080066a0 	.word	0x080066a0
 8001044:	080066b8 	.word	0x080066b8
 8001048:	080066d4 	.word	0x080066d4
 800104c:	08006700 	.word	0x08006700
 8001050:	08006718 	.word	0x08006718

08001054 <Corner_Initialize_Can>:
#include "corner_can.h"

corner_can_ corner_can;

void Corner_Initialize_Can(cornerboard_ *cornerboard) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  // Store cornerboard reference
  corner_can.cornerboard = cornerboard;
 800105c:	4a34      	ldr	r2, [pc, #208]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6013      	str	r3, [r2, #0]

  // Start CAN
  printf("HAL_CAN_Start returned: %d\n",
         HAL_CAN_Start(corner_can.cornerboard->hcan));
 8001062:	4b33      	ldr	r3, [pc, #204]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001068:	4618      	mov	r0, r3
 800106a:	f001 fe45 	bl	8002cf8 <HAL_CAN_Start>
 800106e:	4603      	mov	r3, r0
  printf("HAL_CAN_Start returned: %d\n",
 8001070:	4619      	mov	r1, r3
 8001072:	4830      	ldr	r0, [pc, #192]	@ (8001134 <Corner_Initialize_Can+0xe0>)
 8001074:	f004 fcb0 	bl	80059d8 <iprintf>

  // Enable notifications (interrupts) for CAN
  HAL_CAN_ActivateNotification(corner_can.cornerboard->hcan,
 8001078:	4b2d      	ldr	r3, [pc, #180]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800107e:	2102      	movs	r1, #2
 8001080:	4618      	mov	r0, r3
 8001082:	f001 ff82 	bl	8002f8a <HAL_CAN_ActivateNotification>
  //    int pos = corner_can.cornerboard->corner.corner_pos;

  // Temperature message 1 header initialization (first 4 temps)
  // Base ID 0x520, each corner gets 2 IDs
  corner_can.TxHeaderTemperatures1_.StdId =
      0x530 + (corner_can.cornerboard->corner_pos * 2);
 8001086:	4b2a      	ldr	r3, [pc, #168]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800108e:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	461a      	mov	r2, r3
  corner_can.TxHeaderTemperatures1_.StdId =
 8001096:	4b26      	ldr	r3, [pc, #152]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 8001098:	62da      	str	r2, [r3, #44]	@ 0x2c
  corner_can.TxHeaderTemperatures1_.IDE = CAN_ID_STD;
 800109a:	4b25      	ldr	r3, [pc, #148]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 800109c:	2200      	movs	r2, #0
 800109e:	635a      	str	r2, [r3, #52]	@ 0x34
  corner_can.TxHeaderTemperatures1_.RTR = CAN_RTR_DATA;
 80010a0:	4b23      	ldr	r3, [pc, #140]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	639a      	str	r2, [r3, #56]	@ 0x38
  corner_can.TxHeaderTemperatures1_.DLC = 8;
 80010a6:	4b22      	ldr	r3, [pc, #136]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010a8:	2208      	movs	r2, #8
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c

  // Temperature message 2 header initialization (last 4 temps)
  corner_can.TxHeaderTemperatures2_.StdId =
      0x531 + (corner_can.cornerboard->corner_pos * 2);
 80010ac:	4b20      	ldr	r3, [pc, #128]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	f203 5331 	addw	r3, r3, #1329	@ 0x531
 80010ba:	461a      	mov	r2, r3
  corner_can.TxHeaderTemperatures2_.StdId =
 80010bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010be:	64da      	str	r2, [r3, #76]	@ 0x4c
  corner_can.TxHeaderTemperatures2_.IDE = CAN_ID_STD;
 80010c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	655a      	str	r2, [r3, #84]	@ 0x54
  corner_can.TxHeaderTemperatures2_.RTR = CAN_RTR_DATA;
 80010c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	659a      	str	r2, [r3, #88]	@ 0x58
  corner_can.TxHeaderTemperatures2_.DLC = 8;
 80010cc:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010ce:	2208      	movs	r2, #8
 80010d0:	65da      	str	r2, [r3, #92]	@ 0x5c

  corner_can.TxHeaderSg_.StdId = 
      0x538 + (corner_can.cornerboard->corner_pos * 2);
 80010d2:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80010da:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	461a      	mov	r2, r3
  corner_can.TxHeaderSg_.StdId = 
 80010e2:	4b13      	ldr	r3, [pc, #76]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010e4:	66da      	str	r2, [r3, #108]	@ 0x6c
  corner_can.TxHeaderSg_.IDE = CAN_ID_STD;
 80010e6:	4b12      	ldr	r3, [pc, #72]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	675a      	str	r2, [r3, #116]	@ 0x74
  corner_can.TxHeaderSg_.RTR = CAN_RTR_DATA;
 80010ec:	4b10      	ldr	r3, [pc, #64]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	679a      	str	r2, [r3, #120]	@ 0x78
  corner_can.TxHeaderSg_.DLC = 8;
 80010f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010f4:	2208      	movs	r2, #8
 80010f6:	67da      	str	r2, [r3, #124]	@ 0x7c

  corner_can.TxHeaderSusPot_.StdId = 
      0x539 + (corner_can.cornerboard->corner_pos * 2);
 80010f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	f203 5339 	addw	r3, r3, #1337	@ 0x539
 8001106:	461a      	mov	r2, r3
  corner_can.TxHeaderSusPot_.StdId = 
 8001108:	4b09      	ldr	r3, [pc, #36]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 800110a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  corner_can.TxHeaderSusPot_.IDE = CAN_ID_STD;
 800110e:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 8001110:	2200      	movs	r2, #0
 8001112:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  corner_can.TxHeaderSusPot_.RTR = CAN_RTR_DATA;
 8001116:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 8001118:	2200      	movs	r2, #0
 800111a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  corner_can.TxHeaderSusPot_.DLC = 8;
 800111e:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <Corner_Initialize_Can+0xdc>)
 8001120:	2208      	movs	r2, #8
 8001122:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200000c8 	.word	0x200000c8
 8001134:	0800671c 	.word	0x0800671c

08001138 <send_can_messages>:

uint8_t send_can_messages(CAN_HandleTypeDef *hcan,
                          CAN_TxHeaderTypeDef *TxHeader, uint8_t *data,
                          uint32_t *TxMailBox) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
 8001144:	603b      	str	r3, [r7, #0]
  // Send message
  if (HAL_CAN_GetTxMailboxesFreeLevel(hcan) > 0) {
 8001146:	68f8      	ldr	r0, [r7, #12]
 8001148:	f001 feea 	bl	8002f20 <HAL_CAN_GetTxMailboxesFreeLevel>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d011      	beq.n	8001176 <send_can_messages+0x3e>
    HAL_StatusTypeDef msg_status =
        HAL_CAN_AddTxMessage(hcan, TxHeader, data, TxMailBox);
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	68b9      	ldr	r1, [r7, #8]
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f001 fe11 	bl	8002d80 <HAL_CAN_AddTxMessage>
 800115e:	4603      	mov	r3, r0
 8001160:	75fb      	strb	r3, [r7, #23]

    if (msg_status != HAL_OK) {
 8001162:	7dfb      	ldrb	r3, [r7, #23]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00b      	beq.n	8001180 <send_can_messages+0x48>
      printf("Failed to send CAN message. Status: %d\n", msg_status);
 8001168:	7dfb      	ldrb	r3, [r7, #23]
 800116a:	4619      	mov	r1, r3
 800116c:	4807      	ldr	r0, [pc, #28]	@ (800118c <send_can_messages+0x54>)
 800116e:	f004 fc33 	bl	80059d8 <iprintf>
      // Error handling
      return 1;
 8001172:	2301      	movs	r3, #1
 8001174:	e005      	b.n	8001182 <send_can_messages+0x4a>

    } else {
      // printf("CAN message sent successfully\n");
    }
  } else {
    printf("No free Tx mailboxes available. Message not sent.\n");
 8001176:	4806      	ldr	r0, [pc, #24]	@ (8001190 <send_can_messages+0x58>)
 8001178:	f004 fc96 	bl	8005aa8 <puts>
    return 1; // Indicate failure
 800117c:	2301      	movs	r3, #1
 800117e:	e000      	b.n	8001182 <send_can_messages+0x4a>
  }
  return 0;
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	08006738 	.word	0x08006738
 8001190:	08006760 	.word	0x08006760

08001194 <temp_can_loop>:

void temp_can_loop() {
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  // Update and send temperature message 1 (first 4 temps)
  populateCorner_TemperatureMessages(corner_can.txDataTemperatures1_, 0);
 8001198:	2100      	movs	r1, #0
 800119a:	480c      	ldr	r0, [pc, #48]	@ (80011cc <temp_can_loop+0x38>)
 800119c:	f000 f83a 	bl	8001214 <populateCorner_TemperatureMessages>
  send_can_messages(corner_can.cornerboard->hcan,
 80011a0:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <temp_can_loop+0x3c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <temp_can_loop+0x40>)
 80011a8:	4a08      	ldr	r2, [pc, #32]	@ (80011cc <temp_can_loop+0x38>)
 80011aa:	490b      	ldr	r1, [pc, #44]	@ (80011d8 <temp_can_loop+0x44>)
 80011ac:	f7ff ffc4 	bl	8001138 <send_can_messages>
                    &corner_can.TxHeaderTemperatures1_,
                    corner_can.txDataTemperatures1_, &corner_can.TxMailBox_);

  // Update and send temperature message 2 (last 4 temps)
  populateCorner_TemperatureMessages(corner_can.txDataTemperatures2_, 1);
 80011b0:	2101      	movs	r1, #1
 80011b2:	480a      	ldr	r0, [pc, #40]	@ (80011dc <temp_can_loop+0x48>)
 80011b4:	f000 f82e 	bl	8001214 <populateCorner_TemperatureMessages>
  send_can_messages(corner_can.cornerboard->hcan,
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <temp_can_loop+0x3c>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80011be:	4b05      	ldr	r3, [pc, #20]	@ (80011d4 <temp_can_loop+0x40>)
 80011c0:	4a06      	ldr	r2, [pc, #24]	@ (80011dc <temp_can_loop+0x48>)
 80011c2:	4907      	ldr	r1, [pc, #28]	@ (80011e0 <temp_can_loop+0x4c>)
 80011c4:	f7ff ffb8 	bl	8001138 <send_can_messages>
                    &corner_can.TxHeaderTemperatures2_,
                    corner_can.txDataTemperatures2_, &corner_can.TxMailBox_);
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	2000010c 	.word	0x2000010c
 80011d0:	200000c8 	.word	0x200000c8
 80011d4:	200000cc 	.word	0x200000cc
 80011d8:	200000f4 	.word	0x200000f4
 80011dc:	2000012c 	.word	0x2000012c
 80011e0:	20000114 	.word	0x20000114

080011e4 <main_can_loop>:

void main_can_loop() {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  populateCorner_Messages(corner_can.txDataSg_);
 80011e8:	4806      	ldr	r0, [pc, #24]	@ (8001204 <main_can_loop+0x20>)
 80011ea:	f000 f867 	bl	80012bc <populateCorner_Messages>
  send_can_messages(corner_can.cornerboard->hcan, &corner_can.TxHeaderSg_,
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <main_can_loop+0x24>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80011f4:	4b05      	ldr	r3, [pc, #20]	@ (800120c <main_can_loop+0x28>)
 80011f6:	4a03      	ldr	r2, [pc, #12]	@ (8001204 <main_can_loop+0x20>)
 80011f8:	4905      	ldr	r1, [pc, #20]	@ (8001210 <main_can_loop+0x2c>)
 80011fa:	f7ff ff9d 	bl	8001138 <send_can_messages>
                    corner_can.txDataSg_, &corner_can.TxMailBox_);
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	2000014c 	.word	0x2000014c
 8001208:	200000c8 	.word	0x200000c8
 800120c:	200000cc 	.word	0x200000cc
 8001210:	20000134 	.word	0x20000134

08001214 <populateCorner_TemperatureMessages>:

void populateCorner_TemperatureMessages(uint8_t *data, int msg_num) {
 8001214:	b590      	push	{r4, r7, lr}
 8001216:	b0a3      	sub	sp, #140	@ 0x8c
 8001218:	af0e      	add	r7, sp, #56	@ 0x38
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  RawCanSignal signals[4];

  // Each message contains 4 temps with 16-bit encoding
  // msg_num 0: temps[0-3], msg_num 1: temps[4-7]
  int offset = msg_num * 4;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	64bb      	str	r3, [r7, #72]	@ 0x48

  for (int i = 0; i < 4; i++) {
 8001224:	2300      	movs	r3, #0
 8001226:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001228:	e01a      	b.n	8001260 <populateCorner_TemperatureMessages+0x4c>
    populateRawMessage(&signals[i],
 800122a:	f107 0208 	add.w	r2, r7, #8
 800122e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001230:	011b      	lsls	r3, r3, #4
 8001232:	18d0      	adds	r0, r2, r3
                       corner_can.cornerboard->temp_sensors.temps[offset + i],
 8001234:	4b1e      	ldr	r3, [pc, #120]	@ (80012b0 <populateCorner_TemperatureMessages+0x9c>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800123a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800123c:	440b      	add	r3, r1
    populateRawMessage(&signals[i],
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	4413      	add	r3, r2
 8001242:	3304      	adds	r3, #4
 8001244:	edd3 7a00 	vldr	s15, [r3]
 8001248:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 80012b4 <populateCorner_TemperatureMessages+0xa0>
 800124c:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 80012b8 <populateCorner_TemperatureMessages+0xa4>
 8001250:	2110      	movs	r1, #16
 8001252:	eeb0 0a67 	vmov.f32	s0, s15
 8001256:	f7ff fcc7 	bl	8000be8 <populateRawMessage>
  for (int i = 0; i < 4; i++) {
 800125a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800125c:	3301      	adds	r3, #1
 800125e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001262:	2b03      	cmp	r3, #3
 8001264:	dde1      	ble.n	800122a <populateCorner_TemperatureMessages+0x16>
                       16, 0.01, 0);
  }

  encodeSignals(data, 4, signals[0], signals[1], signals[2], signals[3]);
 8001266:	ac0a      	add	r4, sp, #40	@ 0x28
 8001268:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800126c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800126e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001272:	ac06      	add	r4, sp, #24
 8001274:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001278:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800127a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800127e:	ac02      	add	r4, sp, #8
 8001280:	f107 0318 	add.w	r3, r7, #24
 8001284:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001286:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800128a:	466a      	mov	r2, sp
 800128c:	f107 0310 	add.w	r3, r7, #16
 8001290:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001294:	e882 0003 	stmia.w	r2, {r0, r1}
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	cb0c      	ldmia	r3, {r2, r3}
 800129e:	2104      	movs	r1, #4
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff fd00 	bl	8000ca6 <encodeSignals>
}
 80012a6:	bf00      	nop
 80012a8:	3754      	adds	r7, #84	@ 0x54
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd90      	pop	{r4, r7, pc}
 80012ae:	bf00      	nop
 80012b0:	200000c8 	.word	0x200000c8
 80012b4:	00000000 	.word	0x00000000
 80012b8:	3c23d70a 	.word	0x3c23d70a

080012bc <populateCorner_Messages>:

void populateCorner_Messages(uint8_t *data) {
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b0c1      	sub	sp, #260	@ 0x104
 80012c0:	af1e      	add	r7, sp, #120	@ 0x78
 80012c2:	6078      	str	r0, [r7, #4]
  // for (int i = 0; i < 2; i++) {
  //   populateRawMessage(&signals[i], corner_can.cornerboard->spi_rx[i], 8, 1, 0);
  // }

  // send each byte of sg data as a signal in little endian order
  populateRawMessage(&signals[3], (corner_can.cornerboard->strain_gauge_data >> 24) & 0xFF, 8, 1, 0);
 80012c4:	4b73      	ldr	r3, [pc, #460]	@ (8001494 <populateCorner_Messages+0x1d8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012ca:	0e1b      	lsrs	r3, r3, #24
 80012cc:	ee07 3a90 	vmov	s15, r3
 80012d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d4:	f107 0308 	add.w	r3, r7, #8
 80012d8:	3330      	adds	r3, #48	@ 0x30
 80012da:	ed9f 1a6f 	vldr	s2, [pc, #444]	@ 8001498 <populateCorner_Messages+0x1dc>
 80012de:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80012e2:	2108      	movs	r1, #8
 80012e4:	eeb0 0a67 	vmov.f32	s0, s15
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fc7d 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[2], (corner_can.cornerboard->strain_gauge_data >> 16) & 0xFF, 8, 1, 0);
 80012ee:	4b69      	ldr	r3, [pc, #420]	@ (8001494 <populateCorner_Messages+0x1d8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f4:	141b      	asrs	r3, r3, #16
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	ee07 3a90 	vmov	s15, r3
 80012fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	3320      	adds	r3, #32
 8001306:	ed9f 1a64 	vldr	s2, [pc, #400]	@ 8001498 <populateCorner_Messages+0x1dc>
 800130a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800130e:	2108      	movs	r1, #8
 8001310:	eeb0 0a67 	vmov.f32	s0, s15
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fc67 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[1], (corner_can.cornerboard->strain_gauge_data >> 8) & 0xFF, 8, 1, 0);
 800131a:	4b5e      	ldr	r3, [pc, #376]	@ (8001494 <populateCorner_Messages+0x1d8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001320:	121b      	asrs	r3, r3, #8
 8001322:	b2db      	uxtb	r3, r3
 8001324:	ee07 3a90 	vmov	s15, r3
 8001328:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800132c:	f107 0308 	add.w	r3, r7, #8
 8001330:	3310      	adds	r3, #16
 8001332:	ed9f 1a59 	vldr	s2, [pc, #356]	@ 8001498 <populateCorner_Messages+0x1dc>
 8001336:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800133a:	2108      	movs	r1, #8
 800133c:	eeb0 0a67 	vmov.f32	s0, s15
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fc51 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[0], corner_can.cornerboard->strain_gauge_data & 0xFF, 8, 1, 0);
 8001346:	4b53      	ldr	r3, [pc, #332]	@ (8001494 <populateCorner_Messages+0x1d8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800134c:	b2db      	uxtb	r3, r3
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001356:	f107 0308 	add.w	r3, r7, #8
 800135a:	ed9f 1a4f 	vldr	s2, [pc, #316]	@ 8001498 <populateCorner_Messages+0x1dc>
 800135e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001362:	2108      	movs	r1, #8
 8001364:	eeb0 0a67 	vmov.f32	s0, s15
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fc3d 	bl	8000be8 <populateRawMessage>

  // send each byte of suspension potentiometer data as a signal in big endian order
  populateRawMessage(&signals[7], (corner_can.cornerboard->sus_pot_data >> 24) & 0xFF, 8, 1, 0);
 800136e:	4b49      	ldr	r3, [pc, #292]	@ (8001494 <populateCorner_Messages+0x1d8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001374:	0e1b      	lsrs	r3, r3, #24
 8001376:	ee07 3a90 	vmov	s15, r3
 800137a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800137e:	f107 0308 	add.w	r3, r7, #8
 8001382:	3370      	adds	r3, #112	@ 0x70
 8001384:	ed9f 1a44 	vldr	s2, [pc, #272]	@ 8001498 <populateCorner_Messages+0x1dc>
 8001388:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800138c:	2108      	movs	r1, #8
 800138e:	eeb0 0a67 	vmov.f32	s0, s15
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fc28 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[6], (corner_can.cornerboard->sus_pot_data >> 16) & 0xFF, 8, 1, 0);
 8001398:	4b3e      	ldr	r3, [pc, #248]	@ (8001494 <populateCorner_Messages+0x1d8>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800139e:	0c1b      	lsrs	r3, r3, #16
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	ee07 3a90 	vmov	s15, r3
 80013a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	3360      	adds	r3, #96	@ 0x60
 80013b0:	ed9f 1a39 	vldr	s2, [pc, #228]	@ 8001498 <populateCorner_Messages+0x1dc>
 80013b4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80013b8:	2108      	movs	r1, #8
 80013ba:	eeb0 0a67 	vmov.f32	s0, s15
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fc12 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[5], (corner_can.cornerboard->sus_pot_data >> 8) & 0xFF, 8, 1, 0);
 80013c4:	4b33      	ldr	r3, [pc, #204]	@ (8001494 <populateCorner_Messages+0x1d8>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013ca:	0a1b      	lsrs	r3, r3, #8
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	ee07 3a90 	vmov	s15, r3
 80013d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d6:	f107 0308 	add.w	r3, r7, #8
 80013da:	3350      	adds	r3, #80	@ 0x50
 80013dc:	ed9f 1a2e 	vldr	s2, [pc, #184]	@ 8001498 <populateCorner_Messages+0x1dc>
 80013e0:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80013e4:	2108      	movs	r1, #8
 80013e6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff fbfc 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[4], corner_can.cornerboard->sus_pot_data & 0xFF, 8, 1, 0);
 80013f0:	4b28      	ldr	r3, [pc, #160]	@ (8001494 <populateCorner_Messages+0x1d8>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	ee07 3a90 	vmov	s15, r3
 80013fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001400:	f107 0308 	add.w	r3, r7, #8
 8001404:	3340      	adds	r3, #64	@ 0x40
 8001406:	ed9f 1a24 	vldr	s2, [pc, #144]	@ 8001498 <populateCorner_Messages+0x1dc>
 800140a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800140e:	2108      	movs	r1, #8
 8001410:	eeb0 0a67 	vmov.f32	s0, s15
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff fbe7 	bl	8000be8 <populateRawMessage>

  encodeSignals(data, 8, signals[0], signals[1], signals[2], signals[3], signals[4], signals[5], signals[6], signals[7]);
 800141a:	ac1a      	add	r4, sp, #104	@ 0x68
 800141c:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001420:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001422:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001426:	ac16      	add	r4, sp, #88	@ 0x58
 8001428:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800142c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800142e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001432:	ac12      	add	r4, sp, #72	@ 0x48
 8001434:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001438:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800143a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800143e:	ac0e      	add	r4, sp, #56	@ 0x38
 8001440:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001444:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001446:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800144a:	ac0a      	add	r4, sp, #40	@ 0x28
 800144c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001450:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001452:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001456:	ac06      	add	r4, sp, #24
 8001458:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800145c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800145e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001462:	ac02      	add	r4, sp, #8
 8001464:	f107 0318 	add.w	r3, r7, #24
 8001468:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800146a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800146e:	466a      	mov	r2, sp
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001478:	e882 0003 	stmia.w	r2, {r0, r1}
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	cb0c      	ldmia	r3, {r2, r3}
 8001482:	2108      	movs	r1, #8
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff fc0e 	bl	8000ca6 <encodeSignals>
 800148a:	bf00      	nop
 800148c:	378c      	adds	r7, #140	@ 0x8c
 800148e:	46bd      	mov	sp, r7
 8001490:	bd90      	pop	{r4, r7, pc}
 8001492:	bf00      	nop
 8001494:	200000c8 	.word	0x200000c8
 8001498:	00000000 	.word	0x00000000

0800149c <Read_ADC_Data>:
#include "corner_driver.h"

void Read_ADC_Data(SPI_HandleTypeDef *hspi, uint8_t *spi_rx) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af02      	add	r7, sp, #8
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
  uint8_t spi_tx[4] = {0};
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef t = HAL_SPI_TransmitReceive(hspi, spi_tx, spi_rx, 3, 100);
 80014aa:	f107 0108 	add.w	r1, r7, #8
 80014ae:	2364      	movs	r3, #100	@ 0x64
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2303      	movs	r3, #3
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f003 fe91 	bl	80051de <HAL_SPI_TransmitReceive>
 80014bc:	4603      	mov	r3, r0
 80014be:	73fb      	strb	r3, [r7, #15]
  // printf("SPI Transaction Status %d\n", t);
  // if (HAL_SPI_TransmitReceive(hspi, spi_tx, spi_rx, 3, 100) != HAL_OK) {
  //     // Error
  //     printf("ERROR\n");
  // }
}
 80014c0:	bf00      	nop
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <Read_Internal_ADC_Data>:

void Read_Internal_ADC_Data(ADC_HandleTypeDef *hadc, uint32_t *adc_val) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  HAL_ADC_Start(hadc);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 feae 	bl	8002234 <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80014d8:	2164      	movs	r1, #100	@ 0x64
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 ff7c 	bl	80023d8 <HAL_ADC_PollForConversion>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d106      	bne.n	80014f4 <Read_Internal_ADC_Data+0x2c>
    *adc_val = HAL_ADC_GetValue(hadc);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f001 f801 	bl	80024ee <HAL_ADC_GetValue>
 80014ec:	4602      	mov	r2, r0
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	601a      	str	r2, [r3, #0]
    // printf("Internal ADC Value: %lu\n", *adc_val);
  } else {
    printf("Failed to read internal ADC value.\n");
  }
 80014f2:	e002      	b.n	80014fa <Read_Internal_ADC_Data+0x32>
    printf("Failed to read internal ADC value.\n");
 80014f4:	4803      	ldr	r0, [pc, #12]	@ (8001504 <Read_Internal_ADC_Data+0x3c>)
 80014f6:	f004 fad7 	bl	8005aa8 <puts>
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	08006794 	.word	0x08006794

08001508 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001510:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001514:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	2b00      	cmp	r3, #0
 800151e:	d013      	beq.n	8001548 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001520:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001524:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001528:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800152c:	2b00      	cmp	r3, #0
 800152e:	d00b      	beq.n	8001548 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001530:	e000      	b.n	8001534 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001532:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001534:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d0f9      	beq.n	8001532 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800153e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	b2d2      	uxtb	r2, r2
 8001546:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001548:	687b      	ldr	r3, [r7, #4]
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8001556:	b580      	push	{r7, lr}
 8001558:	b086      	sub	sp, #24
 800155a:	af00      	add	r7, sp, #0
 800155c:	60f8      	str	r0, [r7, #12]
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
 8001566:	e009      	b.n	800157c <_write+0x26>
    ITM_SendChar(*ptr++);
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	1c5a      	adds	r2, r3, #1
 800156c:	60ba      	str	r2, [r7, #8]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ffc9 	bl	8001508 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	3301      	adds	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	429a      	cmp	r2, r3
 8001582:	dbf1      	blt.n	8001568 <_write+0x12>
  }
  return len;
 8001584:	687b      	ldr	r3, [r7, #4]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
	...

08001590 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8001594:	f000 fd98 	bl	80020c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001598:	f000 f81c 	bl	80015d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800159c:	f000 f990 	bl	80018c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80015a0:	f000 f92a 	bl	80017f8 <MX_I2C1_Init>
  MX_SPI1_Init();
 80015a4:	f000 f956 	bl	8001854 <MX_SPI1_Init>
  MX_CAN1_Init();
 80015a8:	f000 f8d0 	bl	800174c <MX_CAN1_Init>
  MX_ADC1_Init();
 80015ac:	f000 f87c 	bl	80016a8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initialize(&hspi1, &hcan1, &hi2c1, &hadc1);
 80015b0:	4b04      	ldr	r3, [pc, #16]	@ (80015c4 <main+0x34>)
 80015b2:	4a05      	ldr	r2, [pc, #20]	@ (80015c8 <main+0x38>)
 80015b4:	4905      	ldr	r1, [pc, #20]	@ (80015cc <main+0x3c>)
 80015b6:	4806      	ldr	r0, [pc, #24]	@ (80015d0 <main+0x40>)
 80015b8:	f7ff fbf6 	bl	8000da8 <initialize>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */
    tick_timers();
 80015bc:	f7ff fcba 	bl	8000f34 <tick_timers>
  while (1) {
 80015c0:	bf00      	nop
 80015c2:	e7fb      	b.n	80015bc <main+0x2c>
 80015c4:	20000174 	.word	0x20000174
 80015c8:	200001e4 	.word	0x200001e4
 80015cc:	200001bc 	.word	0x200001bc
 80015d0:	20000238 	.word	0x20000238

080015d4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b094      	sub	sp, #80	@ 0x50
 80015d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015da:	f107 0320 	add.w	r3, r7, #32
 80015de:	2230      	movs	r2, #48	@ 0x30
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f004 fa68 	bl	8005ab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e8:	f107 030c 	add.w	r3, r7, #12
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f8:	2300      	movs	r3, #0
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	4b28      	ldr	r3, [pc, #160]	@ (80016a0 <SystemClock_Config+0xcc>)
 80015fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001600:	4a27      	ldr	r2, [pc, #156]	@ (80016a0 <SystemClock_Config+0xcc>)
 8001602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001606:	6413      	str	r3, [r2, #64]	@ 0x40
 8001608:	4b25      	ldr	r3, [pc, #148]	@ (80016a0 <SystemClock_Config+0xcc>)
 800160a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001614:	2300      	movs	r3, #0
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	4b22      	ldr	r3, [pc, #136]	@ (80016a4 <SystemClock_Config+0xd0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a21      	ldr	r2, [pc, #132]	@ (80016a4 <SystemClock_Config+0xd0>)
 800161e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001622:	6013      	str	r3, [r2, #0]
 8001624:	4b1f      	ldr	r3, [pc, #124]	@ (80016a4 <SystemClock_Config+0xd0>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001630:	2302      	movs	r3, #2
 8001632:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001634:	2301      	movs	r3, #1
 8001636:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001638:	2310      	movs	r3, #16
 800163a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800163c:	2302      	movs	r3, #2
 800163e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001640:	2300      	movs	r3, #0
 8001642:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001644:	2308      	movs	r3, #8
 8001646:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001648:	23a8      	movs	r3, #168	@ 0xa8
 800164a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800164c:	2302      	movs	r3, #2
 800164e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001650:	2304      	movs	r3, #4
 8001652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001654:	f107 0320 	add.w	r3, r7, #32
 8001658:	4618      	mov	r0, r3
 800165a:	f003 f8b3 	bl	80047c4 <HAL_RCC_OscConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <SystemClock_Config+0x94>
    Error_Handler();
 8001664:	f000 f9ac 	bl	80019c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001668:	230f      	movs	r3, #15
 800166a:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800166c:	2302      	movs	r3, #2
 800166e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001674:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001678:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800167a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800167e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	2105      	movs	r1, #5
 8001686:	4618      	mov	r0, r3
 8001688:	f003 fb14 	bl	8004cb4 <HAL_RCC_ClockConfig>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <SystemClock_Config+0xc2>
    Error_Handler();
 8001692:	f000 f995 	bl	80019c0 <Error_Handler>
  }
}
 8001696:	bf00      	nop
 8001698:	3750      	adds	r7, #80	@ 0x50
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40007000 	.word	0x40007000

080016a8 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016ae:	463b      	mov	r3, r7
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data
   * Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80016ba:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016bc:	4a21      	ldr	r2, [pc, #132]	@ (8001744 <MX_ADC1_Init+0x9c>)
 80016be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016c2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80016c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80016ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016da:	4b19      	ldr	r3, [pc, #100]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016e2:	4b17      	ldr	r3, [pc, #92]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016e8:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016ea:	4a17      	ldr	r2, [pc, #92]	@ (8001748 <MX_ADC1_Init+0xa0>)
 80016ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016ee:	4b14      	ldr	r3, [pc, #80]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016f4:	4b12      	ldr	r3, [pc, #72]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016fa:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <MX_ADC1_Init+0x98>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001702:	4b0f      	ldr	r3, [pc, #60]	@ (8001740 <MX_ADC1_Init+0x98>)
 8001704:	2201      	movs	r2, #1
 8001706:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001708:	480d      	ldr	r0, [pc, #52]	@ (8001740 <MX_ADC1_Init+0x98>)
 800170a:	f000 fd4f 	bl	80021ac <HAL_ADC_Init>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_ADC1_Init+0x70>
    Error_Handler();
 8001714:	f000 f954 	bl	80019c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in
   * the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_1;
 8001718:	2301      	movs	r3, #1
 800171a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800171c:	2301      	movs	r3, #1
 800171e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001724:	463b      	mov	r3, r7
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	@ (8001740 <MX_ADC1_Init+0x98>)
 800172a:	f000 feed 	bl	8002508 <HAL_ADC_ConfigChannel>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_ADC1_Init+0x90>
    Error_Handler();
 8001734:	f000 f944 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001738:	bf00      	nop
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000174 	.word	0x20000174
 8001744:	40012000 	.word	0x40012000
 8001748:	0f000001 	.word	0x0f000001

0800174c <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	@ 0x28
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001752:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 8001754:	4a27      	ldr	r2, [pc, #156]	@ (80017f4 <MX_CAN1_Init+0xa8>)
 8001756:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8001758:	4b25      	ldr	r3, [pc, #148]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 800175a:	2206      	movs	r2, #6
 800175c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800175e:	4b24      	ldr	r3, [pc, #144]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001764:	4b22      	ldr	r3, [pc, #136]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 8001766:	2200      	movs	r2, #0
 8001768:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 800176a:	4b21      	ldr	r3, [pc, #132]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 800176c:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001770:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001772:	4b1f      	ldr	r3, [pc, #124]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 8001774:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001778:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800177a:	4b1d      	ldr	r3, [pc, #116]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 800177c:	2200      	movs	r2, #0
 800177e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001780:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 8001782:	2200      	movs	r2, #0
 8001784:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001786:	4b1a      	ldr	r3, [pc, #104]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 8001788:	2200      	movs	r2, #0
 800178a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800178c:	4b18      	ldr	r3, [pc, #96]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 800178e:	2200      	movs	r2, #0
 8001790:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001792:	4b17      	ldr	r3, [pc, #92]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 8001794:	2200      	movs	r2, #0
 8001796:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001798:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 800179a:	2200      	movs	r2, #0
 800179c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 800179e:	4814      	ldr	r0, [pc, #80]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 80017a0:	f001 f8d0 	bl	8002944 <HAL_CAN_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_CAN1_Init+0x62>
    Error_Handler();
 80017aa:	f000 f909 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef filter = {0};
 80017ae:	463b      	mov	r3, r7
 80017b0:	2228      	movs	r2, #40	@ 0x28
 80017b2:	2100      	movs	r1, #0
 80017b4:	4618      	mov	r0, r3
 80017b6:	f004 f97f 	bl	8005ab8 <memset>

  filter.FilterActivation = ENABLE;
 80017ba:	2301      	movs	r3, #1
 80017bc:	623b      	str	r3, [r7, #32]
  filter.FilterBank = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	617b      	str	r3, [r7, #20]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80017c2:	2300      	movs	r3, #0
 80017c4:	613b      	str	r3, [r7, #16]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61bb      	str	r3, [r7, #24]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80017ca:	2301      	movs	r3, #1
 80017cc:	61fb      	str	r3, [r7, #28]

  /* Accept ALL frames */
  filter.FilterIdHigh = 0x0000;
 80017ce:	2300      	movs	r3, #0
 80017d0:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow = 0x0000;
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh = 0x0000;
 80017d6:	2300      	movs	r3, #0
 80017d8:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow = 0x0000;
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]

  HAL_CAN_ConfigFilter(&hcan1, &filter);
 80017de:	463b      	mov	r3, r7
 80017e0:	4619      	mov	r1, r3
 80017e2:	4803      	ldr	r0, [pc, #12]	@ (80017f0 <MX_CAN1_Init+0xa4>)
 80017e4:	f001 f9aa 	bl	8002b3c <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */
}
 80017e8:	bf00      	nop
 80017ea:	3728      	adds	r7, #40	@ 0x28
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	200001bc 	.word	0x200001bc
 80017f4:	40006400 	.word	0x40006400

080017f8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017fc:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <MX_I2C1_Init+0x50>)
 80017fe:	4a13      	ldr	r2, [pc, #76]	@ (800184c <MX_I2C1_Init+0x54>)
 8001800:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001802:	4b11      	ldr	r3, [pc, #68]	@ (8001848 <MX_I2C1_Init+0x50>)
 8001804:	4a12      	ldr	r2, [pc, #72]	@ (8001850 <MX_I2C1_Init+0x58>)
 8001806:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001808:	4b0f      	ldr	r3, [pc, #60]	@ (8001848 <MX_I2C1_Init+0x50>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800180e:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <MX_I2C1_Init+0x50>)
 8001810:	2200      	movs	r2, #0
 8001812:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001814:	4b0c      	ldr	r3, [pc, #48]	@ (8001848 <MX_I2C1_Init+0x50>)
 8001816:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800181a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800181c:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <MX_I2C1_Init+0x50>)
 800181e:	2200      	movs	r2, #0
 8001820:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001822:	4b09      	ldr	r3, [pc, #36]	@ (8001848 <MX_I2C1_Init+0x50>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001828:	4b07      	ldr	r3, [pc, #28]	@ (8001848 <MX_I2C1_Init+0x50>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800182e:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <MX_I2C1_Init+0x50>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001834:	4804      	ldr	r0, [pc, #16]	@ (8001848 <MX_I2C1_Init+0x50>)
 8001836:	f001 fe83 	bl	8003540 <HAL_I2C_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_I2C1_Init+0x4c>
    Error_Handler();
 8001840:	f000 f8be 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200001e4 	.word	0x200001e4
 800184c:	40005400 	.word	0x40005400
 8001850:	000186a0 	.word	0x000186a0

08001854 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001858:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <MX_SPI1_Init+0x64>)
 800185a:	4a18      	ldr	r2, [pc, #96]	@ (80018bc <MX_SPI1_Init+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800185e:	4b16      	ldr	r3, [pc, #88]	@ (80018b8 <MX_SPI1_Init+0x64>)
 8001860:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001864:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001866:	4b14      	ldr	r3, [pc, #80]	@ (80018b8 <MX_SPI1_Init+0x64>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800186c:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <MX_SPI1_Init+0x64>)
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001872:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <MX_SPI1_Init+0x64>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001878:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <MX_SPI1_Init+0x64>)
 800187a:	2201      	movs	r2, #1
 800187c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800187e:	4b0e      	ldr	r3, [pc, #56]	@ (80018b8 <MX_SPI1_Init+0x64>)
 8001880:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001884:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001886:	4b0c      	ldr	r3, [pc, #48]	@ (80018b8 <MX_SPI1_Init+0x64>)
 8001888:	2228      	movs	r2, #40	@ 0x28
 800188a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <MX_SPI1_Init+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001892:	4b09      	ldr	r3, [pc, #36]	@ (80018b8 <MX_SPI1_Init+0x64>)
 8001894:	2200      	movs	r2, #0
 8001896:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001898:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <MX_SPI1_Init+0x64>)
 800189a:	2200      	movs	r2, #0
 800189c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800189e:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <MX_SPI1_Init+0x64>)
 80018a0:	220a      	movs	r2, #10
 80018a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80018a4:	4804      	ldr	r0, [pc, #16]	@ (80018b8 <MX_SPI1_Init+0x64>)
 80018a6:	f003 fc11 	bl	80050cc <HAL_SPI_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_SPI1_Init+0x60>
    Error_Handler();
 80018b0:	f000 f886 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000238 	.word	0x20000238
 80018bc:	40013000 	.word	0x40013000

080018c0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	@ 0x28
 80018c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
 80018d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	4b36      	ldr	r3, [pc, #216]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	4a35      	ldr	r2, [pc, #212]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 80018e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e6:	4b33      	ldr	r3, [pc, #204]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018ee:	613b      	str	r3, [r7, #16]
 80018f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	4b2f      	ldr	r3, [pc, #188]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	4a2e      	ldr	r2, [pc, #184]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 80018fc:	f043 0304 	orr.w	r3, r3, #4
 8001900:	6313      	str	r3, [r2, #48]	@ 0x30
 8001902:	4b2c      	ldr	r3, [pc, #176]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	f003 0304 	and.w	r3, r3, #4
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	60bb      	str	r3, [r7, #8]
 8001912:	4b28      	ldr	r3, [pc, #160]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	4a27      	ldr	r2, [pc, #156]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6313      	str	r3, [r2, #48]	@ 0x30
 800191e:	4b25      	ldr	r3, [pc, #148]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	60bb      	str	r3, [r7, #8]
 8001928:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	607b      	str	r3, [r7, #4]
 800192e:	4b21      	ldr	r3, [pc, #132]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	4a20      	ldr	r2, [pc, #128]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 8001934:	f043 0302 	orr.w	r3, r3, #2
 8001938:	6313      	str	r3, [r2, #48]	@ 0x30
 800193a:	4b1e      	ldr	r3, [pc, #120]	@ (80019b4 <MX_GPIO_Init+0xf4>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	607b      	str	r3, [r7, #4]
 8001944:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADC_PWDN_Pin | YELLOW_LED_Pin | YELLOW_LEDC5_Pin,
 8001946:	2200      	movs	r2, #0
 8001948:	2131      	movs	r1, #49	@ 0x31
 800194a:	481b      	ldr	r0, [pc, #108]	@ (80019b8 <MX_GPIO_Init+0xf8>)
 800194c:	f001 fdde 	bl	800350c <HAL_GPIO_WritePin>
                    GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001950:	2200      	movs	r2, #0
 8001952:	2101      	movs	r1, #1
 8001954:	4819      	ldr	r0, [pc, #100]	@ (80019bc <MX_GPIO_Init+0xfc>)
 8001956:	f001 fdd9 	bl	800350c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC_PWDN_Pin YELLOW_LED_Pin YELLOW_LEDC5_Pin */
  GPIO_InitStruct.Pin = ADC_PWDN_Pin | YELLOW_LED_Pin | YELLOW_LEDC5_Pin;
 800195a:	2331      	movs	r3, #49	@ 0x31
 800195c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195e:	2301      	movs	r3, #1
 8001960:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001966:	2300      	movs	r3, #0
 8001968:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	4619      	mov	r1, r3
 8001970:	4811      	ldr	r0, [pc, #68]	@ (80019b8 <MX_GPIO_Init+0xf8>)
 8001972:	f001 fc17 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8001976:	2301      	movs	r3, #1
 8001978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800197a:	2301      	movs	r3, #1
 800197c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001982:	2300      	movs	r3, #0
 8001984:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8001986:	f107 0314 	add.w	r3, r7, #20
 800198a:	4619      	mov	r1, r3
 800198c:	480b      	ldr	r0, [pc, #44]	@ (80019bc <MX_GPIO_Init+0xfc>)
 800198e:	f001 fc09 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BROKER_CONFIG1_Pin BROKER_CONFIG2_Pin */
  GPIO_InitStruct.Pin = BROKER_CONFIG1_Pin | BROKER_CONFIG2_Pin;
 8001992:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001998:	2300      	movs	r3, #0
 800199a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	4619      	mov	r1, r3
 80019a6:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <MX_GPIO_Init+0xf8>)
 80019a8:	f001 fbfc 	bl	80031a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019ac:	bf00      	nop
 80019ae:	3728      	adds	r7, #40	@ 0x28
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40020800 	.word	0x40020800
 80019bc:	40020400 	.word	0x40020400

080019c0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c4:	b672      	cpsid	i
}
 80019c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <Error_Handler+0x8>

080019cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	4b10      	ldr	r3, [pc, #64]	@ (8001a18 <HAL_MspInit+0x4c>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019da:	4a0f      	ldr	r2, [pc, #60]	@ (8001a18 <HAL_MspInit+0x4c>)
 80019dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a18 <HAL_MspInit+0x4c>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ea:	607b      	str	r3, [r7, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	603b      	str	r3, [r7, #0]
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <HAL_MspInit+0x4c>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	4a08      	ldr	r2, [pc, #32]	@ (8001a18 <HAL_MspInit+0x4c>)
 80019f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019fe:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <HAL_MspInit+0x4c>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800

08001a1c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	@ 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a17      	ldr	r2, [pc, #92]	@ (8001a98 <HAL_ADC_MspInit+0x7c>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d127      	bne.n	8001a8e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	4b16      	ldr	r3, [pc, #88]	@ (8001a9c <HAL_ADC_MspInit+0x80>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	4a15      	ldr	r2, [pc, #84]	@ (8001a9c <HAL_ADC_MspInit+0x80>)
 8001a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a4e:	4b13      	ldr	r3, [pc, #76]	@ (8001a9c <HAL_ADC_MspInit+0x80>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <HAL_ADC_MspInit+0x80>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	4a0e      	ldr	r2, [pc, #56]	@ (8001a9c <HAL_ADC_MspInit+0x80>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <HAL_ADC_MspInit+0x80>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a76:	2302      	movs	r3, #2
 8001a78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	4805      	ldr	r0, [pc, #20]	@ (8001aa0 <HAL_ADC_MspInit+0x84>)
 8001a8a:	f001 fb8b 	bl	80031a4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a8e:	bf00      	nop
 8001a90:	3728      	adds	r7, #40	@ 0x28
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40012000 	.word	0x40012000
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020000 	.word	0x40020000

08001aa4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08a      	sub	sp, #40	@ 0x28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a19      	ldr	r2, [pc, #100]	@ (8001b28 <HAL_CAN_MspInit+0x84>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d12c      	bne.n	8001b20 <HAL_CAN_MspInit+0x7c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <HAL_CAN_MspInit+0x88>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ace:	4a17      	ldr	r2, [pc, #92]	@ (8001b2c <HAL_CAN_MspInit+0x88>)
 8001ad0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad6:	4b15      	ldr	r3, [pc, #84]	@ (8001b2c <HAL_CAN_MspInit+0x88>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <HAL_CAN_MspInit+0x88>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	4a10      	ldr	r2, [pc, #64]	@ (8001b2c <HAL_CAN_MspInit+0x88>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <HAL_CAN_MspInit+0x88>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001afe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b10:	2309      	movs	r3, #9
 8001b12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4805      	ldr	r0, [pc, #20]	@ (8001b30 <HAL_CAN_MspInit+0x8c>)
 8001b1c:	f001 fb42 	bl	80031a4 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001b20:	bf00      	nop
 8001b22:	3728      	adds	r7, #40	@ 0x28
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40006400 	.word	0x40006400
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	40020400 	.word	0x40020400

08001b34 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08a      	sub	sp, #40	@ 0x28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a19      	ldr	r2, [pc, #100]	@ (8001bb8 <HAL_I2C_MspInit+0x84>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d12b      	bne.n	8001bae <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	4b18      	ldr	r3, [pc, #96]	@ (8001bbc <HAL_I2C_MspInit+0x88>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	4a17      	ldr	r2, [pc, #92]	@ (8001bbc <HAL_I2C_MspInit+0x88>)
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <HAL_I2C_MspInit+0x88>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b72:	23c0      	movs	r3, #192	@ 0xc0
 8001b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b76:	2312      	movs	r3, #18
 8001b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b82:	2304      	movs	r3, #4
 8001b84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b86:	f107 0314 	add.w	r3, r7, #20
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	480c      	ldr	r0, [pc, #48]	@ (8001bc0 <HAL_I2C_MspInit+0x8c>)
 8001b8e:	f001 fb09 	bl	80031a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <HAL_I2C_MspInit+0x88>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	4a08      	ldr	r2, [pc, #32]	@ (8001bbc <HAL_I2C_MspInit+0x88>)
 8001b9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba2:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <HAL_I2C_MspInit+0x88>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001bae:	bf00      	nop
 8001bb0:	3728      	adds	r7, #40	@ 0x28
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40005400 	.word	0x40005400
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40020400 	.word	0x40020400

08001bc4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08a      	sub	sp, #40	@ 0x28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a19      	ldr	r2, [pc, #100]	@ (8001c48 <HAL_SPI_MspInit+0x84>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d12b      	bne.n	8001c3e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	4b18      	ldr	r3, [pc, #96]	@ (8001c4c <HAL_SPI_MspInit+0x88>)
 8001bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bee:	4a17      	ldr	r2, [pc, #92]	@ (8001c4c <HAL_SPI_MspInit+0x88>)
 8001bf0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bf6:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <HAL_SPI_MspInit+0x88>)
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <HAL_SPI_MspInit+0x88>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	4a10      	ldr	r2, [pc, #64]	@ (8001c4c <HAL_SPI_MspInit+0x88>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c12:	4b0e      	ldr	r3, [pc, #56]	@ (8001c4c <HAL_SPI_MspInit+0x88>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c1e:	23e0      	movs	r3, #224	@ 0xe0
 8001c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c22:	2302      	movs	r3, #2
 8001c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c2e:	2305      	movs	r3, #5
 8001c30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	4619      	mov	r1, r3
 8001c38:	4805      	ldr	r0, [pc, #20]	@ (8001c50 <HAL_SPI_MspInit+0x8c>)
 8001c3a:	f001 fab3 	bl	80031a4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c3e:	bf00      	nop
 8001c40:	3728      	adds	r7, #40	@ 0x28
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40013000 	.word	0x40013000
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	40020000 	.word	0x40020000

08001c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <NMI_Handler+0x4>

08001c5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <HardFault_Handler+0x4>

08001c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <MemManage_Handler+0x4>

08001c6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <BusFault_Handler+0x4>

08001c74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <UsageFault_Handler+0x4>

08001c7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001caa:	f000 fa5f 	bl	800216c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b086      	sub	sp, #24
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	60f8      	str	r0, [r7, #12]
 8001cba:	60b9      	str	r1, [r7, #8]
 8001cbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
 8001cc2:	e00a      	b.n	8001cda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cc4:	f3af 8000 	nop.w
 8001cc8:	4601      	mov	r1, r0
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	60ba      	str	r2, [r7, #8]
 8001cd0:	b2ca      	uxtb	r2, r1
 8001cd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	dbf0      	blt.n	8001cc4 <_read+0x12>
  }

  return len;
 8001ce2:	687b      	ldr	r3, [r7, #4]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <_close>:
  }
  return len;
}

int _close(int file)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cf4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d14:	605a      	str	r2, [r3, #4]
  return 0;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <_isatty>:

int _isatty(int file)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d2c:	2301      	movs	r3, #1
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b085      	sub	sp, #20
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	60f8      	str	r0, [r7, #12]
 8001d42:	60b9      	str	r1, [r7, #8]
 8001d44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d5c:	4a14      	ldr	r2, [pc, #80]	@ (8001db0 <_sbrk+0x5c>)
 8001d5e:	4b15      	ldr	r3, [pc, #84]	@ (8001db4 <_sbrk+0x60>)
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d68:	4b13      	ldr	r3, [pc, #76]	@ (8001db8 <_sbrk+0x64>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d102      	bne.n	8001d76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d70:	4b11      	ldr	r3, [pc, #68]	@ (8001db8 <_sbrk+0x64>)
 8001d72:	4a12      	ldr	r2, [pc, #72]	@ (8001dbc <_sbrk+0x68>)
 8001d74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d76:	4b10      	ldr	r3, [pc, #64]	@ (8001db8 <_sbrk+0x64>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d207      	bcs.n	8001d94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d84:	f003 feb0 	bl	8005ae8 <__errno>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	220c      	movs	r2, #12
 8001d8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d92:	e009      	b.n	8001da8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d94:	4b08      	ldr	r3, [pc, #32]	@ (8001db8 <_sbrk+0x64>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d9a:	4b07      	ldr	r3, [pc, #28]	@ (8001db8 <_sbrk+0x64>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	4a05      	ldr	r2, [pc, #20]	@ (8001db8 <_sbrk+0x64>)
 8001da4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001da6:	68fb      	ldr	r3, [r7, #12]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3718      	adds	r7, #24
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20020000 	.word	0x20020000
 8001db4:	00000400 	.word	0x00000400
 8001db8:	20000290 	.word	0x20000290
 8001dbc:	200003e8 	.word	0x200003e8

08001dc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <SystemInit+0x20>)
 8001dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dca:	4a05      	ldr	r2, [pc, #20]	@ (8001de0 <SystemInit+0x20>)
 8001dcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <select_mux_channel>:
#include "temp.h"

#define I2C_TIMEOUT 100

// Select a mux channel (0-7)
static HAL_StatusTypeDef select_mux_channel(TempSensors *ts, uint8_t channel) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af02      	add	r7, sp, #8
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	70fb      	strb	r3, [r7, #3]
    uint8_t data = 1 << channel;
 8001df0:	78fb      	ldrb	r3, [r7, #3]
 8001df2:	2201      	movs	r2, #1
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Master_Transmit(ts->hi2c, TCA9548A_ADDR, &data, 1, I2C_TIMEOUT);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6818      	ldr	r0, [r3, #0]
 8001e00:	f107 020f 	add.w	r2, r7, #15
 8001e04:	2364      	movs	r3, #100	@ 0x64
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	2301      	movs	r3, #1
 8001e0a:	21e0      	movs	r1, #224	@ 0xe0
 8001e0c:	f001 fcdc 	bl	80037c8 <HAL_I2C_Master_Transmit>
 8001e10:	4603      	mov	r3, r0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <raw_to_celsius>:

// Convert raw MLX90614 value to Celsius
static float raw_to_celsius(uint16_t raw) {
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	80fb      	strh	r3, [r7, #6]
    return (raw * 0.02f) - 273.15f;
 8001e26:	88fb      	ldrh	r3, [r7, #6]
 8001e28:	ee07 3a90 	vmov	s15, r3
 8001e2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e30:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001e50 <raw_to_celsius+0x34>
 8001e34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e38:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001e54 <raw_to_celsius+0x38>
 8001e3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8001e40:	eeb0 0a67 	vmov.f32	s0, s15
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	3ca3d70a 	.word	0x3ca3d70a
 8001e54:	43889333 	.word	0x43889333

08001e58 <Temp_Init>:

HAL_StatusTypeDef Temp_Init(TempSensors *ts, I2C_HandleTypeDef *hi2c) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
    ts->hi2c = hi2c;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < TEMP_NUM_SENSORS; i++) {
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	e00a      	b.n	8001e84 <Temp_Init+0x2c>
        ts->temps[i] = 0.0f;
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	4413      	add	r3, r2
 8001e76:	3304      	adds	r3, #4
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < TEMP_NUM_SENSORS; i++) {
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	3301      	adds	r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2b07      	cmp	r3, #7
 8001e88:	ddf1      	ble.n	8001e6e <Temp_Init+0x16>
    }

    // Quick check that mux is responding
    return HAL_I2C_IsDeviceReady(hi2c, TCA9548A_ADDR, 3, I2C_TIMEOUT);
 8001e8a:	2364      	movs	r3, #100	@ 0x64
 8001e8c:	2203      	movs	r2, #3
 8001e8e:	21e0      	movs	r1, #224	@ 0xe0
 8001e90:	6838      	ldr	r0, [r7, #0]
 8001e92:	f001 ffc9 	bl	8003e28 <HAL_I2C_IsDeviceReady>
 8001e96:	4603      	mov	r3, r0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <Temp_ReadOne>:

HAL_StatusTypeDef Temp_ReadOne(TempSensors *ts, uint8_t channel, float *temp_c) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	@ 0x28
 8001ea4:	af04      	add	r7, sp, #16
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	607a      	str	r2, [r7, #4]
 8001eac:	72fb      	strb	r3, [r7, #11]
    // printf("Reading temp sensor %d...\n", channel);
    if (channel >= TEMP_NUM_SENSORS) {
 8001eae:	7afb      	ldrb	r3, [r7, #11]
 8001eb0:	2b07      	cmp	r3, #7
 8001eb2:	d906      	bls.n	8001ec2 <Temp_ReadOne+0x22>
        printf("Invalid temp sensor channel: %d\n", channel);
 8001eb4:	7afb      	ldrb	r3, [r7, #11]
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4827      	ldr	r0, [pc, #156]	@ (8001f58 <Temp_ReadOne+0xb8>)
 8001eba:	f003 fd8d 	bl	80059d8 <iprintf>
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e045      	b.n	8001f4e <Temp_ReadOne+0xae>
    }

    HAL_StatusTypeDef status;

    // Select mux channel
    status = select_mux_channel(ts, channel);
 8001ec2:	7afb      	ldrb	r3, [r7, #11]
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	f7ff ff8c 	bl	8001de4 <select_mux_channel>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8001ed0:	7dfb      	ldrb	r3, [r7, #23]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d006      	beq.n	8001ee4 <Temp_ReadOne+0x44>
        printf("Failed to select mux channel %d\n", channel);
 8001ed6:	7afb      	ldrb	r3, [r7, #11]
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4820      	ldr	r0, [pc, #128]	@ (8001f5c <Temp_ReadOne+0xbc>)
 8001edc:	f003 fd7c 	bl	80059d8 <iprintf>
        return status;
 8001ee0:	7dfb      	ldrb	r3, [r7, #23]
 8001ee2:	e034      	b.n	8001f4e <Temp_ReadOne+0xae>
    }

    // Read object temperature (2 bytes + PEC byte, we ignore PEC)
    uint8_t buf[3];
    status = HAL_I2C_Mem_Read(ts->hi2c, MLX90614_ADDR, MLX90614_REG_TOBJ1,
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	6818      	ldr	r0, [r3, #0]
 8001ee8:	2364      	movs	r3, #100	@ 0x64
 8001eea:	9302      	str	r3, [sp, #8]
 8001eec:	2303      	movs	r3, #3
 8001eee:	9301      	str	r3, [sp, #4]
 8001ef0:	f107 0310 	add.w	r3, r7, #16
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	2207      	movs	r2, #7
 8001efa:	21b4      	movs	r1, #180	@ 0xb4
 8001efc:	f001 fd62 	bl	80039c4 <HAL_I2C_Mem_Read>
 8001f00:	4603      	mov	r3, r0
 8001f02:	75fb      	strb	r3, [r7, #23]
                              I2C_MEMADD_SIZE_8BIT, buf, 3, I2C_TIMEOUT);
    if (status != HAL_OK) {
 8001f04:	7dfb      	ldrb	r3, [r7, #23]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d006      	beq.n	8001f18 <Temp_ReadOne+0x78>
        printf("***FAILED TO READ TEMP SENSOR %d***\n\n", channel);
 8001f0a:	7afb      	ldrb	r3, [r7, #11]
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4814      	ldr	r0, [pc, #80]	@ (8001f60 <Temp_ReadOne+0xc0>)
 8001f10:	f003 fd62 	bl	80059d8 <iprintf>
        return status;
 8001f14:	7dfb      	ldrb	r3, [r7, #23]
 8001f16:	e01a      	b.n	8001f4e <Temp_ReadOne+0xae>
    }

    uint16_t raw = buf[0] | (buf[1] << 8);
 8001f18:	7c3b      	ldrb	r3, [r7, #16]
 8001f1a:	b21a      	sxth	r2, r3
 8001f1c:	7c7b      	ldrb	r3, [r7, #17]
 8001f1e:	b21b      	sxth	r3, r3
 8001f20:	021b      	lsls	r3, r3, #8
 8001f22:	b21b      	sxth	r3, r3
 8001f24:	4313      	orrs	r3, r2
 8001f26:	b21b      	sxth	r3, r3
 8001f28:	82bb      	strh	r3, [r7, #20]
    *temp_c = raw_to_celsius(raw);
 8001f2a:	8abb      	ldrh	r3, [r7, #20]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff75 	bl	8001e1c <raw_to_celsius>
 8001f32:	eef0 7a40 	vmov.f32	s15, s0
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	edc3 7a00 	vstr	s15, [r3]
    ts->temps[channel] = *temp_c;
 8001f3c:	7afb      	ldrb	r3, [r7, #11]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	68f9      	ldr	r1, [r7, #12]
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	440b      	add	r3, r1
 8001f48:	3304      	adds	r3, #4
 8001f4a:	601a      	str	r2, [r3, #0]
    // printf("Temp sensor %d: %d C\n\n", channel, (int)(*temp_c));

    return HAL_OK;
 8001f4c:	2300      	movs	r3, #0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3718      	adds	r7, #24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	080067b8 	.word	0x080067b8
 8001f5c:	080067dc 	.word	0x080067dc
 8001f60:	08006800 	.word	0x08006800

08001f64 <Temp_ReadAll>:

HAL_StatusTypeDef Temp_ReadAll(TempSensors *ts) {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    float temp;

    for (uint8_t i = 0; i < TEMP_NUM_SENSORS; i++) {
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	73fb      	strb	r3, [r7, #15]
 8001f70:	e00b      	b.n	8001f8a <Temp_ReadAll+0x26>
        // printf("Reading temp sensor %d...\n", i);
        status = Temp_ReadOne(ts, i, &temp);
 8001f72:	f107 0208 	add.w	r2, r7, #8
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff ff90 	bl	8001ea0 <Temp_ReadOne>
 8001f80:	4603      	mov	r3, r0
 8001f82:	73bb      	strb	r3, [r7, #14]
    for (uint8_t i = 0; i < TEMP_NUM_SENSORS; i++) {
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
 8001f86:	3301      	adds	r3, #1
 8001f88:	73fb      	strb	r3, [r7, #15]
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
 8001f8c:	2b07      	cmp	r3, #7
 8001f8e:	d9f0      	bls.n	8001f72 <Temp_ReadAll+0xe>
        if (status != HAL_OK) {
            // return status;
        }
    }

    return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <InitializeTimer>:
#include "virtual_timer.h"
#include <stdlib.h>
#include <string.h>

VirtualTimer InitializeTimer(uint32_t duration, callback cb) {
 8001f9a:	b590      	push	{r4, r7, lr}
 8001f9c:	b089      	sub	sp, #36	@ 0x24
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	60f8      	str	r0, [r7, #12]
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	607a      	str	r2, [r7, #4]
    uint32_t start_time = HAL_GetTick();
 8001fa6:	f000 f8f5 	bl	8002194 <HAL_GetTick>
 8001faa:	61f8      	str	r0, [r7, #28]
    VirtualTimer t = {start_time, duration, cb};
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	61bb      	str	r3, [r7, #24]
    return t;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	461c      	mov	r4, r3
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fc4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	3724      	adds	r7, #36	@ 0x24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd90      	pop	{r4, r7, pc}

08001fd0 <InitializeTimerGroup>:

TimerGroup* InitializeTimerGroup(VirtualTimer tg[6]) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
    TimerGroup *new_tg = (TimerGroup *) malloc(sizeof(TimerGroup));
 8001fd8:	2048      	movs	r0, #72	@ 0x48
 8001fda:	f003 fb85 	bl	80056e8 <malloc>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	60fb      	str	r3, [r7, #12]
    memcpy(new_tg->tg, tg, sizeof(VirtualTimer) * 6);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2248      	movs	r2, #72	@ 0x48
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f003 fdaa 	bl	8005b42 <memcpy>

    return new_tg;
 8001fee:	68fb      	ldr	r3, [r7, #12]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <TickTimer>:

void TickTimer(TimerGroup* tg) {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
    uint32_t curr_time = HAL_GetTick();
 8002000:	f000 f8c8 	bl	8002194 <HAL_GetTick>
 8002004:	60b8      	str	r0, [r7, #8]

    for (int i = 0; i < 6; i++) {
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	e02a      	b.n	8002062 <TickTimer+0x6a>
        if (curr_time - tg->tg[i].start_time > tg->tg[i].duration) {
 800200c:	6879      	ldr	r1, [r7, #4]
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	440b      	add	r3, r1
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	1ad1      	subs	r1, r2, r3
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	4613      	mov	r3, r2
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	4413      	add	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4403      	add	r3, r0
 800202e:	3304      	adds	r3, #4
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4299      	cmp	r1, r3
 8002034:	d912      	bls.n	800205c <TickTimer+0x64>
            tg->tg[i].cb();
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	4613      	mov	r3, r2
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4413      	add	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	440b      	add	r3, r1
 8002044:	3308      	adds	r3, #8
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4798      	blx	r3
            tg->tg[i].start_time = curr_time;
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	4613      	mov	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4413      	add	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	440b      	add	r3, r1
 8002058:	68ba      	ldr	r2, [r7, #8]
 800205a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 6; i++) {
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	3301      	adds	r3, #1
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2b05      	cmp	r3, #5
 8002066:	ddd1      	ble.n	800200c <TickTimer+0x14>
        }
    }
 8002068:	bf00      	nop
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002074:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002078:	f7ff fea2 	bl	8001dc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800207c:	480c      	ldr	r0, [pc, #48]	@ (80020b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800207e:	490d      	ldr	r1, [pc, #52]	@ (80020b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002080:	4a0d      	ldr	r2, [pc, #52]	@ (80020b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002082:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002084:	e002      	b.n	800208c <LoopCopyDataInit>

08002086 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002086:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002088:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800208a:	3304      	adds	r3, #4

0800208c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800208c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800208e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002090:	d3f9      	bcc.n	8002086 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002092:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002094:	4c0a      	ldr	r4, [pc, #40]	@ (80020c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002096:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002098:	e001      	b.n	800209e <LoopFillZerobss>

0800209a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800209a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800209c:	3204      	adds	r2, #4

0800209e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800209e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020a0:	d3fb      	bcc.n	800209a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80020a2:	f003 fd27 	bl	8005af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020a6:	f7ff fa73 	bl	8001590 <main>
  bx  lr    
 80020aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80020ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020b4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80020b8:	08006884 	.word	0x08006884
  ldr r2, =_sbss
 80020bc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80020c0:	200003e4 	.word	0x200003e4

080020c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020c4:	e7fe      	b.n	80020c4 <ADC_IRQHandler>
	...

080020c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002108 <HAL_Init+0x40>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002108 <HAL_Init+0x40>)
 80020d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <HAL_Init+0x40>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002108 <HAL_Init+0x40>)
 80020de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020e4:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <HAL_Init+0x40>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a07      	ldr	r2, [pc, #28]	@ (8002108 <HAL_Init+0x40>)
 80020ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020f0:	2003      	movs	r0, #3
 80020f2:	f001 f823 	bl	800313c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020f6:	200f      	movs	r0, #15
 80020f8:	f000 f808 	bl	800210c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020fc:	f7ff fc66 	bl	80019cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40023c00 	.word	0x40023c00

0800210c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002114:	4b12      	ldr	r3, [pc, #72]	@ (8002160 <HAL_InitTick+0x54>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b12      	ldr	r3, [pc, #72]	@ (8002164 <HAL_InitTick+0x58>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	4619      	mov	r1, r3
 800211e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002122:	fbb3 f3f1 	udiv	r3, r3, r1
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	4618      	mov	r0, r3
 800212c:	f001 f82d 	bl	800318a <HAL_SYSTICK_Config>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e00e      	b.n	8002158 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b0f      	cmp	r3, #15
 800213e:	d80a      	bhi.n	8002156 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002140:	2200      	movs	r2, #0
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002148:	f001 f803 	bl	8003152 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800214c:	4a06      	ldr	r2, [pc, #24]	@ (8002168 <HAL_InitTick+0x5c>)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	e000      	b.n	8002158 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
}
 8002158:	4618      	mov	r0, r3
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000000 	.word	0x20000000
 8002164:	20000008 	.word	0x20000008
 8002168:	20000004 	.word	0x20000004

0800216c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002170:	4b06      	ldr	r3, [pc, #24]	@ (800218c <HAL_IncTick+0x20>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	461a      	mov	r2, r3
 8002176:	4b06      	ldr	r3, [pc, #24]	@ (8002190 <HAL_IncTick+0x24>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4413      	add	r3, r2
 800217c:	4a04      	ldr	r2, [pc, #16]	@ (8002190 <HAL_IncTick+0x24>)
 800217e:	6013      	str	r3, [r2, #0]
}
 8002180:	bf00      	nop
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	20000008 	.word	0x20000008
 8002190:	20000294 	.word	0x20000294

08002194 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  return uwTick;
 8002198:	4b03      	ldr	r3, [pc, #12]	@ (80021a8 <HAL_GetTick+0x14>)
 800219a:	681b      	ldr	r3, [r3, #0]
}
 800219c:	4618      	mov	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	20000294 	.word	0x20000294

080021ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021b4:	2300      	movs	r3, #0
 80021b6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d101      	bne.n	80021c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e033      	b.n	800222a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d109      	bne.n	80021de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff fc26 	bl	8001a1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e2:	f003 0310 	and.w	r3, r3, #16
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d118      	bne.n	800221c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ee:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021f2:	f023 0302 	bic.w	r3, r3, #2
 80021f6:	f043 0202 	orr.w	r2, r3, #2
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 faa4 	bl	800274c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220e:	f023 0303 	bic.w	r3, r3, #3
 8002212:	f043 0201 	orr.w	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	641a      	str	r2, [r3, #64]	@ 0x40
 800221a:	e001      	b.n	8002220 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002228:	7bfb      	ldrb	r3, [r7, #15]
}
 800222a:	4618      	mov	r0, r3
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002246:	2b01      	cmp	r3, #1
 8002248:	d101      	bne.n	800224e <HAL_ADC_Start+0x1a>
 800224a:	2302      	movs	r3, #2
 800224c:	e0b2      	b.n	80023b4 <HAL_ADC_Start+0x180>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2201      	movs	r2, #1
 8002252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b01      	cmp	r3, #1
 8002262:	d018      	beq.n	8002296 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f042 0201 	orr.w	r2, r2, #1
 8002272:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002274:	4b52      	ldr	r3, [pc, #328]	@ (80023c0 <HAL_ADC_Start+0x18c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a52      	ldr	r2, [pc, #328]	@ (80023c4 <HAL_ADC_Start+0x190>)
 800227a:	fba2 2303 	umull	r2, r3, r2, r3
 800227e:	0c9a      	lsrs	r2, r3, #18
 8002280:	4613      	mov	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4413      	add	r3, r2
 8002286:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002288:	e002      	b.n	8002290 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	3b01      	subs	r3, #1
 800228e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f9      	bne.n	800228a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d17a      	bne.n	800239a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80022ac:	f023 0301 	bic.w	r3, r3, #1
 80022b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022e2:	d106      	bne.n	80022f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e8:	f023 0206 	bic.w	r2, r3, #6
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80022f0:	e002      	b.n	80022f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002300:	4b31      	ldr	r3, [pc, #196]	@ (80023c8 <HAL_ADC_Start+0x194>)
 8002302:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800230c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f003 031f 	and.w	r3, r3, #31
 8002316:	2b00      	cmp	r3, #0
 8002318:	d12a      	bne.n	8002370 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a2b      	ldr	r2, [pc, #172]	@ (80023cc <HAL_ADC_Start+0x198>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d015      	beq.n	8002350 <HAL_ADC_Start+0x11c>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a29      	ldr	r2, [pc, #164]	@ (80023d0 <HAL_ADC_Start+0x19c>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d105      	bne.n	800233a <HAL_ADC_Start+0x106>
 800232e:	4b26      	ldr	r3, [pc, #152]	@ (80023c8 <HAL_ADC_Start+0x194>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 031f 	and.w	r3, r3, #31
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00a      	beq.n	8002350 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a25      	ldr	r2, [pc, #148]	@ (80023d4 <HAL_ADC_Start+0x1a0>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d136      	bne.n	80023b2 <HAL_ADC_Start+0x17e>
 8002344:	4b20      	ldr	r3, [pc, #128]	@ (80023c8 <HAL_ADC_Start+0x194>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f003 0310 	and.w	r3, r3, #16
 800234c:	2b00      	cmp	r3, #0
 800234e:	d130      	bne.n	80023b2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d129      	bne.n	80023b2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800236c:	609a      	str	r2, [r3, #8]
 800236e:	e020      	b.n	80023b2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a15      	ldr	r2, [pc, #84]	@ (80023cc <HAL_ADC_Start+0x198>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d11b      	bne.n	80023b2 <HAL_ADC_Start+0x17e>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d114      	bne.n	80023b2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	e00b      	b.n	80023b2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	f043 0210 	orr.w	r2, r3, #16
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023aa:	f043 0201 	orr.w	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	20000000 	.word	0x20000000
 80023c4:	431bde83 	.word	0x431bde83
 80023c8:	40012300 	.word	0x40012300
 80023cc:	40012000 	.word	0x40012000
 80023d0:	40012100 	.word	0x40012100
 80023d4:	40012200 	.word	0x40012200

080023d8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023f4:	d113      	bne.n	800241e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002400:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002404:	d10b      	bne.n	800241e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	f043 0220 	orr.w	r2, r3, #32
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e063      	b.n	80024e6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800241e:	f7ff feb9 	bl	8002194 <HAL_GetTick>
 8002422:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002424:	e021      	b.n	800246a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800242c:	d01d      	beq.n	800246a <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d007      	beq.n	8002444 <HAL_ADC_PollForConversion+0x6c>
 8002434:	f7ff feae 	bl	8002194 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	429a      	cmp	r2, r3
 8002442:	d212      	bcs.n	800246a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b02      	cmp	r3, #2
 8002450:	d00b      	beq.n	800246a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002456:	f043 0204 	orr.w	r2, r3, #4
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e03d      	b.n	80024e6 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b02      	cmp	r3, #2
 8002476:	d1d6      	bne.n	8002426 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0212 	mvn.w	r2, #18
 8002480:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d123      	bne.n	80024e4 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d11f      	bne.n	80024e4 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024aa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d006      	beq.n	80024c0 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d111      	bne.n	80024e4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d105      	bne.n	80024e4 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024dc:	f043 0201 	orr.w	r2, r3, #1
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002512:	2300      	movs	r3, #0
 8002514:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800251c:	2b01      	cmp	r3, #1
 800251e:	d101      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x1c>
 8002520:	2302      	movs	r3, #2
 8002522:	e105      	b.n	8002730 <HAL_ADC_ConfigChannel+0x228>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2b09      	cmp	r3, #9
 8002532:	d925      	bls.n	8002580 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68d9      	ldr	r1, [r3, #12]
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	b29b      	uxth	r3, r3
 8002540:	461a      	mov	r2, r3
 8002542:	4613      	mov	r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4413      	add	r3, r2
 8002548:	3b1e      	subs	r3, #30
 800254a:	2207      	movs	r2, #7
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43da      	mvns	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	400a      	ands	r2, r1
 8002558:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68d9      	ldr	r1, [r3, #12]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	b29b      	uxth	r3, r3
 800256a:	4618      	mov	r0, r3
 800256c:	4603      	mov	r3, r0
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	4403      	add	r3, r0
 8002572:	3b1e      	subs	r3, #30
 8002574:	409a      	lsls	r2, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	60da      	str	r2, [r3, #12]
 800257e:	e022      	b.n	80025c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6919      	ldr	r1, [r3, #16]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	b29b      	uxth	r3, r3
 800258c:	461a      	mov	r2, r3
 800258e:	4613      	mov	r3, r2
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	4413      	add	r3, r2
 8002594:	2207      	movs	r2, #7
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43da      	mvns	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	400a      	ands	r2, r1
 80025a2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6919      	ldr	r1, [r3, #16]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	4618      	mov	r0, r3
 80025b6:	4603      	mov	r3, r0
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	4403      	add	r3, r0
 80025bc:	409a      	lsls	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b06      	cmp	r3, #6
 80025cc:	d824      	bhi.n	8002618 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	4413      	add	r3, r2
 80025de:	3b05      	subs	r3, #5
 80025e0:	221f      	movs	r2, #31
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	43da      	mvns	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	400a      	ands	r2, r1
 80025ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	4618      	mov	r0, r3
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685a      	ldr	r2, [r3, #4]
 8002602:	4613      	mov	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	3b05      	subs	r3, #5
 800260a:	fa00 f203 	lsl.w	r2, r0, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	430a      	orrs	r2, r1
 8002614:	635a      	str	r2, [r3, #52]	@ 0x34
 8002616:	e04c      	b.n	80026b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2b0c      	cmp	r3, #12
 800261e:	d824      	bhi.n	800266a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	3b23      	subs	r3, #35	@ 0x23
 8002632:	221f      	movs	r2, #31
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43da      	mvns	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	400a      	ands	r2, r1
 8002640:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	b29b      	uxth	r3, r3
 800264e:	4618      	mov	r0, r3
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	3b23      	subs	r3, #35	@ 0x23
 800265c:	fa00 f203 	lsl.w	r2, r0, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	631a      	str	r2, [r3, #48]	@ 0x30
 8002668:	e023      	b.n	80026b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	4613      	mov	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	3b41      	subs	r3, #65	@ 0x41
 800267c:	221f      	movs	r2, #31
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43da      	mvns	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	400a      	ands	r2, r1
 800268a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	b29b      	uxth	r3, r3
 8002698:	4618      	mov	r0, r3
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	4613      	mov	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4413      	add	r3, r2
 80026a4:	3b41      	subs	r3, #65	@ 0x41
 80026a6:	fa00 f203 	lsl.w	r2, r0, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026b2:	4b22      	ldr	r3, [pc, #136]	@ (800273c <HAL_ADC_ConfigChannel+0x234>)
 80026b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a21      	ldr	r2, [pc, #132]	@ (8002740 <HAL_ADC_ConfigChannel+0x238>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d109      	bne.n	80026d4 <HAL_ADC_ConfigChannel+0x1cc>
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b12      	cmp	r3, #18
 80026c6:	d105      	bne.n	80026d4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a19      	ldr	r2, [pc, #100]	@ (8002740 <HAL_ADC_ConfigChannel+0x238>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d123      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x21e>
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b10      	cmp	r3, #16
 80026e4:	d003      	beq.n	80026ee <HAL_ADC_ConfigChannel+0x1e6>
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2b11      	cmp	r3, #17
 80026ec:	d11b      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2b10      	cmp	r3, #16
 8002700:	d111      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002702:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <HAL_ADC_ConfigChannel+0x23c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a10      	ldr	r2, [pc, #64]	@ (8002748 <HAL_ADC_ConfigChannel+0x240>)
 8002708:	fba2 2303 	umull	r2, r3, r2, r3
 800270c:	0c9a      	lsrs	r2, r3, #18
 800270e:	4613      	mov	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4413      	add	r3, r2
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002718:	e002      	b.n	8002720 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	3b01      	subs	r3, #1
 800271e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f9      	bne.n	800271a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	40012300 	.word	0x40012300
 8002740:	40012000 	.word	0x40012000
 8002744:	20000000 	.word	0x20000000
 8002748:	431bde83 	.word	0x431bde83

0800274c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002754:	4b79      	ldr	r3, [pc, #484]	@ (800293c <ADC_Init+0x1f0>)
 8002756:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	431a      	orrs	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002780:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6859      	ldr	r1, [r3, #4]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	021a      	lsls	r2, r3, #8
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80027a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6859      	ldr	r1, [r3, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6899      	ldr	r1, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68da      	ldr	r2, [r3, #12]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027de:	4a58      	ldr	r2, [pc, #352]	@ (8002940 <ADC_Init+0x1f4>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d022      	beq.n	800282a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	689a      	ldr	r2, [r3, #8]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6899      	ldr	r1, [r3, #8]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002814:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6899      	ldr	r1, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	e00f      	b.n	800284a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002838:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002848:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 0202 	bic.w	r2, r2, #2
 8002858:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6899      	ldr	r1, [r3, #8]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	7e1b      	ldrb	r3, [r3, #24]
 8002864:	005a      	lsls	r2, r3, #1
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d01b      	beq.n	80028b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685a      	ldr	r2, [r3, #4]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002886:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002896:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6859      	ldr	r1, [r3, #4]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	3b01      	subs	r3, #1
 80028a4:	035a      	lsls	r2, r3, #13
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	e007      	b.n	80028c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028be:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80028ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	3b01      	subs	r3, #1
 80028dc:	051a      	lsls	r2, r3, #20
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80028f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6899      	ldr	r1, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002902:	025a      	lsls	r2, r3, #9
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	430a      	orrs	r2, r1
 800290a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800291a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6899      	ldr	r1, [r3, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	029a      	lsls	r2, r3, #10
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	430a      	orrs	r2, r1
 800292e:	609a      	str	r2, [r3, #8]
}
 8002930:	bf00      	nop
 8002932:	3714      	adds	r7, #20
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	40012300 	.word	0x40012300
 8002940:	0f000001 	.word	0x0f000001

08002944 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e0ed      	b.n	8002b32 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3020 	ldrb.w	r3, [r3, #32]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d102      	bne.n	8002968 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff f89e 	bl	8001aa4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f042 0201 	orr.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002978:	f7ff fc0c 	bl	8002194 <HAL_GetTick>
 800297c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800297e:	e012      	b.n	80029a6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002980:	f7ff fc08 	bl	8002194 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b0a      	cmp	r3, #10
 800298c:	d90b      	bls.n	80029a6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2205      	movs	r2, #5
 800299e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e0c5      	b.n	8002b32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d0e5      	beq.n	8002980 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0202 	bic.w	r2, r2, #2
 80029c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029c4:	f7ff fbe6 	bl	8002194 <HAL_GetTick>
 80029c8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029ca:	e012      	b.n	80029f2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029cc:	f7ff fbe2 	bl	8002194 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b0a      	cmp	r3, #10
 80029d8:	d90b      	bls.n	80029f2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2205      	movs	r2, #5
 80029ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e09f      	b.n	8002b32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d1e5      	bne.n	80029cc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	7e1b      	ldrb	r3, [r3, #24]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d108      	bne.n	8002a1a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	e007      	b.n	8002a2a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	7e5b      	ldrb	r3, [r3, #25]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d108      	bne.n	8002a44 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	e007      	b.n	8002a54 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a52:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	7e9b      	ldrb	r3, [r3, #26]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d108      	bne.n	8002a6e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f042 0220 	orr.w	r2, r2, #32
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	e007      	b.n	8002a7e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0220 	bic.w	r2, r2, #32
 8002a7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	7edb      	ldrb	r3, [r3, #27]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d108      	bne.n	8002a98 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0210 	bic.w	r2, r2, #16
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	e007      	b.n	8002aa8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f042 0210 	orr.w	r2, r2, #16
 8002aa6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7f1b      	ldrb	r3, [r3, #28]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d108      	bne.n	8002ac2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0208 	orr.w	r2, r2, #8
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	e007      	b.n	8002ad2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0208 	bic.w	r2, r2, #8
 8002ad0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	7f5b      	ldrb	r3, [r3, #29]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d108      	bne.n	8002aec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f042 0204 	orr.w	r2, r2, #4
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	e007      	b.n	8002afc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0204 	bic.w	r2, r2, #4
 8002afa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	431a      	orrs	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	ea42 0103 	orr.w	r1, r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	1e5a      	subs	r2, r3, #1
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
	...

08002b3c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b087      	sub	sp, #28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b4c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b4e:	7dfb      	ldrb	r3, [r7, #23]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d003      	beq.n	8002b5c <HAL_CAN_ConfigFilter+0x20>
 8002b54:	7dfb      	ldrb	r3, [r7, #23]
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	f040 80be 	bne.w	8002cd8 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002b5c:	4b65      	ldr	r3, [pc, #404]	@ (8002cf4 <HAL_CAN_ConfigFilter+0x1b8>)
 8002b5e:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002b66:	f043 0201 	orr.w	r2, r3, #1
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002b76:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	f003 031f 	and.w	r3, r3, #31
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	43db      	mvns	r3, r3
 8002bae:	401a      	ands	r2, r3
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d123      	bne.n	8002c06 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	43db      	mvns	r3, r3
 8002bc8:	401a      	ands	r2, r3
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002be0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	3248      	adds	r2, #72	@ 0x48
 8002be6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bfa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bfc:	6939      	ldr	r1, [r7, #16]
 8002bfe:	3348      	adds	r3, #72	@ 0x48
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	440b      	add	r3, r1
 8002c04:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	69db      	ldr	r3, [r3, #28]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d122      	bne.n	8002c54 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c2e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	3248      	adds	r2, #72	@ 0x48
 8002c34:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c48:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c4a:	6939      	ldr	r1, [r7, #16]
 8002c4c:	3348      	adds	r3, #72	@ 0x48
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	440b      	add	r3, r1
 8002c52:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d109      	bne.n	8002c70 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	43db      	mvns	r3, r3
 8002c66:	401a      	ands	r2, r3
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002c6e:	e007      	b.n	8002c80 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d109      	bne.n	8002c9c <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	43db      	mvns	r3, r3
 8002c92:	401a      	ands	r2, r3
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002c9a:	e007      	b.n	8002cac <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	6a1b      	ldr	r3, [r3, #32]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d107      	bne.n	8002cc4 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002cca:	f023 0201 	bic.w	r2, r3, #1
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	e006      	b.n	8002ce6 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
  }
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	371c      	adds	r7, #28
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	40006400 	.word	0x40006400

08002cf8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d12e      	bne.n	8002d6a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0201 	bic.w	r2, r2, #1
 8002d22:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d24:	f7ff fa36 	bl	8002194 <HAL_GetTick>
 8002d28:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d2a:	e012      	b.n	8002d52 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d2c:	f7ff fa32 	bl	8002194 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b0a      	cmp	r3, #10
 8002d38:	d90b      	bls.n	8002d52 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2205      	movs	r2, #5
 8002d4a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e012      	b.n	8002d78 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e5      	bne.n	8002d2c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002d66:	2300      	movs	r3, #0
 8002d68:	e006      	b.n	8002d78 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
  }
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b089      	sub	sp, #36	@ 0x24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
 8002d8c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d94:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d9e:	7ffb      	ldrb	r3, [r7, #31]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d003      	beq.n	8002dac <HAL_CAN_AddTxMessage+0x2c>
 8002da4:	7ffb      	ldrb	r3, [r7, #31]
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	f040 80ad 	bne.w	8002f06 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10a      	bne.n	8002dcc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d105      	bne.n	8002dcc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 8095 	beq.w	8002ef6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	0e1b      	lsrs	r3, r3, #24
 8002dd0:	f003 0303 	and.w	r3, r3, #3
 8002dd4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	409a      	lsls	r2, r3
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10d      	bne.n	8002e04 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002df2:	68f9      	ldr	r1, [r7, #12]
 8002df4:	6809      	ldr	r1, [r1, #0]
 8002df6:	431a      	orrs	r2, r3
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	3318      	adds	r3, #24
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	440b      	add	r3, r1
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	e00f      	b.n	8002e24 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e0e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e14:	68f9      	ldr	r1, [r7, #12]
 8002e16:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002e18:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	3318      	adds	r3, #24
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	440b      	add	r3, r1
 8002e22:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6819      	ldr	r1, [r3, #0]
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	691a      	ldr	r2, [r3, #16]
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	3318      	adds	r3, #24
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	440b      	add	r3, r1
 8002e34:	3304      	adds	r3, #4
 8002e36:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	7d1b      	ldrb	r3, [r3, #20]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d111      	bne.n	8002e64 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	3318      	adds	r3, #24
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	6811      	ldr	r1, [r2, #0]
 8002e54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	3318      	adds	r3, #24
 8002e5c:	011b      	lsls	r3, r3, #4
 8002e5e:	440b      	add	r3, r1
 8002e60:	3304      	adds	r3, #4
 8002e62:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	3307      	adds	r3, #7
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	061a      	lsls	r2, r3, #24
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3306      	adds	r3, #6
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	041b      	lsls	r3, r3, #16
 8002e74:	431a      	orrs	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3305      	adds	r3, #5
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	021b      	lsls	r3, r3, #8
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	3204      	adds	r2, #4
 8002e84:	7812      	ldrb	r2, [r2, #0]
 8002e86:	4610      	mov	r0, r2
 8002e88:	68fa      	ldr	r2, [r7, #12]
 8002e8a:	6811      	ldr	r1, [r2, #0]
 8002e8c:	ea43 0200 	orr.w	r2, r3, r0
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	440b      	add	r3, r1
 8002e96:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002e9a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3303      	adds	r3, #3
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	061a      	lsls	r2, r3, #24
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	3302      	adds	r3, #2
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	041b      	lsls	r3, r3, #16
 8002eac:	431a      	orrs	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	7812      	ldrb	r2, [r2, #0]
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	6811      	ldr	r1, [r2, #0]
 8002ec2:	ea43 0200 	orr.w	r2, r3, r0
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	011b      	lsls	r3, r3, #4
 8002eca:	440b      	add	r3, r1
 8002ecc:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002ed0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	3318      	adds	r3, #24
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	4413      	add	r3, r2
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	6811      	ldr	r1, [r2, #0]
 8002ee4:	f043 0201 	orr.w	r2, r3, #1
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	3318      	adds	r3, #24
 8002eec:	011b      	lsls	r3, r3, #4
 8002eee:	440b      	add	r3, r1
 8002ef0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	e00e      	b.n	8002f14 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e006      	b.n	8002f14 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
  }
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3724      	adds	r7, #36	@ 0x24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f32:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002f34:	7afb      	ldrb	r3, [r7, #11]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d002      	beq.n	8002f40 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002f3a:	7afb      	ldrb	r3, [r7, #11]
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d11d      	bne.n	8002f7c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	3301      	adds	r3, #1
 8002f52:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d002      	beq.n	8002f68 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	3301      	adds	r3, #1
 8002f66:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b085      	sub	sp, #20
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f9a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d002      	beq.n	8002fa8 <HAL_CAN_ActivateNotification+0x1e>
 8002fa2:	7bfb      	ldrb	r3, [r7, #15]
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d109      	bne.n	8002fbc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6959      	ldr	r1, [r3, #20]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	e006      	b.n	8002fca <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
  }
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
	...

08002fd8 <__NVIC_SetPriorityGrouping>:
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800301c <__NVIC_SetPriorityGrouping+0x44>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800300a:	4a04      	ldr	r2, [pc, #16]	@ (800301c <__NVIC_SetPriorityGrouping+0x44>)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	60d3      	str	r3, [r2, #12]
}
 8003010:	bf00      	nop
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000ed00 	.word	0xe000ed00

08003020 <__NVIC_GetPriorityGrouping>:
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003024:	4b04      	ldr	r3, [pc, #16]	@ (8003038 <__NVIC_GetPriorityGrouping+0x18>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	0a1b      	lsrs	r3, r3, #8
 800302a:	f003 0307 	and.w	r3, r3, #7
}
 800302e:	4618      	mov	r0, r3
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <__NVIC_SetPriority>:
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	6039      	str	r1, [r7, #0]
 8003046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304c:	2b00      	cmp	r3, #0
 800304e:	db0a      	blt.n	8003066 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	b2da      	uxtb	r2, r3
 8003054:	490c      	ldr	r1, [pc, #48]	@ (8003088 <__NVIC_SetPriority+0x4c>)
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	0112      	lsls	r2, r2, #4
 800305c:	b2d2      	uxtb	r2, r2
 800305e:	440b      	add	r3, r1
 8003060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003064:	e00a      	b.n	800307c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	4908      	ldr	r1, [pc, #32]	@ (800308c <__NVIC_SetPriority+0x50>)
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	3b04      	subs	r3, #4
 8003074:	0112      	lsls	r2, r2, #4
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	440b      	add	r3, r1
 800307a:	761a      	strb	r2, [r3, #24]
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	e000e100 	.word	0xe000e100
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <NVIC_EncodePriority>:
{
 8003090:	b480      	push	{r7}
 8003092:	b089      	sub	sp, #36	@ 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	f1c3 0307 	rsb	r3, r3, #7
 80030aa:	2b04      	cmp	r3, #4
 80030ac:	bf28      	it	cs
 80030ae:	2304      	movcs	r3, #4
 80030b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	3304      	adds	r3, #4
 80030b6:	2b06      	cmp	r3, #6
 80030b8:	d902      	bls.n	80030c0 <NVIC_EncodePriority+0x30>
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	3b03      	subs	r3, #3
 80030be:	e000      	b.n	80030c2 <NVIC_EncodePriority+0x32>
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	43da      	mvns	r2, r3
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	401a      	ands	r2, r3
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	fa01 f303 	lsl.w	r3, r1, r3
 80030e2:	43d9      	mvns	r1, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e8:	4313      	orrs	r3, r2
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3724      	adds	r7, #36	@ 0x24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <SysTick_Config>:
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3b01      	subs	r3, #1
 8003104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003108:	d301      	bcc.n	800310e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800310a:	2301      	movs	r3, #1
 800310c:	e00f      	b.n	800312e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800310e:	4a0a      	ldr	r2, [pc, #40]	@ (8003138 <SysTick_Config+0x40>)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	3b01      	subs	r3, #1
 8003114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003116:	210f      	movs	r1, #15
 8003118:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800311c:	f7ff ff8e 	bl	800303c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003120:	4b05      	ldr	r3, [pc, #20]	@ (8003138 <SysTick_Config+0x40>)
 8003122:	2200      	movs	r2, #0
 8003124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003126:	4b04      	ldr	r3, [pc, #16]	@ (8003138 <SysTick_Config+0x40>)
 8003128:	2207      	movs	r2, #7
 800312a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	e000e010 	.word	0xe000e010

0800313c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff ff47 	bl	8002fd8 <__NVIC_SetPriorityGrouping>
}
 800314a:	bf00      	nop
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003152:	b580      	push	{r7, lr}
 8003154:	b086      	sub	sp, #24
 8003156:	af00      	add	r7, sp, #0
 8003158:	4603      	mov	r3, r0
 800315a:	60b9      	str	r1, [r7, #8]
 800315c:	607a      	str	r2, [r7, #4]
 800315e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003160:	2300      	movs	r3, #0
 8003162:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003164:	f7ff ff5c 	bl	8003020 <__NVIC_GetPriorityGrouping>
 8003168:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	68b9      	ldr	r1, [r7, #8]
 800316e:	6978      	ldr	r0, [r7, #20]
 8003170:	f7ff ff8e 	bl	8003090 <NVIC_EncodePriority>
 8003174:	4602      	mov	r2, r0
 8003176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800317a:	4611      	mov	r1, r2
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff5d 	bl	800303c <__NVIC_SetPriority>
}
 8003182:	bf00      	nop
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff ffb0 	bl	80030f8 <SysTick_Config>
 8003198:	4603      	mov	r3, r0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b089      	sub	sp, #36	@ 0x24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031b2:	2300      	movs	r3, #0
 80031b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031b6:	2300      	movs	r3, #0
 80031b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
 80031be:	e16b      	b.n	8003498 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031c0:	2201      	movs	r2, #1
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	4013      	ands	r3, r2
 80031d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	429a      	cmp	r2, r3
 80031da:	f040 815a 	bne.w	8003492 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f003 0303 	and.w	r3, r3, #3
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d005      	beq.n	80031f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d130      	bne.n	8003258 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	2203      	movs	r2, #3
 8003202:	fa02 f303 	lsl.w	r3, r2, r3
 8003206:	43db      	mvns	r3, r3
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	4013      	ands	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	68da      	ldr	r2, [r3, #12]
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4313      	orrs	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800322c:	2201      	movs	r2, #1
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43db      	mvns	r3, r3
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	4013      	ands	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	091b      	lsrs	r3, r3, #4
 8003242:	f003 0201 	and.w	r2, r3, #1
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	4313      	orrs	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f003 0303 	and.w	r3, r3, #3
 8003260:	2b03      	cmp	r3, #3
 8003262:	d017      	beq.n	8003294 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	2203      	movs	r2, #3
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	43db      	mvns	r3, r3
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	4013      	ands	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	4313      	orrs	r3, r2
 800328c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 0303 	and.w	r3, r3, #3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d123      	bne.n	80032e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	08da      	lsrs	r2, r3, #3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	3208      	adds	r2, #8
 80032a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	220f      	movs	r2, #15
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4013      	ands	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	691a      	ldr	r2, [r3, #16]
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	08da      	lsrs	r2, r3, #3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	3208      	adds	r2, #8
 80032e2:	69b9      	ldr	r1, [r7, #24]
 80032e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	2203      	movs	r2, #3
 80032f4:	fa02 f303 	lsl.w	r3, r2, r3
 80032f8:	43db      	mvns	r3, r3
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	4013      	ands	r3, r2
 80032fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 0203 	and.w	r2, r3, #3
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 80b4 	beq.w	8003492 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
 800332e:	4b60      	ldr	r3, [pc, #384]	@ (80034b0 <HAL_GPIO_Init+0x30c>)
 8003330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003332:	4a5f      	ldr	r2, [pc, #380]	@ (80034b0 <HAL_GPIO_Init+0x30c>)
 8003334:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003338:	6453      	str	r3, [r2, #68]	@ 0x44
 800333a:	4b5d      	ldr	r3, [pc, #372]	@ (80034b0 <HAL_GPIO_Init+0x30c>)
 800333c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003346:	4a5b      	ldr	r2, [pc, #364]	@ (80034b4 <HAL_GPIO_Init+0x310>)
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	089b      	lsrs	r3, r3, #2
 800334c:	3302      	adds	r3, #2
 800334e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003352:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	f003 0303 	and.w	r3, r3, #3
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	220f      	movs	r2, #15
 800335e:	fa02 f303 	lsl.w	r3, r2, r3
 8003362:	43db      	mvns	r3, r3
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4013      	ands	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a52      	ldr	r2, [pc, #328]	@ (80034b8 <HAL_GPIO_Init+0x314>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d02b      	beq.n	80033ca <HAL_GPIO_Init+0x226>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a51      	ldr	r2, [pc, #324]	@ (80034bc <HAL_GPIO_Init+0x318>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d025      	beq.n	80033c6 <HAL_GPIO_Init+0x222>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a50      	ldr	r2, [pc, #320]	@ (80034c0 <HAL_GPIO_Init+0x31c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d01f      	beq.n	80033c2 <HAL_GPIO_Init+0x21e>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a4f      	ldr	r2, [pc, #316]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d019      	beq.n	80033be <HAL_GPIO_Init+0x21a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a4e      	ldr	r2, [pc, #312]	@ (80034c8 <HAL_GPIO_Init+0x324>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d013      	beq.n	80033ba <HAL_GPIO_Init+0x216>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a4d      	ldr	r2, [pc, #308]	@ (80034cc <HAL_GPIO_Init+0x328>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d00d      	beq.n	80033b6 <HAL_GPIO_Init+0x212>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a4c      	ldr	r2, [pc, #304]	@ (80034d0 <HAL_GPIO_Init+0x32c>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d007      	beq.n	80033b2 <HAL_GPIO_Init+0x20e>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a4b      	ldr	r2, [pc, #300]	@ (80034d4 <HAL_GPIO_Init+0x330>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d101      	bne.n	80033ae <HAL_GPIO_Init+0x20a>
 80033aa:	2307      	movs	r3, #7
 80033ac:	e00e      	b.n	80033cc <HAL_GPIO_Init+0x228>
 80033ae:	2308      	movs	r3, #8
 80033b0:	e00c      	b.n	80033cc <HAL_GPIO_Init+0x228>
 80033b2:	2306      	movs	r3, #6
 80033b4:	e00a      	b.n	80033cc <HAL_GPIO_Init+0x228>
 80033b6:	2305      	movs	r3, #5
 80033b8:	e008      	b.n	80033cc <HAL_GPIO_Init+0x228>
 80033ba:	2304      	movs	r3, #4
 80033bc:	e006      	b.n	80033cc <HAL_GPIO_Init+0x228>
 80033be:	2303      	movs	r3, #3
 80033c0:	e004      	b.n	80033cc <HAL_GPIO_Init+0x228>
 80033c2:	2302      	movs	r3, #2
 80033c4:	e002      	b.n	80033cc <HAL_GPIO_Init+0x228>
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <HAL_GPIO_Init+0x228>
 80033ca:	2300      	movs	r3, #0
 80033cc:	69fa      	ldr	r2, [r7, #28]
 80033ce:	f002 0203 	and.w	r2, r2, #3
 80033d2:	0092      	lsls	r2, r2, #2
 80033d4:	4093      	lsls	r3, r2
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4313      	orrs	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033dc:	4935      	ldr	r1, [pc, #212]	@ (80034b4 <HAL_GPIO_Init+0x310>)
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	089b      	lsrs	r3, r3, #2
 80033e2:	3302      	adds	r3, #2
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033ea:	4b3b      	ldr	r3, [pc, #236]	@ (80034d8 <HAL_GPIO_Init+0x334>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4013      	ands	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4313      	orrs	r3, r2
 800340c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800340e:	4a32      	ldr	r2, [pc, #200]	@ (80034d8 <HAL_GPIO_Init+0x334>)
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003414:	4b30      	ldr	r3, [pc, #192]	@ (80034d8 <HAL_GPIO_Init+0x334>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d003      	beq.n	8003438 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	4313      	orrs	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003438:	4a27      	ldr	r2, [pc, #156]	@ (80034d8 <HAL_GPIO_Init+0x334>)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800343e:	4b26      	ldr	r3, [pc, #152]	@ (80034d8 <HAL_GPIO_Init+0x334>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	43db      	mvns	r3, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4013      	ands	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	4313      	orrs	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003462:	4a1d      	ldr	r2, [pc, #116]	@ (80034d8 <HAL_GPIO_Init+0x334>)
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003468:	4b1b      	ldr	r3, [pc, #108]	@ (80034d8 <HAL_GPIO_Init+0x334>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	43db      	mvns	r3, r3
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4013      	ands	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d003      	beq.n	800348c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800348c:	4a12      	ldr	r2, [pc, #72]	@ (80034d8 <HAL_GPIO_Init+0x334>)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	3301      	adds	r3, #1
 8003496:	61fb      	str	r3, [r7, #28]
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	2b0f      	cmp	r3, #15
 800349c:	f67f ae90 	bls.w	80031c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034a0:	bf00      	nop
 80034a2:	bf00      	nop
 80034a4:	3724      	adds	r7, #36	@ 0x24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40023800 	.word	0x40023800
 80034b4:	40013800 	.word	0x40013800
 80034b8:	40020000 	.word	0x40020000
 80034bc:	40020400 	.word	0x40020400
 80034c0:	40020800 	.word	0x40020800
 80034c4:	40020c00 	.word	0x40020c00
 80034c8:	40021000 	.word	0x40021000
 80034cc:	40021400 	.word	0x40021400
 80034d0:	40021800 	.word	0x40021800
 80034d4:	40021c00 	.word	0x40021c00
 80034d8:	40013c00 	.word	0x40013c00

080034dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	460b      	mov	r3, r1
 80034e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	691a      	ldr	r2, [r3, #16]
 80034ec:	887b      	ldrh	r3, [r7, #2]
 80034ee:	4013      	ands	r3, r2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d002      	beq.n	80034fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034f4:	2301      	movs	r3, #1
 80034f6:	73fb      	strb	r3, [r7, #15]
 80034f8:	e001      	b.n	80034fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	460b      	mov	r3, r1
 8003516:	807b      	strh	r3, [r7, #2]
 8003518:	4613      	mov	r3, r2
 800351a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800351c:	787b      	ldrb	r3, [r7, #1]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003522:	887a      	ldrh	r2, [r7, #2]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003528:	e003      	b.n	8003532 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800352a:	887b      	ldrh	r3, [r7, #2]
 800352c:	041a      	lsls	r2, r3, #16
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	619a      	str	r2, [r3, #24]
}
 8003532:	bf00      	nop
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
	...

08003540 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e12b      	b.n	80037aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d106      	bne.n	800356c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7fe fae4 	bl	8001b34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2224      	movs	r2, #36	@ 0x24
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003592:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035a4:	f001 fd7e 	bl	80050a4 <HAL_RCC_GetPCLK1Freq>
 80035a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	4a81      	ldr	r2, [pc, #516]	@ (80037b4 <HAL_I2C_Init+0x274>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d807      	bhi.n	80035c4 <HAL_I2C_Init+0x84>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4a80      	ldr	r2, [pc, #512]	@ (80037b8 <HAL_I2C_Init+0x278>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	bf94      	ite	ls
 80035bc:	2301      	movls	r3, #1
 80035be:	2300      	movhi	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	e006      	b.n	80035d2 <HAL_I2C_Init+0x92>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4a7d      	ldr	r2, [pc, #500]	@ (80037bc <HAL_I2C_Init+0x27c>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	bf94      	ite	ls
 80035cc:	2301      	movls	r3, #1
 80035ce:	2300      	movhi	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e0e7      	b.n	80037aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	4a78      	ldr	r2, [pc, #480]	@ (80037c0 <HAL_I2C_Init+0x280>)
 80035de:	fba2 2303 	umull	r2, r3, r2, r3
 80035e2:	0c9b      	lsrs	r3, r3, #18
 80035e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	4a6a      	ldr	r2, [pc, #424]	@ (80037b4 <HAL_I2C_Init+0x274>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d802      	bhi.n	8003614 <HAL_I2C_Init+0xd4>
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	3301      	adds	r3, #1
 8003612:	e009      	b.n	8003628 <HAL_I2C_Init+0xe8>
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	4a69      	ldr	r2, [pc, #420]	@ (80037c4 <HAL_I2C_Init+0x284>)
 8003620:	fba2 2303 	umull	r2, r3, r2, r3
 8003624:	099b      	lsrs	r3, r3, #6
 8003626:	3301      	adds	r3, #1
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	6812      	ldr	r2, [r2, #0]
 800362c:	430b      	orrs	r3, r1
 800362e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800363a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	495c      	ldr	r1, [pc, #368]	@ (80037b4 <HAL_I2C_Init+0x274>)
 8003644:	428b      	cmp	r3, r1
 8003646:	d819      	bhi.n	800367c <HAL_I2C_Init+0x13c>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	1e59      	subs	r1, r3, #1
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	fbb1 f3f3 	udiv	r3, r1, r3
 8003656:	1c59      	adds	r1, r3, #1
 8003658:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800365c:	400b      	ands	r3, r1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <HAL_I2C_Init+0x138>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	1e59      	subs	r1, r3, #1
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003670:	3301      	adds	r3, #1
 8003672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003676:	e051      	b.n	800371c <HAL_I2C_Init+0x1dc>
 8003678:	2304      	movs	r3, #4
 800367a:	e04f      	b.n	800371c <HAL_I2C_Init+0x1dc>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d111      	bne.n	80036a8 <HAL_I2C_Init+0x168>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1e58      	subs	r0, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6859      	ldr	r1, [r3, #4]
 800368c:	460b      	mov	r3, r1
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	440b      	add	r3, r1
 8003692:	fbb0 f3f3 	udiv	r3, r0, r3
 8003696:	3301      	adds	r3, #1
 8003698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800369c:	2b00      	cmp	r3, #0
 800369e:	bf0c      	ite	eq
 80036a0:	2301      	moveq	r3, #1
 80036a2:	2300      	movne	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	e012      	b.n	80036ce <HAL_I2C_Init+0x18e>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e58      	subs	r0, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6859      	ldr	r1, [r3, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	0099      	lsls	r1, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80036be:	3301      	adds	r3, #1
 80036c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	bf0c      	ite	eq
 80036c8:	2301      	moveq	r3, #1
 80036ca:	2300      	movne	r3, #0
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <HAL_I2C_Init+0x196>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e022      	b.n	800371c <HAL_I2C_Init+0x1dc>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10e      	bne.n	80036fc <HAL_I2C_Init+0x1bc>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	1e58      	subs	r0, r3, #1
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	460b      	mov	r3, r1
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	440b      	add	r3, r1
 80036ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f0:	3301      	adds	r3, #1
 80036f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036fa:	e00f      	b.n	800371c <HAL_I2C_Init+0x1dc>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	0099      	lsls	r1, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003712:	3301      	adds	r3, #1
 8003714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003718:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	6809      	ldr	r1, [r1, #0]
 8003720:	4313      	orrs	r3, r2
 8003722:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69da      	ldr	r2, [r3, #28]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	431a      	orrs	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800374a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6911      	ldr	r1, [r2, #16]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	68d2      	ldr	r2, [r2, #12]
 8003756:	4311      	orrs	r1, r2
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	430b      	orrs	r3, r1
 800375e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 0201 	orr.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2220      	movs	r2, #32
 8003796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	000186a0 	.word	0x000186a0
 80037b8:	001e847f 	.word	0x001e847f
 80037bc:	003d08ff 	.word	0x003d08ff
 80037c0:	431bde83 	.word	0x431bde83
 80037c4:	10624dd3 	.word	0x10624dd3

080037c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b088      	sub	sp, #32
 80037cc:	af02      	add	r7, sp, #8
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	461a      	mov	r2, r3
 80037d4:	460b      	mov	r3, r1
 80037d6:	817b      	strh	r3, [r7, #10]
 80037d8:	4613      	mov	r3, r2
 80037da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037dc:	f7fe fcda 	bl	8002194 <HAL_GetTick>
 80037e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	f040 80e0 	bne.w	80039b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	2319      	movs	r3, #25
 80037f6:	2201      	movs	r2, #1
 80037f8:	4970      	ldr	r1, [pc, #448]	@ (80039bc <HAL_I2C_Master_Transmit+0x1f4>)
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 fdac 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003806:	2302      	movs	r3, #2
 8003808:	e0d3      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003810:	2b01      	cmp	r3, #1
 8003812:	d101      	bne.n	8003818 <HAL_I2C_Master_Transmit+0x50>
 8003814:	2302      	movs	r3, #2
 8003816:	e0cc      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b01      	cmp	r3, #1
 800382c:	d007      	beq.n	800383e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f042 0201 	orr.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800384c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2221      	movs	r2, #33	@ 0x21
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2210      	movs	r2, #16
 800385a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	893a      	ldrh	r2, [r7, #8]
 800386e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4a50      	ldr	r2, [pc, #320]	@ (80039c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800387e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003880:	8979      	ldrh	r1, [r7, #10]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	6a3a      	ldr	r2, [r7, #32]
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 fbfc 	bl	8004084 <I2C_MasterRequestWrite>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e08d      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003896:	2300      	movs	r3, #0
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	613b      	str	r3, [r7, #16]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038ac:	e066      	b.n	800397c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	6a39      	ldr	r1, [r7, #32]
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 fe6a 	bl	800458c <I2C_WaitOnTXEFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00d      	beq.n	80038da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d107      	bne.n	80038d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e06b      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	781a      	ldrb	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ea:	1c5a      	adds	r2, r3, #1
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	3b01      	subs	r3, #1
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003902:	3b01      	subs	r3, #1
 8003904:	b29a      	uxth	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b04      	cmp	r3, #4
 8003916:	d11b      	bne.n	8003950 <HAL_I2C_Master_Transmit+0x188>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	d017      	beq.n	8003950 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003924:	781a      	ldrb	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003930:	1c5a      	adds	r2, r3, #1
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393a:	b29b      	uxth	r3, r3
 800393c:	3b01      	subs	r3, #1
 800393e:	b29a      	uxth	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003948:	3b01      	subs	r3, #1
 800394a:	b29a      	uxth	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	6a39      	ldr	r1, [r7, #32]
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 fe61 	bl	800461c <I2C_WaitOnBTFFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00d      	beq.n	800397c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003964:	2b04      	cmp	r3, #4
 8003966:	d107      	bne.n	8003978 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003976:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e01a      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003980:	2b00      	cmp	r3, #0
 8003982:	d194      	bne.n	80038ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003992:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2220      	movs	r2, #32
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039ac:	2300      	movs	r3, #0
 80039ae:	e000      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80039b0:	2302      	movs	r3, #2
  }
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3718      	adds	r7, #24
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	00100002 	.word	0x00100002
 80039c0:	ffff0000 	.word	0xffff0000

080039c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b08c      	sub	sp, #48	@ 0x30
 80039c8:	af02      	add	r7, sp, #8
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	4608      	mov	r0, r1
 80039ce:	4611      	mov	r1, r2
 80039d0:	461a      	mov	r2, r3
 80039d2:	4603      	mov	r3, r0
 80039d4:	817b      	strh	r3, [r7, #10]
 80039d6:	460b      	mov	r3, r1
 80039d8:	813b      	strh	r3, [r7, #8]
 80039da:	4613      	mov	r3, r2
 80039dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039de:	f7fe fbd9 	bl	8002194 <HAL_GetTick>
 80039e2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b20      	cmp	r3, #32
 80039ee:	f040 8214 	bne.w	8003e1a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	2319      	movs	r3, #25
 80039f8:	2201      	movs	r2, #1
 80039fa:	497b      	ldr	r1, [pc, #492]	@ (8003be8 <HAL_I2C_Mem_Read+0x224>)
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f000 fcab 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a08:	2302      	movs	r3, #2
 8003a0a:	e207      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d101      	bne.n	8003a1a <HAL_I2C_Mem_Read+0x56>
 8003a16:	2302      	movs	r3, #2
 8003a18:	e200      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d007      	beq.n	8003a40 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0201 	orr.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2222      	movs	r2, #34	@ 0x22
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2240      	movs	r2, #64	@ 0x40
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003a70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4a5b      	ldr	r2, [pc, #364]	@ (8003bec <HAL_I2C_Mem_Read+0x228>)
 8003a80:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a82:	88f8      	ldrh	r0, [r7, #6]
 8003a84:	893a      	ldrh	r2, [r7, #8]
 8003a86:	8979      	ldrh	r1, [r7, #10]
 8003a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8a:	9301      	str	r3, [sp, #4]
 8003a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	4603      	mov	r3, r0
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 fb78 	bl	8004188 <I2C_RequestMemoryRead>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e1bc      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d113      	bne.n	8003ad2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aaa:	2300      	movs	r3, #0
 8003aac:	623b      	str	r3, [r7, #32]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	623b      	str	r3, [r7, #32]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	623b      	str	r3, [r7, #32]
 8003abe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	e190      	b.n	8003df4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d11b      	bne.n	8003b12 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ae8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aea:	2300      	movs	r3, #0
 8003aec:	61fb      	str	r3, [r7, #28]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	61fb      	str	r3, [r7, #28]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	61fb      	str	r3, [r7, #28]
 8003afe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b0e:	601a      	str	r2, [r3, #0]
 8003b10:	e170      	b.n	8003df4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d11b      	bne.n	8003b52 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61bb      	str	r3, [r7, #24]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	61bb      	str	r3, [r7, #24]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	61bb      	str	r3, [r7, #24]
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	e150      	b.n	8003df4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b52:	2300      	movs	r3, #0
 8003b54:	617b      	str	r3, [r7, #20]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	617b      	str	r3, [r7, #20]
 8003b66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b68:	e144      	b.n	8003df4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	f200 80f1 	bhi.w	8003d56 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d123      	bne.n	8003bc4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b7e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 fd93 	bl	80046ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d001      	beq.n	8003b90 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e145      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bc2:	e117      	b.n	8003df4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d14e      	bne.n	8003c6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	4906      	ldr	r1, [pc, #24]	@ (8003bf0 <HAL_I2C_Mem_Read+0x22c>)
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fbbe 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d008      	beq.n	8003bf4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e11a      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
 8003be6:	bf00      	nop
 8003be8:	00100002 	.word	0x00100002
 8003bec:	ffff0000 	.word	0xffff0000
 8003bf0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	691a      	ldr	r2, [r3, #16]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0e:	b2d2      	uxtb	r2, r2
 8003c10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	1c5a      	adds	r2, r3, #1
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c20:	3b01      	subs	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	691a      	ldr	r2, [r3, #16]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c40:	b2d2      	uxtb	r2, r2
 8003c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c48:	1c5a      	adds	r2, r3, #1
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c52:	3b01      	subs	r3, #1
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	3b01      	subs	r3, #1
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c68:	e0c4      	b.n	8003df4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c70:	2200      	movs	r2, #0
 8003c72:	496c      	ldr	r1, [pc, #432]	@ (8003e24 <HAL_I2C_Mem_Read+0x460>)
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f000 fb6f 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e0cb      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691a      	ldr	r2, [r3, #16]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca6:	1c5a      	adds	r2, r3, #1
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ccc:	2200      	movs	r2, #0
 8003cce:	4955      	ldr	r1, [pc, #340]	@ (8003e24 <HAL_I2C_Mem_Read+0x460>)
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 fb41 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e09d      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	691a      	ldr	r2, [r3, #16]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfa:	b2d2      	uxtb	r2, r2
 8003cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	691a      	ldr	r2, [r3, #16]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d54:	e04e      	b.n	8003df4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d58:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 fca6 	bl	80046ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e058      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	691a      	ldr	r2, [r3, #16]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7c:	1c5a      	adds	r2, r3, #1
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	3b01      	subs	r3, #1
 8003d96:	b29a      	uxth	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	f003 0304 	and.w	r3, r3, #4
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	d124      	bne.n	8003df4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dae:	2b03      	cmp	r3, #3
 8003db0:	d107      	bne.n	8003dc2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dc0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	691a      	ldr	r2, [r3, #16]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	1c5a      	adds	r2, r3, #1
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dde:	3b01      	subs	r3, #1
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f47f aeb6 	bne.w	8003b6a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2220      	movs	r2, #32
 8003e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	e000      	b.n	8003e1c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e1a:	2302      	movs	r3, #2
  }
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3728      	adds	r7, #40	@ 0x28
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	00010004 	.word	0x00010004

08003e28 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b08a      	sub	sp, #40	@ 0x28
 8003e2c:	af02      	add	r7, sp, #8
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	607a      	str	r2, [r7, #4]
 8003e32:	603b      	str	r3, [r7, #0]
 8003e34:	460b      	mov	r3, r1
 8003e36:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003e38:	f7fe f9ac 	bl	8002194 <HAL_GetTick>
 8003e3c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	f040 8111 	bne.w	8004072 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	2319      	movs	r3, #25
 8003e56:	2201      	movs	r2, #1
 8003e58:	4988      	ldr	r1, [pc, #544]	@ (800407c <HAL_I2C_IsDeviceReady+0x254>)
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 fa7c 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003e66:	2302      	movs	r3, #2
 8003e68:	e104      	b.n	8004074 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d101      	bne.n	8003e78 <HAL_I2C_IsDeviceReady+0x50>
 8003e74:	2302      	movs	r3, #2
 8003e76:	e0fd      	b.n	8004074 <HAL_I2C_IsDeviceReady+0x24c>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d007      	beq.n	8003e9e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f042 0201 	orr.w	r2, r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003eac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2224      	movs	r2, #36	@ 0x24
 8003eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4a70      	ldr	r2, [pc, #448]	@ (8004080 <HAL_I2C_IsDeviceReady+0x258>)
 8003ec0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ed0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fa3a 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00d      	beq.n	8003f06 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ef8:	d103      	bne.n	8003f02 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f00:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e0b6      	b.n	8004074 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f06:	897b      	ldrh	r3, [r7, #10]
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f14:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003f16:	f7fe f93d 	bl	8002194 <HAL_GetTick>
 8003f1a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	bf0c      	ite	eq
 8003f2a:	2301      	moveq	r3, #1
 8003f2c:	2300      	movne	r3, #0
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f40:	bf0c      	ite	eq
 8003f42:	2301      	moveq	r3, #1
 8003f44:	2300      	movne	r3, #0
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f4a:	e025      	b.n	8003f98 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f4c:	f7fe f922 	bl	8002194 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d302      	bcc.n	8003f62 <HAL_I2C_IsDeviceReady+0x13a>
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d103      	bne.n	8003f6a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	22a0      	movs	r2, #160	@ 0xa0
 8003f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f8e:	bf0c      	ite	eq
 8003f90:	2301      	moveq	r3, #1
 8003f92:	2300      	movne	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2ba0      	cmp	r3, #160	@ 0xa0
 8003fa2:	d005      	beq.n	8003fb0 <HAL_I2C_IsDeviceReady+0x188>
 8003fa4:	7dfb      	ldrb	r3, [r7, #23]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d102      	bne.n	8003fb0 <HAL_I2C_IsDeviceReady+0x188>
 8003faa:	7dbb      	ldrb	r3, [r7, #22]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d0cd      	beq.n	8003f4c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d129      	bne.n	800401a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	613b      	str	r3, [r7, #16]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	613b      	str	r3, [r7, #16]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	613b      	str	r3, [r7, #16]
 8003fea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	2319      	movs	r3, #25
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	4921      	ldr	r1, [pc, #132]	@ (800407c <HAL_I2C_IsDeviceReady+0x254>)
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 f9ae 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e036      	b.n	8004074 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2220      	movs	r2, #32
 800400a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004016:	2300      	movs	r3, #0
 8004018:	e02c      	b.n	8004074 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004028:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004032:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	2319      	movs	r3, #25
 800403a:	2201      	movs	r2, #1
 800403c:	490f      	ldr	r1, [pc, #60]	@ (800407c <HAL_I2C_IsDeviceReady+0x254>)
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 f98a 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e012      	b.n	8004074 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	3301      	adds	r3, #1
 8004052:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	429a      	cmp	r2, r3
 800405a:	f4ff af32 	bcc.w	8003ec2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2220      	movs	r2, #32
 8004062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e000      	b.n	8004074 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004072:	2302      	movs	r3, #2
  }
}
 8004074:	4618      	mov	r0, r3
 8004076:	3720      	adds	r7, #32
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	00100002 	.word	0x00100002
 8004080:	ffff0000 	.word	0xffff0000

08004084 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b088      	sub	sp, #32
 8004088:	af02      	add	r7, sp, #8
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	607a      	str	r2, [r7, #4]
 800408e:	603b      	str	r3, [r7, #0]
 8004090:	460b      	mov	r3, r1
 8004092:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004098:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	2b08      	cmp	r3, #8
 800409e:	d006      	beq.n	80040ae <I2C_MasterRequestWrite+0x2a>
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d003      	beq.n	80040ae <I2C_MasterRequestWrite+0x2a>
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040ac:	d108      	bne.n	80040c0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040bc:	601a      	str	r2, [r3, #0]
 80040be:	e00b      	b.n	80040d8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c4:	2b12      	cmp	r3, #18
 80040c6:	d107      	bne.n	80040d8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 f937 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00d      	beq.n	800410c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040fe:	d103      	bne.n	8004108 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004106:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e035      	b.n	8004178 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004114:	d108      	bne.n	8004128 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004116:	897b      	ldrh	r3, [r7, #10]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	461a      	mov	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004124:	611a      	str	r2, [r3, #16]
 8004126:	e01b      	b.n	8004160 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004128:	897b      	ldrh	r3, [r7, #10]
 800412a:	11db      	asrs	r3, r3, #7
 800412c:	b2db      	uxtb	r3, r3
 800412e:	f003 0306 	and.w	r3, r3, #6
 8004132:	b2db      	uxtb	r3, r3
 8004134:	f063 030f 	orn	r3, r3, #15
 8004138:	b2da      	uxtb	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	490e      	ldr	r1, [pc, #56]	@ (8004180 <I2C_MasterRequestWrite+0xfc>)
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f000 f980 	bl	800444c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e010      	b.n	8004178 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004156:	897b      	ldrh	r3, [r7, #10]
 8004158:	b2da      	uxtb	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	4907      	ldr	r1, [pc, #28]	@ (8004184 <I2C_MasterRequestWrite+0x100>)
 8004166:	68f8      	ldr	r0, [r7, #12]
 8004168:	f000 f970 	bl	800444c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e000      	b.n	8004178 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3718      	adds	r7, #24
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	00010008 	.word	0x00010008
 8004184:	00010002 	.word	0x00010002

08004188 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b088      	sub	sp, #32
 800418c:	af02      	add	r7, sp, #8
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	4608      	mov	r0, r1
 8004192:	4611      	mov	r1, r2
 8004194:	461a      	mov	r2, r3
 8004196:	4603      	mov	r3, r0
 8004198:	817b      	strh	r3, [r7, #10]
 800419a:	460b      	mov	r3, r1
 800419c:	813b      	strh	r3, [r7, #8]
 800419e:	4613      	mov	r3, r2
 80041a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	6a3b      	ldr	r3, [r7, #32]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041ce:	68f8      	ldr	r0, [r7, #12]
 80041d0:	f000 f8c2 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00d      	beq.n	80041f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041e8:	d103      	bne.n	80041f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e0aa      	b.n	800434c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041f6:	897b      	ldrh	r3, [r7, #10]
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	461a      	mov	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004204:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004208:	6a3a      	ldr	r2, [r7, #32]
 800420a:	4952      	ldr	r1, [pc, #328]	@ (8004354 <I2C_RequestMemoryRead+0x1cc>)
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 f91d 	bl	800444c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e097      	b.n	800434c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800421c:	2300      	movs	r3, #0
 800421e:	617b      	str	r3, [r7, #20]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	617b      	str	r3, [r7, #20]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004234:	6a39      	ldr	r1, [r7, #32]
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 f9a8 	bl	800458c <I2C_WaitOnTXEFlagUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00d      	beq.n	800425e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004246:	2b04      	cmp	r3, #4
 8004248:	d107      	bne.n	800425a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004258:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e076      	b.n	800434c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800425e:	88fb      	ldrh	r3, [r7, #6]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d105      	bne.n	8004270 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004264:	893b      	ldrh	r3, [r7, #8]
 8004266:	b2da      	uxtb	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	611a      	str	r2, [r3, #16]
 800426e:	e021      	b.n	80042b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004270:	893b      	ldrh	r3, [r7, #8]
 8004272:	0a1b      	lsrs	r3, r3, #8
 8004274:	b29b      	uxth	r3, r3
 8004276:	b2da      	uxtb	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800427e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004280:	6a39      	ldr	r1, [r7, #32]
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 f982 	bl	800458c <I2C_WaitOnTXEFlagUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00d      	beq.n	80042aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	2b04      	cmp	r3, #4
 8004294:	d107      	bne.n	80042a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e050      	b.n	800434c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042aa:	893b      	ldrh	r3, [r7, #8]
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042b6:	6a39      	ldr	r1, [r7, #32]
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f000 f967 	bl	800458c <I2C_WaitOnTXEFlagUntilTimeout>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00d      	beq.n	80042e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c8:	2b04      	cmp	r3, #4
 80042ca:	d107      	bne.n	80042dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e035      	b.n	800434c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	6a3b      	ldr	r3, [r7, #32]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 f82b 	bl	8004358 <I2C_WaitOnFlagUntilTimeout>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00d      	beq.n	8004324 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004312:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004316:	d103      	bne.n	8004320 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800431e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e013      	b.n	800434c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004324:	897b      	ldrh	r3, [r7, #10]
 8004326:	b2db      	uxtb	r3, r3
 8004328:	f043 0301 	orr.w	r3, r3, #1
 800432c:	b2da      	uxtb	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	6a3a      	ldr	r2, [r7, #32]
 8004338:	4906      	ldr	r1, [pc, #24]	@ (8004354 <I2C_RequestMemoryRead+0x1cc>)
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 f886 	bl	800444c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e000      	b.n	800434c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800434a:	2300      	movs	r3, #0
}
 800434c:	4618      	mov	r0, r3
 800434e:	3718      	adds	r7, #24
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	00010002 	.word	0x00010002

08004358 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	603b      	str	r3, [r7, #0]
 8004364:	4613      	mov	r3, r2
 8004366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004368:	e048      	b.n	80043fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004370:	d044      	beq.n	80043fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004372:	f7fd ff0f 	bl	8002194 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	429a      	cmp	r2, r3
 8004380:	d302      	bcc.n	8004388 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d139      	bne.n	80043fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	0c1b      	lsrs	r3, r3, #16
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b01      	cmp	r3, #1
 8004390:	d10d      	bne.n	80043ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	43da      	mvns	r2, r3
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	4013      	ands	r3, r2
 800439e:	b29b      	uxth	r3, r3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	bf0c      	ite	eq
 80043a4:	2301      	moveq	r3, #1
 80043a6:	2300      	movne	r3, #0
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	461a      	mov	r2, r3
 80043ac:	e00c      	b.n	80043c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	43da      	mvns	r2, r3
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	4013      	ands	r3, r2
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	2b00      	cmp	r3, #0
 80043be:	bf0c      	ite	eq
 80043c0:	2301      	moveq	r3, #1
 80043c2:	2300      	movne	r3, #0
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	461a      	mov	r2, r3
 80043c8:	79fb      	ldrb	r3, [r7, #7]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d116      	bne.n	80043fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e8:	f043 0220 	orr.w	r2, r3, #32
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e023      	b.n	8004444 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	0c1b      	lsrs	r3, r3, #16
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b01      	cmp	r3, #1
 8004404:	d10d      	bne.n	8004422 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	43da      	mvns	r2, r3
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	4013      	ands	r3, r2
 8004412:	b29b      	uxth	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	bf0c      	ite	eq
 8004418:	2301      	moveq	r3, #1
 800441a:	2300      	movne	r3, #0
 800441c:	b2db      	uxtb	r3, r3
 800441e:	461a      	mov	r2, r3
 8004420:	e00c      	b.n	800443c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	43da      	mvns	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	4013      	ands	r3, r2
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	bf0c      	ite	eq
 8004434:	2301      	moveq	r3, #1
 8004436:	2300      	movne	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	461a      	mov	r2, r3
 800443c:	79fb      	ldrb	r3, [r7, #7]
 800443e:	429a      	cmp	r2, r3
 8004440:	d093      	beq.n	800436a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800445a:	e071      	b.n	8004540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800446a:	d123      	bne.n	80044b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800447a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004484:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a0:	f043 0204 	orr.w	r2, r3, #4
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e067      	b.n	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044ba:	d041      	beq.n	8004540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044bc:	f7fd fe6a 	bl	8002194 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d302      	bcc.n	80044d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d136      	bne.n	8004540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	0c1b      	lsrs	r3, r3, #16
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d10c      	bne.n	80044f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	43da      	mvns	r2, r3
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	4013      	ands	r3, r2
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	bf14      	ite	ne
 80044ee:	2301      	movne	r3, #1
 80044f0:	2300      	moveq	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	e00b      	b.n	800450e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	43da      	mvns	r2, r3
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	4013      	ands	r3, r2
 8004502:	b29b      	uxth	r3, r3
 8004504:	2b00      	cmp	r3, #0
 8004506:	bf14      	ite	ne
 8004508:	2301      	movne	r3, #1
 800450a:	2300      	moveq	r3, #0
 800450c:	b2db      	uxtb	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d016      	beq.n	8004540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2220      	movs	r2, #32
 800451c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452c:	f043 0220 	orr.w	r2, r3, #32
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e021      	b.n	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	0c1b      	lsrs	r3, r3, #16
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b01      	cmp	r3, #1
 8004548:	d10c      	bne.n	8004564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	43da      	mvns	r2, r3
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	4013      	ands	r3, r2
 8004556:	b29b      	uxth	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	bf14      	ite	ne
 800455c:	2301      	movne	r3, #1
 800455e:	2300      	moveq	r3, #0
 8004560:	b2db      	uxtb	r3, r3
 8004562:	e00b      	b.n	800457c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	43da      	mvns	r2, r3
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	4013      	ands	r3, r2
 8004570:	b29b      	uxth	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	bf14      	ite	ne
 8004576:	2301      	movne	r3, #1
 8004578:	2300      	moveq	r3, #0
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b00      	cmp	r3, #0
 800457e:	f47f af6d 	bne.w	800445c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004598:	e034      	b.n	8004604 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 f8e3 	bl	8004766 <I2C_IsAcknowledgeFailed>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e034      	b.n	8004614 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045b0:	d028      	beq.n	8004604 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045b2:	f7fd fdef 	bl	8002194 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d302      	bcc.n	80045c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d11d      	bne.n	8004604 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d2:	2b80      	cmp	r3, #128	@ 0x80
 80045d4:	d016      	beq.n	8004604 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2220      	movs	r2, #32
 80045e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f0:	f043 0220 	orr.w	r2, r3, #32
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e007      	b.n	8004614 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460e:	2b80      	cmp	r3, #128	@ 0x80
 8004610:	d1c3      	bne.n	800459a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004628:	e034      	b.n	8004694 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 f89b 	bl	8004766 <I2C_IsAcknowledgeFailed>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e034      	b.n	80046a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004640:	d028      	beq.n	8004694 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004642:	f7fd fda7 	bl	8002194 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	429a      	cmp	r2, r3
 8004650:	d302      	bcc.n	8004658 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d11d      	bne.n	8004694 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	f003 0304 	and.w	r3, r3, #4
 8004662:	2b04      	cmp	r3, #4
 8004664:	d016      	beq.n	8004694 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004680:	f043 0220 	orr.w	r2, r3, #32
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e007      	b.n	80046a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	f003 0304 	and.w	r3, r3, #4
 800469e:	2b04      	cmp	r3, #4
 80046a0:	d1c3      	bne.n	800462a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046b8:	e049      	b.n	800474e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	f003 0310 	and.w	r3, r3, #16
 80046c4:	2b10      	cmp	r3, #16
 80046c6:	d119      	bne.n	80046fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f06f 0210 	mvn.w	r2, #16
 80046d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2220      	movs	r2, #32
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e030      	b.n	800475e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046fc:	f7fd fd4a 	bl	8002194 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	429a      	cmp	r2, r3
 800470a:	d302      	bcc.n	8004712 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d11d      	bne.n	800474e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800471c:	2b40      	cmp	r3, #64	@ 0x40
 800471e:	d016      	beq.n	800474e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2220      	movs	r2, #32
 800472a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	f043 0220 	orr.w	r2, r3, #32
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e007      	b.n	800475e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004758:	2b40      	cmp	r3, #64	@ 0x40
 800475a:	d1ae      	bne.n	80046ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800477c:	d11b      	bne.n	80047b6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004786:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2220      	movs	r2, #32
 8004792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a2:	f043 0204 	orr.w	r2, r3, #4
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e000      	b.n	80047b8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b086      	sub	sp, #24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e267      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d075      	beq.n	80048ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047e2:	4b88      	ldr	r3, [pc, #544]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 030c 	and.w	r3, r3, #12
 80047ea:	2b04      	cmp	r3, #4
 80047ec:	d00c      	beq.n	8004808 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ee:	4b85      	ldr	r3, [pc, #532]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047f6:	2b08      	cmp	r3, #8
 80047f8:	d112      	bne.n	8004820 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047fa:	4b82      	ldr	r3, [pc, #520]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004802:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004806:	d10b      	bne.n	8004820 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004808:	4b7e      	ldr	r3, [pc, #504]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d05b      	beq.n	80048cc <HAL_RCC_OscConfig+0x108>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d157      	bne.n	80048cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e242      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004828:	d106      	bne.n	8004838 <HAL_RCC_OscConfig+0x74>
 800482a:	4b76      	ldr	r3, [pc, #472]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a75      	ldr	r2, [pc, #468]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	e01d      	b.n	8004874 <HAL_RCC_OscConfig+0xb0>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004840:	d10c      	bne.n	800485c <HAL_RCC_OscConfig+0x98>
 8004842:	4b70      	ldr	r3, [pc, #448]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a6f      	ldr	r2, [pc, #444]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004848:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800484c:	6013      	str	r3, [r2, #0]
 800484e:	4b6d      	ldr	r3, [pc, #436]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a6c      	ldr	r2, [pc, #432]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004858:	6013      	str	r3, [r2, #0]
 800485a:	e00b      	b.n	8004874 <HAL_RCC_OscConfig+0xb0>
 800485c:	4b69      	ldr	r3, [pc, #420]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a68      	ldr	r2, [pc, #416]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	4b66      	ldr	r3, [pc, #408]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a65      	ldr	r2, [pc, #404]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 800486e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004872:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d013      	beq.n	80048a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800487c:	f7fd fc8a 	bl	8002194 <HAL_GetTick>
 8004880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004882:	e008      	b.n	8004896 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004884:	f7fd fc86 	bl	8002194 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b64      	cmp	r3, #100	@ 0x64
 8004890:	d901      	bls.n	8004896 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e207      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004896:	4b5b      	ldr	r3, [pc, #364]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d0f0      	beq.n	8004884 <HAL_RCC_OscConfig+0xc0>
 80048a2:	e014      	b.n	80048ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a4:	f7fd fc76 	bl	8002194 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048ac:	f7fd fc72 	bl	8002194 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b64      	cmp	r3, #100	@ 0x64
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e1f3      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048be:	4b51      	ldr	r3, [pc, #324]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f0      	bne.n	80048ac <HAL_RCC_OscConfig+0xe8>
 80048ca:	e000      	b.n	80048ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d063      	beq.n	80049a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048da:	4b4a      	ldr	r3, [pc, #296]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f003 030c 	and.w	r3, r3, #12
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00b      	beq.n	80048fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048e6:	4b47      	ldr	r3, [pc, #284]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048ee:	2b08      	cmp	r3, #8
 80048f0:	d11c      	bne.n	800492c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048f2:	4b44      	ldr	r3, [pc, #272]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d116      	bne.n	800492c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048fe:	4b41      	ldr	r3, [pc, #260]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d005      	beq.n	8004916 <HAL_RCC_OscConfig+0x152>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d001      	beq.n	8004916 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e1c7      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004916:	4b3b      	ldr	r3, [pc, #236]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	4937      	ldr	r1, [pc, #220]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004926:	4313      	orrs	r3, r2
 8004928:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800492a:	e03a      	b.n	80049a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d020      	beq.n	8004976 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004934:	4b34      	ldr	r3, [pc, #208]	@ (8004a08 <HAL_RCC_OscConfig+0x244>)
 8004936:	2201      	movs	r2, #1
 8004938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493a:	f7fd fc2b 	bl	8002194 <HAL_GetTick>
 800493e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004940:	e008      	b.n	8004954 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004942:	f7fd fc27 	bl	8002194 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	2b02      	cmp	r3, #2
 800494e:	d901      	bls.n	8004954 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e1a8      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004954:	4b2b      	ldr	r3, [pc, #172]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d0f0      	beq.n	8004942 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004960:	4b28      	ldr	r3, [pc, #160]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	4925      	ldr	r1, [pc, #148]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004970:	4313      	orrs	r3, r2
 8004972:	600b      	str	r3, [r1, #0]
 8004974:	e015      	b.n	80049a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004976:	4b24      	ldr	r3, [pc, #144]	@ (8004a08 <HAL_RCC_OscConfig+0x244>)
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497c:	f7fd fc0a 	bl	8002194 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004984:	f7fd fc06 	bl	8002194 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e187      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004996:	4b1b      	ldr	r3, [pc, #108]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0308 	and.w	r3, r3, #8
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d036      	beq.n	8004a1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d016      	beq.n	80049e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049b6:	4b15      	ldr	r3, [pc, #84]	@ (8004a0c <HAL_RCC_OscConfig+0x248>)
 80049b8:	2201      	movs	r2, #1
 80049ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049bc:	f7fd fbea 	bl	8002194 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049c4:	f7fd fbe6 	bl	8002194 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e167      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004a04 <HAL_RCC_OscConfig+0x240>)
 80049d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d0f0      	beq.n	80049c4 <HAL_RCC_OscConfig+0x200>
 80049e2:	e01b      	b.n	8004a1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049e4:	4b09      	ldr	r3, [pc, #36]	@ (8004a0c <HAL_RCC_OscConfig+0x248>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ea:	f7fd fbd3 	bl	8002194 <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049f0:	e00e      	b.n	8004a10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f2:	f7fd fbcf 	bl	8002194 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d907      	bls.n	8004a10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e150      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
 8004a04:	40023800 	.word	0x40023800
 8004a08:	42470000 	.word	0x42470000
 8004a0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a10:	4b88      	ldr	r3, [pc, #544]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004a12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a14:	f003 0302 	and.w	r3, r3, #2
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1ea      	bne.n	80049f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0304 	and.w	r3, r3, #4
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f000 8097 	beq.w	8004b58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a2e:	4b81      	ldr	r3, [pc, #516]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10f      	bne.n	8004a5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	60bb      	str	r3, [r7, #8]
 8004a3e:	4b7d      	ldr	r3, [pc, #500]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	4a7c      	ldr	r2, [pc, #496]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a4a:	4b7a      	ldr	r3, [pc, #488]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a52:	60bb      	str	r3, [r7, #8]
 8004a54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a56:	2301      	movs	r3, #1
 8004a58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a5a:	4b77      	ldr	r3, [pc, #476]	@ (8004c38 <HAL_RCC_OscConfig+0x474>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d118      	bne.n	8004a98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a66:	4b74      	ldr	r3, [pc, #464]	@ (8004c38 <HAL_RCC_OscConfig+0x474>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a73      	ldr	r2, [pc, #460]	@ (8004c38 <HAL_RCC_OscConfig+0x474>)
 8004a6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a72:	f7fd fb8f 	bl	8002194 <HAL_GetTick>
 8004a76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a78:	e008      	b.n	8004a8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a7a:	f7fd fb8b 	bl	8002194 <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d901      	bls.n	8004a8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e10c      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a8c:	4b6a      	ldr	r3, [pc, #424]	@ (8004c38 <HAL_RCC_OscConfig+0x474>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d0f0      	beq.n	8004a7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d106      	bne.n	8004aae <HAL_RCC_OscConfig+0x2ea>
 8004aa0:	4b64      	ldr	r3, [pc, #400]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004aa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aa4:	4a63      	ldr	r2, [pc, #396]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004aa6:	f043 0301 	orr.w	r3, r3, #1
 8004aaa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004aac:	e01c      	b.n	8004ae8 <HAL_RCC_OscConfig+0x324>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	2b05      	cmp	r3, #5
 8004ab4:	d10c      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x30c>
 8004ab6:	4b5f      	ldr	r3, [pc, #380]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aba:	4a5e      	ldr	r2, [pc, #376]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004abc:	f043 0304 	orr.w	r3, r3, #4
 8004ac0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ac2:	4b5c      	ldr	r3, [pc, #368]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ac6:	4a5b      	ldr	r2, [pc, #364]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004ac8:	f043 0301 	orr.w	r3, r3, #1
 8004acc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ace:	e00b      	b.n	8004ae8 <HAL_RCC_OscConfig+0x324>
 8004ad0:	4b58      	ldr	r3, [pc, #352]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad4:	4a57      	ldr	r2, [pc, #348]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004ad6:	f023 0301 	bic.w	r3, r3, #1
 8004ada:	6713      	str	r3, [r2, #112]	@ 0x70
 8004adc:	4b55      	ldr	r3, [pc, #340]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004ade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ae0:	4a54      	ldr	r2, [pc, #336]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004ae2:	f023 0304 	bic.w	r3, r3, #4
 8004ae6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d015      	beq.n	8004b1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004af0:	f7fd fb50 	bl	8002194 <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004af6:	e00a      	b.n	8004b0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004af8:	f7fd fb4c 	bl	8002194 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d901      	bls.n	8004b0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e0cb      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b0e:	4b49      	ldr	r3, [pc, #292]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d0ee      	beq.n	8004af8 <HAL_RCC_OscConfig+0x334>
 8004b1a:	e014      	b.n	8004b46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b1c:	f7fd fb3a 	bl	8002194 <HAL_GetTick>
 8004b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b22:	e00a      	b.n	8004b3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b24:	f7fd fb36 	bl	8002194 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e0b5      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b3a:	4b3e      	ldr	r3, [pc, #248]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1ee      	bne.n	8004b24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b46:	7dfb      	ldrb	r3, [r7, #23]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d105      	bne.n	8004b58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b4c:	4b39      	ldr	r3, [pc, #228]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b50:	4a38      	ldr	r2, [pc, #224]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004b52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	699b      	ldr	r3, [r3, #24]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 80a1 	beq.w	8004ca4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b62:	4b34      	ldr	r3, [pc, #208]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f003 030c 	and.w	r3, r3, #12
 8004b6a:	2b08      	cmp	r3, #8
 8004b6c:	d05c      	beq.n	8004c28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d141      	bne.n	8004bfa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b76:	4b31      	ldr	r3, [pc, #196]	@ (8004c3c <HAL_RCC_OscConfig+0x478>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b7c:	f7fd fb0a 	bl	8002194 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b82:	e008      	b.n	8004b96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b84:	f7fd fb06 	bl	8002194 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e087      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b96:	4b27      	ldr	r3, [pc, #156]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1f0      	bne.n	8004b84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69da      	ldr	r2, [r3, #28]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	431a      	orrs	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb0:	019b      	lsls	r3, r3, #6
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb8:	085b      	lsrs	r3, r3, #1
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	041b      	lsls	r3, r3, #16
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc4:	061b      	lsls	r3, r3, #24
 8004bc6:	491b      	ldr	r1, [pc, #108]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8004c3c <HAL_RCC_OscConfig+0x478>)
 8004bce:	2201      	movs	r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd2:	f7fd fadf 	bl	8002194 <HAL_GetTick>
 8004bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bd8:	e008      	b.n	8004bec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bda:	f7fd fadb 	bl	8002194 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e05c      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bec:	4b11      	ldr	r3, [pc, #68]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0f0      	beq.n	8004bda <HAL_RCC_OscConfig+0x416>
 8004bf8:	e054      	b.n	8004ca4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bfa:	4b10      	ldr	r3, [pc, #64]	@ (8004c3c <HAL_RCC_OscConfig+0x478>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c00:	f7fd fac8 	bl	8002194 <HAL_GetTick>
 8004c04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c06:	e008      	b.n	8004c1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c08:	f7fd fac4 	bl	8002194 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e045      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c1a:	4b06      	ldr	r3, [pc, #24]	@ (8004c34 <HAL_RCC_OscConfig+0x470>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1f0      	bne.n	8004c08 <HAL_RCC_OscConfig+0x444>
 8004c26:	e03d      	b.n	8004ca4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d107      	bne.n	8004c40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e038      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
 8004c34:	40023800 	.word	0x40023800
 8004c38:	40007000 	.word	0x40007000
 8004c3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c40:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb0 <HAL_RCC_OscConfig+0x4ec>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d028      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d121      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d11a      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004c70:	4013      	ands	r3, r2
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d111      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c86:	085b      	lsrs	r3, r3, #1
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d107      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d001      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e000      	b.n	8004ca6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3718      	adds	r7, #24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	40023800 	.word	0x40023800

08004cb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e0cc      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cc8:	4b68      	ldr	r3, [pc, #416]	@ (8004e6c <HAL_RCC_ClockConfig+0x1b8>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0307 	and.w	r3, r3, #7
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d90c      	bls.n	8004cf0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cd6:	4b65      	ldr	r3, [pc, #404]	@ (8004e6c <HAL_RCC_ClockConfig+0x1b8>)
 8004cd8:	683a      	ldr	r2, [r7, #0]
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cde:	4b63      	ldr	r3, [pc, #396]	@ (8004e6c <HAL_RCC_ClockConfig+0x1b8>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0307 	and.w	r3, r3, #7
 8004ce6:	683a      	ldr	r2, [r7, #0]
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d001      	beq.n	8004cf0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e0b8      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0302 	and.w	r3, r3, #2
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d020      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0304 	and.w	r3, r3, #4
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d005      	beq.n	8004d14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d08:	4b59      	ldr	r3, [pc, #356]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	4a58      	ldr	r2, [pc, #352]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0308 	and.w	r3, r3, #8
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d005      	beq.n	8004d2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d20:	4b53      	ldr	r3, [pc, #332]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	4a52      	ldr	r2, [pc, #328]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d2c:	4b50      	ldr	r3, [pc, #320]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	494d      	ldr	r1, [pc, #308]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d044      	beq.n	8004dd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d107      	bne.n	8004d62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d52:	4b47      	ldr	r3, [pc, #284]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d119      	bne.n	8004d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e07f      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d003      	beq.n	8004d72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d6e:	2b03      	cmp	r3, #3
 8004d70:	d107      	bne.n	8004d82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d72:	4b3f      	ldr	r3, [pc, #252]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d109      	bne.n	8004d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e06f      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d82:	4b3b      	ldr	r3, [pc, #236]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e067      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d92:	4b37      	ldr	r3, [pc, #220]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f023 0203 	bic.w	r2, r3, #3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	4934      	ldr	r1, [pc, #208]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004da4:	f7fd f9f6 	bl	8002194 <HAL_GetTick>
 8004da8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004daa:	e00a      	b.n	8004dc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dac:	f7fd f9f2 	bl	8002194 <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d901      	bls.n	8004dc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e04f      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dc2:	4b2b      	ldr	r3, [pc, #172]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f003 020c 	and.w	r2, r3, #12
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d1eb      	bne.n	8004dac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004dd4:	4b25      	ldr	r3, [pc, #148]	@ (8004e6c <HAL_RCC_ClockConfig+0x1b8>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0307 	and.w	r3, r3, #7
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d20c      	bcs.n	8004dfc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004de2:	4b22      	ldr	r3, [pc, #136]	@ (8004e6c <HAL_RCC_ClockConfig+0x1b8>)
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dea:	4b20      	ldr	r3, [pc, #128]	@ (8004e6c <HAL_RCC_ClockConfig+0x1b8>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0307 	and.w	r3, r3, #7
 8004df2:	683a      	ldr	r2, [r7, #0]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d001      	beq.n	8004dfc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e032      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0304 	and.w	r3, r3, #4
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d008      	beq.n	8004e1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e08:	4b19      	ldr	r3, [pc, #100]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	4916      	ldr	r1, [pc, #88]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0308 	and.w	r3, r3, #8
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d009      	beq.n	8004e3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e26:	4b12      	ldr	r3, [pc, #72]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	00db      	lsls	r3, r3, #3
 8004e34:	490e      	ldr	r1, [pc, #56]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e3a:	f000 f821 	bl	8004e80 <HAL_RCC_GetSysClockFreq>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	4b0b      	ldr	r3, [pc, #44]	@ (8004e70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	091b      	lsrs	r3, r3, #4
 8004e46:	f003 030f 	and.w	r3, r3, #15
 8004e4a:	490a      	ldr	r1, [pc, #40]	@ (8004e74 <HAL_RCC_ClockConfig+0x1c0>)
 8004e4c:	5ccb      	ldrb	r3, [r1, r3]
 8004e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e52:	4a09      	ldr	r2, [pc, #36]	@ (8004e78 <HAL_RCC_ClockConfig+0x1c4>)
 8004e54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e56:	4b09      	ldr	r3, [pc, #36]	@ (8004e7c <HAL_RCC_ClockConfig+0x1c8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7fd f956 	bl	800210c <HAL_InitTick>

  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40023c00 	.word	0x40023c00
 8004e70:	40023800 	.word	0x40023800
 8004e74:	08006828 	.word	0x08006828
 8004e78:	20000000 	.word	0x20000000
 8004e7c:	20000004 	.word	0x20000004

08004e80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e84:	b094      	sub	sp, #80	@ 0x50
 8004e86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e98:	4b79      	ldr	r3, [pc, #484]	@ (8005080 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f003 030c 	and.w	r3, r3, #12
 8004ea0:	2b08      	cmp	r3, #8
 8004ea2:	d00d      	beq.n	8004ec0 <HAL_RCC_GetSysClockFreq+0x40>
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	f200 80e1 	bhi.w	800506c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <HAL_RCC_GetSysClockFreq+0x34>
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	d003      	beq.n	8004eba <HAL_RCC_GetSysClockFreq+0x3a>
 8004eb2:	e0db      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004eb4:	4b73      	ldr	r3, [pc, #460]	@ (8005084 <HAL_RCC_GetSysClockFreq+0x204>)
 8004eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004eb8:	e0db      	b.n	8005072 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004eba:	4b73      	ldr	r3, [pc, #460]	@ (8005088 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ebe:	e0d8      	b.n	8005072 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ec0:	4b6f      	ldr	r3, [pc, #444]	@ (8005080 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ec8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004eca:	4b6d      	ldr	r3, [pc, #436]	@ (8005080 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d063      	beq.n	8004f9e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ed6:	4b6a      	ldr	r3, [pc, #424]	@ (8005080 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	099b      	lsrs	r3, r3, #6
 8004edc:	2200      	movs	r2, #0
 8004ede:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ee0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004eea:	2300      	movs	r3, #0
 8004eec:	637b      	str	r3, [r7, #52]	@ 0x34
 8004eee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004ef2:	4622      	mov	r2, r4
 8004ef4:	462b      	mov	r3, r5
 8004ef6:	f04f 0000 	mov.w	r0, #0
 8004efa:	f04f 0100 	mov.w	r1, #0
 8004efe:	0159      	lsls	r1, r3, #5
 8004f00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f04:	0150      	lsls	r0, r2, #5
 8004f06:	4602      	mov	r2, r0
 8004f08:	460b      	mov	r3, r1
 8004f0a:	4621      	mov	r1, r4
 8004f0c:	1a51      	subs	r1, r2, r1
 8004f0e:	6139      	str	r1, [r7, #16]
 8004f10:	4629      	mov	r1, r5
 8004f12:	eb63 0301 	sbc.w	r3, r3, r1
 8004f16:	617b      	str	r3, [r7, #20]
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	f04f 0300 	mov.w	r3, #0
 8004f20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f24:	4659      	mov	r1, fp
 8004f26:	018b      	lsls	r3, r1, #6
 8004f28:	4651      	mov	r1, sl
 8004f2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f2e:	4651      	mov	r1, sl
 8004f30:	018a      	lsls	r2, r1, #6
 8004f32:	4651      	mov	r1, sl
 8004f34:	ebb2 0801 	subs.w	r8, r2, r1
 8004f38:	4659      	mov	r1, fp
 8004f3a:	eb63 0901 	sbc.w	r9, r3, r1
 8004f3e:	f04f 0200 	mov.w	r2, #0
 8004f42:	f04f 0300 	mov.w	r3, #0
 8004f46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f52:	4690      	mov	r8, r2
 8004f54:	4699      	mov	r9, r3
 8004f56:	4623      	mov	r3, r4
 8004f58:	eb18 0303 	adds.w	r3, r8, r3
 8004f5c:	60bb      	str	r3, [r7, #8]
 8004f5e:	462b      	mov	r3, r5
 8004f60:	eb49 0303 	adc.w	r3, r9, r3
 8004f64:	60fb      	str	r3, [r7, #12]
 8004f66:	f04f 0200 	mov.w	r2, #0
 8004f6a:	f04f 0300 	mov.w	r3, #0
 8004f6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f72:	4629      	mov	r1, r5
 8004f74:	024b      	lsls	r3, r1, #9
 8004f76:	4621      	mov	r1, r4
 8004f78:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f7c:	4621      	mov	r1, r4
 8004f7e:	024a      	lsls	r2, r1, #9
 8004f80:	4610      	mov	r0, r2
 8004f82:	4619      	mov	r1, r3
 8004f84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f86:	2200      	movs	r2, #0
 8004f88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f90:	f7fb f96e 	bl	8000270 <__aeabi_uldivmod>
 8004f94:	4602      	mov	r2, r0
 8004f96:	460b      	mov	r3, r1
 8004f98:	4613      	mov	r3, r2
 8004f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f9c:	e058      	b.n	8005050 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f9e:	4b38      	ldr	r3, [pc, #224]	@ (8005080 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	099b      	lsrs	r3, r3, #6
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	4611      	mov	r1, r2
 8004faa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fae:	623b      	str	r3, [r7, #32]
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fb8:	4642      	mov	r2, r8
 8004fba:	464b      	mov	r3, r9
 8004fbc:	f04f 0000 	mov.w	r0, #0
 8004fc0:	f04f 0100 	mov.w	r1, #0
 8004fc4:	0159      	lsls	r1, r3, #5
 8004fc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fca:	0150      	lsls	r0, r2, #5
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4641      	mov	r1, r8
 8004fd2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004fd6:	4649      	mov	r1, r9
 8004fd8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	f04f 0300 	mov.w	r3, #0
 8004fe4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004fe8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004fec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ff0:	ebb2 040a 	subs.w	r4, r2, sl
 8004ff4:	eb63 050b 	sbc.w	r5, r3, fp
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	f04f 0300 	mov.w	r3, #0
 8005000:	00eb      	lsls	r3, r5, #3
 8005002:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005006:	00e2      	lsls	r2, r4, #3
 8005008:	4614      	mov	r4, r2
 800500a:	461d      	mov	r5, r3
 800500c:	4643      	mov	r3, r8
 800500e:	18e3      	adds	r3, r4, r3
 8005010:	603b      	str	r3, [r7, #0]
 8005012:	464b      	mov	r3, r9
 8005014:	eb45 0303 	adc.w	r3, r5, r3
 8005018:	607b      	str	r3, [r7, #4]
 800501a:	f04f 0200 	mov.w	r2, #0
 800501e:	f04f 0300 	mov.w	r3, #0
 8005022:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005026:	4629      	mov	r1, r5
 8005028:	028b      	lsls	r3, r1, #10
 800502a:	4621      	mov	r1, r4
 800502c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005030:	4621      	mov	r1, r4
 8005032:	028a      	lsls	r2, r1, #10
 8005034:	4610      	mov	r0, r2
 8005036:	4619      	mov	r1, r3
 8005038:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800503a:	2200      	movs	r2, #0
 800503c:	61bb      	str	r3, [r7, #24]
 800503e:	61fa      	str	r2, [r7, #28]
 8005040:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005044:	f7fb f914 	bl	8000270 <__aeabi_uldivmod>
 8005048:	4602      	mov	r2, r0
 800504a:	460b      	mov	r3, r1
 800504c:	4613      	mov	r3, r2
 800504e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005050:	4b0b      	ldr	r3, [pc, #44]	@ (8005080 <HAL_RCC_GetSysClockFreq+0x200>)
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	0c1b      	lsrs	r3, r3, #16
 8005056:	f003 0303 	and.w	r3, r3, #3
 800505a:	3301      	adds	r3, #1
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005060:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005064:	fbb2 f3f3 	udiv	r3, r2, r3
 8005068:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800506a:	e002      	b.n	8005072 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800506c:	4b05      	ldr	r3, [pc, #20]	@ (8005084 <HAL_RCC_GetSysClockFreq+0x204>)
 800506e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005070:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005072:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005074:	4618      	mov	r0, r3
 8005076:	3750      	adds	r7, #80	@ 0x50
 8005078:	46bd      	mov	sp, r7
 800507a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800507e:	bf00      	nop
 8005080:	40023800 	.word	0x40023800
 8005084:	00f42400 	.word	0x00f42400
 8005088:	007a1200 	.word	0x007a1200

0800508c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005090:	4b03      	ldr	r3, [pc, #12]	@ (80050a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005092:	681b      	ldr	r3, [r3, #0]
}
 8005094:	4618      	mov	r0, r3
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	20000000 	.word	0x20000000

080050a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050a8:	f7ff fff0 	bl	800508c <HAL_RCC_GetHCLKFreq>
 80050ac:	4602      	mov	r2, r0
 80050ae:	4b05      	ldr	r3, [pc, #20]	@ (80050c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	0a9b      	lsrs	r3, r3, #10
 80050b4:	f003 0307 	and.w	r3, r3, #7
 80050b8:	4903      	ldr	r1, [pc, #12]	@ (80050c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050ba:	5ccb      	ldrb	r3, [r1, r3]
 80050bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	40023800 	.word	0x40023800
 80050c8:	08006838 	.word	0x08006838

080050cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e07b      	b.n	80051d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d108      	bne.n	80050f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050ee:	d009      	beq.n	8005104 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	61da      	str	r2, [r3, #28]
 80050f6:	e005      	b.n	8005104 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d106      	bne.n	8005124 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7fc fd50 	bl	8001bc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800513a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800514c:	431a      	orrs	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005174:	431a      	orrs	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005188:	ea42 0103 	orr.w	r1, r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005190:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	430a      	orrs	r2, r1
 800519a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	0c1b      	lsrs	r3, r3, #16
 80051a2:	f003 0104 	and.w	r1, r3, #4
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051aa:	f003 0210 	and.w	r2, r3, #16
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	69da      	ldr	r2, [r3, #28]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b08a      	sub	sp, #40	@ 0x28
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	60f8      	str	r0, [r7, #12]
 80051e6:	60b9      	str	r1, [r7, #8]
 80051e8:	607a      	str	r2, [r7, #4]
 80051ea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80051ec:	2301      	movs	r3, #1
 80051ee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051f0:	f7fc ffd0 	bl	8002194 <HAL_GetTick>
 80051f4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051fc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005204:	887b      	ldrh	r3, [r7, #2]
 8005206:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005208:	7ffb      	ldrb	r3, [r7, #31]
 800520a:	2b01      	cmp	r3, #1
 800520c:	d00c      	beq.n	8005228 <HAL_SPI_TransmitReceive+0x4a>
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005214:	d106      	bne.n	8005224 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d102      	bne.n	8005224 <HAL_SPI_TransmitReceive+0x46>
 800521e:	7ffb      	ldrb	r3, [r7, #31]
 8005220:	2b04      	cmp	r3, #4
 8005222:	d001      	beq.n	8005228 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005224:	2302      	movs	r3, #2
 8005226:	e17f      	b.n	8005528 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d005      	beq.n	800523a <HAL_SPI_TransmitReceive+0x5c>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d002      	beq.n	800523a <HAL_SPI_TransmitReceive+0x5c>
 8005234:	887b      	ldrh	r3, [r7, #2]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e174      	b.n	8005528 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <HAL_SPI_TransmitReceive+0x6e>
 8005248:	2302      	movs	r3, #2
 800524a:	e16d      	b.n	8005528 <HAL_SPI_TransmitReceive+0x34a>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b04      	cmp	r3, #4
 800525e:	d003      	beq.n	8005268 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2205      	movs	r2, #5
 8005264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	887a      	ldrh	r2, [r7, #2]
 8005278:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	887a      	ldrh	r2, [r7, #2]
 800527e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	887a      	ldrh	r2, [r7, #2]
 800528a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	887a      	ldrh	r2, [r7, #2]
 8005290:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052a8:	2b40      	cmp	r3, #64	@ 0x40
 80052aa:	d007      	beq.n	80052bc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052c4:	d17e      	bne.n	80053c4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <HAL_SPI_TransmitReceive+0xf6>
 80052ce:	8afb      	ldrh	r3, [r7, #22]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d16c      	bne.n	80053ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d8:	881a      	ldrh	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e4:	1c9a      	adds	r2, r3, #2
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052f8:	e059      	b.n	80053ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b02      	cmp	r3, #2
 8005306:	d11b      	bne.n	8005340 <HAL_SPI_TransmitReceive+0x162>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d016      	beq.n	8005340 <HAL_SPI_TransmitReceive+0x162>
 8005312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005314:	2b01      	cmp	r3, #1
 8005316:	d113      	bne.n	8005340 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800531c:	881a      	ldrh	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005328:	1c9a      	adds	r2, r3, #2
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005332:	b29b      	uxth	r3, r3
 8005334:	3b01      	subs	r3, #1
 8005336:	b29a      	uxth	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f003 0301 	and.w	r3, r3, #1
 800534a:	2b01      	cmp	r3, #1
 800534c:	d119      	bne.n	8005382 <HAL_SPI_TransmitReceive+0x1a4>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005352:	b29b      	uxth	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	d014      	beq.n	8005382 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68da      	ldr	r2, [r3, #12]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005362:	b292      	uxth	r2, r2
 8005364:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536a:	1c9a      	adds	r2, r3, #2
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005374:	b29b      	uxth	r3, r3
 8005376:	3b01      	subs	r3, #1
 8005378:	b29a      	uxth	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800537e:	2301      	movs	r3, #1
 8005380:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005382:	f7fc ff07 	bl	8002194 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	6a3b      	ldr	r3, [r7, #32]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800538e:	429a      	cmp	r2, r3
 8005390:	d80d      	bhi.n	80053ae <HAL_SPI_TransmitReceive+0x1d0>
 8005392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005394:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005398:	d009      	beq.n	80053ae <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e0bc      	b.n	8005528 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1a0      	bne.n	80052fa <HAL_SPI_TransmitReceive+0x11c>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053bc:	b29b      	uxth	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d19b      	bne.n	80052fa <HAL_SPI_TransmitReceive+0x11c>
 80053c2:	e082      	b.n	80054ca <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d002      	beq.n	80053d2 <HAL_SPI_TransmitReceive+0x1f4>
 80053cc:	8afb      	ldrh	r3, [r7, #22]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d171      	bne.n	80054b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	330c      	adds	r3, #12
 80053dc:	7812      	ldrb	r2, [r2, #0]
 80053de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	3b01      	subs	r3, #1
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053f8:	e05d      	b.n	80054b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	2b02      	cmp	r3, #2
 8005406:	d11c      	bne.n	8005442 <HAL_SPI_TransmitReceive+0x264>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d017      	beq.n	8005442 <HAL_SPI_TransmitReceive+0x264>
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	2b01      	cmp	r3, #1
 8005416:	d114      	bne.n	8005442 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	330c      	adds	r3, #12
 8005422:	7812      	ldrb	r2, [r2, #0]
 8005424:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542a:	1c5a      	adds	r2, r3, #1
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005434:	b29b      	uxth	r3, r3
 8005436:	3b01      	subs	r3, #1
 8005438:	b29a      	uxth	r2, r3
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800543e:	2300      	movs	r3, #0
 8005440:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b01      	cmp	r3, #1
 800544e:	d119      	bne.n	8005484 <HAL_SPI_TransmitReceive+0x2a6>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d014      	beq.n	8005484 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005464:	b2d2      	uxtb	r2, r2
 8005466:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800546c:	1c5a      	adds	r2, r3, #1
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005476:	b29b      	uxth	r3, r3
 8005478:	3b01      	subs	r3, #1
 800547a:	b29a      	uxth	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005480:	2301      	movs	r3, #1
 8005482:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005484:	f7fc fe86 	bl	8002194 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	6a3b      	ldr	r3, [r7, #32]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005490:	429a      	cmp	r2, r3
 8005492:	d803      	bhi.n	800549c <HAL_SPI_TransmitReceive+0x2be>
 8005494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005496:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800549a:	d102      	bne.n	80054a2 <HAL_SPI_TransmitReceive+0x2c4>
 800549c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d109      	bne.n	80054b6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e038      	b.n	8005528 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d19c      	bne.n	80053fa <HAL_SPI_TransmitReceive+0x21c>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d197      	bne.n	80053fa <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054ca:	6a3a      	ldr	r2, [r7, #32]
 80054cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f000 f8b6 	bl	8005640 <SPI_EndRxTxTransaction>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d008      	beq.n	80054ec <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2220      	movs	r2, #32
 80054de:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e01d      	b.n	8005528 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d10a      	bne.n	800550a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054f4:	2300      	movs	r3, #0
 80054f6:	613b      	str	r3, [r7, #16]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	613b      	str	r3, [r7, #16]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	613b      	str	r3, [r7, #16]
 8005508:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800551e:	2b00      	cmp	r3, #0
 8005520:	d001      	beq.n	8005526 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e000      	b.n	8005528 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005526:	2300      	movs	r3, #0
  }
}
 8005528:	4618      	mov	r0, r3
 800552a:	3728      	adds	r7, #40	@ 0x28
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b088      	sub	sp, #32
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	4613      	mov	r3, r2
 800553e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005540:	f7fc fe28 	bl	8002194 <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005548:	1a9b      	subs	r3, r3, r2
 800554a:	683a      	ldr	r2, [r7, #0]
 800554c:	4413      	add	r3, r2
 800554e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005550:	f7fc fe20 	bl	8002194 <HAL_GetTick>
 8005554:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005556:	4b39      	ldr	r3, [pc, #228]	@ (800563c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	015b      	lsls	r3, r3, #5
 800555c:	0d1b      	lsrs	r3, r3, #20
 800555e:	69fa      	ldr	r2, [r7, #28]
 8005560:	fb02 f303 	mul.w	r3, r2, r3
 8005564:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005566:	e055      	b.n	8005614 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800556e:	d051      	beq.n	8005614 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005570:	f7fc fe10 	bl	8002194 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	69fa      	ldr	r2, [r7, #28]
 800557c:	429a      	cmp	r2, r3
 800557e:	d902      	bls.n	8005586 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d13d      	bne.n	8005602 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005594:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800559e:	d111      	bne.n	80055c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055a8:	d004      	beq.n	80055b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055b2:	d107      	bne.n	80055c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055cc:	d10f      	bne.n	80055ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055dc:	601a      	str	r2, [r3, #0]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e018      	b.n	8005634 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d102      	bne.n	800560e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005608:	2300      	movs	r3, #0
 800560a:	61fb      	str	r3, [r7, #28]
 800560c:	e002      	b.n	8005614 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	3b01      	subs	r3, #1
 8005612:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	689a      	ldr	r2, [r3, #8]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	4013      	ands	r3, r2
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	429a      	cmp	r2, r3
 8005622:	bf0c      	ite	eq
 8005624:	2301      	moveq	r3, #1
 8005626:	2300      	movne	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	461a      	mov	r2, r3
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	429a      	cmp	r2, r3
 8005630:	d19a      	bne.n	8005568 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3720      	adds	r7, #32
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}
 800563c:	20000000 	.word	0x20000000

08005640 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af02      	add	r7, sp, #8
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2201      	movs	r2, #1
 8005654:	2102      	movs	r1, #2
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f7ff ff6a 	bl	8005530 <SPI_WaitFlagStateUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d007      	beq.n	8005672 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005666:	f043 0220 	orr.w	r2, r3, #32
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e032      	b.n	80056d8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005672:	4b1b      	ldr	r3, [pc, #108]	@ (80056e0 <SPI_EndRxTxTransaction+0xa0>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a1b      	ldr	r2, [pc, #108]	@ (80056e4 <SPI_EndRxTxTransaction+0xa4>)
 8005678:	fba2 2303 	umull	r2, r3, r2, r3
 800567c:	0d5b      	lsrs	r3, r3, #21
 800567e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005682:	fb02 f303 	mul.w	r3, r2, r3
 8005686:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005690:	d112      	bne.n	80056b8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	2200      	movs	r2, #0
 800569a:	2180      	movs	r1, #128	@ 0x80
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f7ff ff47 	bl	8005530 <SPI_WaitFlagStateUntilTimeout>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d016      	beq.n	80056d6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ac:	f043 0220 	orr.w	r2, r3, #32
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e00f      	b.n	80056d8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d00a      	beq.n	80056d4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	3b01      	subs	r3, #1
 80056c2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ce:	2b80      	cmp	r3, #128	@ 0x80
 80056d0:	d0f2      	beq.n	80056b8 <SPI_EndRxTxTransaction+0x78>
 80056d2:	e000      	b.n	80056d6 <SPI_EndRxTxTransaction+0x96>
        break;
 80056d4:	bf00      	nop
  }

  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3718      	adds	r7, #24
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	20000000 	.word	0x20000000
 80056e4:	165e9f81 	.word	0x165e9f81

080056e8 <malloc>:
 80056e8:	4b02      	ldr	r3, [pc, #8]	@ (80056f4 <malloc+0xc>)
 80056ea:	4601      	mov	r1, r0
 80056ec:	6818      	ldr	r0, [r3, #0]
 80056ee:	f000 b825 	b.w	800573c <_malloc_r>
 80056f2:	bf00      	nop
 80056f4:	20000018 	.word	0x20000018

080056f8 <sbrk_aligned>:
 80056f8:	b570      	push	{r4, r5, r6, lr}
 80056fa:	4e0f      	ldr	r6, [pc, #60]	@ (8005738 <sbrk_aligned+0x40>)
 80056fc:	460c      	mov	r4, r1
 80056fe:	6831      	ldr	r1, [r6, #0]
 8005700:	4605      	mov	r5, r0
 8005702:	b911      	cbnz	r1, 800570a <sbrk_aligned+0x12>
 8005704:	f000 f9e0 	bl	8005ac8 <_sbrk_r>
 8005708:	6030      	str	r0, [r6, #0]
 800570a:	4621      	mov	r1, r4
 800570c:	4628      	mov	r0, r5
 800570e:	f000 f9db 	bl	8005ac8 <_sbrk_r>
 8005712:	1c43      	adds	r3, r0, #1
 8005714:	d103      	bne.n	800571e <sbrk_aligned+0x26>
 8005716:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800571a:	4620      	mov	r0, r4
 800571c:	bd70      	pop	{r4, r5, r6, pc}
 800571e:	1cc4      	adds	r4, r0, #3
 8005720:	f024 0403 	bic.w	r4, r4, #3
 8005724:	42a0      	cmp	r0, r4
 8005726:	d0f8      	beq.n	800571a <sbrk_aligned+0x22>
 8005728:	1a21      	subs	r1, r4, r0
 800572a:	4628      	mov	r0, r5
 800572c:	f000 f9cc 	bl	8005ac8 <_sbrk_r>
 8005730:	3001      	adds	r0, #1
 8005732:	d1f2      	bne.n	800571a <sbrk_aligned+0x22>
 8005734:	e7ef      	b.n	8005716 <sbrk_aligned+0x1e>
 8005736:	bf00      	nop
 8005738:	20000298 	.word	0x20000298

0800573c <_malloc_r>:
 800573c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005740:	1ccd      	adds	r5, r1, #3
 8005742:	f025 0503 	bic.w	r5, r5, #3
 8005746:	3508      	adds	r5, #8
 8005748:	2d0c      	cmp	r5, #12
 800574a:	bf38      	it	cc
 800574c:	250c      	movcc	r5, #12
 800574e:	2d00      	cmp	r5, #0
 8005750:	4606      	mov	r6, r0
 8005752:	db01      	blt.n	8005758 <_malloc_r+0x1c>
 8005754:	42a9      	cmp	r1, r5
 8005756:	d904      	bls.n	8005762 <_malloc_r+0x26>
 8005758:	230c      	movs	r3, #12
 800575a:	6033      	str	r3, [r6, #0]
 800575c:	2000      	movs	r0, #0
 800575e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005762:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005838 <_malloc_r+0xfc>
 8005766:	f000 f869 	bl	800583c <__malloc_lock>
 800576a:	f8d8 3000 	ldr.w	r3, [r8]
 800576e:	461c      	mov	r4, r3
 8005770:	bb44      	cbnz	r4, 80057c4 <_malloc_r+0x88>
 8005772:	4629      	mov	r1, r5
 8005774:	4630      	mov	r0, r6
 8005776:	f7ff ffbf 	bl	80056f8 <sbrk_aligned>
 800577a:	1c43      	adds	r3, r0, #1
 800577c:	4604      	mov	r4, r0
 800577e:	d158      	bne.n	8005832 <_malloc_r+0xf6>
 8005780:	f8d8 4000 	ldr.w	r4, [r8]
 8005784:	4627      	mov	r7, r4
 8005786:	2f00      	cmp	r7, #0
 8005788:	d143      	bne.n	8005812 <_malloc_r+0xd6>
 800578a:	2c00      	cmp	r4, #0
 800578c:	d04b      	beq.n	8005826 <_malloc_r+0xea>
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	4639      	mov	r1, r7
 8005792:	4630      	mov	r0, r6
 8005794:	eb04 0903 	add.w	r9, r4, r3
 8005798:	f000 f996 	bl	8005ac8 <_sbrk_r>
 800579c:	4581      	cmp	r9, r0
 800579e:	d142      	bne.n	8005826 <_malloc_r+0xea>
 80057a0:	6821      	ldr	r1, [r4, #0]
 80057a2:	1a6d      	subs	r5, r5, r1
 80057a4:	4629      	mov	r1, r5
 80057a6:	4630      	mov	r0, r6
 80057a8:	f7ff ffa6 	bl	80056f8 <sbrk_aligned>
 80057ac:	3001      	adds	r0, #1
 80057ae:	d03a      	beq.n	8005826 <_malloc_r+0xea>
 80057b0:	6823      	ldr	r3, [r4, #0]
 80057b2:	442b      	add	r3, r5
 80057b4:	6023      	str	r3, [r4, #0]
 80057b6:	f8d8 3000 	ldr.w	r3, [r8]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	bb62      	cbnz	r2, 8005818 <_malloc_r+0xdc>
 80057be:	f8c8 7000 	str.w	r7, [r8]
 80057c2:	e00f      	b.n	80057e4 <_malloc_r+0xa8>
 80057c4:	6822      	ldr	r2, [r4, #0]
 80057c6:	1b52      	subs	r2, r2, r5
 80057c8:	d420      	bmi.n	800580c <_malloc_r+0xd0>
 80057ca:	2a0b      	cmp	r2, #11
 80057cc:	d917      	bls.n	80057fe <_malloc_r+0xc2>
 80057ce:	1961      	adds	r1, r4, r5
 80057d0:	42a3      	cmp	r3, r4
 80057d2:	6025      	str	r5, [r4, #0]
 80057d4:	bf18      	it	ne
 80057d6:	6059      	strne	r1, [r3, #4]
 80057d8:	6863      	ldr	r3, [r4, #4]
 80057da:	bf08      	it	eq
 80057dc:	f8c8 1000 	streq.w	r1, [r8]
 80057e0:	5162      	str	r2, [r4, r5]
 80057e2:	604b      	str	r3, [r1, #4]
 80057e4:	4630      	mov	r0, r6
 80057e6:	f000 f82f 	bl	8005848 <__malloc_unlock>
 80057ea:	f104 000b 	add.w	r0, r4, #11
 80057ee:	1d23      	adds	r3, r4, #4
 80057f0:	f020 0007 	bic.w	r0, r0, #7
 80057f4:	1ac2      	subs	r2, r0, r3
 80057f6:	bf1c      	itt	ne
 80057f8:	1a1b      	subne	r3, r3, r0
 80057fa:	50a3      	strne	r3, [r4, r2]
 80057fc:	e7af      	b.n	800575e <_malloc_r+0x22>
 80057fe:	6862      	ldr	r2, [r4, #4]
 8005800:	42a3      	cmp	r3, r4
 8005802:	bf0c      	ite	eq
 8005804:	f8c8 2000 	streq.w	r2, [r8]
 8005808:	605a      	strne	r2, [r3, #4]
 800580a:	e7eb      	b.n	80057e4 <_malloc_r+0xa8>
 800580c:	4623      	mov	r3, r4
 800580e:	6864      	ldr	r4, [r4, #4]
 8005810:	e7ae      	b.n	8005770 <_malloc_r+0x34>
 8005812:	463c      	mov	r4, r7
 8005814:	687f      	ldr	r7, [r7, #4]
 8005816:	e7b6      	b.n	8005786 <_malloc_r+0x4a>
 8005818:	461a      	mov	r2, r3
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	42a3      	cmp	r3, r4
 800581e:	d1fb      	bne.n	8005818 <_malloc_r+0xdc>
 8005820:	2300      	movs	r3, #0
 8005822:	6053      	str	r3, [r2, #4]
 8005824:	e7de      	b.n	80057e4 <_malloc_r+0xa8>
 8005826:	230c      	movs	r3, #12
 8005828:	6033      	str	r3, [r6, #0]
 800582a:	4630      	mov	r0, r6
 800582c:	f000 f80c 	bl	8005848 <__malloc_unlock>
 8005830:	e794      	b.n	800575c <_malloc_r+0x20>
 8005832:	6005      	str	r5, [r0, #0]
 8005834:	e7d6      	b.n	80057e4 <_malloc_r+0xa8>
 8005836:	bf00      	nop
 8005838:	2000029c 	.word	0x2000029c

0800583c <__malloc_lock>:
 800583c:	4801      	ldr	r0, [pc, #4]	@ (8005844 <__malloc_lock+0x8>)
 800583e:	f000 b97e 	b.w	8005b3e <__retarget_lock_acquire_recursive>
 8005842:	bf00      	nop
 8005844:	200003dc 	.word	0x200003dc

08005848 <__malloc_unlock>:
 8005848:	4801      	ldr	r0, [pc, #4]	@ (8005850 <__malloc_unlock+0x8>)
 800584a:	f000 b979 	b.w	8005b40 <__retarget_lock_release_recursive>
 800584e:	bf00      	nop
 8005850:	200003dc 	.word	0x200003dc

08005854 <std>:
 8005854:	2300      	movs	r3, #0
 8005856:	b510      	push	{r4, lr}
 8005858:	4604      	mov	r4, r0
 800585a:	e9c0 3300 	strd	r3, r3, [r0]
 800585e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005862:	6083      	str	r3, [r0, #8]
 8005864:	8181      	strh	r1, [r0, #12]
 8005866:	6643      	str	r3, [r0, #100]	@ 0x64
 8005868:	81c2      	strh	r2, [r0, #14]
 800586a:	6183      	str	r3, [r0, #24]
 800586c:	4619      	mov	r1, r3
 800586e:	2208      	movs	r2, #8
 8005870:	305c      	adds	r0, #92	@ 0x5c
 8005872:	f000 f921 	bl	8005ab8 <memset>
 8005876:	4b0d      	ldr	r3, [pc, #52]	@ (80058ac <std+0x58>)
 8005878:	6263      	str	r3, [r4, #36]	@ 0x24
 800587a:	4b0d      	ldr	r3, [pc, #52]	@ (80058b0 <std+0x5c>)
 800587c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800587e:	4b0d      	ldr	r3, [pc, #52]	@ (80058b4 <std+0x60>)
 8005880:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005882:	4b0d      	ldr	r3, [pc, #52]	@ (80058b8 <std+0x64>)
 8005884:	6323      	str	r3, [r4, #48]	@ 0x30
 8005886:	4b0d      	ldr	r3, [pc, #52]	@ (80058bc <std+0x68>)
 8005888:	6224      	str	r4, [r4, #32]
 800588a:	429c      	cmp	r4, r3
 800588c:	d006      	beq.n	800589c <std+0x48>
 800588e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005892:	4294      	cmp	r4, r2
 8005894:	d002      	beq.n	800589c <std+0x48>
 8005896:	33d0      	adds	r3, #208	@ 0xd0
 8005898:	429c      	cmp	r4, r3
 800589a:	d105      	bne.n	80058a8 <std+0x54>
 800589c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80058a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a4:	f000 b94a 	b.w	8005b3c <__retarget_lock_init_recursive>
 80058a8:	bd10      	pop	{r4, pc}
 80058aa:	bf00      	nop
 80058ac:	080062e9 	.word	0x080062e9
 80058b0:	0800630b 	.word	0x0800630b
 80058b4:	08006343 	.word	0x08006343
 80058b8:	08006367 	.word	0x08006367
 80058bc:	200002a0 	.word	0x200002a0

080058c0 <stdio_exit_handler>:
 80058c0:	4a02      	ldr	r2, [pc, #8]	@ (80058cc <stdio_exit_handler+0xc>)
 80058c2:	4903      	ldr	r1, [pc, #12]	@ (80058d0 <stdio_exit_handler+0x10>)
 80058c4:	4803      	ldr	r0, [pc, #12]	@ (80058d4 <stdio_exit_handler+0x14>)
 80058c6:	f000 b869 	b.w	800599c <_fwalk_sglue>
 80058ca:	bf00      	nop
 80058cc:	2000000c 	.word	0x2000000c
 80058d0:	08006299 	.word	0x08006299
 80058d4:	2000001c 	.word	0x2000001c

080058d8 <cleanup_stdio>:
 80058d8:	6841      	ldr	r1, [r0, #4]
 80058da:	4b0c      	ldr	r3, [pc, #48]	@ (800590c <cleanup_stdio+0x34>)
 80058dc:	4299      	cmp	r1, r3
 80058de:	b510      	push	{r4, lr}
 80058e0:	4604      	mov	r4, r0
 80058e2:	d001      	beq.n	80058e8 <cleanup_stdio+0x10>
 80058e4:	f000 fcd8 	bl	8006298 <_fflush_r>
 80058e8:	68a1      	ldr	r1, [r4, #8]
 80058ea:	4b09      	ldr	r3, [pc, #36]	@ (8005910 <cleanup_stdio+0x38>)
 80058ec:	4299      	cmp	r1, r3
 80058ee:	d002      	beq.n	80058f6 <cleanup_stdio+0x1e>
 80058f0:	4620      	mov	r0, r4
 80058f2:	f000 fcd1 	bl	8006298 <_fflush_r>
 80058f6:	68e1      	ldr	r1, [r4, #12]
 80058f8:	4b06      	ldr	r3, [pc, #24]	@ (8005914 <cleanup_stdio+0x3c>)
 80058fa:	4299      	cmp	r1, r3
 80058fc:	d004      	beq.n	8005908 <cleanup_stdio+0x30>
 80058fe:	4620      	mov	r0, r4
 8005900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005904:	f000 bcc8 	b.w	8006298 <_fflush_r>
 8005908:	bd10      	pop	{r4, pc}
 800590a:	bf00      	nop
 800590c:	200002a0 	.word	0x200002a0
 8005910:	20000308 	.word	0x20000308
 8005914:	20000370 	.word	0x20000370

08005918 <global_stdio_init.part.0>:
 8005918:	b510      	push	{r4, lr}
 800591a:	4b0b      	ldr	r3, [pc, #44]	@ (8005948 <global_stdio_init.part.0+0x30>)
 800591c:	4c0b      	ldr	r4, [pc, #44]	@ (800594c <global_stdio_init.part.0+0x34>)
 800591e:	4a0c      	ldr	r2, [pc, #48]	@ (8005950 <global_stdio_init.part.0+0x38>)
 8005920:	601a      	str	r2, [r3, #0]
 8005922:	4620      	mov	r0, r4
 8005924:	2200      	movs	r2, #0
 8005926:	2104      	movs	r1, #4
 8005928:	f7ff ff94 	bl	8005854 <std>
 800592c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005930:	2201      	movs	r2, #1
 8005932:	2109      	movs	r1, #9
 8005934:	f7ff ff8e 	bl	8005854 <std>
 8005938:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800593c:	2202      	movs	r2, #2
 800593e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005942:	2112      	movs	r1, #18
 8005944:	f7ff bf86 	b.w	8005854 <std>
 8005948:	200003d8 	.word	0x200003d8
 800594c:	200002a0 	.word	0x200002a0
 8005950:	080058c1 	.word	0x080058c1

08005954 <__sfp_lock_acquire>:
 8005954:	4801      	ldr	r0, [pc, #4]	@ (800595c <__sfp_lock_acquire+0x8>)
 8005956:	f000 b8f2 	b.w	8005b3e <__retarget_lock_acquire_recursive>
 800595a:	bf00      	nop
 800595c:	200003dd 	.word	0x200003dd

08005960 <__sfp_lock_release>:
 8005960:	4801      	ldr	r0, [pc, #4]	@ (8005968 <__sfp_lock_release+0x8>)
 8005962:	f000 b8ed 	b.w	8005b40 <__retarget_lock_release_recursive>
 8005966:	bf00      	nop
 8005968:	200003dd 	.word	0x200003dd

0800596c <__sinit>:
 800596c:	b510      	push	{r4, lr}
 800596e:	4604      	mov	r4, r0
 8005970:	f7ff fff0 	bl	8005954 <__sfp_lock_acquire>
 8005974:	6a23      	ldr	r3, [r4, #32]
 8005976:	b11b      	cbz	r3, 8005980 <__sinit+0x14>
 8005978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800597c:	f7ff bff0 	b.w	8005960 <__sfp_lock_release>
 8005980:	4b04      	ldr	r3, [pc, #16]	@ (8005994 <__sinit+0x28>)
 8005982:	6223      	str	r3, [r4, #32]
 8005984:	4b04      	ldr	r3, [pc, #16]	@ (8005998 <__sinit+0x2c>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1f5      	bne.n	8005978 <__sinit+0xc>
 800598c:	f7ff ffc4 	bl	8005918 <global_stdio_init.part.0>
 8005990:	e7f2      	b.n	8005978 <__sinit+0xc>
 8005992:	bf00      	nop
 8005994:	080058d9 	.word	0x080058d9
 8005998:	200003d8 	.word	0x200003d8

0800599c <_fwalk_sglue>:
 800599c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059a0:	4607      	mov	r7, r0
 80059a2:	4688      	mov	r8, r1
 80059a4:	4614      	mov	r4, r2
 80059a6:	2600      	movs	r6, #0
 80059a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80059ac:	f1b9 0901 	subs.w	r9, r9, #1
 80059b0:	d505      	bpl.n	80059be <_fwalk_sglue+0x22>
 80059b2:	6824      	ldr	r4, [r4, #0]
 80059b4:	2c00      	cmp	r4, #0
 80059b6:	d1f7      	bne.n	80059a8 <_fwalk_sglue+0xc>
 80059b8:	4630      	mov	r0, r6
 80059ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059be:	89ab      	ldrh	r3, [r5, #12]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d907      	bls.n	80059d4 <_fwalk_sglue+0x38>
 80059c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80059c8:	3301      	adds	r3, #1
 80059ca:	d003      	beq.n	80059d4 <_fwalk_sglue+0x38>
 80059cc:	4629      	mov	r1, r5
 80059ce:	4638      	mov	r0, r7
 80059d0:	47c0      	blx	r8
 80059d2:	4306      	orrs	r6, r0
 80059d4:	3568      	adds	r5, #104	@ 0x68
 80059d6:	e7e9      	b.n	80059ac <_fwalk_sglue+0x10>

080059d8 <iprintf>:
 80059d8:	b40f      	push	{r0, r1, r2, r3}
 80059da:	b507      	push	{r0, r1, r2, lr}
 80059dc:	4906      	ldr	r1, [pc, #24]	@ (80059f8 <iprintf+0x20>)
 80059de:	ab04      	add	r3, sp, #16
 80059e0:	6808      	ldr	r0, [r1, #0]
 80059e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80059e6:	6881      	ldr	r1, [r0, #8]
 80059e8:	9301      	str	r3, [sp, #4]
 80059ea:	f000 f92d 	bl	8005c48 <_vfiprintf_r>
 80059ee:	b003      	add	sp, #12
 80059f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80059f4:	b004      	add	sp, #16
 80059f6:	4770      	bx	lr
 80059f8:	20000018 	.word	0x20000018

080059fc <_puts_r>:
 80059fc:	6a03      	ldr	r3, [r0, #32]
 80059fe:	b570      	push	{r4, r5, r6, lr}
 8005a00:	6884      	ldr	r4, [r0, #8]
 8005a02:	4605      	mov	r5, r0
 8005a04:	460e      	mov	r6, r1
 8005a06:	b90b      	cbnz	r3, 8005a0c <_puts_r+0x10>
 8005a08:	f7ff ffb0 	bl	800596c <__sinit>
 8005a0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a0e:	07db      	lsls	r3, r3, #31
 8005a10:	d405      	bmi.n	8005a1e <_puts_r+0x22>
 8005a12:	89a3      	ldrh	r3, [r4, #12]
 8005a14:	0598      	lsls	r0, r3, #22
 8005a16:	d402      	bmi.n	8005a1e <_puts_r+0x22>
 8005a18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a1a:	f000 f890 	bl	8005b3e <__retarget_lock_acquire_recursive>
 8005a1e:	89a3      	ldrh	r3, [r4, #12]
 8005a20:	0719      	lsls	r1, r3, #28
 8005a22:	d502      	bpl.n	8005a2a <_puts_r+0x2e>
 8005a24:	6923      	ldr	r3, [r4, #16]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d135      	bne.n	8005a96 <_puts_r+0x9a>
 8005a2a:	4621      	mov	r1, r4
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	f000 fcdd 	bl	80063ec <__swsetup_r>
 8005a32:	b380      	cbz	r0, 8005a96 <_puts_r+0x9a>
 8005a34:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005a38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a3a:	07da      	lsls	r2, r3, #31
 8005a3c:	d405      	bmi.n	8005a4a <_puts_r+0x4e>
 8005a3e:	89a3      	ldrh	r3, [r4, #12]
 8005a40:	059b      	lsls	r3, r3, #22
 8005a42:	d402      	bmi.n	8005a4a <_puts_r+0x4e>
 8005a44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a46:	f000 f87b 	bl	8005b40 <__retarget_lock_release_recursive>
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	bd70      	pop	{r4, r5, r6, pc}
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	da04      	bge.n	8005a5c <_puts_r+0x60>
 8005a52:	69a2      	ldr	r2, [r4, #24]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	dc17      	bgt.n	8005a88 <_puts_r+0x8c>
 8005a58:	290a      	cmp	r1, #10
 8005a5a:	d015      	beq.n	8005a88 <_puts_r+0x8c>
 8005a5c:	6823      	ldr	r3, [r4, #0]
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	6022      	str	r2, [r4, #0]
 8005a62:	7019      	strb	r1, [r3, #0]
 8005a64:	68a3      	ldr	r3, [r4, #8]
 8005a66:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	60a3      	str	r3, [r4, #8]
 8005a6e:	2900      	cmp	r1, #0
 8005a70:	d1ed      	bne.n	8005a4e <_puts_r+0x52>
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	da11      	bge.n	8005a9a <_puts_r+0x9e>
 8005a76:	4622      	mov	r2, r4
 8005a78:	210a      	movs	r1, #10
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	f000 fc77 	bl	800636e <__swbuf_r>
 8005a80:	3001      	adds	r0, #1
 8005a82:	d0d7      	beq.n	8005a34 <_puts_r+0x38>
 8005a84:	250a      	movs	r5, #10
 8005a86:	e7d7      	b.n	8005a38 <_puts_r+0x3c>
 8005a88:	4622      	mov	r2, r4
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	f000 fc6f 	bl	800636e <__swbuf_r>
 8005a90:	3001      	adds	r0, #1
 8005a92:	d1e7      	bne.n	8005a64 <_puts_r+0x68>
 8005a94:	e7ce      	b.n	8005a34 <_puts_r+0x38>
 8005a96:	3e01      	subs	r6, #1
 8005a98:	e7e4      	b.n	8005a64 <_puts_r+0x68>
 8005a9a:	6823      	ldr	r3, [r4, #0]
 8005a9c:	1c5a      	adds	r2, r3, #1
 8005a9e:	6022      	str	r2, [r4, #0]
 8005aa0:	220a      	movs	r2, #10
 8005aa2:	701a      	strb	r2, [r3, #0]
 8005aa4:	e7ee      	b.n	8005a84 <_puts_r+0x88>
	...

08005aa8 <puts>:
 8005aa8:	4b02      	ldr	r3, [pc, #8]	@ (8005ab4 <puts+0xc>)
 8005aaa:	4601      	mov	r1, r0
 8005aac:	6818      	ldr	r0, [r3, #0]
 8005aae:	f7ff bfa5 	b.w	80059fc <_puts_r>
 8005ab2:	bf00      	nop
 8005ab4:	20000018 	.word	0x20000018

08005ab8 <memset>:
 8005ab8:	4402      	add	r2, r0
 8005aba:	4603      	mov	r3, r0
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d100      	bne.n	8005ac2 <memset+0xa>
 8005ac0:	4770      	bx	lr
 8005ac2:	f803 1b01 	strb.w	r1, [r3], #1
 8005ac6:	e7f9      	b.n	8005abc <memset+0x4>

08005ac8 <_sbrk_r>:
 8005ac8:	b538      	push	{r3, r4, r5, lr}
 8005aca:	4d06      	ldr	r5, [pc, #24]	@ (8005ae4 <_sbrk_r+0x1c>)
 8005acc:	2300      	movs	r3, #0
 8005ace:	4604      	mov	r4, r0
 8005ad0:	4608      	mov	r0, r1
 8005ad2:	602b      	str	r3, [r5, #0]
 8005ad4:	f7fc f93e 	bl	8001d54 <_sbrk>
 8005ad8:	1c43      	adds	r3, r0, #1
 8005ada:	d102      	bne.n	8005ae2 <_sbrk_r+0x1a>
 8005adc:	682b      	ldr	r3, [r5, #0]
 8005ade:	b103      	cbz	r3, 8005ae2 <_sbrk_r+0x1a>
 8005ae0:	6023      	str	r3, [r4, #0]
 8005ae2:	bd38      	pop	{r3, r4, r5, pc}
 8005ae4:	200003e0 	.word	0x200003e0

08005ae8 <__errno>:
 8005ae8:	4b01      	ldr	r3, [pc, #4]	@ (8005af0 <__errno+0x8>)
 8005aea:	6818      	ldr	r0, [r3, #0]
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	20000018 	.word	0x20000018

08005af4 <__libc_init_array>:
 8005af4:	b570      	push	{r4, r5, r6, lr}
 8005af6:	4d0d      	ldr	r5, [pc, #52]	@ (8005b2c <__libc_init_array+0x38>)
 8005af8:	4c0d      	ldr	r4, [pc, #52]	@ (8005b30 <__libc_init_array+0x3c>)
 8005afa:	1b64      	subs	r4, r4, r5
 8005afc:	10a4      	asrs	r4, r4, #2
 8005afe:	2600      	movs	r6, #0
 8005b00:	42a6      	cmp	r6, r4
 8005b02:	d109      	bne.n	8005b18 <__libc_init_array+0x24>
 8005b04:	4d0b      	ldr	r5, [pc, #44]	@ (8005b34 <__libc_init_array+0x40>)
 8005b06:	4c0c      	ldr	r4, [pc, #48]	@ (8005b38 <__libc_init_array+0x44>)
 8005b08:	f000 fd90 	bl	800662c <_init>
 8005b0c:	1b64      	subs	r4, r4, r5
 8005b0e:	10a4      	asrs	r4, r4, #2
 8005b10:	2600      	movs	r6, #0
 8005b12:	42a6      	cmp	r6, r4
 8005b14:	d105      	bne.n	8005b22 <__libc_init_array+0x2e>
 8005b16:	bd70      	pop	{r4, r5, r6, pc}
 8005b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b1c:	4798      	blx	r3
 8005b1e:	3601      	adds	r6, #1
 8005b20:	e7ee      	b.n	8005b00 <__libc_init_array+0xc>
 8005b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b26:	4798      	blx	r3
 8005b28:	3601      	adds	r6, #1
 8005b2a:	e7f2      	b.n	8005b12 <__libc_init_array+0x1e>
 8005b2c:	0800687c 	.word	0x0800687c
 8005b30:	0800687c 	.word	0x0800687c
 8005b34:	0800687c 	.word	0x0800687c
 8005b38:	08006880 	.word	0x08006880

08005b3c <__retarget_lock_init_recursive>:
 8005b3c:	4770      	bx	lr

08005b3e <__retarget_lock_acquire_recursive>:
 8005b3e:	4770      	bx	lr

08005b40 <__retarget_lock_release_recursive>:
 8005b40:	4770      	bx	lr

08005b42 <memcpy>:
 8005b42:	440a      	add	r2, r1
 8005b44:	4291      	cmp	r1, r2
 8005b46:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005b4a:	d100      	bne.n	8005b4e <memcpy+0xc>
 8005b4c:	4770      	bx	lr
 8005b4e:	b510      	push	{r4, lr}
 8005b50:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b58:	4291      	cmp	r1, r2
 8005b5a:	d1f9      	bne.n	8005b50 <memcpy+0xe>
 8005b5c:	bd10      	pop	{r4, pc}
	...

08005b60 <_free_r>:
 8005b60:	b538      	push	{r3, r4, r5, lr}
 8005b62:	4605      	mov	r5, r0
 8005b64:	2900      	cmp	r1, #0
 8005b66:	d041      	beq.n	8005bec <_free_r+0x8c>
 8005b68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b6c:	1f0c      	subs	r4, r1, #4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	bfb8      	it	lt
 8005b72:	18e4      	addlt	r4, r4, r3
 8005b74:	f7ff fe62 	bl	800583c <__malloc_lock>
 8005b78:	4a1d      	ldr	r2, [pc, #116]	@ (8005bf0 <_free_r+0x90>)
 8005b7a:	6813      	ldr	r3, [r2, #0]
 8005b7c:	b933      	cbnz	r3, 8005b8c <_free_r+0x2c>
 8005b7e:	6063      	str	r3, [r4, #4]
 8005b80:	6014      	str	r4, [r2, #0]
 8005b82:	4628      	mov	r0, r5
 8005b84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b88:	f7ff be5e 	b.w	8005848 <__malloc_unlock>
 8005b8c:	42a3      	cmp	r3, r4
 8005b8e:	d908      	bls.n	8005ba2 <_free_r+0x42>
 8005b90:	6820      	ldr	r0, [r4, #0]
 8005b92:	1821      	adds	r1, r4, r0
 8005b94:	428b      	cmp	r3, r1
 8005b96:	bf01      	itttt	eq
 8005b98:	6819      	ldreq	r1, [r3, #0]
 8005b9a:	685b      	ldreq	r3, [r3, #4]
 8005b9c:	1809      	addeq	r1, r1, r0
 8005b9e:	6021      	streq	r1, [r4, #0]
 8005ba0:	e7ed      	b.n	8005b7e <_free_r+0x1e>
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	b10b      	cbz	r3, 8005bac <_free_r+0x4c>
 8005ba8:	42a3      	cmp	r3, r4
 8005baa:	d9fa      	bls.n	8005ba2 <_free_r+0x42>
 8005bac:	6811      	ldr	r1, [r2, #0]
 8005bae:	1850      	adds	r0, r2, r1
 8005bb0:	42a0      	cmp	r0, r4
 8005bb2:	d10b      	bne.n	8005bcc <_free_r+0x6c>
 8005bb4:	6820      	ldr	r0, [r4, #0]
 8005bb6:	4401      	add	r1, r0
 8005bb8:	1850      	adds	r0, r2, r1
 8005bba:	4283      	cmp	r3, r0
 8005bbc:	6011      	str	r1, [r2, #0]
 8005bbe:	d1e0      	bne.n	8005b82 <_free_r+0x22>
 8005bc0:	6818      	ldr	r0, [r3, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	6053      	str	r3, [r2, #4]
 8005bc6:	4408      	add	r0, r1
 8005bc8:	6010      	str	r0, [r2, #0]
 8005bca:	e7da      	b.n	8005b82 <_free_r+0x22>
 8005bcc:	d902      	bls.n	8005bd4 <_free_r+0x74>
 8005bce:	230c      	movs	r3, #12
 8005bd0:	602b      	str	r3, [r5, #0]
 8005bd2:	e7d6      	b.n	8005b82 <_free_r+0x22>
 8005bd4:	6820      	ldr	r0, [r4, #0]
 8005bd6:	1821      	adds	r1, r4, r0
 8005bd8:	428b      	cmp	r3, r1
 8005bda:	bf04      	itt	eq
 8005bdc:	6819      	ldreq	r1, [r3, #0]
 8005bde:	685b      	ldreq	r3, [r3, #4]
 8005be0:	6063      	str	r3, [r4, #4]
 8005be2:	bf04      	itt	eq
 8005be4:	1809      	addeq	r1, r1, r0
 8005be6:	6021      	streq	r1, [r4, #0]
 8005be8:	6054      	str	r4, [r2, #4]
 8005bea:	e7ca      	b.n	8005b82 <_free_r+0x22>
 8005bec:	bd38      	pop	{r3, r4, r5, pc}
 8005bee:	bf00      	nop
 8005bf0:	2000029c 	.word	0x2000029c

08005bf4 <__sfputc_r>:
 8005bf4:	6893      	ldr	r3, [r2, #8]
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	b410      	push	{r4}
 8005bfc:	6093      	str	r3, [r2, #8]
 8005bfe:	da08      	bge.n	8005c12 <__sfputc_r+0x1e>
 8005c00:	6994      	ldr	r4, [r2, #24]
 8005c02:	42a3      	cmp	r3, r4
 8005c04:	db01      	blt.n	8005c0a <__sfputc_r+0x16>
 8005c06:	290a      	cmp	r1, #10
 8005c08:	d103      	bne.n	8005c12 <__sfputc_r+0x1e>
 8005c0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c0e:	f000 bbae 	b.w	800636e <__swbuf_r>
 8005c12:	6813      	ldr	r3, [r2, #0]
 8005c14:	1c58      	adds	r0, r3, #1
 8005c16:	6010      	str	r0, [r2, #0]
 8005c18:	7019      	strb	r1, [r3, #0]
 8005c1a:	4608      	mov	r0, r1
 8005c1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c20:	4770      	bx	lr

08005c22 <__sfputs_r>:
 8005c22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c24:	4606      	mov	r6, r0
 8005c26:	460f      	mov	r7, r1
 8005c28:	4614      	mov	r4, r2
 8005c2a:	18d5      	adds	r5, r2, r3
 8005c2c:	42ac      	cmp	r4, r5
 8005c2e:	d101      	bne.n	8005c34 <__sfputs_r+0x12>
 8005c30:	2000      	movs	r0, #0
 8005c32:	e007      	b.n	8005c44 <__sfputs_r+0x22>
 8005c34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c38:	463a      	mov	r2, r7
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	f7ff ffda 	bl	8005bf4 <__sfputc_r>
 8005c40:	1c43      	adds	r3, r0, #1
 8005c42:	d1f3      	bne.n	8005c2c <__sfputs_r+0xa>
 8005c44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c48 <_vfiprintf_r>:
 8005c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c4c:	460d      	mov	r5, r1
 8005c4e:	b09d      	sub	sp, #116	@ 0x74
 8005c50:	4614      	mov	r4, r2
 8005c52:	4698      	mov	r8, r3
 8005c54:	4606      	mov	r6, r0
 8005c56:	b118      	cbz	r0, 8005c60 <_vfiprintf_r+0x18>
 8005c58:	6a03      	ldr	r3, [r0, #32]
 8005c5a:	b90b      	cbnz	r3, 8005c60 <_vfiprintf_r+0x18>
 8005c5c:	f7ff fe86 	bl	800596c <__sinit>
 8005c60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c62:	07d9      	lsls	r1, r3, #31
 8005c64:	d405      	bmi.n	8005c72 <_vfiprintf_r+0x2a>
 8005c66:	89ab      	ldrh	r3, [r5, #12]
 8005c68:	059a      	lsls	r2, r3, #22
 8005c6a:	d402      	bmi.n	8005c72 <_vfiprintf_r+0x2a>
 8005c6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c6e:	f7ff ff66 	bl	8005b3e <__retarget_lock_acquire_recursive>
 8005c72:	89ab      	ldrh	r3, [r5, #12]
 8005c74:	071b      	lsls	r3, r3, #28
 8005c76:	d501      	bpl.n	8005c7c <_vfiprintf_r+0x34>
 8005c78:	692b      	ldr	r3, [r5, #16]
 8005c7a:	b99b      	cbnz	r3, 8005ca4 <_vfiprintf_r+0x5c>
 8005c7c:	4629      	mov	r1, r5
 8005c7e:	4630      	mov	r0, r6
 8005c80:	f000 fbb4 	bl	80063ec <__swsetup_r>
 8005c84:	b170      	cbz	r0, 8005ca4 <_vfiprintf_r+0x5c>
 8005c86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c88:	07dc      	lsls	r4, r3, #31
 8005c8a:	d504      	bpl.n	8005c96 <_vfiprintf_r+0x4e>
 8005c8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c90:	b01d      	add	sp, #116	@ 0x74
 8005c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c96:	89ab      	ldrh	r3, [r5, #12]
 8005c98:	0598      	lsls	r0, r3, #22
 8005c9a:	d4f7      	bmi.n	8005c8c <_vfiprintf_r+0x44>
 8005c9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c9e:	f7ff ff4f 	bl	8005b40 <__retarget_lock_release_recursive>
 8005ca2:	e7f3      	b.n	8005c8c <_vfiprintf_r+0x44>
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ca8:	2320      	movs	r3, #32
 8005caa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005cae:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cb2:	2330      	movs	r3, #48	@ 0x30
 8005cb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005e64 <_vfiprintf_r+0x21c>
 8005cb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005cbc:	f04f 0901 	mov.w	r9, #1
 8005cc0:	4623      	mov	r3, r4
 8005cc2:	469a      	mov	sl, r3
 8005cc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cc8:	b10a      	cbz	r2, 8005cce <_vfiprintf_r+0x86>
 8005cca:	2a25      	cmp	r2, #37	@ 0x25
 8005ccc:	d1f9      	bne.n	8005cc2 <_vfiprintf_r+0x7a>
 8005cce:	ebba 0b04 	subs.w	fp, sl, r4
 8005cd2:	d00b      	beq.n	8005cec <_vfiprintf_r+0xa4>
 8005cd4:	465b      	mov	r3, fp
 8005cd6:	4622      	mov	r2, r4
 8005cd8:	4629      	mov	r1, r5
 8005cda:	4630      	mov	r0, r6
 8005cdc:	f7ff ffa1 	bl	8005c22 <__sfputs_r>
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	f000 80a7 	beq.w	8005e34 <_vfiprintf_r+0x1ec>
 8005ce6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ce8:	445a      	add	r2, fp
 8005cea:	9209      	str	r2, [sp, #36]	@ 0x24
 8005cec:	f89a 3000 	ldrb.w	r3, [sl]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 809f 	beq.w	8005e34 <_vfiprintf_r+0x1ec>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005cfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d00:	f10a 0a01 	add.w	sl, sl, #1
 8005d04:	9304      	str	r3, [sp, #16]
 8005d06:	9307      	str	r3, [sp, #28]
 8005d08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d0e:	4654      	mov	r4, sl
 8005d10:	2205      	movs	r2, #5
 8005d12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d16:	4853      	ldr	r0, [pc, #332]	@ (8005e64 <_vfiprintf_r+0x21c>)
 8005d18:	f7fa fa5a 	bl	80001d0 <memchr>
 8005d1c:	9a04      	ldr	r2, [sp, #16]
 8005d1e:	b9d8      	cbnz	r0, 8005d58 <_vfiprintf_r+0x110>
 8005d20:	06d1      	lsls	r1, r2, #27
 8005d22:	bf44      	itt	mi
 8005d24:	2320      	movmi	r3, #32
 8005d26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d2a:	0713      	lsls	r3, r2, #28
 8005d2c:	bf44      	itt	mi
 8005d2e:	232b      	movmi	r3, #43	@ 0x2b
 8005d30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d34:	f89a 3000 	ldrb.w	r3, [sl]
 8005d38:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d3a:	d015      	beq.n	8005d68 <_vfiprintf_r+0x120>
 8005d3c:	9a07      	ldr	r2, [sp, #28]
 8005d3e:	4654      	mov	r4, sl
 8005d40:	2000      	movs	r0, #0
 8005d42:	f04f 0c0a 	mov.w	ip, #10
 8005d46:	4621      	mov	r1, r4
 8005d48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d4c:	3b30      	subs	r3, #48	@ 0x30
 8005d4e:	2b09      	cmp	r3, #9
 8005d50:	d94b      	bls.n	8005dea <_vfiprintf_r+0x1a2>
 8005d52:	b1b0      	cbz	r0, 8005d82 <_vfiprintf_r+0x13a>
 8005d54:	9207      	str	r2, [sp, #28]
 8005d56:	e014      	b.n	8005d82 <_vfiprintf_r+0x13a>
 8005d58:	eba0 0308 	sub.w	r3, r0, r8
 8005d5c:	fa09 f303 	lsl.w	r3, r9, r3
 8005d60:	4313      	orrs	r3, r2
 8005d62:	9304      	str	r3, [sp, #16]
 8005d64:	46a2      	mov	sl, r4
 8005d66:	e7d2      	b.n	8005d0e <_vfiprintf_r+0xc6>
 8005d68:	9b03      	ldr	r3, [sp, #12]
 8005d6a:	1d19      	adds	r1, r3, #4
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	9103      	str	r1, [sp, #12]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	bfbb      	ittet	lt
 8005d74:	425b      	neglt	r3, r3
 8005d76:	f042 0202 	orrlt.w	r2, r2, #2
 8005d7a:	9307      	strge	r3, [sp, #28]
 8005d7c:	9307      	strlt	r3, [sp, #28]
 8005d7e:	bfb8      	it	lt
 8005d80:	9204      	strlt	r2, [sp, #16]
 8005d82:	7823      	ldrb	r3, [r4, #0]
 8005d84:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d86:	d10a      	bne.n	8005d9e <_vfiprintf_r+0x156>
 8005d88:	7863      	ldrb	r3, [r4, #1]
 8005d8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d8c:	d132      	bne.n	8005df4 <_vfiprintf_r+0x1ac>
 8005d8e:	9b03      	ldr	r3, [sp, #12]
 8005d90:	1d1a      	adds	r2, r3, #4
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	9203      	str	r2, [sp, #12]
 8005d96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005d9a:	3402      	adds	r4, #2
 8005d9c:	9305      	str	r3, [sp, #20]
 8005d9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005e74 <_vfiprintf_r+0x22c>
 8005da2:	7821      	ldrb	r1, [r4, #0]
 8005da4:	2203      	movs	r2, #3
 8005da6:	4650      	mov	r0, sl
 8005da8:	f7fa fa12 	bl	80001d0 <memchr>
 8005dac:	b138      	cbz	r0, 8005dbe <_vfiprintf_r+0x176>
 8005dae:	9b04      	ldr	r3, [sp, #16]
 8005db0:	eba0 000a 	sub.w	r0, r0, sl
 8005db4:	2240      	movs	r2, #64	@ 0x40
 8005db6:	4082      	lsls	r2, r0
 8005db8:	4313      	orrs	r3, r2
 8005dba:	3401      	adds	r4, #1
 8005dbc:	9304      	str	r3, [sp, #16]
 8005dbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dc2:	4829      	ldr	r0, [pc, #164]	@ (8005e68 <_vfiprintf_r+0x220>)
 8005dc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005dc8:	2206      	movs	r2, #6
 8005dca:	f7fa fa01 	bl	80001d0 <memchr>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	d03f      	beq.n	8005e52 <_vfiprintf_r+0x20a>
 8005dd2:	4b26      	ldr	r3, [pc, #152]	@ (8005e6c <_vfiprintf_r+0x224>)
 8005dd4:	bb1b      	cbnz	r3, 8005e1e <_vfiprintf_r+0x1d6>
 8005dd6:	9b03      	ldr	r3, [sp, #12]
 8005dd8:	3307      	adds	r3, #7
 8005dda:	f023 0307 	bic.w	r3, r3, #7
 8005dde:	3308      	adds	r3, #8
 8005de0:	9303      	str	r3, [sp, #12]
 8005de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de4:	443b      	add	r3, r7
 8005de6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005de8:	e76a      	b.n	8005cc0 <_vfiprintf_r+0x78>
 8005dea:	fb0c 3202 	mla	r2, ip, r2, r3
 8005dee:	460c      	mov	r4, r1
 8005df0:	2001      	movs	r0, #1
 8005df2:	e7a8      	b.n	8005d46 <_vfiprintf_r+0xfe>
 8005df4:	2300      	movs	r3, #0
 8005df6:	3401      	adds	r4, #1
 8005df8:	9305      	str	r3, [sp, #20]
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	f04f 0c0a 	mov.w	ip, #10
 8005e00:	4620      	mov	r0, r4
 8005e02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e06:	3a30      	subs	r2, #48	@ 0x30
 8005e08:	2a09      	cmp	r2, #9
 8005e0a:	d903      	bls.n	8005e14 <_vfiprintf_r+0x1cc>
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d0c6      	beq.n	8005d9e <_vfiprintf_r+0x156>
 8005e10:	9105      	str	r1, [sp, #20]
 8005e12:	e7c4      	b.n	8005d9e <_vfiprintf_r+0x156>
 8005e14:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e18:	4604      	mov	r4, r0
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e7f0      	b.n	8005e00 <_vfiprintf_r+0x1b8>
 8005e1e:	ab03      	add	r3, sp, #12
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	462a      	mov	r2, r5
 8005e24:	4b12      	ldr	r3, [pc, #72]	@ (8005e70 <_vfiprintf_r+0x228>)
 8005e26:	a904      	add	r1, sp, #16
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f3af 8000 	nop.w
 8005e2e:	4607      	mov	r7, r0
 8005e30:	1c78      	adds	r0, r7, #1
 8005e32:	d1d6      	bne.n	8005de2 <_vfiprintf_r+0x19a>
 8005e34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e36:	07d9      	lsls	r1, r3, #31
 8005e38:	d405      	bmi.n	8005e46 <_vfiprintf_r+0x1fe>
 8005e3a:	89ab      	ldrh	r3, [r5, #12]
 8005e3c:	059a      	lsls	r2, r3, #22
 8005e3e:	d402      	bmi.n	8005e46 <_vfiprintf_r+0x1fe>
 8005e40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005e42:	f7ff fe7d 	bl	8005b40 <__retarget_lock_release_recursive>
 8005e46:	89ab      	ldrh	r3, [r5, #12]
 8005e48:	065b      	lsls	r3, r3, #25
 8005e4a:	f53f af1f 	bmi.w	8005c8c <_vfiprintf_r+0x44>
 8005e4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e50:	e71e      	b.n	8005c90 <_vfiprintf_r+0x48>
 8005e52:	ab03      	add	r3, sp, #12
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	462a      	mov	r2, r5
 8005e58:	4b05      	ldr	r3, [pc, #20]	@ (8005e70 <_vfiprintf_r+0x228>)
 8005e5a:	a904      	add	r1, sp, #16
 8005e5c:	4630      	mov	r0, r6
 8005e5e:	f000 f879 	bl	8005f54 <_printf_i>
 8005e62:	e7e4      	b.n	8005e2e <_vfiprintf_r+0x1e6>
 8005e64:	08006840 	.word	0x08006840
 8005e68:	0800684a 	.word	0x0800684a
 8005e6c:	00000000 	.word	0x00000000
 8005e70:	08005c23 	.word	0x08005c23
 8005e74:	08006846 	.word	0x08006846

08005e78 <_printf_common>:
 8005e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e7c:	4616      	mov	r6, r2
 8005e7e:	4698      	mov	r8, r3
 8005e80:	688a      	ldr	r2, [r1, #8]
 8005e82:	690b      	ldr	r3, [r1, #16]
 8005e84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	bfb8      	it	lt
 8005e8c:	4613      	movlt	r3, r2
 8005e8e:	6033      	str	r3, [r6, #0]
 8005e90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e94:	4607      	mov	r7, r0
 8005e96:	460c      	mov	r4, r1
 8005e98:	b10a      	cbz	r2, 8005e9e <_printf_common+0x26>
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	6033      	str	r3, [r6, #0]
 8005e9e:	6823      	ldr	r3, [r4, #0]
 8005ea0:	0699      	lsls	r1, r3, #26
 8005ea2:	bf42      	ittt	mi
 8005ea4:	6833      	ldrmi	r3, [r6, #0]
 8005ea6:	3302      	addmi	r3, #2
 8005ea8:	6033      	strmi	r3, [r6, #0]
 8005eaa:	6825      	ldr	r5, [r4, #0]
 8005eac:	f015 0506 	ands.w	r5, r5, #6
 8005eb0:	d106      	bne.n	8005ec0 <_printf_common+0x48>
 8005eb2:	f104 0a19 	add.w	sl, r4, #25
 8005eb6:	68e3      	ldr	r3, [r4, #12]
 8005eb8:	6832      	ldr	r2, [r6, #0]
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	42ab      	cmp	r3, r5
 8005ebe:	dc26      	bgt.n	8005f0e <_printf_common+0x96>
 8005ec0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ec4:	6822      	ldr	r2, [r4, #0]
 8005ec6:	3b00      	subs	r3, #0
 8005ec8:	bf18      	it	ne
 8005eca:	2301      	movne	r3, #1
 8005ecc:	0692      	lsls	r2, r2, #26
 8005ece:	d42b      	bmi.n	8005f28 <_printf_common+0xb0>
 8005ed0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ed4:	4641      	mov	r1, r8
 8005ed6:	4638      	mov	r0, r7
 8005ed8:	47c8      	blx	r9
 8005eda:	3001      	adds	r0, #1
 8005edc:	d01e      	beq.n	8005f1c <_printf_common+0xa4>
 8005ede:	6823      	ldr	r3, [r4, #0]
 8005ee0:	6922      	ldr	r2, [r4, #16]
 8005ee2:	f003 0306 	and.w	r3, r3, #6
 8005ee6:	2b04      	cmp	r3, #4
 8005ee8:	bf02      	ittt	eq
 8005eea:	68e5      	ldreq	r5, [r4, #12]
 8005eec:	6833      	ldreq	r3, [r6, #0]
 8005eee:	1aed      	subeq	r5, r5, r3
 8005ef0:	68a3      	ldr	r3, [r4, #8]
 8005ef2:	bf0c      	ite	eq
 8005ef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ef8:	2500      	movne	r5, #0
 8005efa:	4293      	cmp	r3, r2
 8005efc:	bfc4      	itt	gt
 8005efe:	1a9b      	subgt	r3, r3, r2
 8005f00:	18ed      	addgt	r5, r5, r3
 8005f02:	2600      	movs	r6, #0
 8005f04:	341a      	adds	r4, #26
 8005f06:	42b5      	cmp	r5, r6
 8005f08:	d11a      	bne.n	8005f40 <_printf_common+0xc8>
 8005f0a:	2000      	movs	r0, #0
 8005f0c:	e008      	b.n	8005f20 <_printf_common+0xa8>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	4652      	mov	r2, sl
 8005f12:	4641      	mov	r1, r8
 8005f14:	4638      	mov	r0, r7
 8005f16:	47c8      	blx	r9
 8005f18:	3001      	adds	r0, #1
 8005f1a:	d103      	bne.n	8005f24 <_printf_common+0xac>
 8005f1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f24:	3501      	adds	r5, #1
 8005f26:	e7c6      	b.n	8005eb6 <_printf_common+0x3e>
 8005f28:	18e1      	adds	r1, r4, r3
 8005f2a:	1c5a      	adds	r2, r3, #1
 8005f2c:	2030      	movs	r0, #48	@ 0x30
 8005f2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f32:	4422      	add	r2, r4
 8005f34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f3c:	3302      	adds	r3, #2
 8005f3e:	e7c7      	b.n	8005ed0 <_printf_common+0x58>
 8005f40:	2301      	movs	r3, #1
 8005f42:	4622      	mov	r2, r4
 8005f44:	4641      	mov	r1, r8
 8005f46:	4638      	mov	r0, r7
 8005f48:	47c8      	blx	r9
 8005f4a:	3001      	adds	r0, #1
 8005f4c:	d0e6      	beq.n	8005f1c <_printf_common+0xa4>
 8005f4e:	3601      	adds	r6, #1
 8005f50:	e7d9      	b.n	8005f06 <_printf_common+0x8e>
	...

08005f54 <_printf_i>:
 8005f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f58:	7e0f      	ldrb	r7, [r1, #24]
 8005f5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f5c:	2f78      	cmp	r7, #120	@ 0x78
 8005f5e:	4691      	mov	r9, r2
 8005f60:	4680      	mov	r8, r0
 8005f62:	460c      	mov	r4, r1
 8005f64:	469a      	mov	sl, r3
 8005f66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f6a:	d807      	bhi.n	8005f7c <_printf_i+0x28>
 8005f6c:	2f62      	cmp	r7, #98	@ 0x62
 8005f6e:	d80a      	bhi.n	8005f86 <_printf_i+0x32>
 8005f70:	2f00      	cmp	r7, #0
 8005f72:	f000 80d1 	beq.w	8006118 <_printf_i+0x1c4>
 8005f76:	2f58      	cmp	r7, #88	@ 0x58
 8005f78:	f000 80b8 	beq.w	80060ec <_printf_i+0x198>
 8005f7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f84:	e03a      	b.n	8005ffc <_printf_i+0xa8>
 8005f86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f8a:	2b15      	cmp	r3, #21
 8005f8c:	d8f6      	bhi.n	8005f7c <_printf_i+0x28>
 8005f8e:	a101      	add	r1, pc, #4	@ (adr r1, 8005f94 <_printf_i+0x40>)
 8005f90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f94:	08005fed 	.word	0x08005fed
 8005f98:	08006001 	.word	0x08006001
 8005f9c:	08005f7d 	.word	0x08005f7d
 8005fa0:	08005f7d 	.word	0x08005f7d
 8005fa4:	08005f7d 	.word	0x08005f7d
 8005fa8:	08005f7d 	.word	0x08005f7d
 8005fac:	08006001 	.word	0x08006001
 8005fb0:	08005f7d 	.word	0x08005f7d
 8005fb4:	08005f7d 	.word	0x08005f7d
 8005fb8:	08005f7d 	.word	0x08005f7d
 8005fbc:	08005f7d 	.word	0x08005f7d
 8005fc0:	080060ff 	.word	0x080060ff
 8005fc4:	0800602b 	.word	0x0800602b
 8005fc8:	080060b9 	.word	0x080060b9
 8005fcc:	08005f7d 	.word	0x08005f7d
 8005fd0:	08005f7d 	.word	0x08005f7d
 8005fd4:	08006121 	.word	0x08006121
 8005fd8:	08005f7d 	.word	0x08005f7d
 8005fdc:	0800602b 	.word	0x0800602b
 8005fe0:	08005f7d 	.word	0x08005f7d
 8005fe4:	08005f7d 	.word	0x08005f7d
 8005fe8:	080060c1 	.word	0x080060c1
 8005fec:	6833      	ldr	r3, [r6, #0]
 8005fee:	1d1a      	adds	r2, r3, #4
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	6032      	str	r2, [r6, #0]
 8005ff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ff8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e09c      	b.n	800613a <_printf_i+0x1e6>
 8006000:	6833      	ldr	r3, [r6, #0]
 8006002:	6820      	ldr	r0, [r4, #0]
 8006004:	1d19      	adds	r1, r3, #4
 8006006:	6031      	str	r1, [r6, #0]
 8006008:	0606      	lsls	r6, r0, #24
 800600a:	d501      	bpl.n	8006010 <_printf_i+0xbc>
 800600c:	681d      	ldr	r5, [r3, #0]
 800600e:	e003      	b.n	8006018 <_printf_i+0xc4>
 8006010:	0645      	lsls	r5, r0, #25
 8006012:	d5fb      	bpl.n	800600c <_printf_i+0xb8>
 8006014:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006018:	2d00      	cmp	r5, #0
 800601a:	da03      	bge.n	8006024 <_printf_i+0xd0>
 800601c:	232d      	movs	r3, #45	@ 0x2d
 800601e:	426d      	negs	r5, r5
 8006020:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006024:	4858      	ldr	r0, [pc, #352]	@ (8006188 <_printf_i+0x234>)
 8006026:	230a      	movs	r3, #10
 8006028:	e011      	b.n	800604e <_printf_i+0xfa>
 800602a:	6821      	ldr	r1, [r4, #0]
 800602c:	6833      	ldr	r3, [r6, #0]
 800602e:	0608      	lsls	r0, r1, #24
 8006030:	f853 5b04 	ldr.w	r5, [r3], #4
 8006034:	d402      	bmi.n	800603c <_printf_i+0xe8>
 8006036:	0649      	lsls	r1, r1, #25
 8006038:	bf48      	it	mi
 800603a:	b2ad      	uxthmi	r5, r5
 800603c:	2f6f      	cmp	r7, #111	@ 0x6f
 800603e:	4852      	ldr	r0, [pc, #328]	@ (8006188 <_printf_i+0x234>)
 8006040:	6033      	str	r3, [r6, #0]
 8006042:	bf14      	ite	ne
 8006044:	230a      	movne	r3, #10
 8006046:	2308      	moveq	r3, #8
 8006048:	2100      	movs	r1, #0
 800604a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800604e:	6866      	ldr	r6, [r4, #4]
 8006050:	60a6      	str	r6, [r4, #8]
 8006052:	2e00      	cmp	r6, #0
 8006054:	db05      	blt.n	8006062 <_printf_i+0x10e>
 8006056:	6821      	ldr	r1, [r4, #0]
 8006058:	432e      	orrs	r6, r5
 800605a:	f021 0104 	bic.w	r1, r1, #4
 800605e:	6021      	str	r1, [r4, #0]
 8006060:	d04b      	beq.n	80060fa <_printf_i+0x1a6>
 8006062:	4616      	mov	r6, r2
 8006064:	fbb5 f1f3 	udiv	r1, r5, r3
 8006068:	fb03 5711 	mls	r7, r3, r1, r5
 800606c:	5dc7      	ldrb	r7, [r0, r7]
 800606e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006072:	462f      	mov	r7, r5
 8006074:	42bb      	cmp	r3, r7
 8006076:	460d      	mov	r5, r1
 8006078:	d9f4      	bls.n	8006064 <_printf_i+0x110>
 800607a:	2b08      	cmp	r3, #8
 800607c:	d10b      	bne.n	8006096 <_printf_i+0x142>
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	07df      	lsls	r7, r3, #31
 8006082:	d508      	bpl.n	8006096 <_printf_i+0x142>
 8006084:	6923      	ldr	r3, [r4, #16]
 8006086:	6861      	ldr	r1, [r4, #4]
 8006088:	4299      	cmp	r1, r3
 800608a:	bfde      	ittt	le
 800608c:	2330      	movle	r3, #48	@ 0x30
 800608e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006092:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006096:	1b92      	subs	r2, r2, r6
 8006098:	6122      	str	r2, [r4, #16]
 800609a:	f8cd a000 	str.w	sl, [sp]
 800609e:	464b      	mov	r3, r9
 80060a0:	aa03      	add	r2, sp, #12
 80060a2:	4621      	mov	r1, r4
 80060a4:	4640      	mov	r0, r8
 80060a6:	f7ff fee7 	bl	8005e78 <_printf_common>
 80060aa:	3001      	adds	r0, #1
 80060ac:	d14a      	bne.n	8006144 <_printf_i+0x1f0>
 80060ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060b2:	b004      	add	sp, #16
 80060b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	f043 0320 	orr.w	r3, r3, #32
 80060be:	6023      	str	r3, [r4, #0]
 80060c0:	4832      	ldr	r0, [pc, #200]	@ (800618c <_printf_i+0x238>)
 80060c2:	2778      	movs	r7, #120	@ 0x78
 80060c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	6831      	ldr	r1, [r6, #0]
 80060cc:	061f      	lsls	r7, r3, #24
 80060ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80060d2:	d402      	bmi.n	80060da <_printf_i+0x186>
 80060d4:	065f      	lsls	r7, r3, #25
 80060d6:	bf48      	it	mi
 80060d8:	b2ad      	uxthmi	r5, r5
 80060da:	6031      	str	r1, [r6, #0]
 80060dc:	07d9      	lsls	r1, r3, #31
 80060de:	bf44      	itt	mi
 80060e0:	f043 0320 	orrmi.w	r3, r3, #32
 80060e4:	6023      	strmi	r3, [r4, #0]
 80060e6:	b11d      	cbz	r5, 80060f0 <_printf_i+0x19c>
 80060e8:	2310      	movs	r3, #16
 80060ea:	e7ad      	b.n	8006048 <_printf_i+0xf4>
 80060ec:	4826      	ldr	r0, [pc, #152]	@ (8006188 <_printf_i+0x234>)
 80060ee:	e7e9      	b.n	80060c4 <_printf_i+0x170>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	f023 0320 	bic.w	r3, r3, #32
 80060f6:	6023      	str	r3, [r4, #0]
 80060f8:	e7f6      	b.n	80060e8 <_printf_i+0x194>
 80060fa:	4616      	mov	r6, r2
 80060fc:	e7bd      	b.n	800607a <_printf_i+0x126>
 80060fe:	6833      	ldr	r3, [r6, #0]
 8006100:	6825      	ldr	r5, [r4, #0]
 8006102:	6961      	ldr	r1, [r4, #20]
 8006104:	1d18      	adds	r0, r3, #4
 8006106:	6030      	str	r0, [r6, #0]
 8006108:	062e      	lsls	r6, r5, #24
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	d501      	bpl.n	8006112 <_printf_i+0x1be>
 800610e:	6019      	str	r1, [r3, #0]
 8006110:	e002      	b.n	8006118 <_printf_i+0x1c4>
 8006112:	0668      	lsls	r0, r5, #25
 8006114:	d5fb      	bpl.n	800610e <_printf_i+0x1ba>
 8006116:	8019      	strh	r1, [r3, #0]
 8006118:	2300      	movs	r3, #0
 800611a:	6123      	str	r3, [r4, #16]
 800611c:	4616      	mov	r6, r2
 800611e:	e7bc      	b.n	800609a <_printf_i+0x146>
 8006120:	6833      	ldr	r3, [r6, #0]
 8006122:	1d1a      	adds	r2, r3, #4
 8006124:	6032      	str	r2, [r6, #0]
 8006126:	681e      	ldr	r6, [r3, #0]
 8006128:	6862      	ldr	r2, [r4, #4]
 800612a:	2100      	movs	r1, #0
 800612c:	4630      	mov	r0, r6
 800612e:	f7fa f84f 	bl	80001d0 <memchr>
 8006132:	b108      	cbz	r0, 8006138 <_printf_i+0x1e4>
 8006134:	1b80      	subs	r0, r0, r6
 8006136:	6060      	str	r0, [r4, #4]
 8006138:	6863      	ldr	r3, [r4, #4]
 800613a:	6123      	str	r3, [r4, #16]
 800613c:	2300      	movs	r3, #0
 800613e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006142:	e7aa      	b.n	800609a <_printf_i+0x146>
 8006144:	6923      	ldr	r3, [r4, #16]
 8006146:	4632      	mov	r2, r6
 8006148:	4649      	mov	r1, r9
 800614a:	4640      	mov	r0, r8
 800614c:	47d0      	blx	sl
 800614e:	3001      	adds	r0, #1
 8006150:	d0ad      	beq.n	80060ae <_printf_i+0x15a>
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	079b      	lsls	r3, r3, #30
 8006156:	d413      	bmi.n	8006180 <_printf_i+0x22c>
 8006158:	68e0      	ldr	r0, [r4, #12]
 800615a:	9b03      	ldr	r3, [sp, #12]
 800615c:	4298      	cmp	r0, r3
 800615e:	bfb8      	it	lt
 8006160:	4618      	movlt	r0, r3
 8006162:	e7a6      	b.n	80060b2 <_printf_i+0x15e>
 8006164:	2301      	movs	r3, #1
 8006166:	4632      	mov	r2, r6
 8006168:	4649      	mov	r1, r9
 800616a:	4640      	mov	r0, r8
 800616c:	47d0      	blx	sl
 800616e:	3001      	adds	r0, #1
 8006170:	d09d      	beq.n	80060ae <_printf_i+0x15a>
 8006172:	3501      	adds	r5, #1
 8006174:	68e3      	ldr	r3, [r4, #12]
 8006176:	9903      	ldr	r1, [sp, #12]
 8006178:	1a5b      	subs	r3, r3, r1
 800617a:	42ab      	cmp	r3, r5
 800617c:	dcf2      	bgt.n	8006164 <_printf_i+0x210>
 800617e:	e7eb      	b.n	8006158 <_printf_i+0x204>
 8006180:	2500      	movs	r5, #0
 8006182:	f104 0619 	add.w	r6, r4, #25
 8006186:	e7f5      	b.n	8006174 <_printf_i+0x220>
 8006188:	08006851 	.word	0x08006851
 800618c:	08006862 	.word	0x08006862

08006190 <__sflush_r>:
 8006190:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006198:	0716      	lsls	r6, r2, #28
 800619a:	4605      	mov	r5, r0
 800619c:	460c      	mov	r4, r1
 800619e:	d454      	bmi.n	800624a <__sflush_r+0xba>
 80061a0:	684b      	ldr	r3, [r1, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	dc02      	bgt.n	80061ac <__sflush_r+0x1c>
 80061a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	dd48      	ble.n	800623e <__sflush_r+0xae>
 80061ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061ae:	2e00      	cmp	r6, #0
 80061b0:	d045      	beq.n	800623e <__sflush_r+0xae>
 80061b2:	2300      	movs	r3, #0
 80061b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80061b8:	682f      	ldr	r7, [r5, #0]
 80061ba:	6a21      	ldr	r1, [r4, #32]
 80061bc:	602b      	str	r3, [r5, #0]
 80061be:	d030      	beq.n	8006222 <__sflush_r+0x92>
 80061c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80061c2:	89a3      	ldrh	r3, [r4, #12]
 80061c4:	0759      	lsls	r1, r3, #29
 80061c6:	d505      	bpl.n	80061d4 <__sflush_r+0x44>
 80061c8:	6863      	ldr	r3, [r4, #4]
 80061ca:	1ad2      	subs	r2, r2, r3
 80061cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80061ce:	b10b      	cbz	r3, 80061d4 <__sflush_r+0x44>
 80061d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80061d2:	1ad2      	subs	r2, r2, r3
 80061d4:	2300      	movs	r3, #0
 80061d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061d8:	6a21      	ldr	r1, [r4, #32]
 80061da:	4628      	mov	r0, r5
 80061dc:	47b0      	blx	r6
 80061de:	1c43      	adds	r3, r0, #1
 80061e0:	89a3      	ldrh	r3, [r4, #12]
 80061e2:	d106      	bne.n	80061f2 <__sflush_r+0x62>
 80061e4:	6829      	ldr	r1, [r5, #0]
 80061e6:	291d      	cmp	r1, #29
 80061e8:	d82b      	bhi.n	8006242 <__sflush_r+0xb2>
 80061ea:	4a2a      	ldr	r2, [pc, #168]	@ (8006294 <__sflush_r+0x104>)
 80061ec:	40ca      	lsrs	r2, r1
 80061ee:	07d6      	lsls	r6, r2, #31
 80061f0:	d527      	bpl.n	8006242 <__sflush_r+0xb2>
 80061f2:	2200      	movs	r2, #0
 80061f4:	6062      	str	r2, [r4, #4]
 80061f6:	04d9      	lsls	r1, r3, #19
 80061f8:	6922      	ldr	r2, [r4, #16]
 80061fa:	6022      	str	r2, [r4, #0]
 80061fc:	d504      	bpl.n	8006208 <__sflush_r+0x78>
 80061fe:	1c42      	adds	r2, r0, #1
 8006200:	d101      	bne.n	8006206 <__sflush_r+0x76>
 8006202:	682b      	ldr	r3, [r5, #0]
 8006204:	b903      	cbnz	r3, 8006208 <__sflush_r+0x78>
 8006206:	6560      	str	r0, [r4, #84]	@ 0x54
 8006208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800620a:	602f      	str	r7, [r5, #0]
 800620c:	b1b9      	cbz	r1, 800623e <__sflush_r+0xae>
 800620e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006212:	4299      	cmp	r1, r3
 8006214:	d002      	beq.n	800621c <__sflush_r+0x8c>
 8006216:	4628      	mov	r0, r5
 8006218:	f7ff fca2 	bl	8005b60 <_free_r>
 800621c:	2300      	movs	r3, #0
 800621e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006220:	e00d      	b.n	800623e <__sflush_r+0xae>
 8006222:	2301      	movs	r3, #1
 8006224:	4628      	mov	r0, r5
 8006226:	47b0      	blx	r6
 8006228:	4602      	mov	r2, r0
 800622a:	1c50      	adds	r0, r2, #1
 800622c:	d1c9      	bne.n	80061c2 <__sflush_r+0x32>
 800622e:	682b      	ldr	r3, [r5, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d0c6      	beq.n	80061c2 <__sflush_r+0x32>
 8006234:	2b1d      	cmp	r3, #29
 8006236:	d001      	beq.n	800623c <__sflush_r+0xac>
 8006238:	2b16      	cmp	r3, #22
 800623a:	d11e      	bne.n	800627a <__sflush_r+0xea>
 800623c:	602f      	str	r7, [r5, #0]
 800623e:	2000      	movs	r0, #0
 8006240:	e022      	b.n	8006288 <__sflush_r+0xf8>
 8006242:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006246:	b21b      	sxth	r3, r3
 8006248:	e01b      	b.n	8006282 <__sflush_r+0xf2>
 800624a:	690f      	ldr	r7, [r1, #16]
 800624c:	2f00      	cmp	r7, #0
 800624e:	d0f6      	beq.n	800623e <__sflush_r+0xae>
 8006250:	0793      	lsls	r3, r2, #30
 8006252:	680e      	ldr	r6, [r1, #0]
 8006254:	bf08      	it	eq
 8006256:	694b      	ldreq	r3, [r1, #20]
 8006258:	600f      	str	r7, [r1, #0]
 800625a:	bf18      	it	ne
 800625c:	2300      	movne	r3, #0
 800625e:	eba6 0807 	sub.w	r8, r6, r7
 8006262:	608b      	str	r3, [r1, #8]
 8006264:	f1b8 0f00 	cmp.w	r8, #0
 8006268:	dde9      	ble.n	800623e <__sflush_r+0xae>
 800626a:	6a21      	ldr	r1, [r4, #32]
 800626c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800626e:	4643      	mov	r3, r8
 8006270:	463a      	mov	r2, r7
 8006272:	4628      	mov	r0, r5
 8006274:	47b0      	blx	r6
 8006276:	2800      	cmp	r0, #0
 8006278:	dc08      	bgt.n	800628c <__sflush_r+0xfc>
 800627a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800627e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006282:	81a3      	strh	r3, [r4, #12]
 8006284:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800628c:	4407      	add	r7, r0
 800628e:	eba8 0800 	sub.w	r8, r8, r0
 8006292:	e7e7      	b.n	8006264 <__sflush_r+0xd4>
 8006294:	20400001 	.word	0x20400001

08006298 <_fflush_r>:
 8006298:	b538      	push	{r3, r4, r5, lr}
 800629a:	690b      	ldr	r3, [r1, #16]
 800629c:	4605      	mov	r5, r0
 800629e:	460c      	mov	r4, r1
 80062a0:	b913      	cbnz	r3, 80062a8 <_fflush_r+0x10>
 80062a2:	2500      	movs	r5, #0
 80062a4:	4628      	mov	r0, r5
 80062a6:	bd38      	pop	{r3, r4, r5, pc}
 80062a8:	b118      	cbz	r0, 80062b2 <_fflush_r+0x1a>
 80062aa:	6a03      	ldr	r3, [r0, #32]
 80062ac:	b90b      	cbnz	r3, 80062b2 <_fflush_r+0x1a>
 80062ae:	f7ff fb5d 	bl	800596c <__sinit>
 80062b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d0f3      	beq.n	80062a2 <_fflush_r+0xa>
 80062ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80062bc:	07d0      	lsls	r0, r2, #31
 80062be:	d404      	bmi.n	80062ca <_fflush_r+0x32>
 80062c0:	0599      	lsls	r1, r3, #22
 80062c2:	d402      	bmi.n	80062ca <_fflush_r+0x32>
 80062c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062c6:	f7ff fc3a 	bl	8005b3e <__retarget_lock_acquire_recursive>
 80062ca:	4628      	mov	r0, r5
 80062cc:	4621      	mov	r1, r4
 80062ce:	f7ff ff5f 	bl	8006190 <__sflush_r>
 80062d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80062d4:	07da      	lsls	r2, r3, #31
 80062d6:	4605      	mov	r5, r0
 80062d8:	d4e4      	bmi.n	80062a4 <_fflush_r+0xc>
 80062da:	89a3      	ldrh	r3, [r4, #12]
 80062dc:	059b      	lsls	r3, r3, #22
 80062de:	d4e1      	bmi.n	80062a4 <_fflush_r+0xc>
 80062e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062e2:	f7ff fc2d 	bl	8005b40 <__retarget_lock_release_recursive>
 80062e6:	e7dd      	b.n	80062a4 <_fflush_r+0xc>

080062e8 <__sread>:
 80062e8:	b510      	push	{r4, lr}
 80062ea:	460c      	mov	r4, r1
 80062ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062f0:	f000 f956 	bl	80065a0 <_read_r>
 80062f4:	2800      	cmp	r0, #0
 80062f6:	bfab      	itete	ge
 80062f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80062fa:	89a3      	ldrhlt	r3, [r4, #12]
 80062fc:	181b      	addge	r3, r3, r0
 80062fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006302:	bfac      	ite	ge
 8006304:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006306:	81a3      	strhlt	r3, [r4, #12]
 8006308:	bd10      	pop	{r4, pc}

0800630a <__swrite>:
 800630a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800630e:	461f      	mov	r7, r3
 8006310:	898b      	ldrh	r3, [r1, #12]
 8006312:	05db      	lsls	r3, r3, #23
 8006314:	4605      	mov	r5, r0
 8006316:	460c      	mov	r4, r1
 8006318:	4616      	mov	r6, r2
 800631a:	d505      	bpl.n	8006328 <__swrite+0x1e>
 800631c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006320:	2302      	movs	r3, #2
 8006322:	2200      	movs	r2, #0
 8006324:	f000 f92a 	bl	800657c <_lseek_r>
 8006328:	89a3      	ldrh	r3, [r4, #12]
 800632a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800632e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006332:	81a3      	strh	r3, [r4, #12]
 8006334:	4632      	mov	r2, r6
 8006336:	463b      	mov	r3, r7
 8006338:	4628      	mov	r0, r5
 800633a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800633e:	f000 b941 	b.w	80065c4 <_write_r>

08006342 <__sseek>:
 8006342:	b510      	push	{r4, lr}
 8006344:	460c      	mov	r4, r1
 8006346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800634a:	f000 f917 	bl	800657c <_lseek_r>
 800634e:	1c43      	adds	r3, r0, #1
 8006350:	89a3      	ldrh	r3, [r4, #12]
 8006352:	bf15      	itete	ne
 8006354:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006356:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800635a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800635e:	81a3      	strheq	r3, [r4, #12]
 8006360:	bf18      	it	ne
 8006362:	81a3      	strhne	r3, [r4, #12]
 8006364:	bd10      	pop	{r4, pc}

08006366 <__sclose>:
 8006366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800636a:	f000 b93d 	b.w	80065e8 <_close_r>

0800636e <__swbuf_r>:
 800636e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006370:	460e      	mov	r6, r1
 8006372:	4614      	mov	r4, r2
 8006374:	4605      	mov	r5, r0
 8006376:	b118      	cbz	r0, 8006380 <__swbuf_r+0x12>
 8006378:	6a03      	ldr	r3, [r0, #32]
 800637a:	b90b      	cbnz	r3, 8006380 <__swbuf_r+0x12>
 800637c:	f7ff faf6 	bl	800596c <__sinit>
 8006380:	69a3      	ldr	r3, [r4, #24]
 8006382:	60a3      	str	r3, [r4, #8]
 8006384:	89a3      	ldrh	r3, [r4, #12]
 8006386:	071a      	lsls	r2, r3, #28
 8006388:	d501      	bpl.n	800638e <__swbuf_r+0x20>
 800638a:	6923      	ldr	r3, [r4, #16]
 800638c:	b943      	cbnz	r3, 80063a0 <__swbuf_r+0x32>
 800638e:	4621      	mov	r1, r4
 8006390:	4628      	mov	r0, r5
 8006392:	f000 f82b 	bl	80063ec <__swsetup_r>
 8006396:	b118      	cbz	r0, 80063a0 <__swbuf_r+0x32>
 8006398:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800639c:	4638      	mov	r0, r7
 800639e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063a0:	6823      	ldr	r3, [r4, #0]
 80063a2:	6922      	ldr	r2, [r4, #16]
 80063a4:	1a98      	subs	r0, r3, r2
 80063a6:	6963      	ldr	r3, [r4, #20]
 80063a8:	b2f6      	uxtb	r6, r6
 80063aa:	4283      	cmp	r3, r0
 80063ac:	4637      	mov	r7, r6
 80063ae:	dc05      	bgt.n	80063bc <__swbuf_r+0x4e>
 80063b0:	4621      	mov	r1, r4
 80063b2:	4628      	mov	r0, r5
 80063b4:	f7ff ff70 	bl	8006298 <_fflush_r>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	d1ed      	bne.n	8006398 <__swbuf_r+0x2a>
 80063bc:	68a3      	ldr	r3, [r4, #8]
 80063be:	3b01      	subs	r3, #1
 80063c0:	60a3      	str	r3, [r4, #8]
 80063c2:	6823      	ldr	r3, [r4, #0]
 80063c4:	1c5a      	adds	r2, r3, #1
 80063c6:	6022      	str	r2, [r4, #0]
 80063c8:	701e      	strb	r6, [r3, #0]
 80063ca:	6962      	ldr	r2, [r4, #20]
 80063cc:	1c43      	adds	r3, r0, #1
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d004      	beq.n	80063dc <__swbuf_r+0x6e>
 80063d2:	89a3      	ldrh	r3, [r4, #12]
 80063d4:	07db      	lsls	r3, r3, #31
 80063d6:	d5e1      	bpl.n	800639c <__swbuf_r+0x2e>
 80063d8:	2e0a      	cmp	r6, #10
 80063da:	d1df      	bne.n	800639c <__swbuf_r+0x2e>
 80063dc:	4621      	mov	r1, r4
 80063de:	4628      	mov	r0, r5
 80063e0:	f7ff ff5a 	bl	8006298 <_fflush_r>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	d0d9      	beq.n	800639c <__swbuf_r+0x2e>
 80063e8:	e7d6      	b.n	8006398 <__swbuf_r+0x2a>
	...

080063ec <__swsetup_r>:
 80063ec:	b538      	push	{r3, r4, r5, lr}
 80063ee:	4b29      	ldr	r3, [pc, #164]	@ (8006494 <__swsetup_r+0xa8>)
 80063f0:	4605      	mov	r5, r0
 80063f2:	6818      	ldr	r0, [r3, #0]
 80063f4:	460c      	mov	r4, r1
 80063f6:	b118      	cbz	r0, 8006400 <__swsetup_r+0x14>
 80063f8:	6a03      	ldr	r3, [r0, #32]
 80063fa:	b90b      	cbnz	r3, 8006400 <__swsetup_r+0x14>
 80063fc:	f7ff fab6 	bl	800596c <__sinit>
 8006400:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006404:	0719      	lsls	r1, r3, #28
 8006406:	d422      	bmi.n	800644e <__swsetup_r+0x62>
 8006408:	06da      	lsls	r2, r3, #27
 800640a:	d407      	bmi.n	800641c <__swsetup_r+0x30>
 800640c:	2209      	movs	r2, #9
 800640e:	602a      	str	r2, [r5, #0]
 8006410:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006414:	81a3      	strh	r3, [r4, #12]
 8006416:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800641a:	e033      	b.n	8006484 <__swsetup_r+0x98>
 800641c:	0758      	lsls	r0, r3, #29
 800641e:	d512      	bpl.n	8006446 <__swsetup_r+0x5a>
 8006420:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006422:	b141      	cbz	r1, 8006436 <__swsetup_r+0x4a>
 8006424:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006428:	4299      	cmp	r1, r3
 800642a:	d002      	beq.n	8006432 <__swsetup_r+0x46>
 800642c:	4628      	mov	r0, r5
 800642e:	f7ff fb97 	bl	8005b60 <_free_r>
 8006432:	2300      	movs	r3, #0
 8006434:	6363      	str	r3, [r4, #52]	@ 0x34
 8006436:	89a3      	ldrh	r3, [r4, #12]
 8006438:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800643c:	81a3      	strh	r3, [r4, #12]
 800643e:	2300      	movs	r3, #0
 8006440:	6063      	str	r3, [r4, #4]
 8006442:	6923      	ldr	r3, [r4, #16]
 8006444:	6023      	str	r3, [r4, #0]
 8006446:	89a3      	ldrh	r3, [r4, #12]
 8006448:	f043 0308 	orr.w	r3, r3, #8
 800644c:	81a3      	strh	r3, [r4, #12]
 800644e:	6923      	ldr	r3, [r4, #16]
 8006450:	b94b      	cbnz	r3, 8006466 <__swsetup_r+0x7a>
 8006452:	89a3      	ldrh	r3, [r4, #12]
 8006454:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800645c:	d003      	beq.n	8006466 <__swsetup_r+0x7a>
 800645e:	4621      	mov	r1, r4
 8006460:	4628      	mov	r0, r5
 8006462:	f000 f83f 	bl	80064e4 <__smakebuf_r>
 8006466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800646a:	f013 0201 	ands.w	r2, r3, #1
 800646e:	d00a      	beq.n	8006486 <__swsetup_r+0x9a>
 8006470:	2200      	movs	r2, #0
 8006472:	60a2      	str	r2, [r4, #8]
 8006474:	6962      	ldr	r2, [r4, #20]
 8006476:	4252      	negs	r2, r2
 8006478:	61a2      	str	r2, [r4, #24]
 800647a:	6922      	ldr	r2, [r4, #16]
 800647c:	b942      	cbnz	r2, 8006490 <__swsetup_r+0xa4>
 800647e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006482:	d1c5      	bne.n	8006410 <__swsetup_r+0x24>
 8006484:	bd38      	pop	{r3, r4, r5, pc}
 8006486:	0799      	lsls	r1, r3, #30
 8006488:	bf58      	it	pl
 800648a:	6962      	ldrpl	r2, [r4, #20]
 800648c:	60a2      	str	r2, [r4, #8]
 800648e:	e7f4      	b.n	800647a <__swsetup_r+0x8e>
 8006490:	2000      	movs	r0, #0
 8006492:	e7f7      	b.n	8006484 <__swsetup_r+0x98>
 8006494:	20000018 	.word	0x20000018

08006498 <__swhatbuf_r>:
 8006498:	b570      	push	{r4, r5, r6, lr}
 800649a:	460c      	mov	r4, r1
 800649c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064a0:	2900      	cmp	r1, #0
 80064a2:	b096      	sub	sp, #88	@ 0x58
 80064a4:	4615      	mov	r5, r2
 80064a6:	461e      	mov	r6, r3
 80064a8:	da0d      	bge.n	80064c6 <__swhatbuf_r+0x2e>
 80064aa:	89a3      	ldrh	r3, [r4, #12]
 80064ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80064b0:	f04f 0100 	mov.w	r1, #0
 80064b4:	bf14      	ite	ne
 80064b6:	2340      	movne	r3, #64	@ 0x40
 80064b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80064bc:	2000      	movs	r0, #0
 80064be:	6031      	str	r1, [r6, #0]
 80064c0:	602b      	str	r3, [r5, #0]
 80064c2:	b016      	add	sp, #88	@ 0x58
 80064c4:	bd70      	pop	{r4, r5, r6, pc}
 80064c6:	466a      	mov	r2, sp
 80064c8:	f000 f89e 	bl	8006608 <_fstat_r>
 80064cc:	2800      	cmp	r0, #0
 80064ce:	dbec      	blt.n	80064aa <__swhatbuf_r+0x12>
 80064d0:	9901      	ldr	r1, [sp, #4]
 80064d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80064d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80064da:	4259      	negs	r1, r3
 80064dc:	4159      	adcs	r1, r3
 80064de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064e2:	e7eb      	b.n	80064bc <__swhatbuf_r+0x24>

080064e4 <__smakebuf_r>:
 80064e4:	898b      	ldrh	r3, [r1, #12]
 80064e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064e8:	079d      	lsls	r5, r3, #30
 80064ea:	4606      	mov	r6, r0
 80064ec:	460c      	mov	r4, r1
 80064ee:	d507      	bpl.n	8006500 <__smakebuf_r+0x1c>
 80064f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80064f4:	6023      	str	r3, [r4, #0]
 80064f6:	6123      	str	r3, [r4, #16]
 80064f8:	2301      	movs	r3, #1
 80064fa:	6163      	str	r3, [r4, #20]
 80064fc:	b003      	add	sp, #12
 80064fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006500:	ab01      	add	r3, sp, #4
 8006502:	466a      	mov	r2, sp
 8006504:	f7ff ffc8 	bl	8006498 <__swhatbuf_r>
 8006508:	9f00      	ldr	r7, [sp, #0]
 800650a:	4605      	mov	r5, r0
 800650c:	4639      	mov	r1, r7
 800650e:	4630      	mov	r0, r6
 8006510:	f7ff f914 	bl	800573c <_malloc_r>
 8006514:	b948      	cbnz	r0, 800652a <__smakebuf_r+0x46>
 8006516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800651a:	059a      	lsls	r2, r3, #22
 800651c:	d4ee      	bmi.n	80064fc <__smakebuf_r+0x18>
 800651e:	f023 0303 	bic.w	r3, r3, #3
 8006522:	f043 0302 	orr.w	r3, r3, #2
 8006526:	81a3      	strh	r3, [r4, #12]
 8006528:	e7e2      	b.n	80064f0 <__smakebuf_r+0xc>
 800652a:	89a3      	ldrh	r3, [r4, #12]
 800652c:	6020      	str	r0, [r4, #0]
 800652e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006532:	81a3      	strh	r3, [r4, #12]
 8006534:	9b01      	ldr	r3, [sp, #4]
 8006536:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800653a:	b15b      	cbz	r3, 8006554 <__smakebuf_r+0x70>
 800653c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006540:	4630      	mov	r0, r6
 8006542:	f000 f80b 	bl	800655c <_isatty_r>
 8006546:	b128      	cbz	r0, 8006554 <__smakebuf_r+0x70>
 8006548:	89a3      	ldrh	r3, [r4, #12]
 800654a:	f023 0303 	bic.w	r3, r3, #3
 800654e:	f043 0301 	orr.w	r3, r3, #1
 8006552:	81a3      	strh	r3, [r4, #12]
 8006554:	89a3      	ldrh	r3, [r4, #12]
 8006556:	431d      	orrs	r5, r3
 8006558:	81a5      	strh	r5, [r4, #12]
 800655a:	e7cf      	b.n	80064fc <__smakebuf_r+0x18>

0800655c <_isatty_r>:
 800655c:	b538      	push	{r3, r4, r5, lr}
 800655e:	4d06      	ldr	r5, [pc, #24]	@ (8006578 <_isatty_r+0x1c>)
 8006560:	2300      	movs	r3, #0
 8006562:	4604      	mov	r4, r0
 8006564:	4608      	mov	r0, r1
 8006566:	602b      	str	r3, [r5, #0]
 8006568:	f7fb fbdc 	bl	8001d24 <_isatty>
 800656c:	1c43      	adds	r3, r0, #1
 800656e:	d102      	bne.n	8006576 <_isatty_r+0x1a>
 8006570:	682b      	ldr	r3, [r5, #0]
 8006572:	b103      	cbz	r3, 8006576 <_isatty_r+0x1a>
 8006574:	6023      	str	r3, [r4, #0]
 8006576:	bd38      	pop	{r3, r4, r5, pc}
 8006578:	200003e0 	.word	0x200003e0

0800657c <_lseek_r>:
 800657c:	b538      	push	{r3, r4, r5, lr}
 800657e:	4d07      	ldr	r5, [pc, #28]	@ (800659c <_lseek_r+0x20>)
 8006580:	4604      	mov	r4, r0
 8006582:	4608      	mov	r0, r1
 8006584:	4611      	mov	r1, r2
 8006586:	2200      	movs	r2, #0
 8006588:	602a      	str	r2, [r5, #0]
 800658a:	461a      	mov	r2, r3
 800658c:	f7fb fbd5 	bl	8001d3a <_lseek>
 8006590:	1c43      	adds	r3, r0, #1
 8006592:	d102      	bne.n	800659a <_lseek_r+0x1e>
 8006594:	682b      	ldr	r3, [r5, #0]
 8006596:	b103      	cbz	r3, 800659a <_lseek_r+0x1e>
 8006598:	6023      	str	r3, [r4, #0]
 800659a:	bd38      	pop	{r3, r4, r5, pc}
 800659c:	200003e0 	.word	0x200003e0

080065a0 <_read_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	4d07      	ldr	r5, [pc, #28]	@ (80065c0 <_read_r+0x20>)
 80065a4:	4604      	mov	r4, r0
 80065a6:	4608      	mov	r0, r1
 80065a8:	4611      	mov	r1, r2
 80065aa:	2200      	movs	r2, #0
 80065ac:	602a      	str	r2, [r5, #0]
 80065ae:	461a      	mov	r2, r3
 80065b0:	f7fb fb7f 	bl	8001cb2 <_read>
 80065b4:	1c43      	adds	r3, r0, #1
 80065b6:	d102      	bne.n	80065be <_read_r+0x1e>
 80065b8:	682b      	ldr	r3, [r5, #0]
 80065ba:	b103      	cbz	r3, 80065be <_read_r+0x1e>
 80065bc:	6023      	str	r3, [r4, #0]
 80065be:	bd38      	pop	{r3, r4, r5, pc}
 80065c0:	200003e0 	.word	0x200003e0

080065c4 <_write_r>:
 80065c4:	b538      	push	{r3, r4, r5, lr}
 80065c6:	4d07      	ldr	r5, [pc, #28]	@ (80065e4 <_write_r+0x20>)
 80065c8:	4604      	mov	r4, r0
 80065ca:	4608      	mov	r0, r1
 80065cc:	4611      	mov	r1, r2
 80065ce:	2200      	movs	r2, #0
 80065d0:	602a      	str	r2, [r5, #0]
 80065d2:	461a      	mov	r2, r3
 80065d4:	f7fa ffbf 	bl	8001556 <_write>
 80065d8:	1c43      	adds	r3, r0, #1
 80065da:	d102      	bne.n	80065e2 <_write_r+0x1e>
 80065dc:	682b      	ldr	r3, [r5, #0]
 80065de:	b103      	cbz	r3, 80065e2 <_write_r+0x1e>
 80065e0:	6023      	str	r3, [r4, #0]
 80065e2:	bd38      	pop	{r3, r4, r5, pc}
 80065e4:	200003e0 	.word	0x200003e0

080065e8 <_close_r>:
 80065e8:	b538      	push	{r3, r4, r5, lr}
 80065ea:	4d06      	ldr	r5, [pc, #24]	@ (8006604 <_close_r+0x1c>)
 80065ec:	2300      	movs	r3, #0
 80065ee:	4604      	mov	r4, r0
 80065f0:	4608      	mov	r0, r1
 80065f2:	602b      	str	r3, [r5, #0]
 80065f4:	f7fb fb7a 	bl	8001cec <_close>
 80065f8:	1c43      	adds	r3, r0, #1
 80065fa:	d102      	bne.n	8006602 <_close_r+0x1a>
 80065fc:	682b      	ldr	r3, [r5, #0]
 80065fe:	b103      	cbz	r3, 8006602 <_close_r+0x1a>
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	bd38      	pop	{r3, r4, r5, pc}
 8006604:	200003e0 	.word	0x200003e0

08006608 <_fstat_r>:
 8006608:	b538      	push	{r3, r4, r5, lr}
 800660a:	4d07      	ldr	r5, [pc, #28]	@ (8006628 <_fstat_r+0x20>)
 800660c:	2300      	movs	r3, #0
 800660e:	4604      	mov	r4, r0
 8006610:	4608      	mov	r0, r1
 8006612:	4611      	mov	r1, r2
 8006614:	602b      	str	r3, [r5, #0]
 8006616:	f7fb fb75 	bl	8001d04 <_fstat>
 800661a:	1c43      	adds	r3, r0, #1
 800661c:	d102      	bne.n	8006624 <_fstat_r+0x1c>
 800661e:	682b      	ldr	r3, [r5, #0]
 8006620:	b103      	cbz	r3, 8006624 <_fstat_r+0x1c>
 8006622:	6023      	str	r3, [r4, #0]
 8006624:	bd38      	pop	{r3, r4, r5, pc}
 8006626:	bf00      	nop
 8006628:	200003e0 	.word	0x200003e0

0800662c <_init>:
 800662c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662e:	bf00      	nop
 8006630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006632:	bc08      	pop	{r3}
 8006634:	469e      	mov	lr, r3
 8006636:	4770      	bx	lr

08006638 <_fini>:
 8006638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663a:	bf00      	nop
 800663c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800663e:	bc08      	pop	{r3}
 8006640:	469e      	mov	lr, r3
 8006642:	4770      	bx	lr
