# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/ps2_keyboard.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/onoff_switch.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/MuxKey.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/top.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/seg.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/mux4_2.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/led.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/csrc/main.cpp /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/build/auto_bind.cpp /home/wzm/YSYX/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I/home/wzm/YSYX/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/obj_dir --exe -o /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/build/top"
T      3610 10119619  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop.cpp"
T      3171 10119618  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop.h"
T      2575 10119627  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop.mk"
T       738 10119616  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop__Syms.cpp"
T       921 10119617  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop__Syms.h"
T      1629 10119620  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop___024root.h"
T      1357 10119624  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833 10119622  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7617 10119625  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6692 10119623  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614 10119621  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop___024root__Slow.cpp"
T      1263 10119628  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop__ver.d"
T         0        0  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop__verFiles.dat"
T      1621 10119626  1694762701   814563686  1694762701   814563686 "./build/obj_dir/Vtop_classes.mk"
S      1616 10119682  1694760467   376644988  1694760467   376644988 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/MuxKey.v"
S       119 10119644  1694762162   752708842  1694762162   752708842 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/led.v"
S       218 10119699  1694762697   402491665  1694762697   402491665 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/mux4_2.v"
S        88 10119646  1694748746   922199238  1693990365   631435000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/onoff_switch.v"
S      1045 10119647  1694748746   922199238  1694085811   862373000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/ps2_keyboard.v"
S      1074 10119645  1694748746   922199238  1694085811   862373000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/seg.v"
S      1626 10119643  1694762660   777871617  1694762660   777871617 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work1/vsrc/top.v"
S  20938328  1584498  1693899502   634006781  1693899502   634006781 "/usr/local/bin/verilator_bin"
S      3275  1595320  1693899502   750023817  1693899502   750023817 "/usr/local/share/verilator/include/verilated_std.sv"
