/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [11:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [22:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [24:0] celloutsig_1_5z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_5z[0] ? celloutsig_0_27z[1] : celloutsig_0_13z);
  assign celloutsig_0_4z = !(celloutsig_0_2z ? celloutsig_0_1z[5] : celloutsig_0_0z[0]);
  assign celloutsig_0_18z = !(celloutsig_0_13z ? celloutsig_0_12z : _00_);
  assign celloutsig_0_15z = ~_01_;
  assign celloutsig_0_19z = ~_02_;
  assign celloutsig_0_2z = ~in_data[59];
  assign celloutsig_0_0z = in_data[54:43] + in_data[43:32];
  assign celloutsig_0_49z = { celloutsig_0_20z[5:3], celloutsig_0_2z } + celloutsig_0_11z[8:5];
  assign celloutsig_1_10z = in_data[126:121] + celloutsig_1_5z[22:17];
  assign celloutsig_0_27z = { in_data[51:42], celloutsig_0_24z } + { celloutsig_0_10z[1], celloutsig_0_25z, celloutsig_0_14z };
  reg [3:0] _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 4'h0;
    else _14_ <= { in_data[52:50], celloutsig_0_2z };
  assign { _02_, _00_, _03_[1], _01_ } = _14_;
  assign celloutsig_0_25z = in_data[87:79] / { 1'h1, in_data[21:14] };
  assign celloutsig_0_8z = celloutsig_0_0z[9:1] > { in_data[45:38], celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_21z[13:7], celloutsig_0_12z, celloutsig_0_2z, _02_, _00_, _03_[1], _01_, celloutsig_0_14z } > { celloutsig_0_9z[21:12], celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:4] <= celloutsig_1_0z[3:0];
  assign celloutsig_1_19z = celloutsig_1_0z <= { celloutsig_1_13z[4:0], celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_9z[21:3], celloutsig_0_4z, celloutsig_0_5z } <= { celloutsig_0_11z[12], celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_1z[1:0], celloutsig_0_14z, celloutsig_0_15z } <= { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_0z[1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } || { celloutsig_1_0z[5:2], celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_0z[6:4], celloutsig_0_15z } || celloutsig_0_0z[5:2];
  assign celloutsig_0_13z = { celloutsig_0_11z[17:11], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z } || { celloutsig_0_11z[7:5], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_14z = in_data[20:5] || { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_1z % { 1'h1, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_47z = celloutsig_0_18z & _01_;
  assign celloutsig_1_18z = in_data[120] & in_data[178];
  assign celloutsig_0_23z = celloutsig_0_22z & celloutsig_0_12z;
  assign celloutsig_0_42z = { celloutsig_0_33z[9:3], celloutsig_0_8z, celloutsig_0_24z } <<< { celloutsig_0_35z, celloutsig_0_34z };
  assign celloutsig_1_0z = in_data[120:115] <<< in_data[109:104];
  assign celloutsig_0_50z = { celloutsig_0_20z, celloutsig_0_8z } >>> { celloutsig_0_42z[6:2], celloutsig_0_47z, celloutsig_0_8z };
  assign celloutsig_1_5z = { in_data[164:156], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } >>> { celloutsig_1_1z[5:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_1z[3:1], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, _02_, _00_, _03_[1], _01_, _02_, _00_, _03_[1], _01_, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z } >>> { celloutsig_0_0z[10:0], _02_, _00_, _03_[1], _01_, celloutsig_0_8z, celloutsig_0_15z, _02_, _00_, _03_[1], _01_, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_1z >>> in_data[91:86];
  assign celloutsig_0_11z = { celloutsig_0_1z[5], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, _02_, _00_, _03_[1], _01_ } >>> { celloutsig_0_9z[14:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[24:19] >>> in_data[43:38];
  assign celloutsig_0_21z = { celloutsig_0_9z[15:2], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_13z } >>> { celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_29z = { celloutsig_0_21z[5:1], celloutsig_0_4z } >>> { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_33z = { celloutsig_0_11z[13:10], celloutsig_0_29z } - { in_data[23:20], celloutsig_0_32z, celloutsig_0_23z };
  assign celloutsig_1_1z = { in_data[100:99], celloutsig_1_0z } - { celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_0z[1:0], celloutsig_0_4z } - celloutsig_0_0z[6:4];
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_1z } - { celloutsig_1_5z[14:12], celloutsig_1_10z };
  assign celloutsig_0_34z = celloutsig_0_25z[7:0] ^ celloutsig_0_21z[20:13];
  always_latch
    if (!clkin_data[32]) celloutsig_0_32z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_32z = celloutsig_0_20z[4:0];
  assign { _03_[3:2], _03_[0] } = { _02_, _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
