$date
	Thu Dec 14 20:29:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_moduleName $end
$var wire 8 ! out [7:0] $end
$var wire 1 " c $end
$var parameter 32 # PERIOD $end
$var reg 8 $ num1 [7:0] $end
$var reg 8 % num2 [7:0] $end
$scope module u_moduleName $end
$var wire 8 & num1 [7:0] $end
$var wire 8 ' num2 [7:0] $end
$var reg 1 " c $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b10000001 (
b11010111 '
b10101010 &
b11010111 %
b10101010 $
1"
b10000001 !
$end
#10000
