Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul  4 22:44:57 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OLED_interface_synth_control_sets_placed.rpt
| Design       : OLED_interface_synth
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              46 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |             177 |           52 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |                                          Enable Signal                                          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  JA_OBUF_BUFG[3]     | g_OLED_interface/o_READY_i_1_n_0                                                                | btnC_IBUF        |                1 |              1 |         1.00 |
| ~JA_OBUF_BUFG[3]     |                                                                                                 |                  |                1 |              1 |         1.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/o_RES_i_1_n_0                                                                  | btnC_IBUF        |                2 |              2 |         1.00 |
| ~JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC0                          | btnC_IBUF        |                1 |              2 |         2.00 |
| ~JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv_0          | btnC_IBUF        |                1 |              2 |         2.00 |
| ~JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_START_reg_0           | btnC_IBUF        |                1 |              2 |         2.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/o_VCCEN_i_1_n_0                                                                | btnC_IBUF        |                3 |              4 |         1.33 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_0              |                  |                2 |              4 |         2.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg[0][0]   | btnC_IBUF        |                1 |              4 |         4.00 |
| ~JA_OBUF_BUFG[3]     |                                                                                                 | btnC_IBUF        |                2 |              4 |         2.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/s_DATA[16]_i_1_n_0                                                             | btnC_IBUF        |                1 |              6 |         6.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/s_DATA[39]_i_1_n_0                                                             | btnC_IBUF        |                1 |              6 |         6.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/s_BACKGROUND_COLOR_reg[7]_i_1_n_0                                              | btnC_IBUF        |                2 |              8 |         4.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg[1][0]   | btnC_IBUF        |                2 |              8 |         4.00 |
|  JA_OBUF_BUFG[3]     |                                                                                                 | btnC_IBUF        |                4 |              9 |         2.25 |
| ~JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg                      | btnC_IBUF        |                3 |             11 |         3.67 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg[2]_i_1_n_0   | btnC_IBUF        |                3 |             12 |         4.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg[0]_0[0] | btnC_IBUF        |                4 |             12 |         3.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/s_count_reg[31]_i_1_n_0                                                        | btnC_IBUF        |               12 |             32 |         2.67 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/E[0]                    | btnC_IBUF        |                9 |             32 |         3.56 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/E[0]                           | btnC_IBUF        |                5 |             33 |         6.60 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                 | btnC_IBUF        |                9 |             33 |         3.67 |
+----------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


