Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,3380
design__instance__area,47528.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0020619258284568787
power__switching__total,0.001426921458914876
power__leakage__total,0.000001232398290085257
power__total,0.0034900796599686146
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2738727100400469
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26748992666865695
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0987965848206529
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.049560135176318
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098797
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.758278
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3101450573036079
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2951170780172615
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5888140142124094
timing__setup__ws__corner:nom_slow_1p08V_125C,11.684692655286065
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.588814
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.591015
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28949685135190195
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2786864429219339
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27887137832749115
timing__setup__ws__corner:nom_typ_1p20V_25C,13.183998266275676
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.278871
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.209746
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2738727100400469
clock__skew__worst_setup,0.26748992666865695
timing__hold__ws,0.0987965848206529
timing__setup__ws,11.684692655286065
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098797
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.591015
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3380
design__instance__area__stdcell,47528.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.790697
design__instance__utilization__stdcell,0.790697
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:inverter,89
design__instance__area__class:inverter,493.517
design__instance__count__class:sequential_cell,297
design__instance__area__class:sequential_cell,14010.8
design__instance__count__class:multi_input_combinational_cell,2358
design__instance__area__class:multi_input_combinational_cell,24031.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,575
design__instance__area__class:timing_repair_buffer,8467.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,75614.2
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,58.0608
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,421
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
design__instance__area__class:antenna_cell,21.7728
route__net,3683
route__net__special,2
route__drc_errors__iter:0,1513
route__wirelength__iter:0,81277
route__drc_errors__iter:1,741
route__wirelength__iter:1,80498
route__drc_errors__iter:2,786
route__wirelength__iter:2,80223
route__drc_errors__iter:3,168
route__wirelength__iter:3,79736
route__drc_errors__iter:4,19
route__wirelength__iter:4,79735
route__drc_errors__iter:5,5
route__wirelength__iter:5,79731
route__drc_errors__iter:6,0
route__wirelength__iter:6,79731
route__drc_errors,0
route__wirelength,79731
route__vias,20560
route__vias__singlecut,20560
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,385.905
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,269
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,269
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,269
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,269
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000575736
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000719731
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000213018
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000719731
design_powergrid__voltage__worst,0.0000719731
design_powergrid__voltage__worst__net:VPWR,1.19994
design_powergrid__drop__worst,0.0000719731
design_powergrid__drop__worst__net:VPWR,0.0000575736
design_powergrid__voltage__worst__net:VGND,0.0000719731
design_powergrid__drop__worst__net:VGND,0.0000719731
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000021800000000000001342849442753646371784270741045475006103515625
ir__drop__worst,0.0000575999999999999973934912411710485002913628704845905303955078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
