Analysis & Synthesis report for skeleton
Mon Apr 14 14:00:08 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated
 14. Source assignments for pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated
 15. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jmux
 17. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jal_jrmux
 18. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:brmux
 19. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:stalArmux
 20. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:stalBrmux
 21. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:pcmux
 22. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jumprmux
 23. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:insmux
 24. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Dec2:decodeRtRd
 25. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Mux2b:muxRtRd
 26. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d0
 27. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d1
 28. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val
 29. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d|Dec:d0
 30. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d|Dec:d1
 31. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m1
 32. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m2
 33. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m3
 34. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m4
 35. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m5
 36. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m6
 37. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m7
 38. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m8
 39. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val
 40. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d|Dec:d0
 41. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d|Dec:d1
 42. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m1
 43. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m2
 44. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m3
 45. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m4
 46. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m5
 47. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m6
 48. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m7
 49. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m8
 50. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Mux2bin:FDdAmux
 51. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Mux2bin:FDdBmux
 52. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg
 53. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1
 54. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2
 55. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg
 56. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg
 57. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc|Dec:d0
 58. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc|Dec:d1
 59. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs2Sel
 60. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:dataBMux
 61. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:aluCtrlMux
 62. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1|Dec:d0
 63. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1|Dec:d1
 64. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs1Sel
 65. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Dec2:d1
 66. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d01
 67. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d02
 68. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d03
 69. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d04
 70. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d05
 71. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d1
 72. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m1
 73. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d2
 74. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m2
 75. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d3
 76. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m3
 77. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d4
 78. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m4
 79. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d5
 80. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m5
 81. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d01
 82. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d02
 83. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d03
 84. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d04
 85. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d05
 86. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d1
 87. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m1
 88. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d2
 89. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m2
 90. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d3
 91. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m3
 92. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d4
 93. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m4
 94. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d5
 95. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m5
 96. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m
 97. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m|Mux3:ma
 98. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m|Mux3:mb
 99. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx
100. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2b:jaljrMux
101. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:mulALuMux1
102. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:mulALuMux2
103. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component
104. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component
105. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|memory:memoryStageMod|Mux2bin:dmemDataSel
106. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1
108. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:dataWBackMux
109. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxDataWreg
110. Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxWreg
111. altsyncram Parameter Settings by Entity Instance
112. lpm_mult Parameter Settings by Entity Instance
113. Port Connectivity Checks: "pipeProcessor:myProcessor|my_dff:stBff"
114. Port Connectivity Checks: "pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2"
115. Port Connectivity Checks: "pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1"
116. Port Connectivity Checks: "pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3"
117. Port Connectivity Checks: "pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1"
118. Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3"
119. Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3"
120. Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA"
121. Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA"
122. Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA"
123. Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA"
124. Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA"
125. Port Connectivity Checks: "pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxWreg"
126. Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1"
127. Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:m2RegMemInFF1"
128. Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:WrMemInFF1"
129. Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1"
130. Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg"
131. Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem"
132. Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:jalMemFF1"
133. Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1"
134. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1"
135. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1"
136. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd"
137. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx"
138. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub"
139. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add"
140. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1"
141. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:aluCtrlMux"
142. Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod"
143. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc"
144. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg"
145. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg"
146. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2"
147. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1"
148. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg"
149. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0"
150. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1"
151. Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod"
152. Port Connectivity Checks: "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2"
153. Port Connectivity Checks: "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd"
154. Port Connectivity Checks: "pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem"
155. Port Connectivity Checks: "pipeProcessor:myProcessor"
156. Analysis & Synthesis Messages
157. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 14 14:00:08 2014        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; skeleton                                     ;
; Top-level Entity Name              ; TQ4_hw6                                      ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 5,200                                        ;
;     Total combinational functions  ; 4,006                                        ;
;     Dedicated logic registers      ; 1,499                                        ;
; Total registers                    ; 1499                                         ;
; Total pins                         ; 49                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 262,144                                      ;
; Embedded Multiplier 9-bit elements ; 2                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; TQ4_hw6            ; skeleton           ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                        ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------+
; lpm_mult1.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_mult1.v                ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/imem.v                     ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/imem.mif                   ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/dmem.v                     ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/dmem.mif                   ;
; regFile.v                        ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v                  ;
; ALU.v                            ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v                      ;
; multDiv.v                        ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v                  ;
; fetch.v                          ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/fetch.v                    ;
; decode.v                         ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/decode.v                   ;
; execute.v                        ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v                  ;
; memory.v                         ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/memory.v                   ;
; write_back.v                     ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/write_back.v               ;
; pipeProcessor.v                  ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v            ;
; bypassCtrl.v                     ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/bypassCtrl.v               ;
; ldStall.v                        ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ldStall.v                  ;
; TQ4_hw6.v                        ; yes             ; User Verilog HDL File            ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v                  ;
; lpm_divide0.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_divide0.v              ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                      ;
; db/altsyncram_7h81.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/altsyncram_7h81.tdf     ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf                      ;
; db/lpm_divide_66s.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/lpm_divide_66s.tdf      ;
; db/sign_div_unsign_59h.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/sign_div_unsign_59h.tdf ;
; db/alt_u_div_o5f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/alt_u_div_o5f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/add_sub_mkc.tdf         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf                        ;
; db/mult_34n.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/mult_34n.tdf            ;
; db/altsyncram_vqc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/altsyncram_vqc1.tdf     ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 5,200  ;
;                                             ;        ;
; Total combinational functions               ; 4006   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 2424   ;
;     -- 3 input functions                    ; 1294   ;
;     -- <=2 input functions                  ; 288    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 3557   ;
;     -- arithmetic mode                      ; 449    ;
;                                             ;        ;
; Total registers                             ; 1499   ;
;     -- Dedicated logic registers            ; 1499   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 49     ;
; Total memory bits                           ; 262144 ;
; Embedded Multiplier 9-bit elements          ; 2      ;
; Maximum fan-out node                        ; clock  ;
; Maximum fan-out                             ; 1563   ;
; Total fan-out                               ; 20679  ;
; Average fan-out                             ; 3.68   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TQ4_hw6                                        ; 4006 (0)          ; 1499 (0)     ; 262144      ; 2            ; 0       ; 1         ; 49   ; 0            ; |TQ4_hw6                                                                                                                                                                                                               ; work         ;
;    |pipeProcessor:myProcessor|                  ; 4006 (0)          ; 1499 (0)     ; 262144      ; 2            ; 0       ; 1         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor                                                                                                                                                                                     ;              ;
;       |bypassCtrl:byProcCtrl|                   ; 87 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl                                                                                                                                                               ; work         ;
;          |CLA:subACLA3|                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3                                                                                                                                                  ; work         ;
;             |CLA8:b1|                           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1                                                                                                                                          ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[0].f                                                                                                                   ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[1].f                                                                                                                   ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[3].f                                                                                                                   ; work         ;
;          |CLA:subB2CLA|                         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA                                                                                                                                                  ; work         ;
;             |CLA8:b1|                           ; 15 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1                                                                                                                                          ; work         ;
;                |fullAdder:myblock[2].f|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[2].f                                                                                                                   ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[3].f                                                                                                                   ; work         ;
;                |fullAdder:myblock[4].f|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[4].f                                                                                                                   ; work         ;
;             |propGen8:pg1|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1                                                                                                                                     ; work         ;
;                |propGen:curblock[2].pcur|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[2].pcur                                                                                                            ; work         ;
;          |CLA:subBCLA3|                         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3                                                                                                                                                  ; work         ;
;             |CLA8:b1|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1                                                                                                                                          ; work         ;
;          |CLA:subBCLA|                          ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA                                                                                                                                                   ;              ;
;             |CLA8:b1|                           ; 7 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1                                                                                                                                           ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[2].f                                                                                                                    ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[4].f                                                                                                                    ; work         ;
;          |CLA:subCCLA|                          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA                                                                                                                                                   ; work         ;
;             |CLA8:b1|                           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1                                                                                                                                           ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[0].f                                                                                                                    ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[1].f                                                                                                                    ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[3].f                                                                                                                    ; work         ;
;       |decode:decodeStageMod|                   ; 1604 (111)        ; 1157 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod                                                                                                                                                               ; work         ;
;          |Dec5to32:decInstruc|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc                                                                                                                                           ; work         ;
;          |Mux2b:muxRtRd|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Mux2b:muxRtRd                                                                                                                                                 ; work         ;
;          |my_dff:aluS1ff|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:aluS1ff                                                                                                                                                ; work         ;
;          |my_dff:br1ff|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:br1ff                                                                                                                                                  ; work         ;
;          |my_dff:br2ff|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:br2ff                                                                                                                                                  ; work         ;
;          |my_dff:jal1ff|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:jal1ff                                                                                                                                                 ; work         ;
;          |my_dff:jr1ff|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:jr1ff                                                                                                                                                  ; work         ;
;          |my_dff:jreg1ff|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:jreg1ff                                                                                                                                                ; work         ;
;          |my_dff:loadDCFF|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:loadDCFF                                                                                                                                               ; work         ;
;          |my_dff:memW1ff|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:memW1ff                                                                                                                                                ; work         ;
;          |my_dff:regW1ff|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:regW1ff                                                                                                                                                ; work         ;
;          |my_dff:storeDCFF|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:storeDCFF                                                                                                                                              ; work         ;
;          |regFile:decodeStage|                  ; 1454 (37)         ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage                                                                                                                                           ; work         ;
;             |Dec5to32:dec1|                     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1                                                                                                                             ; work         ;
;                |Dec:d1|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d1                                                                                                                      ; work         ;
;             |Mux32to1:rs1val|                   ; 707 (671)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val                                                                                                                           ; work         ;
;                |Dec5to32:d|                     ; 35 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d                                                                                                                ; work         ;
;                   |Dec:d0|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d|Dec:d0                                                                                                         ; work         ;
;                |Mux4b:m8|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m8                                                                                                                  ; work         ;
;             |Mux32to1:rs2val|                   ; 707 (660)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val                                                                                                                           ; work         ;
;                |Dec5to32:d|                     ; 35 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d                                                                                                                ; work         ;
;                   |Dec:d0|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d|Dec:d0                                                                                                         ; work         ;
;                |Mux4b:m8|                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m8                                                                                                                  ; work         ;
;             |register:reg10|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg11|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg12|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg13|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg14|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg15|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg16|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg17|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg18|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg19|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg1|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;             |register:reg20|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg21|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg22|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg23|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg24|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg25|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg26|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg27|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg28|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg29|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg2|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;             |register:reg30|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg31|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31                                                                                                                            ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[0].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[10].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[11].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[12].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[13].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[14].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[15].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[16].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[17].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[18].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[19].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[1].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[20].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[21].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[22].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[23].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[24].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[25].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[26].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[27].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[28].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[29].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[2].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[30].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[31].dFF                                                                                                     ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[3].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[4].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[5].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[6].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[7].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[8].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[9].dFF                                                                                                      ; work         ;
;             |register:reg3|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;             |register:reg4|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;             |register:reg5|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;             |register:reg6|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;             |register:reg7|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;             |register:reg8|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;             |register:reg9|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9                                                                                                                             ; work         ;
;                |my_dff:myblock[0].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[0].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[10].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[10].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[11].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[11].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[12].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[12].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[13].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[13].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[14].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[14].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[15].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[15].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[16].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[16].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[17].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[17].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[18].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[18].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[19].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[19].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[1].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[1].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[20].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[20].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[21].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[21].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[22].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[22].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[23].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[23].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[24].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[24].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[25].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[25].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[26].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[26].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[27].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[27].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[28].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[28].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[29].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[29].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[2].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[2].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[30].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[30].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[31].dFF|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[31].dFF                                                                                                      ; work         ;
;                |my_dff:myblock[3].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[3].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[4].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[4].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[5].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[5].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[6].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[6].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[7].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[7].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[8].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[8].dFF                                                                                                       ; work         ;
;                |my_dff:myblock[9].dFF|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[9].dFF                                                                                                       ; work         ;
;          |register2:alureg|                     ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg                                                                                                                                              ; work         ;
;             |my_dff:myblock[0].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[0].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[1].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[1].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[2].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[2].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[3].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[3].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[4].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[4].dFF16                                                                                                                      ; work         ;
;          |register2:rdreg1|                     ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1                                                                                                                                              ; work         ;
;             |my_dff:myblock[0].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[0].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[1].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[1].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[2].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[2].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[3].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[3].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[4].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[4].dFF16                                                                                                                      ; work         ;
;          |register2:rdreg2|                     ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2                                                                                                                                              ; work         ;
;             |my_dff:myblock[0].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[0].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[1].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[1].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[2].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[2].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[3].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[3].dFF16                                                                                                                      ; work         ;
;             |my_dff:myblock[4].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[4].dFF16                                                                                                                      ; work         ;
;          |register2:rdreg|                      ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg                                                                                                                                               ; work         ;
;             |my_dff:myblock[0].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[0].dFF16                                                                                                                       ; work         ;
;             |my_dff:myblock[1].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[1].dFF16                                                                                                                       ; work         ;
;             |my_dff:myblock[2].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[2].dFF16                                                                                                                       ; work         ;
;             |my_dff:myblock[3].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[3].dFF16                                                                                                                       ; work         ;
;             |my_dff:myblock[4].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[4].dFF16                                                                                                                       ; work         ;
;          |register2:shiftamtreg|                ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg                                                                                                                                         ; work         ;
;             |my_dff:myblock[0].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[0].dFF16                                                                                                                 ; work         ;
;             |my_dff:myblock[1].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[1].dFF16                                                                                                                 ; work         ;
;             |my_dff:myblock[2].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[2].dFF16                                                                                                                 ; work         ;
;             |my_dff:myblock[3].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[3].dFF16                                                                                                                 ; work         ;
;             |my_dff:myblock[4].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[4].dFF16                                                                                                                 ; work         ;
;          |register:dataAReg|                    ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg                                                                                                                                             ; work         ;
;             |my_dff:myblock[0].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[0].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[10].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[10].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[11].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[11].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[12].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[12].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[13].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[13].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[14].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[14].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[15].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[15].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[16].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[16].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[17].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[17].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[18].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[18].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[19].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[19].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[1].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[1].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[20].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[20].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[21].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[21].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[22].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[22].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[23].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[23].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[24].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[24].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[25].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[25].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[26].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[26].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[27].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[27].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[28].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[28].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[29].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[29].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[2].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[2].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[30].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[30].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[31].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[31].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[3].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[3].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[4].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[4].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[5].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[5].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[6].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[6].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[7].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[7].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[8].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[8].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[9].dFF|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[9].dFF                                                                                                                       ; work         ;
;          |register:dataBReg|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg                                                                                                                                             ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[0].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[10].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[11].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[12].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[13].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[14].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[15].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[16].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[17].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[18].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[19].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[1].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[20].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[21].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[22].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[23].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[24].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[25].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[26].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[27].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[28].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[29].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[2].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[30].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[31].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[3].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[4].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[5].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[6].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[7].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[8].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[9].dFF                                                                                                                       ; work         ;
;          |register:immediateReg|                ; 0 (0)             ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg                                                                                                                                         ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[0].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[10].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[11].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[12].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[13].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[14].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[15].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[1].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[2].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[3].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[4].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[5].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[6].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[7].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[8].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[9].dFF                                                                                                                   ; work         ;
;          |register:jumpDecReg|                  ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg                                                                                                                                           ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[0].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[12].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[13].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[14].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[15].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[16].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[17].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[18].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[19].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[1].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[20].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[21].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[22].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[23].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[24].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[25].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[26].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[27].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[28].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[29].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[30].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[31].dFF                                                                                                                    ; work         ;
;          |register:pcdecReg|                    ; 0 (0)             ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg                                                                                                                                             ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[0].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[10].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[11].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[12].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[13].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[14].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[15].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[16].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[17].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[18].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[19].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[1].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[20].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[21].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[22].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[23].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[24].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[25].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[26].dFF                                                                                                                      ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[2].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[3].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[4].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[5].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[6].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[7].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[8].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[9].dFF                                                                                                                       ; work         ;
;       |execute:executeStageMod|                 ; 1996 (1)          ; 142 (0)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod                                                                                                                                                             ; work         ;
;          |ALU:execALU|                          ; 642 (11)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU                                                                                                                                                 ; work         ;
;             |CLA:add|                           ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add                                                                                                                                         ; work         ;
;                |CLA8:b1|                        ; 18 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1                                                                                                                                 ; work         ;
;                   |fullAdder:myblock[3].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[3].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[5].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[5].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[7].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[7].f                                                                                                          ; work         ;
;                |CLA8:b2|                        ; 20 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2                                                                                                                                 ; work         ;
;                   |fullAdder:myblock[0].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[0].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[7].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[7].f                                                                                                          ; work         ;
;                |CLA8:b3|                        ; 20 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3                                                                                                                                 ; work         ;
;                   |fullAdder:myblock[1].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[1].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[7].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[7].f                                                                                                          ; work         ;
;                |CLA8:b4|                        ; 19 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4                                                                                                                                 ; work         ;
;                   |fullAdder:myblock[3].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[3].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[7].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[7].f                                                                                                          ;              ;
;                |LCU:look|                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|LCU:look                                                                                                                                ; work         ;
;                |propGen8:pg1|                   ; 11 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1                                                                                                                            ; work         ;
;                   |propGen:curblock[6].pcur|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[6].pcur                                                                                                   ; work         ;
;                |propGen8:pg2|                   ; 8 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2                                                                                                                            ; work         ;
;                   |propGen:curblock[6].pcur|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[6].pcur                                                                                                   ; work         ;
;                |propGen8:pg3|                   ; 7 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3                                                                                                                            ; work         ;
;                   |propGen:curblock[6].pcur|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[6].pcur                                                                                                   ; work         ;
;             |CLA:sub|                           ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub                                                                                                                                         ; work         ;
;                |CLA8:b1|                        ; 11 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1                                                                                                                                 ; work         ;
;                   |fullAdder:myblock[2].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[2].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[3].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[3].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[4].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[4].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[5].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[5].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[6].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[6].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[7].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[7].f                                                                                                          ;              ;
;                |CLA8:b2|                        ; 14 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2                                                                                                                                 ; work         ;
;                   |fullAdder:myblock[0].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[0].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[1].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[1].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[2].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[2].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[3].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[3].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[4].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[4].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[5].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[5].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[6].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[6].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[7].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[7].f                                                                                                          ; work         ;
;                |CLA8:b3|                        ; 14 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3                                                                                                                                 ; work         ;
;                   |fullAdder:myblock[0].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[0].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[1].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[1].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[2].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[2].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[3].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[3].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[4].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[4].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[5].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[5].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[6].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[6].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[7].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[7].f                                                                                                          ; work         ;
;                |CLA8:b4|                        ; 14 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4                                                                                                                                 ; work         ;
;                   |fullAdder:myblock[0].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[0].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[1].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[1].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[2].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[2].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[3].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[3].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[4].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[4].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[5].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[5].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[6].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[6].f                                                                                                          ; work         ;
;                   |fullAdder:myblock[7].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[7].f                                                                                                          ; work         ;
;                |LCU:look|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|LCU:look                                                                                                                                ; work         ;
;                |propGen8:pg1|                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1                                                                                                                            ; work         ;
;             |Dec2:d1|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Dec2:d1                                                                                                                                         ; work         ;
;             |Mux6:m|                            ; 250 (222)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m                                                                                                                                          ; work         ;
;                |Mux3:ma|                        ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m|Mux3:ma                                                                                                                                  ; work         ;
;             |bitwise:b1|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|bitwise:b1                                                                                                                                      ; work         ;
;             |sll:s1|                            ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1                                                                                                                                          ; work         ;
;                |Mux2b:m1|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m1                                                                                                                                 ; work         ;
;                |Mux2b:m2|                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m2                                                                                                                                 ; work         ;
;                |Mux2b:m3|                       ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m3                                                                                                                                 ; work         ;
;                |Mux2b:m4|                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m4                                                                                                                                 ; work         ;
;                |Mux2b:m5|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m5                                                                                                                                 ; work         ;
;             |sra:s2|                            ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2                                                                                                                                          ; work         ;
;                |Mux2b:m1|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m1                                                                                                                                 ; work         ;
;                |Mux2b:m2|                       ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m2                                                                                                                                 ; work         ;
;                |Mux2b:m3|                       ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m3                                                                                                                                 ; work         ;
;                |Mux2b:m4|                       ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m4                                                                                                                                 ; work         ;
;                |Mux2b:m5|                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m5                                                                                                                                 ; work         ;
;          |CLA:branchadd|                        ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd                                                                                                                                               ; work         ;
;             |CLA8:b1|                           ; 23 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1                                                                                                                                       ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[0].f                                                                                                                ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[1].f                                                                                                                ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[2].f                                                                                                                ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[3].f                                                                                                                ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[4].f                                                                                                                ; work         ;
;                |fullAdder:myblock[5].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[5].f                                                                                                                ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[6].f                                                                                                                ; work         ;
;                |fullAdder:myblock[7].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[7].f                                                                                                                ; work         ;
;             |CLA8:b2|                           ; 25 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2                                                                                                                                       ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[0].f                                                                                                                ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[1].f                                                                                                                ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[2].f                                                                                                                ; work         ;
;                |fullAdder:myblock[3].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[3].f                                                                                                                ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[4].f                                                                                                                ; work         ;
;                |fullAdder:myblock[5].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[5].f                                                                                                                ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[6].f                                                                                                                ; work         ;
;                |fullAdder:myblock[7].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[7].f                                                                                                                ; work         ;
;             |CLA8:b3|                           ; 17 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3                                                                                                                                       ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[0].f                                                                                                                ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[1].f                                                                                                                ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[2].f                                                                                                                ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[3].f                                                                                                                ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[4].f                                                                                                                ; work         ;
;                |fullAdder:myblock[5].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[5].f                                                                                                                ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[6].f                                                                                                                ; work         ;
;                |fullAdder:myblock[7].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[7].f                                                                                                                ; work         ;
;             |CLA8:b4|                           ; 18 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4                                                                                                                                       ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[0].f                                                                                                                ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[1].f                                                                                                                ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[2].f                                                                                                                ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[3].f                                                                                                                ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[4].f                                                                                                                ; work         ;
;                |fullAdder:myblock[5].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[5].f                                                                                                                ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[6].f                                                                                                                ; work         ;
;                |fullAdder:myblock[7].f|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[7].f                                                                                                                ; work         ;
;             |LCU:look|                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|LCU:look                                                                                                                                      ; work         ;
;             |propGen8:pg1|                      ; 11 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1                                                                                                                                  ; work         ;
;                |propGen:curblock[2].pcur|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[2].pcur                                                                                                         ; work         ;
;                |propGen:curblock[3].pcur|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[3].pcur                                                                                                         ; work         ;
;                |propGen:curblock[4].pcur|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[4].pcur                                                                                                         ; work         ;
;             |propGen8:pg2|                      ; 12 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2                                                                                                                                  ; work         ;
;                |propGen:curblock[1].pcur|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[1].pcur                                                                                                         ; work         ;
;                |propGen:curblock[2].pcur|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[2].pcur                                                                                                         ; work         ;
;                |propGen:curblock[3].pcur|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[3].pcur                                                                                                         ; work         ;
;                |propGen:curblock[4].pcur|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[4].pcur                                                                                                         ; work         ;
;             |propGen8:pg3|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3                                                                                                                                  ; work         ;
;          |Dec5to32:ALUOpdec1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1                                                                                                                                          ; work         ;
;          |Mux2b:jaljrMux|                       ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux2b:jaljrMux                                                                                                                                              ; work         ;
;          |Mux2bin:dataBMux|                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:dataBMux                                                                                                                                            ; work         ;
;          |Mux2bin:mulALuMux2|                   ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:mulALuMux2                                                                                                                                          ; work         ;
;          |Mux3:rs1Sel|                          ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs1Sel                                                                                                                                                 ; work         ;
;          |Mux3:rs2Sel|                          ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs2Sel                                                                                                                                                 ; work         ;
;          |lpm_divide0:dividLPM1|                ; 962 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1                                                                                                                                       ; work         ;
;             |lpm_divide:lpm_divide_component|   ; 962 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component                                                                                                       ; work         ;
;                |lpm_divide_66s:auto_generated|  ; 962 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated                                                                         ; work         ;
;                   |sign_div_unsign_59h:divider| ; 962 (124)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider                                             ; work         ;
;                      |alt_u_div_o5f:divider|    ; 838 (837)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider|alt_u_div_o5f:divider                       ; work         ;
;                         |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider|alt_u_div_o5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;          |lpm_mult1:mulLPM1|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1                                                                                                                                           ; work         ;
;             |lpm_mult:lpm_mult_component|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component                                                                                                               ; work         ;
;                |mult_34n:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component|mult_34n:auto_generated                                                                                       ; work         ;
;          |my_dff:jalExFF|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:jalExFF                                                                                                                                              ; work         ;
;          |my_dff:loadEXFF|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:loadEXFF                                                                                                                                             ; work         ;
;          |my_dff:lthOutExFF|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:lthOutExFF                                                                                                                                           ; work         ;
;          |my_dff:m2RegExFF|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:m2RegExFF                                                                                                                                            ; work         ;
;          |my_dff:memWrExFF|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:memWrExFF                                                                                                                                            ; work         ;
;          |my_dff:neOutExFF|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:neOutExFF                                                                                                                                            ; work         ;
;          |my_dff:regBrExFF2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:regBrExFF2                                                                                                                                           ; work         ;
;          |my_dff:regBrExFF|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:regBrExFF                                                                                                                                            ; work         ;
;          |my_dff:regWrExFF|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:regWrExFF                                                                                                                                            ; work         ;
;          |register2:rdregEx|                    ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx                                                                                                                                           ; work         ;
;             |my_dff:myblock[0].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[0].dFF16                                                                                                                   ; work         ;
;             |my_dff:myblock[1].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[1].dFF16                                                                                                                   ; work         ;
;             |my_dff:myblock[2].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[2].dFF16                                                                                                                   ; work         ;
;             |my_dff:myblock[3].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[3].dFF16                                                                                                                   ; work         ;
;             |my_dff:myblock[4].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[4].dFF16                                                                                                                   ; work         ;
;          |register:RData2Reg|                   ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg                                                                                                                                          ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[0].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[10].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[11].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[12].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[13].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[14].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[15].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[16].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[17].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[18].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[19].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[1].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[20].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[21].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[22].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[23].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[24].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[25].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[26].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[27].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[28].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[29].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[2].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[30].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[31].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[3].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[4].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[5].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[6].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[7].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[8].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[9].dFF                                                                                                                    ; work         ;
;          |register:branchValExReg|              ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg                                                                                                                                     ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[0].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[10].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[11].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[12].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[13].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[14].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[15].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[16].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[17].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[18].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[19].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[1].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[20].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[21].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[22].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[23].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[24].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[25].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[26].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[27].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[28].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[29].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[2].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[30].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[31].dFF                                                                                                              ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[3].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[4].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[5].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[6].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[7].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[8].dFF                                                                                                               ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[9].dFF                                                                                                               ; work         ;
;          |register:execALUReg|                  ; 1 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg                                                                                                                                         ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[0].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[10].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[11].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[12].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[13].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[14].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[15].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[16].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[17].dFF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[17].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[18].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[19].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[1].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[20].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[21].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[22].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[23].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[24].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[25].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[26].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[27].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[28].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[29].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[2].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[30].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[31].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[3].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[4].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[5].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[6].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[7].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[8].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[9].dFF                                                                                                                   ; work         ;
;          |register:pcExoutReg|                  ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg                                                                                                                                         ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[0].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[10].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[11].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[12].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[13].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[14].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[15].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[16].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[17].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[18].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[19].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[1].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[20].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[21].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[22].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[23].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[24].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[25].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[26].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[27].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[28].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[29].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[2].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[30].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[31].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[3].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[4].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[5].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[6].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[7].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[8].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[9].dFF                                                                                                                   ; work         ;
;       |fetch:fetchStageMod|                     ; 238 (4)           ; 96 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod                                                                                                                                                                 ;              ;
;          |CLA:pcadd|                            ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd                                                                                                                                                       ;              ;
;             |CLA8:b1|                           ; 8 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1                                                                                                                                               ;              ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[1].f                                                                                                                        ;              ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[2].f                                                                                                                        ;              ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[3].f                                                                                                                        ;              ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[4].f                                                                                                                        ;              ;
;                |fullAdder:myblock[5].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[5].f                                                                                                                        ;              ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[6].f                                                                                                                        ;              ;
;                |fullAdder:myblock[7].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[7].f                                                                                                                        ;              ;
;             |CLA8:b2|                           ; 10 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2                                                                                                                                               ;              ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[0].f                                                                                                                        ;              ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[1].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[2].f                                                                                                                        ;              ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[3].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[4].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[5].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[5].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[6].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[7].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[7].f                                                                                                                        ; work         ;
;             |CLA8:b3|                           ; 10 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3                                                                                                                                               ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[0].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[1].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[2].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[3].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[4].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[5].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[5].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[6].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[7].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[7].f                                                                                                                        ; work         ;
;             |CLA8:b4|                           ; 10 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4                                                                                                                                               ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[0].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[1].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[2].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[3].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[4].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[6].f                                                                                                                        ; work         ;
;                |fullAdder:myblock[7].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[7].f                                                                                                                        ; work         ;
;             |LCU:look|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|LCU:look                                                                                                                                              ;              ;
;             |propGen8:pg1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1                                                                                                                                          ;              ;
;          |CLA:pcsub2|                           ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2                                                                                                                                                      ; work         ;
;             |CLA8:b1|                           ; 5 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1                                                                                                                                              ;              ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[2].f                                                                                                                       ;              ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[3].f                                                                                                                       ;              ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[6].f                                                                                                                       ;              ;
;                |fullAdder:myblock[7].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[7].f                                                                                                                       ; work         ;
;             |CLA8:b2|                           ; 6 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2                                                                                                                                              ;              ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[1].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[2].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[4].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[5].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[5].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[7].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[7].f                                                                                                                       ; work         ;
;             |CLA8:b3|                           ; 5 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3                                                                                                                                              ; work         ;
;                |fullAdder:myblock[0].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[0].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[2].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[2].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[3].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[6].f                                                                                                                       ; work         ;
;             |CLA8:b4|                           ; 7 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4                                                                                                                                              ; work         ;
;                |fullAdder:myblock[1].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[1].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[3].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[3].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[4].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[4].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[6].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[6].f                                                                                                                       ; work         ;
;                |fullAdder:myblock[7].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[7].f                                                                                                                       ; work         ;
;             |LCU:look|                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|LCU:look                                                                                                                                             ;              ;
;          |Mux2bin:insmux|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:insmux                                                                                                                                                  ; work         ;
;          |Mux2bin:jal_jrmux|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jal_jrmux                                                                                                                                               ;              ;
;          |Mux2bin:jumprmux|                     ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jumprmux                                                                                                                                                ; work         ;
;          |Mux2bin:pcmux|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:pcmux                                                                                                                                                   ; work         ;
;          |Mux2bin:stalBrmux|                    ; 91 (91)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:stalBrmux                                                                                                                                               ;              ;
;          |imem:insmem|                          ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem                                                                                                                                                     ;              ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component                                                                                                                     ;              ;
;                |altsyncram_7h81:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated                                                                                      ;              ;
;          |register:insoutReg|                   ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg                                                                                                                                              ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[0].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[10].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[11].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[12].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[13].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[14].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[15].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[16].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[17].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[18].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[19].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[1].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[20].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[21].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[22].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[23].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[24].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[25].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[26].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[27].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[28].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[29].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[2].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[30].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[31].dFF                                                                                                                       ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[3].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[4].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[5].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[6].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[7].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[8].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[9].dFF                                                                                                                        ; work         ;
;          |register:joutReg|                     ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg                                                                                                                                                ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[27].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[28].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[29].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[30].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[31].dFF                                                                                                                         ; work         ;
;          |register:pcReg|                       ; 7 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg                                                                                                                                                  ;              ;
;             |my_dff:myblock[0].dFF|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[0].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[10].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[11].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[12].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[13].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[14].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[15].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[16].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[17].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[18].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[19].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[1].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[20].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[21].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[22].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[23].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[24].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[25].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[26].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[27].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[28].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[29].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[2].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[30].dFF|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[30].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[31].dFF                                                                                                                           ;              ;
;             |my_dff:myblock[3].dFF|             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[3].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[4].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[5].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[6].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[7].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[8].dFF                                                                                                                            ;              ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[9].dFF                                                                                                                            ;              ;
;          |register:pcoutReg|                    ; 0 (0)             ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg                                                                                                                                               ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[0].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[10].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[11].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[12].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[13].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[14].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[15].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[16].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[17].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[18].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[19].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[1].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[20].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[21].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[22].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[23].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[24].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[25].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[26].dFF                                                                                                                        ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[2].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[3].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[4].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[5].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[6].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[7].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[8].dFF                                                                                                                         ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[9].dFF                                                                                                                         ; work         ;
;       |ldStall:ldStall1|                        ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1                                                                                                                                                                    ; work         ;
;       |memory:memoryStageMod|                   ; 33 (1)            ; 104 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod                                                                                                                                                               ; work         ;
;          |Mux2bin:dmemDataSel|                  ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|Mux2bin:dmemDataSel                                                                                                                                           ; work         ;
;          |dmem:dataMem|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem                                                                                                                                                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                |altsyncram_vqc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated                                                                                   ; work         ;
;          |my_dff:WrMemInFF1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:WrMemInFF1                                                                                                                                             ; work         ;
;          |my_dff:jalMemFF1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:jalMemFF1                                                                                                                                              ; work         ;
;          |my_dff:m2RegMemInFF1|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:m2RegMemInFF1                                                                                                                                          ; work         ;
;          |register2:rdregMemory1|               ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1                                                                                                                                        ; work         ;
;             |my_dff:myblock[0].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[0].dFF16                                                                                                                ; work         ;
;             |my_dff:myblock[1].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[1].dFF16                                                                                                                ; work         ;
;             |my_dff:myblock[2].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[2].dFF16                                                                                                                ; work         ;
;             |my_dff:myblock[3].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[3].dFF16                                                                                                                ; work         ;
;             |my_dff:myblock[4].dFF16|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[4].dFF16                                                                                                                ; work         ;
;          |register:ALUMemReg1|                  ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1                                                                                                                                           ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[0].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[10].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[11].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[12].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[13].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[14].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[15].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[16].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[17].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[18].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[19].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[1].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[20].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[21].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[22].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[23].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[24].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[25].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[26].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[27].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[28].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[29].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[2].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[30].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[31].dFF                                                                                                                    ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[3].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[4].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[5].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[6].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[7].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[8].dFF                                                                                                                     ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[9].dFF                                                                                                                     ; work         ;
;          |register:dataMemorReg|                ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg                                                                                                                                         ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[0].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[10].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[11].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[12].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[13].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[14].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[15].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[16].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[17].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[18].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[19].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[1].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[20].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[21].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[22].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[23].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[24].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[25].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[26].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[27].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[28].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[29].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[2].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[30].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[31].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[3].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[4].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[5].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[6].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[7].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[8].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[9].dFF                                                                                                                   ; work         ;
;          |register:pcMemoutReg1|                ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1                                                                                                                                         ; work         ;
;             |my_dff:myblock[0].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[0].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[10].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[10].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[11].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[11].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[12].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[12].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[13].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[13].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[14].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[14].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[15].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[15].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[16].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[16].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[17].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[17].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[18].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[18].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[19].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[19].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[1].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[1].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[20].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[20].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[21].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[21].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[22].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[22].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[23].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[23].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[24].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[24].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[25].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[25].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[26].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[26].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[27].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[27].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[28].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[28].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[29].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[29].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[2].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[2].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[30].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[30].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[31].dFF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[31].dFF                                                                                                                  ; work         ;
;             |my_dff:myblock[3].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[3].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[4].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[4].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[5].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[5].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[6].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[6].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[7].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[7].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[8].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[8].dFF                                                                                                                   ; work         ;
;             |my_dff:myblock[9].dFF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[9].dFF                                                                                                                   ; work         ;
;       |write_back:wbStageMod|                   ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|write_back:wbStageMod                                                                                                                                                               ; work         ;
;          |Mux2bin:muxDataWreg|                  ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxDataWreg                                                                                                                                           ; work         ;
;          |Mux2bin:muxWreg|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TQ4_hw6|pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxWreg                                                                                                                                               ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+
; pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ALTSYNCRAM    ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; imem.mif ;
; pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; dmem.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                              ; Reason for Removal                                                                                          ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[31].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[30].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[29].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[28].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[27].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[26].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[25].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[24].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[23].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[22].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[21].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[20].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[19].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[18].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[17].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[16].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[15].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[14].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[13].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[12].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[11].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[10].dFF|f ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[9].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[8].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[7].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[6].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[5].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[4].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[3].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[2].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[1].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[0].dFF|f  ; Stuck at GND due to stuck port clock_enable                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[16].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[17].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[18].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[19].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[20].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[21].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[22].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[23].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[24].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[25].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[26].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[27].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[28].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[29].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[30].dFF|f             ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF|f  ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[27].dFF|f                   ; Lost fanout                                                                                                 ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[28].dFF|f                   ; Lost fanout                                                                                                 ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[29].dFF|f                   ; Lost fanout                                                                                                 ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[30].dFF|f                   ; Lost fanout                                                                                                 ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[31].dFF|f                   ; Lost fanout                                                                                                 ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[31].dFF|f                 ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[31].dFF|f    ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[30].dFF|f                 ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[30].dFF|f    ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[29].dFF|f                 ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[29].dFF|f    ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[28].dFF|f                 ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[28].dFF|f    ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[27].dFF|f                 ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[27].dFF|f    ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[26].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[26].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[25].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[25].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[24].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[24].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[23].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[23].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[22].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[22].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[21].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[21].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[20].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[20].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[19].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[19].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[18].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[18].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[17].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[17].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[16].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[16].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[15].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[15].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[14].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[14].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[13].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[13].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[12].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[12].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[11].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[11].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[10].dFF|f                    ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[10].dFF|f       ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[9].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[9].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[8].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[8].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[7].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[7].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[6].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[6].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[5].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[5].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[4].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[4].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[3].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[3].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[2].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[2].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[1].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[1].dFF|f        ;
; pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[0].dFF|f                     ; Merged with pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[0].dFF|f        ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[11].dFF|f               ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[4].dFF16|f ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[10].dFF|f               ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[3].dFF16|f ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[9].dFF|f                ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[2].dFF16|f ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[8].dFF|f                ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[1].dFF16|f ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[7].dFF|f                ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[0].dFF16|f ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[6].dFF|f                ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[4].dFF16|f      ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[5].dFF|f                ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[3].dFF16|f      ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[4].dFF|f                ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[2].dFF16|f      ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[3].dFF|f                ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[1].dFF16|f      ;
; pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[2].dFF|f                ; Merged with pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[0].dFF16|f      ;
; Total Number of Removed Registers = 94                                                                     ;                                                                                                             ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1499  ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 1499  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1023  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[17].dFF|f ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[30].dFF|f          ;
; 6:1                ; 26 bits   ; 104 LEs       ; 78 LEs               ; 26 LEs                 ; Yes        ; |TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[3].dFF|f           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TQ4_hw6|pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxDataWreg|b[26]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Dec2:d1|ShiftLeft0               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m2|b[7]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc|Dec:d1|ShiftLeft0          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m3|b[3]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m4|b[30]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m5|b[0]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; imem.mif             ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_7h81      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jmux ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jal_jrmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:brmux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:stalArmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:stalBrmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:pcmux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jumprmux ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:insmux ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Dec2:decodeRtRd ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                      ;
; m              ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Mux2b:muxRtRd ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                               ;
; m              ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                               ;
; m              ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d|Dec:d0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                            ;
; m              ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d|Dec:d1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                                            ;
; m              ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m6 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m7 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m8 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d|Dec:d0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                            ;
; m              ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d|Dec:d1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                                            ;
; m              ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m6 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m7 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m8 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Mux2bin:FDdAmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Mux2bin:FDdBmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc|Dec:d0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                 ;
; m              ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc|Dec:d1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                 ;
; m              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs2Sel ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:dataBMux ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:aluCtrlMux ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1|Dec:d0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                  ;
; m              ; 4     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1|Dec:d1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                  ;
; m              ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs1Sel ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Dec2:d1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                            ;
; m              ; 6     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d01 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d02 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d03 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d04 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d05 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d01 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d02 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d03 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d04 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d05 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                    ;
; m              ; 2     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m|Mux3:ma ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m|Mux3:mb ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2b:jaljrMux ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:mulALuMux1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:mulALuMux2 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                       ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                             ;
; LPM_WIDTHD             ; 16             ; Signed Integer                                                                                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_66s ; Untyped                                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                             ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                           ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 16         ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 16         ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 32         ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                        ;
; LATENCY                                        ; 0          ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                        ;
; USE_EAB                                        ; OFF        ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_34n   ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                        ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|memory:memoryStageMod|Mux2bin:dmemDataSel ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_vqc1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:dataWBackMux ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxDataWreg ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; k              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxWreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; k              ; 5     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                            ;
; Entity Instance                           ; pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                           ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                               ;
; Entity Instance                       ; pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|my_dff:stBff"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; write_Enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; f            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2"                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1"                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA"                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxWreg" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; a1   ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1" ;
+--------------+-------+----------+---------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                       ;
+--------------+-------+----------+---------------------------------------------------------------+
; write_Enable ; Input ; Info     ; Stuck at VCC                                                  ;
+--------------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:m2RegMemInFF1" ;
+--------------+-------+----------+----------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                        ;
+--------------+-------+----------+----------------------------------------------------------------+
; write_Enable ; Input ; Info     ; Stuck at VCC                                                   ;
+--------------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:WrMemInFF1" ;
+--------------+-------+----------+-------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                     ;
+--------------+-------+----------+-------------------------------------------------------------+
; write_Enable ; Input ; Info     ; Stuck at VCC                                                ;
+--------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d            ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "d[5..5]" will be connected to GND. ;
; write_Enable ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; out          ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[5..5]" have no fanouts                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg" ;
+--------------+-------+----------+-----------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                         ;
+--------------+-------+----------+-----------------------------------------------------------------+
; write_Enable ; Input ; Info     ; Stuck at VCC                                                    ;
+--------------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem"                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:jalMemFF1" ;
+--------------+-------+----------+------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                    ;
+--------------+-------+----------+------------------------------------------------------------+
; write_Enable ; Input ; Info     ; Stuck at VCC                                               ;
+--------------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1" ;
+--------------+-------+----------+-----------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                         ;
+--------------+-------+----------+-----------------------------------------------------------------+
; write_Enable ; Input ; Info     ; Stuck at VCC                                                    ;
+--------------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1"                                                                                                                ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datab ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1"                                                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; remain        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; remain[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "d[5..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[5..5]" have no fanouts                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub"              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add"              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:aluCtrlMux" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; a1   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|execute:executeStageMod"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; storeOu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc"                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b[1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "d[5..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[5..5]" have no fanouts                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "d[5..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[5..5]" have no fanouts                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "d[5..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[5..5]" have no fanouts                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "d[5..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[5..5]" have no fanouts                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "d[5..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[5..5]" have no fanouts                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0" ;
+--------------+-------+----------+-----------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                     ;
+--------------+-------+----------+-----------------------------------------------------------------------------+
; write_Enable ; Input ; Info     ; Stuck at GND                                                                ;
+--------------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1"  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|decode:decodeStageMod"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; load ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem"                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeProcessor:myProcessor"                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_one1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC_Final    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fdCheck1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fdCheck2    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stallCheck  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 14 13:59:32 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Info: Found 1 design units, including 1 entities, in source file lpm_mult1.v
    Info: Found entity 1: lpm_mult1
Info: Found 1 design units, including 1 entities, in source file skeleton.v
    Info: Found entity 1: skeleton
Warning: Can't analyze file -- file processor.v is missing
Info: Found 1 design units, including 1 entities, in source file imem.v
    Info: Found entity 1: imem
Info: Found 1 design units, including 1 entities, in source file dmem.v
    Info: Found entity 1: dmem
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info: Found entity 1: PS2_Interface
Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info: Found entity 1: Altera_UP_PS2_Command_Out
Info: Found 1 design units, including 1 entities, in source file lcd.sv
    Info: Found entity 1: lcd
Info: Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info: Found entity 1: Hexadecimal_To_Seven_Segment
Info: Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info: Found entity 1: PS2_Controller
Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info: Found entity 1: Altera_UP_PS2_Data_In
Info: Found 7 design units, including 7 entities, in source file regfile.v
    Info: Found entity 1: regFile
    Info: Found entity 2: register
    Info: Found entity 3: my_dff
    Info: Found entity 4: Mux32to1
    Info: Found entity 5: Mux4b
    Info: Found entity 6: Dec5to32
    Info: Found entity 7: Dec
Info: Found 16 design units, including 16 entities, in source file alu.v
    Info: Found entity 1: ALU
    Info: Found entity 2: Mux6
    Info: Found entity 3: Mux3
    Info: Found entity 4: bitwise
    Info: Found entity 5: sra
    Info: Found entity 6: sll
    Info: Found entity 7: rshifter
    Info: Found entity 8: lshifter
    Info: Found entity 9: Mux2b
    Info: Found entity 10: Dec2
    Info: Found entity 11: CLA
    Info: Found entity 12: LCU
    Info: Found entity 13: propGen8
    Info: Found entity 14: CLA8
    Info: Found entity 15: propGen
    Info: Found entity 16: fullAdder
Info: Found 11 design units, including 11 entities, in source file multdiv.v
    Info: Found entity 1: multDiv
    Info: Found entity 2: divider
    Info: Found entity 3: CAS16
    Info: Found entity 4: CAS
    Info: Found entity 5: modFullAdder2
    Info: Found entity 6: multiplier
    Info: Found entity 7: register2
    Info: Found entity 8: CSA
    Info: Found entity 9: CLA2
    Info: Found entity 10: LCU2
    Info: Found entity 11: modFullAdder
Info: Found 1 design units, including 1 entities, in source file fetch.v
    Info: Found entity 1: fetch
Info: Found 1 design units, including 1 entities, in source file decode.v
    Info: Found entity 1: decode
Info: Found 2 design units, including 2 entities, in source file execute.v
    Info: Found entity 1: execute
    Info: Found entity 2: Mux2bin
Info: Found 1 design units, including 1 entities, in source file memory.v
    Info: Found entity 1: memory
Info: Found 1 design units, including 1 entities, in source file write_back.v
    Info: Found entity 1: write_back
Info: Found 1 design units, including 1 entities, in source file pipeprocessor.v
    Info: Found entity 1: pipeProcessor
Info: Found 1 design units, including 1 entities, in source file bypassctrl.v
    Info: Found entity 1: bypassCtrl
Info: Found 1 design units, including 1 entities, in source file ldstall.v
    Info: Found entity 1: ldStall
Info: Found 2 design units, including 2 entities, in source file processmuldiv.v
    Info: Found entity 1: processMulDiv
    Info: Found entity 2: equals
Info: Found 1 design units, including 1 entities, in source file tq4_hw6.v
    Info: Found entity 1: TQ4_hw6
Info: Found 1 design units, including 1 entities, in source file lpm_divide0.v
    Info: Found entity 1: lpm_divide0
Info: Found 1 design units, including 1 entities, in source file block1.bdf
    Info: Found entity 1: Block1
Info: Elaborating entity "TQ4_hw6" for the top level hierarchy
Info: Elaborating entity "pipeProcessor" for hierarchy "pipeProcessor:myProcessor"
Info: Elaborating entity "fetch" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod"
Info: Elaborating entity "register" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg"
Info: Elaborating entity "my_dff" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[0].dFF"
Info: Elaborating entity "imem" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem"
Info: Elaborating entity "altsyncram" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "imem.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7h81.tdf
    Info: Found entity 1: altsyncram_7h81
Info: Elaborating entity "altsyncram_7h81" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated"
Info: Elaborating entity "Mux2bin" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jmux"
Info: Elaborating entity "CLA" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd"
Info: Elaborating entity "propGen8" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1"
Info: Elaborating entity "propGen" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[0].pcur"
Info: Elaborating entity "LCU" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|LCU:look"
Info: Elaborating entity "CLA8" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1"
Info: Elaborating entity "fullAdder" for hierarchy "pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[0].f"
Info: Elaborating entity "decode" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod"
Info: Elaborating entity "Dec2" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|Dec2:decodeRtRd"
Warning (10230): Verilog HDL assignment warning at ALU.v(186): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Mux2b" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|Mux2b:muxRtRd"
Info: Elaborating entity "regFile" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage"
Info: Elaborating entity "Dec5to32" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1"
Info: Elaborating entity "Dec" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d0"
Warning (10230): Verilog HDL assignment warning at regFile.v(179): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "Dec" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d1"
Warning (10230): Verilog HDL assignment warning at regFile.v(179): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "Mux32to1" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val"
Info: Elaborating entity "Mux4b" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m1"
Info: Elaborating entity "register2" for hierarchy "pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg"
Info: Elaborating entity "execute" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod"
Info: Elaborating entity "Mux3" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs2Sel"
Info: Elaborating entity "Mux2bin" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:aluCtrlMux"
Info: Elaborating entity "ALU" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU"
Info: Elaborating entity "Dec2" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Dec2:d1"
Warning (10230): Verilog HDL assignment warning at ALU.v(186): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "bitwise" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|bitwise:b1"
Info: Elaborating entity "sll" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1"
Info: Elaborating entity "lshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d1"
Info: Elaborating entity "Mux2b" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m1"
Info: Elaborating entity "lshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d2"
Info: Elaborating entity "lshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d3"
Info: Elaborating entity "lshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d4"
Info: Elaborating entity "lshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d5"
Info: Elaborating entity "sra" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2"
Info: Elaborating entity "rshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d1"
Info: Elaborating entity "rshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d2"
Info: Elaborating entity "rshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d3"
Info: Elaborating entity "rshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d4"
Info: Elaborating entity "rshifter" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d5"
Info: Elaborating entity "Mux6" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m"
Info: Elaborating entity "lpm_divide0" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1"
Info: Elaborating entity "lpm_divide" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "SIGNED"
    Info: Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "16"
    Info: Parameter "lpm_widthn" = "32"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_66s.tdf
    Info: Found entity 1: lpm_divide_66s
Info: Elaborating entity "lpm_divide_66s" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_59h.tdf
    Info: Found entity 1: sign_div_unsign_59h
Info: Elaborating entity "sign_div_unsign_59h" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf
    Info: Found entity 1: alt_u_div_o5f
Info: Elaborating entity "alt_u_div_o5f" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider|alt_u_div_o5f:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider|alt_u_div_o5f:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider|alt_u_div_o5f:divider|add_sub_mkc:add_sub_1"
Info: Elaborating entity "lpm_mult1" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1"
Info: Elaborating entity "lpm_mult" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "16"
    Info: Parameter "lpm_widthb" = "16"
    Info: Parameter "lpm_widthp" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_34n.tdf
    Info: Found entity 1: mult_34n
Info: Elaborating entity "mult_34n" for hierarchy "pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component|mult_34n:auto_generated"
Info: Elaborating entity "memory" for hierarchy "pipeProcessor:myProcessor|memory:memoryStageMod"
Info: Elaborating entity "dmem" for hierarchy "pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem"
Info: Elaborating entity "altsyncram" for hierarchy "pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "dmem.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vqc1.tdf
    Info: Found entity 1: altsyncram_vqc1
Info: Elaborating entity "altsyncram_vqc1" for hierarchy "pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated"
Info: Elaborating entity "write_back" for hierarchy "pipeProcessor:myProcessor|write_back:wbStageMod"
Info: Elaborating entity "bypassCtrl" for hierarchy "pipeProcessor:myProcessor|bypassCtrl:byProcCtrl"
Info: Elaborating entity "ldStall" for hierarchy "pipeProcessor:myProcessor|ldStall:ldStall1"
Warning: 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info: Register "pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[27].dFF|f" lost all its fanouts during netlist optimizations.
    Info: Register "pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[28].dFF|f" lost all its fanouts during netlist optimizations.
    Info: Register "pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[29].dFF|f" lost all its fanouts during netlist optimizations.
    Info: Register "pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[30].dFF|f" lost all its fanouts during netlist optimizations.
    Info: Register "pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[31].dFF|f" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/skeleton.map.smsg
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ps2_key_pressed"
    Warning (15610): No output dependent on input pin "ps2_out[0]"
    Warning (15610): No output dependent on input pin "ps2_out[1]"
    Warning (15610): No output dependent on input pin "ps2_out[2]"
    Warning (15610): No output dependent on input pin "ps2_out[3]"
    Warning (15610): No output dependent on input pin "ps2_out[4]"
    Warning (15610): No output dependent on input pin "ps2_out[5]"
    Warning (15610): No output dependent on input pin "ps2_out[6]"
    Warning (15610): No output dependent on input pin "ps2_out[7]"
Info: Implemented 5354 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 38 output pins
    Info: Implemented 5239 logic cells
    Info: Implemented 64 RAM segments
    Info: Implemented 2 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 277 megabytes
    Info: Processing ended: Mon Apr 14 14:00:08 2014
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/skeleton.map.smsg.


