vendor_name = ModelSim
source_file = 1, /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
source_file = 1, /home/tyler/verilib/serial_rx/serial_rx.v
source_file = 1, /home/tyler/verilib/serial_tx/serial_tx.v
source_file = 1, /home/tyler/verilib/serial_ck/serial_ck.v
source_file = 1, /home/tyler/verilib/spi_master/spi_master.v
source_file = 1, /home/tyler/verilib/spi_master/fpga/5cefa5f23i7/db/spi_master_test.cbx.xml
design_name = spi_master
instance = comp, \rd_data[0]~output , rd_data[0]~output, spi_master, 1
instance = comp, \rd_data[1]~output , rd_data[1]~output, spi_master, 1
instance = comp, \rd_data[2]~output , rd_data[2]~output, spi_master, 1
instance = comp, \rd_data[3]~output , rd_data[3]~output, spi_master, 1
instance = comp, \rd_data[4]~output , rd_data[4]~output, spi_master, 1
instance = comp, \rd_data[5]~output , rd_data[5]~output, spi_master, 1
instance = comp, \rd_data[6]~output , rd_data[6]~output, spi_master, 1
instance = comp, \rd_data[7]~output , rd_data[7]~output, spi_master, 1
instance = comp, \rd_data[8]~output , rd_data[8]~output, spi_master, 1
instance = comp, \rd_data[9]~output , rd_data[9]~output, spi_master, 1
instance = comp, \rd_data[10]~output , rd_data[10]~output, spi_master, 1
instance = comp, \rd_data[11]~output , rd_data[11]~output, spi_master, 1
instance = comp, \rd_data[12]~output , rd_data[12]~output, spi_master, 1
instance = comp, \rd_data[13]~output , rd_data[13]~output, spi_master, 1
instance = comp, \rd_data[14]~output , rd_data[14]~output, spi_master, 1
instance = comp, \rd_data[15]~output , rd_data[15]~output, spi_master, 1
instance = comp, \rd_data[16]~output , rd_data[16]~output, spi_master, 1
instance = comp, \rd_data[17]~output , rd_data[17]~output, spi_master, 1
instance = comp, \rd_data[18]~output , rd_data[18]~output, spi_master, 1
instance = comp, \rd_data[19]~output , rd_data[19]~output, spi_master, 1
instance = comp, \rd_data[20]~output , rd_data[20]~output, spi_master, 1
instance = comp, \rd_data[21]~output , rd_data[21]~output, spi_master, 1
instance = comp, \rd_data[22]~output , rd_data[22]~output, spi_master, 1
instance = comp, \rd_data[23]~output , rd_data[23]~output, spi_master, 1
instance = comp, \rd_data[24]~output , rd_data[24]~output, spi_master, 1
instance = comp, \rd_data[25]~output , rd_data[25]~output, spi_master, 1
instance = comp, \rd_data[26]~output , rd_data[26]~output, spi_master, 1
instance = comp, \rd_data[27]~output , rd_data[27]~output, spi_master, 1
instance = comp, \rd_data[28]~output , rd_data[28]~output, spi_master, 1
instance = comp, \rd_data[29]~output , rd_data[29]~output, spi_master, 1
instance = comp, \rd_data[30]~output , rd_data[30]~output, spi_master, 1
instance = comp, \rd_data[31]~output , rd_data[31]~output, spi_master, 1
instance = comp, \ack~output , ack~output, spi_master, 1
instance = comp, \mosi~output , mosi~output, spi_master, 1
instance = comp, \sclk~output , sclk~output, spi_master, 1
instance = comp, \clk~input , clk~input, spi_master, 1
instance = comp, \clk~CLKENA0 , clk~CLKENA0, spi_master, 1
instance = comp, \miso~input , miso~input, spi_master, 1
instance = comp, \SERIAL_RX_0|data[0]~feeder , SERIAL_RX_0|data[0]~feeder, spi_master, 1
instance = comp, \rst~input , rst~input, spi_master, 1
instance = comp, \rst~CLKENA0 , rst~CLKENA0, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~97 , SERIAL_RX_0|Add2~97, spi_master, 1
instance = comp, \Add1~65 , Add1~65, spi_master, 1
instance = comp, \wr_req~input , wr_req~input, spi_master, 1
instance = comp, \rd_req~input , rd_req~input, spi_master, 1
instance = comp, \always1~0 , always1~0, spi_master, 1
instance = comp, \Selector35~2 , Selector35~2, spi_master, 1
instance = comp, \n2_sclk[28]~input , n2_sclk[28]~input, spi_master, 1
instance = comp, \n1_sclk[28]~input , n1_sclk[28]~input, spi_master, 1
instance = comp, \n1_sclk[27]~input , n1_sclk[27]~input, spi_master, 1
instance = comp, \n2_sclk[27]~input , n2_sclk[27]~input, spi_master, 1
instance = comp, \n2_sclk[26]~input , n2_sclk[26]~input, spi_master, 1
instance = comp, \n1_sclk[26]~input , n1_sclk[26]~input, spi_master, 1
instance = comp, \n1_sclk[25]~input , n1_sclk[25]~input, spi_master, 1
instance = comp, \n2_sclk[25]~input , n2_sclk[25]~input, spi_master, 1
instance = comp, \n2_sclk[24]~input , n2_sclk[24]~input, spi_master, 1
instance = comp, \n1_sclk[24]~input , n1_sclk[24]~input, spi_master, 1
instance = comp, \n2_sclk[23]~input , n2_sclk[23]~input, spi_master, 1
instance = comp, \n1_sclk[23]~input , n1_sclk[23]~input, spi_master, 1
instance = comp, \n1_sclk[22]~input , n1_sclk[22]~input, spi_master, 1
instance = comp, \n2_sclk[22]~input , n2_sclk[22]~input, spi_master, 1
instance = comp, \n1_sclk[21]~input , n1_sclk[21]~input, spi_master, 1
instance = comp, \n2_sclk[21]~input , n2_sclk[21]~input, spi_master, 1
instance = comp, \n1_sclk[20]~input , n1_sclk[20]~input, spi_master, 1
instance = comp, \n2_sclk[20]~input , n2_sclk[20]~input, spi_master, 1
instance = comp, \n1_sclk[19]~input , n1_sclk[19]~input, spi_master, 1
instance = comp, \n2_sclk[19]~input , n2_sclk[19]~input, spi_master, 1
instance = comp, \n2_sclk[18]~input , n2_sclk[18]~input, spi_master, 1
instance = comp, \n1_sclk[18]~input , n1_sclk[18]~input, spi_master, 1
instance = comp, \n2_sclk[17]~input , n2_sclk[17]~input, spi_master, 1
instance = comp, \n1_sclk[17]~input , n1_sclk[17]~input, spi_master, 1
instance = comp, \n2_sclk[16]~input , n2_sclk[16]~input, spi_master, 1
instance = comp, \n1_sclk[16]~input , n1_sclk[16]~input, spi_master, 1
instance = comp, \n2_sclk[15]~input , n2_sclk[15]~input, spi_master, 1
instance = comp, \n1_sclk[15]~input , n1_sclk[15]~input, spi_master, 1
instance = comp, \n2_sclk[14]~input , n2_sclk[14]~input, spi_master, 1
instance = comp, \n1_sclk[14]~input , n1_sclk[14]~input, spi_master, 1
instance = comp, \n1_sclk[13]~input , n1_sclk[13]~input, spi_master, 1
instance = comp, \n2_sclk[13]~input , n2_sclk[13]~input, spi_master, 1
instance = comp, \n2_sclk[12]~input , n2_sclk[12]~input, spi_master, 1
instance = comp, \n1_sclk[12]~input , n1_sclk[12]~input, spi_master, 1
instance = comp, \n2_sclk[11]~input , n2_sclk[11]~input, spi_master, 1
instance = comp, \n1_sclk[11]~input , n1_sclk[11]~input, spi_master, 1
instance = comp, \n1_sclk[10]~input , n1_sclk[10]~input, spi_master, 1
instance = comp, \n2_sclk[10]~input , n2_sclk[10]~input, spi_master, 1
instance = comp, \n1_sclk[9]~input , n1_sclk[9]~input, spi_master, 1
instance = comp, \n2_sclk[9]~input , n2_sclk[9]~input, spi_master, 1
instance = comp, \n1_sclk[8]~input , n1_sclk[8]~input, spi_master, 1
instance = comp, \n2_sclk[8]~input , n2_sclk[8]~input, spi_master, 1
instance = comp, \n2_sclk[7]~input , n2_sclk[7]~input, spi_master, 1
instance = comp, \n1_sclk[7]~input , n1_sclk[7]~input, spi_master, 1
instance = comp, \n1_sclk[6]~input , n1_sclk[6]~input, spi_master, 1
instance = comp, \n2_sclk[6]~input , n2_sclk[6]~input, spi_master, 1
instance = comp, \n1_sclk[5]~input , n1_sclk[5]~input, spi_master, 1
instance = comp, \n2_sclk[5]~input , n2_sclk[5]~input, spi_master, 1
instance = comp, \n2_sclk[4]~input , n2_sclk[4]~input, spi_master, 1
instance = comp, \n1_sclk[4]~input , n1_sclk[4]~input, spi_master, 1
instance = comp, \n1_sclk[3]~input , n1_sclk[3]~input, spi_master, 1
instance = comp, \n2_sclk[3]~input , n2_sclk[3]~input, spi_master, 1
instance = comp, \n1_sclk[2]~input , n1_sclk[2]~input, spi_master, 1
instance = comp, \n2_sclk[2]~input , n2_sclk[2]~input, spi_master, 1
instance = comp, \n1_sclk[1]~input , n1_sclk[1]~input, spi_master, 1
instance = comp, \n2_sclk[1]~input , n2_sclk[1]~input, spi_master, 1
instance = comp, \n1_sclk[0]~input , n1_sclk[0]~input, spi_master, 1
instance = comp, \n2_sclk[0]~input , n2_sclk[0]~input, spi_master, 1
instance = comp, \Add0~25 , Add0~25, spi_master, 1
instance = comp, \Add0~101 , Add0~101, spi_master, 1
instance = comp, \Add0~81 , Add0~81, spi_master, 1
instance = comp, \Add0~117 , Add0~117, spi_master, 1
instance = comp, \Add0~121 , Add0~121, spi_master, 1
instance = comp, \Add0~125 , Add0~125, spi_master, 1
instance = comp, \Add0~49 , Add0~49, spi_master, 1
instance = comp, \Add0~53 , Add0~53, spi_master, 1
instance = comp, \Add0~57 , Add0~57, spi_master, 1
instance = comp, \Add0~9 , Add0~9, spi_master, 1
instance = comp, \Add0~13 , Add0~13, spi_master, 1
instance = comp, \Add0~85 , Add0~85, spi_master, 1
instance = comp, \Add0~89 , Add0~89, spi_master, 1
instance = comp, \Add0~69 , Add0~69, spi_master, 1
instance = comp, \Add0~73 , Add0~73, spi_master, 1
instance = comp, \Add0~105 , Add0~105, spi_master, 1
instance = comp, \Add0~109 , Add0~109, spi_master, 1
instance = comp, \Add0~37 , Add0~37, spi_master, 1
instance = comp, \Add0~41 , Add0~41, spi_master, 1
instance = comp, \Add0~77 , Add0~77, spi_master, 1
instance = comp, \Add0~17 , Add0~17, spi_master, 1
instance = comp, \Add0~21 , Add0~21, spi_master, 1
instance = comp, \Add0~93 , Add0~93, spi_master, 1
instance = comp, \Add0~97 , Add0~97, spi_master, 1
instance = comp, \Add0~61 , Add0~61, spi_master, 1
instance = comp, \Add0~113 , Add0~113, spi_master, 1
instance = comp, \Add0~29 , Add0~29, spi_master, 1
instance = comp, \Add0~45 , Add0~45, spi_master, 1
instance = comp, \Add0~33 , Add0~33, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[27] , IILC_SCLK_0|i_m_0[27], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[17] , IILC_SCLK_0|i_m_0[17], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[7] , IILC_SCLK_0|i_m_0[7], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[8] , IILC_SCLK_0|i_m_0[8], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[6] , IILC_SCLK_0|i_m_0[6], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~13 , IILC_SCLK_0|always0~13, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[18] , IILC_SCLK_0|i_m_0[18], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~24 , IILC_SCLK_0|always0~24, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~25 , IILC_SCLK_0|always0~25, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[5] , IILC_SCLK_0|i_m_0[5], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[3] , IILC_SCLK_0|i_m_0[3], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[4] , IILC_SCLK_0|i_m_0[4], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~19 , IILC_SCLK_0|always0~19, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[16] , IILC_SCLK_0|i_m_0[16], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[25] , IILC_SCLK_0|i_m_0[25], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[15] , IILC_SCLK_0|i_m_0[15], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~14 , IILC_SCLK_0|Equal0~14, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~20 , IILC_SCLK_0|always0~20, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[23] , IILC_SCLK_0|i_m_0[23], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~13 , IILC_SCLK_0|Equal0~13, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[11] , IILC_SCLK_0|i_m_0[11], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~10 , IILC_SCLK_0|Equal0~10, spi_master, 1
instance = comp, \nb_sclk[30]~input , nb_sclk[30]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[30] , IILC_SCLK_0|i_x_0[30], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[1] , IILC_SCLK_0|i_m_0[1], spi_master, 1
instance = comp, \nb_sclk[31]~input , nb_sclk[31]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[31] , IILC_SCLK_0|i_x_0[31], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~17 , IILC_SCLK_0|always0~17, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[12] , IILC_SCLK_0|i_m_0[12], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~11 , IILC_SCLK_0|Equal0~11, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[22] , IILC_SCLK_0|i_m_0[22], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[2] , IILC_SCLK_0|i_m_0[2], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~9 , IILC_SCLK_0|Equal0~9, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~26 , IILC_SCLK_0|always0~26, spi_master, 1
instance = comp, \n1_sclk[29]~input , n1_sclk[29]~input, spi_master, 1
instance = comp, \n2_sclk[29]~input , n2_sclk[29]~input, spi_master, 1
instance = comp, \Add0~65 , Add0~65, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[13] , IILC_SCLK_0|i_m_0[13], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[14] , IILC_SCLK_0|i_m_0[14], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[19] , IILC_SCLK_0|i_m_0[19], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~15 , IILC_SCLK_0|always0~15, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[24] , IILC_SCLK_0|i_m_0[24], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[29] , IILC_SCLK_0|i_m_0[29], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~16 , IILC_SCLK_0|always0~16, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[26] , IILC_SCLK_0|i_m_0[26], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~6 , IILC_SCLK_0|Equal0~6, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~27 , IILC_SCLK_0|always0~27, spi_master, 1
instance = comp, \n2_sclk[30]~input , n2_sclk[30]~input, spi_master, 1
instance = comp, \n1_sclk[30]~input , n1_sclk[30]~input, spi_master, 1
instance = comp, \Add0~1 , Add0~1, spi_master, 1
instance = comp, \n1_sclk[31]~input , n1_sclk[31]~input, spi_master, 1
instance = comp, \n2_sclk[31]~input , n2_sclk[31]~input, spi_master, 1
instance = comp, \Add0~5 , Add0~5, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[31] , IILC_SCLK_0|i_m_0[31], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[30] , IILC_SCLK_0|i_m_0[30], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[9] , IILC_SCLK_0|i_m_0[9], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~2 , IILC_SCLK_0|Equal0~2, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[20] , IILC_SCLK_0|i_m_0[20], spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[10] , IILC_SCLK_0|i_m_0[10], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~3 , IILC_SCLK_0|Equal0~3, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[0] , IILC_SCLK_0|i_m_0[0], spi_master, 1
instance = comp, \nb_sclk[7]~input , nb_sclk[7]~input, spi_master, 1
instance = comp, \nb_sclk[8]~input , nb_sclk[8]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[8] , IILC_SCLK_0|i_x_0[8], spi_master, 1
instance = comp, \nb_sclk[6]~input , nb_sclk[6]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[6] , IILC_SCLK_0|i_x_0[6], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[7] , IILC_SCLK_0|i_x_0[7], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~1 , IILC_SCLK_0|always0~1, spi_master, 1
instance = comp, \nb_sclk[9]~input , nb_sclk[9]~input, spi_master, 1
instance = comp, \nb_sclk[10]~input , nb_sclk[10]~input, spi_master, 1
instance = comp, \nb_sclk[11]~input , nb_sclk[11]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[9] , IILC_SCLK_0|i_x_0[9], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[10] , IILC_SCLK_0|i_x_0[10], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[11] , IILC_SCLK_0|i_x_0[11], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~0 , IILC_SCLK_0|always0~0, spi_master, 1
instance = comp, \nb_sclk[0]~input , nb_sclk[0]~input, spi_master, 1
instance = comp, \nb_sclk[1]~input , nb_sclk[1]~input, spi_master, 1
instance = comp, \nb_sclk[2]~input , nb_sclk[2]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[2] , IILC_SCLK_0|i_x_0[2], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[0] , IILC_SCLK_0|i_x_0[0], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[1] , IILC_SCLK_0|i_x_0[1], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~3 , IILC_SCLK_0|always0~3, spi_master, 1
instance = comp, \nb_sclk[4]~input , nb_sclk[4]~input, spi_master, 1
instance = comp, \nb_sclk[5]~input , nb_sclk[5]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[5] , IILC_SCLK_0|i_x_0[5], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[4] , IILC_SCLK_0|i_x_0[4], spi_master, 1
instance = comp, \nb_sclk[3]~input , nb_sclk[3]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[3] , IILC_SCLK_0|i_x_0[3], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~2 , IILC_SCLK_0|always0~2, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~4 , IILC_SCLK_0|always0~4, spi_master, 1
instance = comp, \nb_sclk[25]~input , nb_sclk[25]~input, spi_master, 1
instance = comp, \nb_sclk[24]~input , nb_sclk[24]~input, spi_master, 1
instance = comp, \nb_sclk[26]~input , nb_sclk[26]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[26] , IILC_SCLK_0|i_x_0[26], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[25] , IILC_SCLK_0|i_x_0[25], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[24] , IILC_SCLK_0|i_x_0[24], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~6 , IILC_SCLK_0|always0~6, spi_master, 1
instance = comp, \nb_sclk[14]~input , nb_sclk[14]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[14] , IILC_SCLK_0|i_x_0[14], spi_master, 1
instance = comp, \nb_sclk[12]~input , nb_sclk[12]~input, spi_master, 1
instance = comp, \nb_sclk[13]~input , nb_sclk[13]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[13] , IILC_SCLK_0|i_x_0[13], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[12] , IILC_SCLK_0|i_x_0[12], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~9 , IILC_SCLK_0|always0~9, spi_master, 1
instance = comp, \nb_sclk[17]~input , nb_sclk[17]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[17] , IILC_SCLK_0|i_x_0[17], spi_master, 1
instance = comp, \nb_sclk[15]~input , nb_sclk[15]~input, spi_master, 1
instance = comp, \nb_sclk[16]~input , nb_sclk[16]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[16] , IILC_SCLK_0|i_x_0[16], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[15] , IILC_SCLK_0|i_x_0[15], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~10 , IILC_SCLK_0|always0~10, spi_master, 1
instance = comp, \nb_sclk[22]~input , nb_sclk[22]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[22] , IILC_SCLK_0|i_x_0[22], spi_master, 1
instance = comp, \nb_sclk[23]~input , nb_sclk[23]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[23] , IILC_SCLK_0|i_x_0[23], spi_master, 1
instance = comp, \nb_sclk[21]~input , nb_sclk[21]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[21] , IILC_SCLK_0|i_x_0[21], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~7 , IILC_SCLK_0|always0~7, spi_master, 1
instance = comp, \nb_sclk[18]~input , nb_sclk[18]~input, spi_master, 1
instance = comp, \nb_sclk[20]~input , nb_sclk[20]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[20] , IILC_SCLK_0|i_x_0[20], spi_master, 1
instance = comp, \nb_sclk[19]~input , nb_sclk[19]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[19] , IILC_SCLK_0|i_x_0[19], spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[18] , IILC_SCLK_0|i_x_0[18], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~8 , IILC_SCLK_0|always0~8, spi_master, 1
instance = comp, \nb_sclk[27]~input , nb_sclk[27]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[27] , IILC_SCLK_0|i_x_0[27], spi_master, 1
instance = comp, \nb_sclk[28]~input , nb_sclk[28]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[28] , IILC_SCLK_0|i_x_0[28], spi_master, 1
instance = comp, \nb_sclk[29]~input , nb_sclk[29]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|i_x_0[29] , IILC_SCLK_0|i_x_0[29], spi_master, 1
instance = comp, \IILC_SCLK_0|always0~5 , IILC_SCLK_0|always0~5, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~11 , IILC_SCLK_0|always0~11, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~22 , IILC_SCLK_0|always0~22, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[21] , IILC_SCLK_0|i_m_0[21], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~5 , IILC_SCLK_0|Equal0~5, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~23 , IILC_SCLK_0|always0~23, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[18]~DUPLICATE , IILC_SCLK_0|cnt[18]~DUPLICATE, spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~105 , IILC_SCLK_0|Add2~105, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[0]~DUPLICATE , IILC_SCLK_0|cnt[0]~DUPLICATE, spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~109 , IILC_SCLK_0|Add2~109, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[1] , IILC_SCLK_0|cnt[1], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~45 , IILC_SCLK_0|Add2~45, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[2] , IILC_SCLK_0|cnt[2], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~49 , IILC_SCLK_0|Add2~49, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[3] , IILC_SCLK_0|cnt[3], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~37 , IILC_SCLK_0|Add2~37, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[4] , IILC_SCLK_0|cnt[4], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~77 , IILC_SCLK_0|Add2~77, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[5]~DUPLICATE , IILC_SCLK_0|cnt[5]~DUPLICATE, spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~81 , IILC_SCLK_0|Add2~81, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[6]~DUPLICATE , IILC_SCLK_0|cnt[6]~DUPLICATE, spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~69 , IILC_SCLK_0|Add2~69, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[7] , IILC_SCLK_0|cnt[7], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~21 , IILC_SCLK_0|Add2~21, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[8] , IILC_SCLK_0|cnt[8], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~25 , IILC_SCLK_0|Add2~25, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[9] , IILC_SCLK_0|cnt[9], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~97 , IILC_SCLK_0|Add2~97, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[10]~DUPLICATE , IILC_SCLK_0|cnt[10]~DUPLICATE, spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~101 , IILC_SCLK_0|Add2~101, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[11] , IILC_SCLK_0|cnt[11], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~13 , IILC_SCLK_0|Add2~13, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[12] , IILC_SCLK_0|cnt[12], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~41 , IILC_SCLK_0|Add2~41, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[13] , IILC_SCLK_0|cnt[13], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~29 , IILC_SCLK_0|Add2~29, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[14] , IILC_SCLK_0|cnt[14], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~121 , IILC_SCLK_0|Add2~121, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[15] , IILC_SCLK_0|cnt[15], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~125 , IILC_SCLK_0|Add2~125, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[16] , IILC_SCLK_0|cnt[16], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~73 , IILC_SCLK_0|Add2~73, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[17] , IILC_SCLK_0|cnt[17], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~61 , IILC_SCLK_0|Add2~61, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[18] , IILC_SCLK_0|cnt[18], spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~105 , IILC_SCLK_0|Add3~105, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~109 , IILC_SCLK_0|Add3~109, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~45 , IILC_SCLK_0|Add3~45, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~49 , IILC_SCLK_0|Add3~49, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~37 , IILC_SCLK_0|Add3~37, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~77 , IILC_SCLK_0|Add3~77, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~81 , IILC_SCLK_0|Add3~81, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~69 , IILC_SCLK_0|Add3~69, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[17]~DUPLICATE , IILC_SCLK_0|cnt[17]~DUPLICATE, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~21 , IILC_SCLK_0|Add3~21, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~25 , IILC_SCLK_0|Add3~25, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~97 , IILC_SCLK_0|Add3~97, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~101 , IILC_SCLK_0|Add3~101, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~13 , IILC_SCLK_0|Add3~13, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~41 , IILC_SCLK_0|Add3~41, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~29 , IILC_SCLK_0|Add3~29, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~121 , IILC_SCLK_0|Add3~121, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~125 , IILC_SCLK_0|Add3~125, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~73 , IILC_SCLK_0|Add3~73, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[6] , IILC_SCLK_0|cnt[6], spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[5] , IILC_SCLK_0|cnt[5], spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~14 , IILC_SCLK_0|fsm~14, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~15 , IILC_SCLK_0|fsm~15, spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~17 , IILC_SCLK_0|Add2~17, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[19] , IILC_SCLK_0|cnt[19], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~89 , IILC_SCLK_0|Add2~89, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[20] , IILC_SCLK_0|cnt[20], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~113 , IILC_SCLK_0|Add2~113, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[21] , IILC_SCLK_0|cnt[21], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~93 , IILC_SCLK_0|Add2~93, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[22] , IILC_SCLK_0|cnt[22], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~33 , IILC_SCLK_0|Add2~33, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[23] , IILC_SCLK_0|cnt[23], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~53 , IILC_SCLK_0|Add2~53, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[24] , IILC_SCLK_0|cnt[24], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~57 , IILC_SCLK_0|Add2~57, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[25] , IILC_SCLK_0|cnt[25], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~117 , IILC_SCLK_0|Add2~117, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[26] , IILC_SCLK_0|cnt[26], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~65 , IILC_SCLK_0|Add2~65, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[27] , IILC_SCLK_0|cnt[27], spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~61 , IILC_SCLK_0|Add3~61, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~17 , IILC_SCLK_0|Add3~17, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~89 , IILC_SCLK_0|Add3~89, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~113 , IILC_SCLK_0|Add3~113, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~93 , IILC_SCLK_0|Add3~93, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~33 , IILC_SCLK_0|Add3~33, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~53 , IILC_SCLK_0|Add3~53, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~57 , IILC_SCLK_0|Add3~57, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~117 , IILC_SCLK_0|Add3~117, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~65 , IILC_SCLK_0|Add3~65, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~16 , IILC_SCLK_0|fsm~16, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~1 , IILC_SCLK_0|Add3~1, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[28]~DUPLICATE , IILC_SCLK_0|cnt[28]~DUPLICATE, spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~1 , IILC_SCLK_0|Add2~1, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[28] , IILC_SCLK_0|cnt[28], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~9 , IILC_SCLK_0|Add2~9, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[29] , IILC_SCLK_0|cnt[29], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~5 , IILC_SCLK_0|Add2~5, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[30] , IILC_SCLK_0|cnt[30], spi_master, 1
instance = comp, \IILC_SCLK_0|Add2~85 , IILC_SCLK_0|Add2~85, spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[31] , IILC_SCLK_0|cnt[31], spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[10] , IILC_SCLK_0|cnt[10], spi_master, 1
instance = comp, \IILC_SCLK_0|cnt[0] , IILC_SCLK_0|cnt[0], spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~17 , IILC_SCLK_0|fsm~17, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~18 , IILC_SCLK_0|fsm~18, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~19 , IILC_SCLK_0|fsm~19, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~20 , IILC_SCLK_0|fsm~20, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~21 , IILC_SCLK_0|fsm~21, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~9 , IILC_SCLK_0|Add3~9, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~5 , IILC_SCLK_0|Add3~5, spi_master, 1
instance = comp, \IILC_SCLK_0|Add3~85 , IILC_SCLK_0|Add3~85, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~22 , IILC_SCLK_0|fsm~22, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~12 , IILC_SCLK_0|fsm~12, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~8 , IILC_SCLK_0|fsm~8, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~9 , IILC_SCLK_0|fsm~9, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~10 , IILC_SCLK_0|fsm~10, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~6 , IILC_SCLK_0|fsm~6, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~7 , IILC_SCLK_0|fsm~7, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~11 , IILC_SCLK_0|fsm~11, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~13 , IILC_SCLK_0|fsm~13, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm~23 , IILC_SCLK_0|fsm~23, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm.S_CALC~0 , IILC_SCLK_0|fsm.S_CALC~0, spi_master, 1
instance = comp, \IILC_SCLK_0|fsm.S_CALC , IILC_SCLK_0|fsm.S_CALC, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[31]~0 , IILC_SCLK_0|i_m_0[31]~0, spi_master, 1
instance = comp, \IILC_SCLK_0|i_m_0[28] , IILC_SCLK_0|i_m_0[28], spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~7 , IILC_SCLK_0|Equal0~7, spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~8 , IILC_SCLK_0|Equal0~8, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~14 , IILC_SCLK_0|always0~14, spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~12 , IILC_SCLK_0|Equal0~12, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~18 , IILC_SCLK_0|always0~18, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~21 , IILC_SCLK_0|always0~21, spi_master, 1
instance = comp, \nb_mosi[7]~input , nb_mosi[7]~input, spi_master, 1
instance = comp, \nb_mosi[1]~input , nb_mosi[1]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_x_0[1] , IILC_MOSI_0|i_x_0[1], spi_master, 1
instance = comp, \nb_mosi[2]~input , nb_mosi[2]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_x_0[2] , IILC_MOSI_0|i_x_0[2], spi_master, 1
instance = comp, \nb_mosi[3]~input , nb_mosi[3]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_x_0[3] , IILC_MOSI_0|i_x_0[3], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~9 , IILC_MOSI_0|always0~9, spi_master, 1
instance = comp, \n1_mosi[19]~input , n1_mosi[19]~input, spi_master, 1
instance = comp, \n1_mosi[20]~input , n1_mosi[20]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[19] , IILC_MOSI_0|i_m_0[19], spi_master, 1
instance = comp, \n1_mosi[18]~input , n1_mosi[18]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[18] , IILC_MOSI_0|i_m_0[18], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[20] , IILC_MOSI_0|i_m_0[20], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~13 , IILC_MOSI_0|always0~13, spi_master, 1
instance = comp, \n1_mosi[24]~input , n1_mosi[24]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[24] , IILC_MOSI_0|i_m_0[24], spi_master, 1
instance = comp, \n1_mosi[26]~input , n1_mosi[26]~input, spi_master, 1
instance = comp, \n1_mosi[25]~input , n1_mosi[25]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[25] , IILC_MOSI_0|i_m_0[25], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[26]~feeder , IILC_MOSI_0|i_m_0[26]~feeder, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[26] , IILC_MOSI_0|i_m_0[26], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~12 , IILC_MOSI_0|always0~12, spi_master, 1
instance = comp, \n1_mosi[22]~input , n1_mosi[22]~input, spi_master, 1
instance = comp, \n1_mosi[23]~input , n1_mosi[23]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[23] , IILC_MOSI_0|i_m_0[23], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[22] , IILC_MOSI_0|i_m_0[22], spi_master, 1
instance = comp, \n1_mosi[21]~input , n1_mosi[21]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[21] , IILC_MOSI_0|i_m_0[21], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~14 , IILC_MOSI_0|always0~14, spi_master, 1
instance = comp, \n1_mosi[27]~input , n1_mosi[27]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[27] , IILC_MOSI_0|i_m_0[27], spi_master, 1
instance = comp, \n1_mosi[28]~input , n1_mosi[28]~input, spi_master, 1
instance = comp, \n1_mosi[29]~input , n1_mosi[29]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[29] , IILC_MOSI_0|i_m_0[29], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[28] , IILC_MOSI_0|i_m_0[28], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~11 , IILC_MOSI_0|always0~11, spi_master, 1
instance = comp, \n1_mosi[31]~input , n1_mosi[31]~input, spi_master, 1
instance = comp, \nb_mosi[0]~input , nb_mosi[0]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_x_0[0] , IILC_MOSI_0|i_x_0[0], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[31] , IILC_MOSI_0|i_m_0[31], spi_master, 1
instance = comp, \n1_mosi[30]~input , n1_mosi[30]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[30] , IILC_MOSI_0|i_m_0[30], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~10 , IILC_MOSI_0|always0~10, spi_master, 1
instance = comp, \IILC_MOSI_0|always0~15 , IILC_MOSI_0|always0~15, spi_master, 1
instance = comp, \n1_mosi[3]~input , n1_mosi[3]~input, spi_master, 1
instance = comp, \n1_mosi[5]~input , n1_mosi[5]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[5] , IILC_MOSI_0|i_m_0[5], spi_master, 1
instance = comp, \n1_mosi[4]~input , n1_mosi[4]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[4] , IILC_MOSI_0|i_m_0[4], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[3] , IILC_MOSI_0|i_m_0[3], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~7 , IILC_MOSI_0|always0~7, spi_master, 1
instance = comp, \n1_mosi[15]~input , n1_mosi[15]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[15] , IILC_MOSI_0|i_m_0[15], spi_master, 1
instance = comp, \n1_mosi[17]~input , n1_mosi[17]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[17] , IILC_MOSI_0|i_m_0[17], spi_master, 1
instance = comp, \n1_mosi[16]~input , n1_mosi[16]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[16] , IILC_MOSI_0|i_m_0[16], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~2 , IILC_MOSI_0|always0~2, spi_master, 1
instance = comp, \n1_mosi[12]~input , n1_mosi[12]~input, spi_master, 1
instance = comp, \n1_mosi[13]~input , n1_mosi[13]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[13] , IILC_MOSI_0|i_m_0[13], spi_master, 1
instance = comp, \n1_mosi[14]~input , n1_mosi[14]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[12] , IILC_MOSI_0|i_m_0[12], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[14] , IILC_MOSI_0|i_m_0[14], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~3 , IILC_MOSI_0|always0~3, spi_master, 1
instance = comp, \n1_mosi[0]~input , n1_mosi[0]~input, spi_master, 1
instance = comp, \n1_mosi[1]~input , n1_mosi[1]~input, spi_master, 1
instance = comp, \n1_mosi[2]~input , n1_mosi[2]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[2] , IILC_MOSI_0|i_m_0[2], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[0] , IILC_MOSI_0|i_m_0[0], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[1] , IILC_MOSI_0|i_m_0[1], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~6 , IILC_MOSI_0|always0~6, spi_master, 1
instance = comp, \n1_mosi[6]~input , n1_mosi[6]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[6] , IILC_MOSI_0|i_m_0[6], spi_master, 1
instance = comp, \n1_mosi[7]~input , n1_mosi[7]~input, spi_master, 1
instance = comp, \n1_mosi[8]~input , n1_mosi[8]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[7] , IILC_MOSI_0|i_m_0[7], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[8] , IILC_MOSI_0|i_m_0[8], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~5 , IILC_MOSI_0|always0~5, spi_master, 1
instance = comp, \n1_mosi[9]~input , n1_mosi[9]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[9] , IILC_MOSI_0|i_m_0[9], spi_master, 1
instance = comp, \n1_mosi[11]~input , n1_mosi[11]~input, spi_master, 1
instance = comp, \n1_mosi[10]~input , n1_mosi[10]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[11] , IILC_MOSI_0|i_m_0[11], spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[10] , IILC_MOSI_0|i_m_0[10], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~4 , IILC_MOSI_0|always0~4, spi_master, 1
instance = comp, \IILC_MOSI_0|always0~8 , IILC_MOSI_0|always0~8, spi_master, 1
instance = comp, \IILC_MOSI_0|always0~16 , IILC_MOSI_0|always0~16, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[1]~DUPLICATE , IILC_MOSI_0|cnt[1]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~17 , IILC_MOSI_0|Add2~17, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[0] , IILC_MOSI_0|cnt[0], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~21 , IILC_MOSI_0|Add2~21, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[1] , IILC_MOSI_0|cnt[1], spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~17 , IILC_MOSI_0|Add3~17, spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~21 , IILC_MOSI_0|Add3~21, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~7 , IILC_MOSI_0|fsm~7, spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~25 , IILC_MOSI_0|Add3~25, spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~29 , IILC_MOSI_0|Add3~29, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~25 , IILC_MOSI_0|Add2~25, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[2] , IILC_MOSI_0|cnt[2], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~29 , IILC_MOSI_0|Add2~29, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[3] , IILC_MOSI_0|cnt[3], spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~8 , IILC_MOSI_0|fsm~8, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~13 , IILC_MOSI_0|Add2~13, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[4] , IILC_MOSI_0|cnt[4], spi_master, 1
instance = comp, \nb_mosi[4]~input , nb_mosi[4]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_x_0[4] , IILC_MOSI_0|i_x_0[4], spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~13 , IILC_MOSI_0|Add3~13, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~9 , IILC_MOSI_0|fsm~9, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~5 , IILC_MOSI_0|Add2~5, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[5] , IILC_MOSI_0|cnt[5], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~9 , IILC_MOSI_0|Add2~9, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[6]~DUPLICATE , IILC_MOSI_0|cnt[6]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~1 , IILC_MOSI_0|Add2~1, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[7] , IILC_MOSI_0|cnt[7], spi_master, 1
instance = comp, \nb_mosi[6]~input , nb_mosi[6]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_x_0[6] , IILC_MOSI_0|i_x_0[6], spi_master, 1
instance = comp, \nb_mosi[5]~input , nb_mosi[5]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|i_x_0[5] , IILC_MOSI_0|i_x_0[5], spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~5 , IILC_MOSI_0|Add3~5, spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~9 , IILC_MOSI_0|Add3~9, spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~1 , IILC_MOSI_0|Add3~1, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[6] , IILC_MOSI_0|cnt[6], spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~6 , IILC_MOSI_0|fsm~6, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~10 , IILC_MOSI_0|fsm~10, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~33 , IILC_MOSI_0|Add2~33, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[8] , IILC_MOSI_0|cnt[8], spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~33 , IILC_MOSI_0|Add3~33, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~97 , IILC_MOSI_0|Add2~97, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[9] , IILC_MOSI_0|cnt[9], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~101 , IILC_MOSI_0|Add2~101, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[10] , IILC_MOSI_0|cnt[10], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~105 , IILC_MOSI_0|Add2~105, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[11] , IILC_MOSI_0|cnt[11], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~109 , IILC_MOSI_0|Add2~109, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[12] , IILC_MOSI_0|cnt[12], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~89 , IILC_MOSI_0|Add2~89, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[13]~DUPLICATE , IILC_MOSI_0|cnt[13]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~113 , IILC_MOSI_0|Add2~113, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[14] , IILC_MOSI_0|cnt[14], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~117 , IILC_MOSI_0|Add2~117, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[15] , IILC_MOSI_0|cnt[15], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~121 , IILC_MOSI_0|Add2~121, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[16] , IILC_MOSI_0|cnt[16], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~125 , IILC_MOSI_0|Add2~125, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[17] , IILC_MOSI_0|cnt[17], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~93 , IILC_MOSI_0|Add2~93, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[18] , IILC_MOSI_0|cnt[18], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~73 , IILC_MOSI_0|Add2~73, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[19] , IILC_MOSI_0|cnt[19], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~77 , IILC_MOSI_0|Add2~77, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[20] , IILC_MOSI_0|cnt[20], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~81 , IILC_MOSI_0|Add2~81, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[21] , IILC_MOSI_0|cnt[21], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~85 , IILC_MOSI_0|Add2~85, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[22] , IILC_MOSI_0|cnt[22], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~49 , IILC_MOSI_0|Add2~49, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[23] , IILC_MOSI_0|cnt[23], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~57 , IILC_MOSI_0|Add2~57, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[24] , IILC_MOSI_0|cnt[24], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~61 , IILC_MOSI_0|Add2~61, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[25] , IILC_MOSI_0|cnt[25], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~65 , IILC_MOSI_0|Add2~65, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[26] , IILC_MOSI_0|cnt[26], spi_master, 1
instance = comp, \IILC_MOSI_0|Add3~37 , IILC_MOSI_0|Add3~37, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~69 , IILC_MOSI_0|Add2~69, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[27] , IILC_MOSI_0|cnt[27], spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~12 , IILC_MOSI_0|fsm~12, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~53 , IILC_MOSI_0|Add2~53, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[28] , IILC_MOSI_0|cnt[28], spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~13 , IILC_MOSI_0|fsm~13, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[13] , IILC_MOSI_0|cnt[13], spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[16]~DUPLICATE , IILC_MOSI_0|cnt[16]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[15]~DUPLICATE , IILC_MOSI_0|cnt[15]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~15 , IILC_MOSI_0|fsm~15, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[11]~DUPLICATE , IILC_MOSI_0|cnt[11]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~14 , IILC_MOSI_0|fsm~14, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~16 , IILC_MOSI_0|fsm~16, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~17 , IILC_MOSI_0|fsm~17, spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~37 , IILC_MOSI_0|Add2~37, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[29] , IILC_MOSI_0|cnt[29], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~41 , IILC_MOSI_0|Add2~41, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[30] , IILC_MOSI_0|cnt[30], spi_master, 1
instance = comp, \IILC_MOSI_0|Add2~45 , IILC_MOSI_0|Add2~45, spi_master, 1
instance = comp, \IILC_MOSI_0|cnt[31] , IILC_MOSI_0|cnt[31], spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~11 , IILC_MOSI_0|fsm~11, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm~18 , IILC_MOSI_0|fsm~18, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm.S_CALC~0 , IILC_MOSI_0|fsm.S_CALC~0, spi_master, 1
instance = comp, \IILC_MOSI_0|fsm.S_CALC , IILC_MOSI_0|fsm.S_CALC, spi_master, 1
instance = comp, \IILC_MOSI_0|i_m_0[31]~0 , IILC_MOSI_0|i_m_0[31]~0, spi_master, 1
instance = comp, \IILC_MOSI_0|i_x_0[7] , IILC_MOSI_0|i_x_0[7], spi_master, 1
instance = comp, \IILC_MOSI_0|always0~0 , IILC_MOSI_0|always0~0, spi_master, 1
instance = comp, \IILC_MOSI_0|always0~1 , IILC_MOSI_0|always0~1, spi_master, 1
instance = comp, \n1_miso[11]~input , n1_miso[11]~input, spi_master, 1
instance = comp, \n1_miso[10]~input , n1_miso[10]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[31]~0 , IILC_MISO_0|i_m_0[31]~0, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[10] , IILC_MISO_0|i_m_0[10], spi_master, 1
instance = comp, \n1_miso[9]~input , n1_miso[9]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[11] , IILC_MISO_0|i_m_0[11], spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[9] , IILC_MISO_0|i_m_0[9], spi_master, 1
instance = comp, \IILC_MISO_0|always0~4 , IILC_MISO_0|always0~4, spi_master, 1
instance = comp, \n1_miso[14]~input , n1_miso[14]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[14] , IILC_MISO_0|i_m_0[14], spi_master, 1
instance = comp, \n1_miso[13]~input , n1_miso[13]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[13] , IILC_MISO_0|i_m_0[13], spi_master, 1
instance = comp, \n1_miso[12]~input , n1_miso[12]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[12] , IILC_MISO_0|i_m_0[12], spi_master, 1
instance = comp, \IILC_MISO_0|always0~3 , IILC_MISO_0|always0~3, spi_master, 1
instance = comp, \n1_miso[3]~input , n1_miso[3]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[3]~feeder , IILC_MISO_0|i_m_0[3]~feeder, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[3] , IILC_MISO_0|i_m_0[3], spi_master, 1
instance = comp, \n1_miso[5]~input , n1_miso[5]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[5] , IILC_MISO_0|i_m_0[5], spi_master, 1
instance = comp, \n1_miso[4]~input , n1_miso[4]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[4] , IILC_MISO_0|i_m_0[4], spi_master, 1
instance = comp, \IILC_MISO_0|always0~7 , IILC_MISO_0|always0~7, spi_master, 1
instance = comp, \n1_miso[0]~input , n1_miso[0]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[0] , IILC_MISO_0|i_m_0[0], spi_master, 1
instance = comp, \n1_miso[1]~input , n1_miso[1]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[1] , IILC_MISO_0|i_m_0[1], spi_master, 1
instance = comp, \n1_miso[2]~input , n1_miso[2]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[2] , IILC_MISO_0|i_m_0[2], spi_master, 1
instance = comp, \IILC_MISO_0|always0~6 , IILC_MISO_0|always0~6, spi_master, 1
instance = comp, \n1_miso[17]~input , n1_miso[17]~input, spi_master, 1
instance = comp, \n1_miso[16]~input , n1_miso[16]~input, spi_master, 1
instance = comp, \n1_miso[15]~input , n1_miso[15]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[17] , IILC_MISO_0|i_m_0[17], spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[15] , IILC_MISO_0|i_m_0[15], spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[16] , IILC_MISO_0|i_m_0[16], spi_master, 1
instance = comp, \IILC_MISO_0|always0~2 , IILC_MISO_0|always0~2, spi_master, 1
instance = comp, \n1_miso[7]~input , n1_miso[7]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[7] , IILC_MISO_0|i_m_0[7], spi_master, 1
instance = comp, \n1_miso[6]~input , n1_miso[6]~input, spi_master, 1
instance = comp, \n1_miso[8]~input , n1_miso[8]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[8] , IILC_MISO_0|i_m_0[8], spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[6]~feeder , IILC_MISO_0|i_m_0[6]~feeder, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[6] , IILC_MISO_0|i_m_0[6], spi_master, 1
instance = comp, \IILC_MISO_0|always0~5 , IILC_MISO_0|always0~5, spi_master, 1
instance = comp, \IILC_MISO_0|always0~8 , IILC_MISO_0|always0~8, spi_master, 1
instance = comp, \nb_miso[1]~input , nb_miso[1]~input, spi_master, 1
instance = comp, \nb_miso[3]~input , nb_miso[3]~input, spi_master, 1
instance = comp, \nb_miso[2]~input , nb_miso[2]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_x_0[3] , IILC_MISO_0|i_x_0[3], spi_master, 1
instance = comp, \IILC_MISO_0|i_x_0[2] , IILC_MISO_0|i_x_0[2], spi_master, 1
instance = comp, \IILC_MISO_0|i_x_0[1] , IILC_MISO_0|i_x_0[1], spi_master, 1
instance = comp, \IILC_MISO_0|always0~9 , IILC_MISO_0|always0~9, spi_master, 1
instance = comp, \nb_miso[7]~input , nb_miso[7]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_x_0[7] , IILC_MISO_0|i_x_0[7], spi_master, 1
instance = comp, \nb_miso[6]~input , nb_miso[6]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_x_0[6] , IILC_MISO_0|i_x_0[6], spi_master, 1
instance = comp, \nb_miso[4]~input , nb_miso[4]~input, spi_master, 1
instance = comp, \nb_miso[5]~input , nb_miso[5]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_x_0[5] , IILC_MISO_0|i_x_0[5], spi_master, 1
instance = comp, \IILC_MISO_0|i_x_0[4] , IILC_MISO_0|i_x_0[4], spi_master, 1
instance = comp, \IILC_MISO_0|always0~0 , IILC_MISO_0|always0~0, spi_master, 1
instance = comp, \IILC_MISO_0|always0~1 , IILC_MISO_0|always0~1, spi_master, 1
instance = comp, \n1_miso[23]~input , n1_miso[23]~input, spi_master, 1
instance = comp, \n1_miso[22]~input , n1_miso[22]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[22] , IILC_MISO_0|i_m_0[22], spi_master, 1
instance = comp, \n1_miso[21]~input , n1_miso[21]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[21] , IILC_MISO_0|i_m_0[21], spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[23] , IILC_MISO_0|i_m_0[23], spi_master, 1
instance = comp, \IILC_MISO_0|always0~14 , IILC_MISO_0|always0~14, spi_master, 1
instance = comp, \n1_miso[19]~input , n1_miso[19]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[19] , IILC_MISO_0|i_m_0[19], spi_master, 1
instance = comp, \n1_miso[20]~input , n1_miso[20]~input, spi_master, 1
instance = comp, \n1_miso[18]~input , n1_miso[18]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[20]~feeder , IILC_MISO_0|i_m_0[20]~feeder, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[20] , IILC_MISO_0|i_m_0[20], spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[18] , IILC_MISO_0|i_m_0[18], spi_master, 1
instance = comp, \IILC_MISO_0|always0~13 , IILC_MISO_0|always0~13, spi_master, 1
instance = comp, \n1_miso[28]~input , n1_miso[28]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[28] , IILC_MISO_0|i_m_0[28], spi_master, 1
instance = comp, \n1_miso[29]~input , n1_miso[29]~input, spi_master, 1
instance = comp, \n1_miso[27]~input , n1_miso[27]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[29] , IILC_MISO_0|i_m_0[29], spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[27]~feeder , IILC_MISO_0|i_m_0[27]~feeder, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[27] , IILC_MISO_0|i_m_0[27], spi_master, 1
instance = comp, \IILC_MISO_0|always0~11 , IILC_MISO_0|always0~11, spi_master, 1
instance = comp, \n1_miso[24]~input , n1_miso[24]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[24]~feeder , IILC_MISO_0|i_m_0[24]~feeder, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[24] , IILC_MISO_0|i_m_0[24], spi_master, 1
instance = comp, \n1_miso[26]~input , n1_miso[26]~input, spi_master, 1
instance = comp, \n1_miso[25]~input , n1_miso[25]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[25] , IILC_MISO_0|i_m_0[25], spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[26] , IILC_MISO_0|i_m_0[26], spi_master, 1
instance = comp, \IILC_MISO_0|always0~12 , IILC_MISO_0|always0~12, spi_master, 1
instance = comp, \n1_miso[31]~input , n1_miso[31]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[31] , IILC_MISO_0|i_m_0[31], spi_master, 1
instance = comp, \nb_miso[0]~input , nb_miso[0]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_x_0[0] , IILC_MISO_0|i_x_0[0], spi_master, 1
instance = comp, \n1_miso[30]~input , n1_miso[30]~input, spi_master, 1
instance = comp, \IILC_MISO_0|i_m_0[30] , IILC_MISO_0|i_m_0[30], spi_master, 1
instance = comp, \IILC_MISO_0|always0~10 , IILC_MISO_0|always0~10, spi_master, 1
instance = comp, \IILC_MISO_0|always0~15 , IILC_MISO_0|always0~15, spi_master, 1
instance = comp, \IILC_MISO_0|always0~16 , IILC_MISO_0|always0~16, spi_master, 1
instance = comp, \IILC_MISO_0|Add2~17 , IILC_MISO_0|Add2~17, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[0]~DUPLICATE , IILC_MISO_0|cnt[0]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MISO_0|Add2~21 , IILC_MISO_0|Add2~21, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[1] , IILC_MISO_0|cnt[1], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~25 , IILC_MISO_0|Add2~25, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[2] , IILC_MISO_0|cnt[2], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~29 , IILC_MISO_0|Add2~29, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[3] , IILC_MISO_0|cnt[3], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~13 , IILC_MISO_0|Add2~13, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[4] , IILC_MISO_0|cnt[4], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~5 , IILC_MISO_0|Add2~5, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[5]~DUPLICATE , IILC_MISO_0|cnt[5]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MISO_0|Add2~9 , IILC_MISO_0|Add2~9, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[6] , IILC_MISO_0|cnt[6], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~1 , IILC_MISO_0|Add2~1, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[7] , IILC_MISO_0|cnt[7], spi_master, 1
instance = comp, \IILC_MISO_0|Add3~17 , IILC_MISO_0|Add3~17, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~21 , IILC_MISO_0|Add3~21, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~25 , IILC_MISO_0|Add3~25, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~29 , IILC_MISO_0|Add3~29, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~13 , IILC_MISO_0|Add3~13, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~5 , IILC_MISO_0|Add3~5, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~9 , IILC_MISO_0|Add3~9, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~1 , IILC_MISO_0|Add3~1, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[5] , IILC_MISO_0|cnt[5], spi_master, 1
instance = comp, \IILC_MISO_0|fsm~6 , IILC_MISO_0|fsm~6, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~8 , IILC_MISO_0|fsm~8, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[0] , IILC_MISO_0|cnt[0], spi_master, 1
instance = comp, \IILC_MISO_0|fsm~7 , IILC_MISO_0|fsm~7, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~9 , IILC_MISO_0|fsm~9, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~10 , IILC_MISO_0|fsm~10, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~33 , IILC_MISO_0|Add3~33, spi_master, 1
instance = comp, \IILC_MISO_0|Add3~37 , IILC_MISO_0|Add3~37, spi_master, 1
instance = comp, \IILC_MISO_0|Add2~33 , IILC_MISO_0|Add2~33, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[8] , IILC_MISO_0|cnt[8], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~97 , IILC_MISO_0|Add2~97, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[9] , IILC_MISO_0|cnt[9], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~101 , IILC_MISO_0|Add2~101, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[10] , IILC_MISO_0|cnt[10], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~105 , IILC_MISO_0|Add2~105, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[11] , IILC_MISO_0|cnt[11], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~109 , IILC_MISO_0|Add2~109, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[12] , IILC_MISO_0|cnt[12], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~89 , IILC_MISO_0|Add2~89, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[13] , IILC_MISO_0|cnt[13], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~113 , IILC_MISO_0|Add2~113, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[14] , IILC_MISO_0|cnt[14], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~117 , IILC_MISO_0|Add2~117, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[15] , IILC_MISO_0|cnt[15], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~121 , IILC_MISO_0|Add2~121, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[16] , IILC_MISO_0|cnt[16], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~125 , IILC_MISO_0|Add2~125, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[17] , IILC_MISO_0|cnt[17], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~93 , IILC_MISO_0|Add2~93, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[18] , IILC_MISO_0|cnt[18], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~73 , IILC_MISO_0|Add2~73, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[19] , IILC_MISO_0|cnt[19], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~77 , IILC_MISO_0|Add2~77, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[20] , IILC_MISO_0|cnt[20], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~81 , IILC_MISO_0|Add2~81, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[21] , IILC_MISO_0|cnt[21], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~85 , IILC_MISO_0|Add2~85, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[22] , IILC_MISO_0|cnt[22], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~49 , IILC_MISO_0|Add2~49, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[23] , IILC_MISO_0|cnt[23], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~57 , IILC_MISO_0|Add2~57, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[24] , IILC_MISO_0|cnt[24], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~61 , IILC_MISO_0|Add2~61, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[25]~DUPLICATE , IILC_MISO_0|cnt[25]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MISO_0|Add2~65 , IILC_MISO_0|Add2~65, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[26] , IILC_MISO_0|cnt[26], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~69 , IILC_MISO_0|Add2~69, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[27] , IILC_MISO_0|cnt[27], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~53 , IILC_MISO_0|Add2~53, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[28] , IILC_MISO_0|cnt[28], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~37 , IILC_MISO_0|Add2~37, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[29]~DUPLICATE , IILC_MISO_0|cnt[29]~DUPLICATE, spi_master, 1
instance = comp, \IILC_MISO_0|Add2~41 , IILC_MISO_0|Add2~41, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[30] , IILC_MISO_0|cnt[30], spi_master, 1
instance = comp, \IILC_MISO_0|cnt[29] , IILC_MISO_0|cnt[29], spi_master, 1
instance = comp, \IILC_MISO_0|Add2~45 , IILC_MISO_0|Add2~45, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[31] , IILC_MISO_0|cnt[31], spi_master, 1
instance = comp, \IILC_MISO_0|fsm~11 , IILC_MISO_0|fsm~11, spi_master, 1
instance = comp, \IILC_MISO_0|cnt[25] , IILC_MISO_0|cnt[25], spi_master, 1
instance = comp, \IILC_MISO_0|fsm~12 , IILC_MISO_0|fsm~12, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~15 , IILC_MISO_0|fsm~15, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~14 , IILC_MISO_0|fsm~14, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~16 , IILC_MISO_0|fsm~16, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~13 , IILC_MISO_0|fsm~13, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~17 , IILC_MISO_0|fsm~17, spi_master, 1
instance = comp, \IILC_MISO_0|fsm~18 , IILC_MISO_0|fsm~18, spi_master, 1
instance = comp, \IILC_MISO_0|fsm.S_CALC~0 , IILC_MISO_0|fsm.S_CALC~0, spi_master, 1
instance = comp, \IILC_MISO_0|fsm.S_CALC , IILC_MISO_0|fsm.S_CALC, spi_master, 1
instance = comp, \valid_max_cnt~0 , valid_max_cnt~0, spi_master, 1
instance = comp, \valid_max_cnt~1 , valid_max_cnt~1, spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~0 , IILC_SCLK_0|Equal0~0, spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~1 , IILC_SCLK_0|Equal0~1, spi_master, 1
instance = comp, \IILC_SCLK_0|Equal0~4 , IILC_SCLK_0|Equal0~4, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~12 , IILC_SCLK_0|always0~12, spi_master, 1
instance = comp, \Selector36~0 , Selector36~0, spi_master, 1
instance = comp, \fsm.S_VALID_MAX_CNT_CHECK , fsm.S_VALID_MAX_CNT_CHECK, spi_master, 1
instance = comp, \n0_miso[23]~input , n0_miso[23]~input, spi_master, 1
instance = comp, \IILC_MISO_0|Add1~61 , IILC_MISO_0|Add1~61, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[17]~0 , IILC_MISO_0|i_dy[17]~0, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[0] , IILC_MISO_0|i_dy[0], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~57 , IILC_MISO_0|Add1~57, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[1] , IILC_MISO_0|i_dy[1], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~73 , IILC_MISO_0|Add1~73, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[2] , IILC_MISO_0|i_dy[2], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~69 , IILC_MISO_0|Add1~69, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[3] , IILC_MISO_0|i_dy[3], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~65 , IILC_MISO_0|Add1~65, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[4] , IILC_MISO_0|i_dy[4], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~85 , IILC_MISO_0|Add1~85, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[5] , IILC_MISO_0|i_dy[5], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~81 , IILC_MISO_0|Add1~81, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[6] , IILC_MISO_0|i_dy[6], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~77 , IILC_MISO_0|Add1~77, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[7] , IILC_MISO_0|i_dy[7], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~53 , IILC_MISO_0|Add1~53, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[8] , IILC_MISO_0|i_dy[8], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~1 , IILC_MISO_0|Add1~1, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[9] , IILC_MISO_0|i_dy[9], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~49 , IILC_MISO_0|Add1~49, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[10] , IILC_MISO_0|i_dy[10], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~45 , IILC_MISO_0|Add1~45, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[11] , IILC_MISO_0|i_dy[11], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~41 , IILC_MISO_0|Add1~41, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[12] , IILC_MISO_0|i_dy[12], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~37 , IILC_MISO_0|Add1~37, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[13] , IILC_MISO_0|i_dy[13], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~33 , IILC_MISO_0|Add1~33, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[14] , IILC_MISO_0|i_dy[14], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~113 , IILC_MISO_0|Add1~113, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[15] , IILC_MISO_0|i_dy[15], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~105 , IILC_MISO_0|Add1~105, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[16] , IILC_MISO_0|i_dy[16], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~109 , IILC_MISO_0|Add1~109, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[17] , IILC_MISO_0|i_dy[17], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~101 , IILC_MISO_0|Add1~101, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[18] , IILC_MISO_0|i_dy[18], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~97 , IILC_MISO_0|Add1~97, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[19] , IILC_MISO_0|i_dy[19], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~93 , IILC_MISO_0|Add1~93, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[20] , IILC_MISO_0|i_dy[20], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~89 , IILC_MISO_0|Add1~89, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[21] , IILC_MISO_0|i_dy[21], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~29 , IILC_MISO_0|Add1~29, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[22] , IILC_MISO_0|i_dy[22], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~21 , IILC_MISO_0|Add1~21, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[23] , IILC_MISO_0|i_dy[23], spi_master, 1
instance = comp, \n0_miso[22]~input , n0_miso[22]~input, spi_master, 1
instance = comp, \n0_miso[21]~input , n0_miso[21]~input, spi_master, 1
instance = comp, \n0_miso[20]~input , n0_miso[20]~input, spi_master, 1
instance = comp, \n0_miso[19]~input , n0_miso[19]~input, spi_master, 1
instance = comp, \n0_miso[18]~input , n0_miso[18]~input, spi_master, 1
instance = comp, \n0_miso[17]~input , n0_miso[17]~input, spi_master, 1
instance = comp, \n0_miso[16]~input , n0_miso[16]~input, spi_master, 1
instance = comp, \n0_miso[15]~input , n0_miso[15]~input, spi_master, 1
instance = comp, \n0_miso[14]~input , n0_miso[14]~input, spi_master, 1
instance = comp, \n0_miso[13]~input , n0_miso[13]~input, spi_master, 1
instance = comp, \n0_miso[12]~input , n0_miso[12]~input, spi_master, 1
instance = comp, \n0_miso[11]~input , n0_miso[11]~input, spi_master, 1
instance = comp, \n0_miso[10]~input , n0_miso[10]~input, spi_master, 1
instance = comp, \n0_miso[9]~input , n0_miso[9]~input, spi_master, 1
instance = comp, \n0_miso[8]~input , n0_miso[8]~input, spi_master, 1
instance = comp, \n0_miso[7]~input , n0_miso[7]~input, spi_master, 1
instance = comp, \n0_miso[6]~input , n0_miso[6]~input, spi_master, 1
instance = comp, \n0_miso[5]~input , n0_miso[5]~input, spi_master, 1
instance = comp, \n0_miso[4]~input , n0_miso[4]~input, spi_master, 1
instance = comp, \n0_miso[3]~input , n0_miso[3]~input, spi_master, 1
instance = comp, \n0_miso[2]~input , n0_miso[2]~input, spi_master, 1
instance = comp, \n0_miso[1]~input , n0_miso[1]~input, spi_master, 1
instance = comp, \n0_miso[0]~input , n0_miso[0]~input, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~61 , IILC_MISO_0|Add0~61, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~57 , IILC_MISO_0|Add0~57, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~73 , IILC_MISO_0|Add0~73, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~69 , IILC_MISO_0|Add0~69, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~65 , IILC_MISO_0|Add0~65, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~85 , IILC_MISO_0|Add0~85, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~81 , IILC_MISO_0|Add0~81, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~77 , IILC_MISO_0|Add0~77, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~53 , IILC_MISO_0|Add0~53, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~1 , IILC_MISO_0|Add0~1, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~49 , IILC_MISO_0|Add0~49, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~45 , IILC_MISO_0|Add0~45, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~41 , IILC_MISO_0|Add0~41, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~37 , IILC_MISO_0|Add0~37, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~33 , IILC_MISO_0|Add0~33, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~113 , IILC_MISO_0|Add0~113, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~105 , IILC_MISO_0|Add0~105, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~109 , IILC_MISO_0|Add0~109, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~101 , IILC_MISO_0|Add0~101, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~97 , IILC_MISO_0|Add0~97, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~93 , IILC_MISO_0|Add0~93, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~89 , IILC_MISO_0|Add0~89, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~29 , IILC_MISO_0|Add0~29, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~21 , IILC_MISO_0|Add0~21, spi_master, 1
instance = comp, \n0_mosi[23]~input , n0_mosi[23]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~61 , IILC_MOSI_0|Add1~61, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[14]~0 , IILC_MOSI_0|i_dy[14]~0, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[0] , IILC_MOSI_0|i_dy[0], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~57 , IILC_MOSI_0|Add1~57, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[1] , IILC_MOSI_0|i_dy[1], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~73 , IILC_MOSI_0|Add1~73, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[2] , IILC_MOSI_0|i_dy[2], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~69 , IILC_MOSI_0|Add1~69, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[3] , IILC_MOSI_0|i_dy[3], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~65 , IILC_MOSI_0|Add1~65, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[4] , IILC_MOSI_0|i_dy[4], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~85 , IILC_MOSI_0|Add1~85, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[5] , IILC_MOSI_0|i_dy[5], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~81 , IILC_MOSI_0|Add1~81, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[6] , IILC_MOSI_0|i_dy[6], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~77 , IILC_MOSI_0|Add1~77, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[7] , IILC_MOSI_0|i_dy[7], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~53 , IILC_MOSI_0|Add1~53, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[8] , IILC_MOSI_0|i_dy[8], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~1 , IILC_MOSI_0|Add1~1, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[9] , IILC_MOSI_0|i_dy[9], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~49 , IILC_MOSI_0|Add1~49, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[10] , IILC_MOSI_0|i_dy[10], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~45 , IILC_MOSI_0|Add1~45, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[11] , IILC_MOSI_0|i_dy[11], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~41 , IILC_MOSI_0|Add1~41, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[12] , IILC_MOSI_0|i_dy[12], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~37 , IILC_MOSI_0|Add1~37, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[13] , IILC_MOSI_0|i_dy[13], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~33 , IILC_MOSI_0|Add1~33, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[14] , IILC_MOSI_0|i_dy[14], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~113 , IILC_MOSI_0|Add1~113, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[15] , IILC_MOSI_0|i_dy[15], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~89 , IILC_MOSI_0|Add1~89, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[16] , IILC_MOSI_0|i_dy[16], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~109 , IILC_MOSI_0|Add1~109, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[17] , IILC_MOSI_0|i_dy[17], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~105 , IILC_MOSI_0|Add1~105, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[18] , IILC_MOSI_0|i_dy[18], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~101 , IILC_MOSI_0|Add1~101, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[19] , IILC_MOSI_0|i_dy[19], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~97 , IILC_MOSI_0|Add1~97, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[20] , IILC_MOSI_0|i_dy[20], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~93 , IILC_MOSI_0|Add1~93, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[21] , IILC_MOSI_0|i_dy[21], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~29 , IILC_MOSI_0|Add1~29, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[22] , IILC_MOSI_0|i_dy[22], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~5 , IILC_MOSI_0|Add1~5, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[23] , IILC_MOSI_0|i_dy[23], spi_master, 1
instance = comp, \n0_mosi[22]~input , n0_mosi[22]~input, spi_master, 1
instance = comp, \n0_mosi[21]~input , n0_mosi[21]~input, spi_master, 1
instance = comp, \n0_mosi[20]~input , n0_mosi[20]~input, spi_master, 1
instance = comp, \n0_mosi[19]~input , n0_mosi[19]~input, spi_master, 1
instance = comp, \n0_mosi[18]~input , n0_mosi[18]~input, spi_master, 1
instance = comp, \n0_mosi[17]~input , n0_mosi[17]~input, spi_master, 1
instance = comp, \n0_mosi[16]~input , n0_mosi[16]~input, spi_master, 1
instance = comp, \n0_mosi[15]~input , n0_mosi[15]~input, spi_master, 1
instance = comp, \n0_mosi[14]~input , n0_mosi[14]~input, spi_master, 1
instance = comp, \n0_mosi[13]~input , n0_mosi[13]~input, spi_master, 1
instance = comp, \n0_mosi[12]~input , n0_mosi[12]~input, spi_master, 1
instance = comp, \n0_mosi[11]~input , n0_mosi[11]~input, spi_master, 1
instance = comp, \n0_mosi[10]~input , n0_mosi[10]~input, spi_master, 1
instance = comp, \n0_mosi[9]~input , n0_mosi[9]~input, spi_master, 1
instance = comp, \n0_mosi[8]~input , n0_mosi[8]~input, spi_master, 1
instance = comp, \n0_mosi[7]~input , n0_mosi[7]~input, spi_master, 1
instance = comp, \n0_mosi[6]~input , n0_mosi[6]~input, spi_master, 1
instance = comp, \n0_mosi[5]~input , n0_mosi[5]~input, spi_master, 1
instance = comp, \n0_mosi[4]~input , n0_mosi[4]~input, spi_master, 1
instance = comp, \n0_mosi[3]~input , n0_mosi[3]~input, spi_master, 1
instance = comp, \n0_mosi[2]~input , n0_mosi[2]~input, spi_master, 1
instance = comp, \n0_mosi[1]~input , n0_mosi[1]~input, spi_master, 1
instance = comp, \n0_mosi[0]~input , n0_mosi[0]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~61 , IILC_MOSI_0|Add0~61, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~57 , IILC_MOSI_0|Add0~57, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~73 , IILC_MOSI_0|Add0~73, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~69 , IILC_MOSI_0|Add0~69, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~65 , IILC_MOSI_0|Add0~65, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~85 , IILC_MOSI_0|Add0~85, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~81 , IILC_MOSI_0|Add0~81, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~77 , IILC_MOSI_0|Add0~77, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~53 , IILC_MOSI_0|Add0~53, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~1 , IILC_MOSI_0|Add0~1, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~49 , IILC_MOSI_0|Add0~49, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~45 , IILC_MOSI_0|Add0~45, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~41 , IILC_MOSI_0|Add0~41, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~37 , IILC_MOSI_0|Add0~37, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~33 , IILC_MOSI_0|Add0~33, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~113 , IILC_MOSI_0|Add0~113, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~89 , IILC_MOSI_0|Add0~89, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~109 , IILC_MOSI_0|Add0~109, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~105 , IILC_MOSI_0|Add0~105, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~101 , IILC_MOSI_0|Add0~101, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~97 , IILC_MOSI_0|Add0~97, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~93 , IILC_MOSI_0|Add0~93, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~29 , IILC_MOSI_0|Add0~29, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~5 , IILC_MOSI_0|Add0~5, spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~125 , IILC_SCLK_0|Add1~125, spi_master, 1
instance = comp, \IILC_SCLK_0|always0~28 , IILC_SCLK_0|always0~28, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[22]~0 , IILC_SCLK_0|i_dy[22]~0, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[0] , IILC_SCLK_0|i_dy[0], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~121 , IILC_SCLK_0|Add1~121, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[1] , IILC_SCLK_0|i_dy[1], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~105 , IILC_SCLK_0|Add1~105, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[2] , IILC_SCLK_0|i_dy[2], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~101 , IILC_SCLK_0|Add1~101, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[3] , IILC_SCLK_0|i_dy[3], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~97 , IILC_SCLK_0|Add1~97, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[4] , IILC_SCLK_0|i_dy[4], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~117 , IILC_SCLK_0|Add1~117, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[5] , IILC_SCLK_0|i_dy[5], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~113 , IILC_SCLK_0|Add1~113, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[6] , IILC_SCLK_0|i_dy[6], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~109 , IILC_SCLK_0|Add1~109, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[7] , IILC_SCLK_0|i_dy[7], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~93 , IILC_SCLK_0|Add1~93, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[8] , IILC_SCLK_0|i_dy[8], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~1 , IILC_SCLK_0|Add1~1, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[9] , IILC_SCLK_0|i_dy[9], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~89 , IILC_SCLK_0|Add1~89, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[10] , IILC_SCLK_0|i_dy[10], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~85 , IILC_SCLK_0|Add1~85, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[11] , IILC_SCLK_0|i_dy[11], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~81 , IILC_SCLK_0|Add1~81, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[12] , IILC_SCLK_0|i_dy[12], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~77 , IILC_SCLK_0|Add1~77, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[13] , IILC_SCLK_0|i_dy[13], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~73 , IILC_SCLK_0|Add1~73, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[14] , IILC_SCLK_0|i_dy[14], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~69 , IILC_SCLK_0|Add1~69, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[15] , IILC_SCLK_0|i_dy[15], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~65 , IILC_SCLK_0|Add1~65, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[16] , IILC_SCLK_0|i_dy[16], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~61 , IILC_SCLK_0|Add1~61, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[17] , IILC_SCLK_0|i_dy[17], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~57 , IILC_SCLK_0|Add1~57, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[18] , IILC_SCLK_0|i_dy[18], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~53 , IILC_SCLK_0|Add1~53, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[19] , IILC_SCLK_0|i_dy[19], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~49 , IILC_SCLK_0|Add1~49, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[20] , IILC_SCLK_0|i_dy[20], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~45 , IILC_SCLK_0|Add1~45, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[21] , IILC_SCLK_0|i_dy[21], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~29 , IILC_SCLK_0|Add1~29, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[22] , IILC_SCLK_0|i_dy[22], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~21 , IILC_SCLK_0|Add1~21, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[23] , IILC_SCLK_0|i_dy[23], spi_master, 1
instance = comp, \n0_sclk[23]~input , n0_sclk[23]~input, spi_master, 1
instance = comp, \n0_sclk[22]~input , n0_sclk[22]~input, spi_master, 1
instance = comp, \n0_sclk[21]~input , n0_sclk[21]~input, spi_master, 1
instance = comp, \n0_sclk[20]~input , n0_sclk[20]~input, spi_master, 1
instance = comp, \n0_sclk[19]~input , n0_sclk[19]~input, spi_master, 1
instance = comp, \n0_sclk[18]~input , n0_sclk[18]~input, spi_master, 1
instance = comp, \n0_sclk[17]~input , n0_sclk[17]~input, spi_master, 1
instance = comp, \n0_sclk[16]~input , n0_sclk[16]~input, spi_master, 1
instance = comp, \n0_sclk[15]~input , n0_sclk[15]~input, spi_master, 1
instance = comp, \n0_sclk[14]~input , n0_sclk[14]~input, spi_master, 1
instance = comp, \n0_sclk[13]~input , n0_sclk[13]~input, spi_master, 1
instance = comp, \n0_sclk[12]~input , n0_sclk[12]~input, spi_master, 1
instance = comp, \n0_sclk[11]~input , n0_sclk[11]~input, spi_master, 1
instance = comp, \n0_sclk[10]~input , n0_sclk[10]~input, spi_master, 1
instance = comp, \n0_sclk[9]~input , n0_sclk[9]~input, spi_master, 1
instance = comp, \n0_sclk[8]~input , n0_sclk[8]~input, spi_master, 1
instance = comp, \n0_sclk[7]~input , n0_sclk[7]~input, spi_master, 1
instance = comp, \n0_sclk[6]~input , n0_sclk[6]~input, spi_master, 1
instance = comp, \n0_sclk[5]~input , n0_sclk[5]~input, spi_master, 1
instance = comp, \n0_sclk[4]~input , n0_sclk[4]~input, spi_master, 1
instance = comp, \n0_sclk[3]~input , n0_sclk[3]~input, spi_master, 1
instance = comp, \n0_sclk[2]~input , n0_sclk[2]~input, spi_master, 1
instance = comp, \n0_sclk[1]~input , n0_sclk[1]~input, spi_master, 1
instance = comp, \n0_sclk[0]~input , n0_sclk[0]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~125 , IILC_SCLK_0|Add0~125, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~121 , IILC_SCLK_0|Add0~121, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~105 , IILC_SCLK_0|Add0~105, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~101 , IILC_SCLK_0|Add0~101, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~97 , IILC_SCLK_0|Add0~97, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~117 , IILC_SCLK_0|Add0~117, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~113 , IILC_SCLK_0|Add0~113, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~109 , IILC_SCLK_0|Add0~109, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~93 , IILC_SCLK_0|Add0~93, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~1 , IILC_SCLK_0|Add0~1, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~89 , IILC_SCLK_0|Add0~89, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~85 , IILC_SCLK_0|Add0~85, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~81 , IILC_SCLK_0|Add0~81, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~77 , IILC_SCLK_0|Add0~77, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~73 , IILC_SCLK_0|Add0~73, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~69 , IILC_SCLK_0|Add0~69, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~65 , IILC_SCLK_0|Add0~65, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~61 , IILC_SCLK_0|Add0~61, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~57 , IILC_SCLK_0|Add0~57, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~53 , IILC_SCLK_0|Add0~53, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~49 , IILC_SCLK_0|Add0~49, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~45 , IILC_SCLK_0|Add0~45, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~29 , IILC_SCLK_0|Add0~29, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~21 , IILC_SCLK_0|Add0~21, spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~25 , IILC_SCLK_0|Add1~25, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[24] , IILC_SCLK_0|i_dy[24], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~17 , IILC_SCLK_0|Add1~17, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[25] , IILC_SCLK_0|i_dy[25], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~13 , IILC_SCLK_0|Add1~13, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[26] , IILC_SCLK_0|i_dy[26], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~9 , IILC_SCLK_0|Add1~9, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[27] , IILC_SCLK_0|i_dy[27], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~5 , IILC_SCLK_0|Add1~5, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[28] , IILC_SCLK_0|i_dy[28], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~33 , IILC_SCLK_0|Add1~33, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[29] , IILC_SCLK_0|i_dy[29], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~37 , IILC_SCLK_0|Add1~37, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[30] , IILC_SCLK_0|i_dy[30], spi_master, 1
instance = comp, \IILC_SCLK_0|Add1~41 , IILC_SCLK_0|Add1~41, spi_master, 1
instance = comp, \IILC_SCLK_0|i_dy[31] , IILC_SCLK_0|i_dy[31], spi_master, 1
instance = comp, \n0_sclk[31]~input , n0_sclk[31]~input, spi_master, 1
instance = comp, \n0_sclk[30]~input , n0_sclk[30]~input, spi_master, 1
instance = comp, \n0_sclk[29]~input , n0_sclk[29]~input, spi_master, 1
instance = comp, \n0_sclk[28]~input , n0_sclk[28]~input, spi_master, 1
instance = comp, \n0_sclk[27]~input , n0_sclk[27]~input, spi_master, 1
instance = comp, \n0_sclk[26]~input , n0_sclk[26]~input, spi_master, 1
instance = comp, \n0_sclk[25]~input , n0_sclk[25]~input, spi_master, 1
instance = comp, \n0_sclk[24]~input , n0_sclk[24]~input, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~25 , IILC_SCLK_0|Add0~25, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~17 , IILC_SCLK_0|Add0~17, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~13 , IILC_SCLK_0|Add0~13, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~9 , IILC_SCLK_0|Add0~9, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~5 , IILC_SCLK_0|Add0~5, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~33 , IILC_SCLK_0|Add0~33, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~37 , IILC_SCLK_0|Add0~37, spi_master, 1
instance = comp, \IILC_SCLK_0|Add0~41 , IILC_SCLK_0|Add0~41, spi_master, 1
instance = comp, \n0_mosi[29]~input , n0_mosi[29]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~25 , IILC_MOSI_0|Add1~25, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[24] , IILC_MOSI_0|i_dy[24], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~21 , IILC_MOSI_0|Add1~21, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[25] , IILC_MOSI_0|i_dy[25], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~17 , IILC_MOSI_0|Add1~17, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[26] , IILC_MOSI_0|i_dy[26], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~13 , IILC_MOSI_0|Add1~13, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[27] , IILC_MOSI_0|i_dy[27], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~9 , IILC_MOSI_0|Add1~9, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[28] , IILC_MOSI_0|i_dy[28], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~117 , IILC_MOSI_0|Add1~117, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[29] , IILC_MOSI_0|i_dy[29], spi_master, 1
instance = comp, \n0_mosi[28]~input , n0_mosi[28]~input, spi_master, 1
instance = comp, \n0_mosi[27]~input , n0_mosi[27]~input, spi_master, 1
instance = comp, \n0_mosi[26]~input , n0_mosi[26]~input, spi_master, 1
instance = comp, \n0_mosi[25]~input , n0_mosi[25]~input, spi_master, 1
instance = comp, \n0_mosi[24]~input , n0_mosi[24]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~25 , IILC_MOSI_0|Add0~25, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~21 , IILC_MOSI_0|Add0~21, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~17 , IILC_MOSI_0|Add0~17, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~13 , IILC_MOSI_0|Add0~13, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~9 , IILC_MOSI_0|Add0~9, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~117 , IILC_MOSI_0|Add0~117, spi_master, 1
instance = comp, \n0_mosi[31]~input , n0_mosi[31]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~121 , IILC_MOSI_0|Add1~121, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[30] , IILC_MOSI_0|i_dy[30], spi_master, 1
instance = comp, \IILC_MOSI_0|Add1~125 , IILC_MOSI_0|Add1~125, spi_master, 1
instance = comp, \IILC_MOSI_0|i_dy[31] , IILC_MOSI_0|i_dy[31], spi_master, 1
instance = comp, \n0_mosi[30]~input , n0_mosi[30]~input, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~121 , IILC_MOSI_0|Add0~121, spi_master, 1
instance = comp, \IILC_MOSI_0|Add0~125 , IILC_MOSI_0|Add0~125, spi_master, 1
instance = comp, \LessThan2~2 , LessThan2~2, spi_master, 1
instance = comp, \LessThan0~1 , LessThan0~1, spi_master, 1
instance = comp, \LessThan0~2 , LessThan0~2, spi_master, 1
instance = comp, \LessThan2~0 , LessThan2~0, spi_master, 1
instance = comp, \LessThan0~0 , LessThan0~0, spi_master, 1
instance = comp, \LessThan2~1 , LessThan2~1, spi_master, 1
instance = comp, \LessThan0~27 , LessThan0~27, spi_master, 1
instance = comp, \LessThan0~28 , LessThan0~28, spi_master, 1
instance = comp, \LessThan0~29 , LessThan0~29, spi_master, 1
instance = comp, \LessThan0~30 , LessThan0~30, spi_master, 1
instance = comp, \IILC_MISO_0|Add1~25 , IILC_MISO_0|Add1~25, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[24] , IILC_MISO_0|i_dy[24], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~17 , IILC_MISO_0|Add1~17, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[25] , IILC_MISO_0|i_dy[25], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~13 , IILC_MISO_0|Add1~13, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[26] , IILC_MISO_0|i_dy[26], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~9 , IILC_MISO_0|Add1~9, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[27] , IILC_MISO_0|i_dy[27], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~5 , IILC_MISO_0|Add1~5, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[28] , IILC_MISO_0|i_dy[28], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~117 , IILC_MISO_0|Add1~117, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[29] , IILC_MISO_0|i_dy[29], spi_master, 1
instance = comp, \IILC_MISO_0|Add1~121 , IILC_MISO_0|Add1~121, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[30] , IILC_MISO_0|i_dy[30], spi_master, 1
instance = comp, \n0_miso[30]~input , n0_miso[30]~input, spi_master, 1
instance = comp, \n0_miso[29]~input , n0_miso[29]~input, spi_master, 1
instance = comp, \n0_miso[28]~input , n0_miso[28]~input, spi_master, 1
instance = comp, \n0_miso[27]~input , n0_miso[27]~input, spi_master, 1
instance = comp, \n0_miso[26]~input , n0_miso[26]~input, spi_master, 1
instance = comp, \n0_miso[25]~input , n0_miso[25]~input, spi_master, 1
instance = comp, \n0_miso[24]~input , n0_miso[24]~input, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~25 , IILC_MISO_0|Add0~25, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~17 , IILC_MISO_0|Add0~17, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~13 , IILC_MISO_0|Add0~13, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~9 , IILC_MISO_0|Add0~9, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~5 , IILC_MISO_0|Add0~5, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~117 , IILC_MISO_0|Add0~117, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~121 , IILC_MISO_0|Add0~121, spi_master, 1
instance = comp, \IILC_MISO_0|Add1~125 , IILC_MISO_0|Add1~125, spi_master, 1
instance = comp, \IILC_MISO_0|i_dy[31] , IILC_MISO_0|i_dy[31], spi_master, 1
instance = comp, \n0_miso[31]~input , n0_miso[31]~input, spi_master, 1
instance = comp, \IILC_MISO_0|Add0~125 , IILC_MISO_0|Add0~125, spi_master, 1
instance = comp, \max_cnt[12]~0 , max_cnt[12]~0, spi_master, 1
instance = comp, \max_cnt[12]~1 , max_cnt[12]~1, spi_master, 1
instance = comp, \LessThan2~25 , LessThan2~25, spi_master, 1
instance = comp, \max_cnt[12]~2 , max_cnt[12]~2, spi_master, 1
instance = comp, \LessThan2~5 , LessThan2~5, spi_master, 1
instance = comp, \LessThan0~18 , LessThan0~18, spi_master, 1
instance = comp, \LessThan0~19 , LessThan0~19, spi_master, 1
instance = comp, \LessThan0~5 , LessThan0~5, spi_master, 1
instance = comp, \LessThan0~6 , LessThan0~6, spi_master, 1
instance = comp, \LessThan0~3 , LessThan0~3, spi_master, 1
instance = comp, \LessThan0~4 , LessThan0~4, spi_master, 1
instance = comp, \LessThan2~3 , LessThan2~3, spi_master, 1
instance = comp, \LessThan2~4 , LessThan2~4, spi_master, 1
instance = comp, \LessThan0~8 , LessThan0~8, spi_master, 1
instance = comp, \LessThan0~9 , LessThan0~9, spi_master, 1
instance = comp, \LessThan0~7 , LessThan0~7, spi_master, 1
instance = comp, \LessThan0~15 , LessThan0~15, spi_master, 1
instance = comp, \LessThan0~13 , LessThan0~13, spi_master, 1
instance = comp, \LessThan0~11 , LessThan0~11, spi_master, 1
instance = comp, \LessThan0~14 , LessThan0~14, spi_master, 1
instance = comp, \LessThan0~12 , LessThan0~12, spi_master, 1
instance = comp, \LessThan0~16 , LessThan0~16, spi_master, 1
instance = comp, \LessThan0~10 , LessThan0~10, spi_master, 1
instance = comp, \LessThan0~17 , LessThan0~17, spi_master, 1
instance = comp, \LessThan0~20 , LessThan0~20, spi_master, 1
instance = comp, \LessThan0~21 , LessThan0~21, spi_master, 1
instance = comp, \LessThan0~24 , LessThan0~24, spi_master, 1
instance = comp, \LessThan0~25 , LessThan0~25, spi_master, 1
instance = comp, \LessThan0~22 , LessThan0~22, spi_master, 1
instance = comp, \LessThan0~23 , LessThan0~23, spi_master, 1
instance = comp, \LessThan0~26 , LessThan0~26, spi_master, 1
instance = comp, \max_cnt[12]~3 , max_cnt[12]~3, spi_master, 1
instance = comp, \LessThan3~35 , LessThan3~35, spi_master, 1
instance = comp, \LessThan3~2 , LessThan3~2, spi_master, 1
instance = comp, \LessThan3~1 , LessThan3~1, spi_master, 1
instance = comp, \LessThan3~0 , LessThan3~0, spi_master, 1
instance = comp, \LessThan3~36 , LessThan3~36, spi_master, 1
instance = comp, \LessThan3~32 , LessThan3~32, spi_master, 1
instance = comp, \LessThan3~3 , LessThan3~3, spi_master, 1
instance = comp, \LessThan3~4 , LessThan3~4, spi_master, 1
instance = comp, \LessThan3~33 , LessThan3~33, spi_master, 1
instance = comp, \LessThan3~34 , LessThan3~34, spi_master, 1
instance = comp, \LessThan3~6 , LessThan3~6, spi_master, 1
instance = comp, \LessThan3~9 , LessThan3~9, spi_master, 1
instance = comp, \LessThan3~5 , LessThan3~5, spi_master, 1
instance = comp, \LessThan3~8 , LessThan3~8, spi_master, 1
instance = comp, \LessThan3~7 , LessThan3~7, spi_master, 1
instance = comp, \LessThan3~10 , LessThan3~10, spi_master, 1
instance = comp, \LessThan3~13 , LessThan3~13, spi_master, 1
instance = comp, \LessThan3~14 , LessThan3~14, spi_master, 1
instance = comp, \LessThan3~11 , LessThan3~11, spi_master, 1
instance = comp, \LessThan3~12 , LessThan3~12, spi_master, 1
instance = comp, \LessThan3~15 , LessThan3~15, spi_master, 1
instance = comp, \LessThan3~16 , LessThan3~16, spi_master, 1
instance = comp, \LessThan3~25 , LessThan3~25, spi_master, 1
instance = comp, \LessThan3~26 , LessThan3~26, spi_master, 1
instance = comp, \LessThan3~18 , LessThan3~18, spi_master, 1
instance = comp, \LessThan3~19 , LessThan3~19, spi_master, 1
instance = comp, \LessThan3~29 , LessThan3~29, spi_master, 1
instance = comp, \LessThan3~17 , LessThan3~17, spi_master, 1
instance = comp, \LessThan3~30 , LessThan3~30, spi_master, 1
instance = comp, \LessThan3~23 , LessThan3~23, spi_master, 1
instance = comp, \LessThan3~24 , LessThan3~24, spi_master, 1
instance = comp, \LessThan3~27 , LessThan3~27, spi_master, 1
instance = comp, \LessThan3~28 , LessThan3~28, spi_master, 1
instance = comp, \LessThan3~20 , LessThan3~20, spi_master, 1
instance = comp, \LessThan3~21 , LessThan3~21, spi_master, 1
instance = comp, \LessThan3~22 , LessThan3~22, spi_master, 1
instance = comp, \LessThan3~31 , LessThan3~31, spi_master, 1
instance = comp, \max_cnt[12]~4 , max_cnt[12]~4, spi_master, 1
instance = comp, \LessThan3~37 , LessThan3~37, spi_master, 1
instance = comp, \max_cnt[12]~5 , max_cnt[12]~5, spi_master, 1
instance = comp, \max_cnt[12]~6 , max_cnt[12]~6, spi_master, 1
instance = comp, \LessThan1~2 , LessThan1~2, spi_master, 1
instance = comp, \LessThan1~0 , LessThan1~0, spi_master, 1
instance = comp, \LessThan1~1 , LessThan1~1, spi_master, 1
instance = comp, \LessThan5~0 , LessThan5~0, spi_master, 1
instance = comp, \LessThan5~1 , LessThan5~1, spi_master, 1
instance = comp, \LessThan5~5 , LessThan5~5, spi_master, 1
instance = comp, \LessThan1~28 , LessThan1~28, spi_master, 1
instance = comp, \LessThan1~29 , LessThan1~29, spi_master, 1
instance = comp, \LessThan1~26 , LessThan1~26, spi_master, 1
instance = comp, \LessThan1~27 , LessThan1~27, spi_master, 1
instance = comp, \LessThan1~17 , LessThan1~17, spi_master, 1
instance = comp, \LessThan5~2 , LessThan5~2, spi_master, 1
instance = comp, \LessThan1~18 , LessThan1~18, spi_master, 1
instance = comp, \LessThan1~3 , LessThan1~3, spi_master, 1
instance = comp, \LessThan1~19 , LessThan1~19, spi_master, 1
instance = comp, \LessThan1~4 , LessThan1~4, spi_master, 1
instance = comp, \LessThan1~20 , LessThan1~20, spi_master, 1
instance = comp, \LessThan5~3 , LessThan5~3, spi_master, 1
instance = comp, \LessThan1~21 , LessThan1~21, spi_master, 1
instance = comp, \LessThan1~22 , LessThan1~22, spi_master, 1
instance = comp, \LessThan1~6 , LessThan1~6, spi_master, 1
instance = comp, \LessThan1~5 , LessThan1~5, spi_master, 1
instance = comp, \LessThan1~8 , LessThan1~8, spi_master, 1
instance = comp, \LessThan1~9 , LessThan1~9, spi_master, 1
instance = comp, \LessThan1~10 , LessThan1~10, spi_master, 1
instance = comp, \LessThan1~7 , LessThan1~7, spi_master, 1
instance = comp, \LessThan1~11 , LessThan1~11, spi_master, 1
instance = comp, \LessThan1~12 , LessThan1~12, spi_master, 1
instance = comp, \LessThan1~13 , LessThan1~13, spi_master, 1
instance = comp, \LessThan1~23 , LessThan1~23, spi_master, 1
instance = comp, \LessThan1~14 , LessThan1~14, spi_master, 1
instance = comp, \LessThan1~15 , LessThan1~15, spi_master, 1
instance = comp, \LessThan1~24 , LessThan1~24, spi_master, 1
instance = comp, \LessThan1~16 , LessThan1~16, spi_master, 1
instance = comp, \LessThan5~4 , LessThan5~4, spi_master, 1
instance = comp, \LessThan1~25 , LessThan1~25, spi_master, 1
instance = comp, \LessThan1~30 , LessThan1~30, spi_master, 1
instance = comp, \LessThan2~22 , LessThan2~22, spi_master, 1
instance = comp, \LessThan2~23 , LessThan2~23, spi_master, 1
instance = comp, \LessThan2~20 , LessThan2~20, spi_master, 1
instance = comp, \LessThan2~21 , LessThan2~21, spi_master, 1
instance = comp, \LessThan2~6 , LessThan2~6, spi_master, 1
instance = comp, \LessThan2~8 , LessThan2~8, spi_master, 1
instance = comp, \LessThan2~7 , LessThan2~7, spi_master, 1
instance = comp, \LessThan2~9 , LessThan2~9, spi_master, 1
instance = comp, \LessThan2~10 , LessThan2~10, spi_master, 1
instance = comp, \LessThan2~11 , LessThan2~11, spi_master, 1
instance = comp, \LessThan2~12 , LessThan2~12, spi_master, 1
instance = comp, \LessThan2~13 , LessThan2~13, spi_master, 1
instance = comp, \LessThan2~14 , LessThan2~14, spi_master, 1
instance = comp, \LessThan2~15 , LessThan2~15, spi_master, 1
instance = comp, \LessThan2~16 , LessThan2~16, spi_master, 1
instance = comp, \LessThan2~17 , LessThan2~17, spi_master, 1
instance = comp, \LessThan2~18 , LessThan2~18, spi_master, 1
instance = comp, \LessThan2~19 , LessThan2~19, spi_master, 1
instance = comp, \LessThan2~24 , LessThan2~24, spi_master, 1
instance = comp, \LessThan4~16 , LessThan4~16, spi_master, 1
instance = comp, \LessThan4~17 , LessThan4~17, spi_master, 1
instance = comp, \LessThan4~14 , LessThan4~14, spi_master, 1
instance = comp, \LessThan4~15 , LessThan4~15, spi_master, 1
instance = comp, \LessThan4~5 , LessThan4~5, spi_master, 1
instance = comp, \LessThan4~6 , LessThan4~6, spi_master, 1
instance = comp, \LessThan4~0 , LessThan4~0, spi_master, 1
instance = comp, \LessThan4~2 , LessThan4~2, spi_master, 1
instance = comp, \LessThan4~1 , LessThan4~1, spi_master, 1
instance = comp, \LessThan4~3 , LessThan4~3, spi_master, 1
instance = comp, \LessThan4~4 , LessThan4~4, spi_master, 1
instance = comp, \LessThan4~11 , LessThan4~11, spi_master, 1
instance = comp, \LessThan4~12 , LessThan4~12, spi_master, 1
instance = comp, \LessThan4~7 , LessThan4~7, spi_master, 1
instance = comp, \LessThan4~8 , LessThan4~8, spi_master, 1
instance = comp, \LessThan4~9 , LessThan4~9, spi_master, 1
instance = comp, \LessThan4~10 , LessThan4~10, spi_master, 1
instance = comp, \LessThan4~13 , LessThan4~13, spi_master, 1
instance = comp, \max_cnt[12]~8 , max_cnt[12]~8, spi_master, 1
instance = comp, \max_cnt[12]~7 , max_cnt[12]~7, spi_master, 1
instance = comp, \max_cnt[12]~9 , max_cnt[12]~9, spi_master, 1
instance = comp, \max_cnt[12]~10 , max_cnt[12]~10, spi_master, 1
instance = comp, \LessThan5~20 , LessThan5~20, spi_master, 1
instance = comp, \LessThan5~21 , LessThan5~21, spi_master, 1
instance = comp, \LessThan5~22 , LessThan5~22, spi_master, 1
instance = comp, \LessThan5~23 , LessThan5~23, spi_master, 1
instance = comp, \LessThan5~7 , LessThan5~7, spi_master, 1
instance = comp, \LessThan5~6 , LessThan5~6, spi_master, 1
instance = comp, \LessThan5~8 , LessThan5~8, spi_master, 1
instance = comp, \LessThan5~9 , LessThan5~9, spi_master, 1
instance = comp, \LessThan5~10 , LessThan5~10, spi_master, 1
instance = comp, \LessThan5~15 , LessThan5~15, spi_master, 1
instance = comp, \LessThan5~16 , LessThan5~16, spi_master, 1
instance = comp, \LessThan5~13 , LessThan5~13, spi_master, 1
instance = comp, \LessThan5~14 , LessThan5~14, spi_master, 1
instance = comp, \LessThan5~11 , LessThan5~11, spi_master, 1
instance = comp, \LessThan5~12 , LessThan5~12, spi_master, 1
instance = comp, \LessThan5~17 , LessThan5~17, spi_master, 1
instance = comp, \LessThan5~18 , LessThan5~18, spi_master, 1
instance = comp, \LessThan5~19 , LessThan5~19, spi_master, 1
instance = comp, \LessThan5~24 , LessThan5~24, spi_master, 1
instance = comp, \max_cnt[12]~11 , max_cnt[12]~11, spi_master, 1
instance = comp, \max_cnt[12]~12 , max_cnt[12]~12, spi_master, 1
instance = comp, \Equal0~16 , Equal0~16, spi_master, 1
instance = comp, \Equal0~15 , Equal0~15, spi_master, 1
instance = comp, \Equal0~14 , Equal0~14, spi_master, 1
instance = comp, \Equal0~19 , Equal0~19, spi_master, 1
instance = comp, \Equal0~17 , Equal0~17, spi_master, 1
instance = comp, \Equal0~18 , Equal0~18, spi_master, 1
instance = comp, \Equal0~20 , Equal0~20, spi_master, 1
instance = comp, \Equal0~5 , Equal0~5, spi_master, 1
instance = comp, \Equal0~1 , Equal0~1, spi_master, 1
instance = comp, \Equal0~0 , Equal0~0, spi_master, 1
instance = comp, \Equal0~3 , Equal0~3, spi_master, 1
instance = comp, \Equal0~2 , Equal0~2, spi_master, 1
instance = comp, \Equal0~4 , Equal0~4, spi_master, 1
instance = comp, \Equal0~6 , Equal0~6, spi_master, 1
instance = comp, \Equal0~30 , Equal0~30, spi_master, 1
instance = comp, \Equal0~27 , Equal0~27, spi_master, 1
instance = comp, \Equal0~31 , Equal0~31, spi_master, 1
instance = comp, \Equal0~32 , Equal0~32, spi_master, 1
instance = comp, \Equal0~29 , Equal0~29, spi_master, 1
instance = comp, \Equal0~28 , Equal0~28, spi_master, 1
instance = comp, \Equal0~33 , Equal0~33, spi_master, 1
instance = comp, \LessThan0~32 , LessThan0~32, spi_master, 1
instance = comp, \LessThan0~31 , LessThan0~31, spi_master, 1
instance = comp, \LessThan2~26 , LessThan2~26, spi_master, 1
instance = comp, \LessThan2~27 , LessThan2~27, spi_master, 1
instance = comp, \LessThan2~28 , LessThan2~28, spi_master, 1
instance = comp, \LessThan3~39 , LessThan3~39, spi_master, 1
instance = comp, \LessThan3~38 , LessThan3~38, spi_master, 1
instance = comp, \LessThan3~40 , LessThan3~40, spi_master, 1
instance = comp, \LessThan3~41 , LessThan3~41, spi_master, 1
instance = comp, \LessThan3~42 , LessThan3~42, spi_master, 1
instance = comp, \max_cnt[12]~14 , max_cnt[12]~14, spi_master, 1
instance = comp, \LessThan5~25 , LessThan5~25, spi_master, 1
instance = comp, \LessThan5~26 , LessThan5~26, spi_master, 1
instance = comp, \LessThan5~27 , LessThan5~27, spi_master, 1
instance = comp, \LessThan5~28 , LessThan5~28, spi_master, 1
instance = comp, \LessThan4~18 , LessThan4~18, spi_master, 1
instance = comp, \LessThan4~19 , LessThan4~19, spi_master, 1
instance = comp, \max_cnt[12]~15 , max_cnt[12]~15, spi_master, 1
instance = comp, \LessThan1~31 , LessThan1~31, spi_master, 1
instance = comp, \LessThan1~32 , LessThan1~32, spi_master, 1
instance = comp, \LessThan1~33 , LessThan1~33, spi_master, 1
instance = comp, \LessThan0~33 , LessThan0~33, spi_master, 1
instance = comp, \LessThan0~34 , LessThan0~34, spi_master, 1
instance = comp, \max_cnt[12]~13 , max_cnt[12]~13, spi_master, 1
instance = comp, \max_cnt[29]~18 , max_cnt[29]~18, spi_master, 1
instance = comp, \max_cnt[28]~17 , max_cnt[28]~17, spi_master, 1
instance = comp, \max_cnt[27]~16 , max_cnt[27]~16, spi_master, 1
instance = comp, \Equal0~11 , Equal0~11, spi_master, 1
instance = comp, \Equal0~7 , Equal0~7, spi_master, 1
instance = comp, \Equal0~8 , Equal0~8, spi_master, 1
instance = comp, \Equal0~34 , Equal0~34, spi_master, 1
instance = comp, \Equal0~9 , Equal0~9, spi_master, 1
instance = comp, \Equal0~35 , Equal0~35, spi_master, 1
instance = comp, \Equal0~10 , Equal0~10, spi_master, 1
instance = comp, \Equal0~36 , Equal0~36, spi_master, 1
instance = comp, \Equal0~37 , Equal0~37, spi_master, 1
instance = comp, \Selector35~3 , Selector35~3, spi_master, 1
instance = comp, \fsm.00 , fsm.00, spi_master, 1
instance = comp, \Selector35~1 , Selector35~1, spi_master, 1
instance = comp, \Selector37~0 , Selector37~0, spi_master, 1
instance = comp, \fsm.S_COUNT , fsm.S_COUNT, spi_master, 1
instance = comp, \cnt[6]~0 , cnt[6]~0, spi_master, 1
instance = comp, \cnt[0] , cnt[0], spi_master, 1
instance = comp, \Add1~69 , Add1~69, spi_master, 1
instance = comp, \cnt[1] , cnt[1], spi_master, 1
instance = comp, \Add1~73 , Add1~73, spi_master, 1
instance = comp, \cnt[2] , cnt[2], spi_master, 1
instance = comp, \Add1~77 , Add1~77, spi_master, 1
instance = comp, \cnt[3] , cnt[3], spi_master, 1
instance = comp, \Add1~57 , Add1~57, spi_master, 1
instance = comp, \cnt[4] , cnt[4], spi_master, 1
instance = comp, \Add1~61 , Add1~61, spi_master, 1
instance = comp, \cnt[5] , cnt[5], spi_master, 1
instance = comp, \Add1~49 , Add1~49, spi_master, 1
instance = comp, \cnt[6] , cnt[6], spi_master, 1
instance = comp, \Add1~53 , Add1~53, spi_master, 1
instance = comp, \cnt[7] , cnt[7], spi_master, 1
instance = comp, \Add1~41 , Add1~41, spi_master, 1
instance = comp, \cnt[8] , cnt[8], spi_master, 1
instance = comp, \Add1~45 , Add1~45, spi_master, 1
instance = comp, \cnt[9] , cnt[9], spi_master, 1
instance = comp, \Add1~33 , Add1~33, spi_master, 1
instance = comp, \cnt[10] , cnt[10], spi_master, 1
instance = comp, \Add1~37 , Add1~37, spi_master, 1
instance = comp, \cnt[11] , cnt[11], spi_master, 1
instance = comp, \Add1~113 , Add1~113, spi_master, 1
instance = comp, \cnt[12] , cnt[12], spi_master, 1
instance = comp, \Add1~117 , Add1~117, spi_master, 1
instance = comp, \cnt[13] , cnt[13], spi_master, 1
instance = comp, \Add1~121 , Add1~121, spi_master, 1
instance = comp, \cnt[14] , cnt[14], spi_master, 1
instance = comp, \Add1~125 , Add1~125, spi_master, 1
instance = comp, \cnt[15] , cnt[15], spi_master, 1
instance = comp, \Add1~105 , Add1~105, spi_master, 1
instance = comp, \cnt[16] , cnt[16], spi_master, 1
instance = comp, \Add1~109 , Add1~109, spi_master, 1
instance = comp, \cnt[17] , cnt[17], spi_master, 1
instance = comp, \Add1~97 , Add1~97, spi_master, 1
instance = comp, \cnt[18] , cnt[18], spi_master, 1
instance = comp, \Add1~101 , Add1~101, spi_master, 1
instance = comp, \cnt[19] , cnt[19], spi_master, 1
instance = comp, \Add1~89 , Add1~89, spi_master, 1
instance = comp, \cnt[20] , cnt[20], spi_master, 1
instance = comp, \Add1~93 , Add1~93, spi_master, 1
instance = comp, \cnt[21] , cnt[21], spi_master, 1
instance = comp, \Add1~81 , Add1~81, spi_master, 1
instance = comp, \cnt[22] , cnt[22], spi_master, 1
instance = comp, \Add1~85 , Add1~85, spi_master, 1
instance = comp, \cnt[23] , cnt[23], spi_master, 1
instance = comp, \Add1~17 , Add1~17, spi_master, 1
instance = comp, \cnt[24] , cnt[24], spi_master, 1
instance = comp, \Add1~21 , Add1~21, spi_master, 1
instance = comp, \cnt[25] , cnt[25], spi_master, 1
instance = comp, \Add1~25 , Add1~25, spi_master, 1
instance = comp, \cnt[26] , cnt[26], spi_master, 1
instance = comp, \Add1~29 , Add1~29, spi_master, 1
instance = comp, \cnt[27] , cnt[27], spi_master, 1
instance = comp, \Add1~9 , Add1~9, spi_master, 1
instance = comp, \cnt[28] , cnt[28], spi_master, 1
instance = comp, \Add1~13 , Add1~13, spi_master, 1
instance = comp, \cnt[29] , cnt[29], spi_master, 1
instance = comp, \Add1~1 , Add1~1, spi_master, 1
instance = comp, \cnt[30] , cnt[30], spi_master, 1
instance = comp, \Add1~5 , Add1~5, spi_master, 1
instance = comp, \cnt[31] , cnt[31], spi_master, 1
instance = comp, \Equal0~25 , Equal0~25, spi_master, 1
instance = comp, \Equal0~23 , Equal0~23, spi_master, 1
instance = comp, \Equal0~21 , Equal0~21, spi_master, 1
instance = comp, \Equal0~22 , Equal0~22, spi_master, 1
instance = comp, \Equal0~24 , Equal0~24, spi_master, 1
instance = comp, \Equal0~26 , Equal0~26, spi_master, 1
instance = comp, \max_cnt[4]~20 , max_cnt[4]~20, spi_master, 1
instance = comp, \max_cnt[3]~19 , max_cnt[3]~19, spi_master, 1
instance = comp, \Equal0~12 , Equal0~12, spi_master, 1
instance = comp, \Equal0~13 , Equal0~13, spi_master, 1
instance = comp, \Selector35~0 , Selector35~0, spi_master, 1
instance = comp, \fsm.S_ACK , fsm.S_ACK, spi_master, 1
instance = comp, \Selector1~0 , Selector1~0, spi_master, 1
instance = comp, \is_rd~0 , is_rd~0, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal0~4 , SERIAL_TX_0|Equal0~4, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal0~0 , SERIAL_TX_0|Equal0~0, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal0~1 , SERIAL_TX_0|Equal0~1, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal0~2 , SERIAL_TX_0|Equal0~2, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal0~5 , SERIAL_TX_0|Equal0~5, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal0~3 , SERIAL_TX_0|Equal0~3, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal0~6 , SERIAL_TX_0|Equal0~6, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~65 , SERIAL_RX_0|Add1~65, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~69 , SERIAL_RX_0|Add1~69, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~73 , SERIAL_RX_0|Add1~73, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~77 , SERIAL_RX_0|Add1~77, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~57 , SERIAL_RX_0|Add1~57, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~61 , SERIAL_RX_0|Add1~61, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~49 , SERIAL_RX_0|Add1~49, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~53 , SERIAL_RX_0|Add1~53, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~41 , SERIAL_RX_0|Add1~41, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~45 , SERIAL_RX_0|Add1~45, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~33 , SERIAL_RX_0|Add1~33, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~37 , SERIAL_RX_0|Add1~37, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~113 , SERIAL_RX_0|Add1~113, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~117 , SERIAL_RX_0|Add1~117, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[13]~feeder , SERIAL_RX_0|i_cnt_1[13]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~65 , SERIAL_RX_0|Add0~65, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~69 , SERIAL_RX_0|Add0~69, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~73 , SERIAL_RX_0|Add0~73, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~77 , SERIAL_RX_0|Add0~77, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~57 , SERIAL_RX_0|Add0~57, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~61 , SERIAL_RX_0|Add0~61, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~49 , SERIAL_RX_0|Add0~49, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~53 , SERIAL_RX_0|Add0~53, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~41 , SERIAL_RX_0|Add0~41, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~45 , SERIAL_RX_0|Add0~45, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~33 , SERIAL_RX_0|Add0~33, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~37 , SERIAL_RX_0|Add0~37, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~113 , SERIAL_RX_0|Add0~113, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~117 , SERIAL_RX_0|Add0~117, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[9]~feeder , SERIAL_RX_0|i_cnt_1[9]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[9] , SERIAL_RX_0|i_cnt_1[9], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[8]~feeder , SERIAL_RX_0|i_cnt_1[8]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[8] , SERIAL_RX_0|i_cnt_1[8], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~6 , SERIAL_RX_0|Equal2~6, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[5]~feeder , SERIAL_RX_0|i_cnt_1[5]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[5] , SERIAL_RX_0|i_cnt_1[5], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[4]~feeder , SERIAL_RX_0|i_cnt_1[4]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[4] , SERIAL_RX_0|i_cnt_1[4], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~8 , SERIAL_RX_0|Equal2~8, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[11]~feeder , SERIAL_RX_0|i_cnt_1[11]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[11] , SERIAL_RX_0|i_cnt_1[11], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[10]~feeder , SERIAL_RX_0|i_cnt_1[10]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[10] , SERIAL_RX_0|i_cnt_1[10], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~5 , SERIAL_RX_0|Equal2~5, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[1]~feeder , SERIAL_RX_0|i_cnt_1[1]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[1] , SERIAL_RX_0|i_cnt_1[1], spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~121 , SERIAL_RX_0|Add1~121, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~125 , SERIAL_RX_0|Add1~125, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~105 , SERIAL_RX_0|Add1~105, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~109 , SERIAL_RX_0|Add1~109, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~97 , SERIAL_RX_0|Add1~97, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~101 , SERIAL_RX_0|Add1~101, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~89 , SERIAL_RX_0|Add1~89, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~93 , SERIAL_RX_0|Add1~93, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~81 , SERIAL_RX_0|Add1~81, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~85 , SERIAL_RX_0|Add1~85, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~17 , SERIAL_RX_0|Add1~17, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~21 , SERIAL_RX_0|Add1~21, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~25 , SERIAL_RX_0|Add1~25, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~29 , SERIAL_RX_0|Add1~29, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~9 , SERIAL_RX_0|Add1~9, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~121 , SERIAL_RX_0|Add0~121, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~125 , SERIAL_RX_0|Add0~125, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~105 , SERIAL_RX_0|Add0~105, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~109 , SERIAL_RX_0|Add0~109, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~97 , SERIAL_RX_0|Add0~97, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~101 , SERIAL_RX_0|Add0~101, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~89 , SERIAL_RX_0|Add0~89, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~93 , SERIAL_RX_0|Add0~93, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~81 , SERIAL_RX_0|Add0~81, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~85 , SERIAL_RX_0|Add0~85, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~17 , SERIAL_RX_0|Add0~17, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~21 , SERIAL_RX_0|Add0~21, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~25 , SERIAL_RX_0|Add0~25, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~29 , SERIAL_RX_0|Add0~29, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~9 , SERIAL_RX_0|Add0~9, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[28] , SERIAL_RX_0|i_cnt_1[28], spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~13 , SERIAL_RX_0|Add1~13, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~13 , SERIAL_RX_0|Add0~13, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[29] , SERIAL_RX_0|i_cnt_1[29], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~1 , SERIAL_RX_0|Equal2~1, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~1 , SERIAL_RX_0|Add1~1, spi_master, 1
instance = comp, \SERIAL_RX_0|Add1~5 , SERIAL_RX_0|Add1~5, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~1 , SERIAL_RX_0|Add0~1, spi_master, 1
instance = comp, \SERIAL_RX_0|Add0~5 , SERIAL_RX_0|Add0~5, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[31] , SERIAL_RX_0|i_cnt_1[31], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[30] , SERIAL_RX_0|i_cnt_1[30], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~0 , SERIAL_RX_0|Equal2~0, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[26] , SERIAL_RX_0|i_cnt_1[26], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[27] , SERIAL_RX_0|i_cnt_1[27], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~3 , SERIAL_RX_0|Equal2~3, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[25] , SERIAL_RX_0|i_cnt_1[25], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[24] , SERIAL_RX_0|i_cnt_1[24], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~2 , SERIAL_RX_0|Equal2~2, spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~4 , SERIAL_RX_0|Equal2~4, spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~19 , SERIAL_RX_0|Equal2~19, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1~1 , SERIAL_RX_0|i_cnt_1~1, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[0] , SERIAL_RX_0|i_cnt_1[0], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~9 , SERIAL_RX_0|Equal2~9, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[3]~feeder , SERIAL_RX_0|i_cnt_1[3]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[3] , SERIAL_RX_0|i_cnt_1[3], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[2]~feeder , SERIAL_RX_0|i_cnt_1[2]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[2] , SERIAL_RX_0|i_cnt_1[2], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~10 , SERIAL_RX_0|Equal2~10, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[7]~feeder , SERIAL_RX_0|i_cnt_1[7]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[7] , SERIAL_RX_0|i_cnt_1[7], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[6]~feeder , SERIAL_RX_0|i_cnt_1[6]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[6] , SERIAL_RX_0|i_cnt_1[6], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~7 , SERIAL_RX_0|Equal2~7, spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~11 , SERIAL_RX_0|Equal2~11, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[31]~0 , SERIAL_RX_0|i_cnt_1[31]~0, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[13] , SERIAL_RX_0|i_cnt_1[13], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[12]~feeder , SERIAL_RX_0|i_cnt_1[12]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[12] , SERIAL_RX_0|i_cnt_1[12], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~16 , SERIAL_RX_0|Equal2~16, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[14]~feeder , SERIAL_RX_0|i_cnt_1[14]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[14] , SERIAL_RX_0|i_cnt_1[14], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[15]~feeder , SERIAL_RX_0|i_cnt_1[15]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[15] , SERIAL_RX_0|i_cnt_1[15], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~17 , SERIAL_RX_0|Equal2~17, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[17]~feeder , SERIAL_RX_0|i_cnt_1[17]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[17] , SERIAL_RX_0|i_cnt_1[17], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[16]~feeder , SERIAL_RX_0|i_cnt_1[16]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[16] , SERIAL_RX_0|i_cnt_1[16], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~15 , SERIAL_RX_0|Equal2~15, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[20] , SERIAL_RX_0|i_cnt_1[20], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[21] , SERIAL_RX_0|i_cnt_1[21], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~13 , SERIAL_RX_0|Equal2~13, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[18]~feeder , SERIAL_RX_0|i_cnt_1[18]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[18] , SERIAL_RX_0|i_cnt_1[18], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[19]~feeder , SERIAL_RX_0|i_cnt_1[19]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[19] , SERIAL_RX_0|i_cnt_1[19], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~14 , SERIAL_RX_0|Equal2~14, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[22] , SERIAL_RX_0|i_cnt_1[22], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[23] , SERIAL_RX_0|i_cnt_1[23], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~12 , SERIAL_RX_0|Equal2~12, spi_master, 1
instance = comp, \SERIAL_RX_0|Equal2~18 , SERIAL_RX_0|Equal2~18, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_1[7]~2 , SERIAL_RX_0|i_cnt_1[7]~2, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[0] , SERIAL_RX_0|sr_cnt[0], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~101 , SERIAL_RX_0|Add2~101, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[1] , SERIAL_RX_0|sr_cnt[1], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~105 , SERIAL_RX_0|Add2~105, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[2] , SERIAL_RX_0|sr_cnt[2], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~109 , SERIAL_RX_0|Add2~109, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[3] , SERIAL_RX_0|sr_cnt[3], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~113 , SERIAL_RX_0|Add2~113, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[4] , SERIAL_RX_0|sr_cnt[4], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~117 , SERIAL_RX_0|Add2~117, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[5] , SERIAL_RX_0|sr_cnt[5], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~121 , SERIAL_RX_0|Add2~121, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[6]~DUPLICATE , SERIAL_RX_0|sr_cnt[6]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~125 , SERIAL_RX_0|Add2~125, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[7] , SERIAL_RX_0|sr_cnt[7], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~1 , SERIAL_RX_0|Add2~1, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[8] , SERIAL_RX_0|sr_cnt[8], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~5 , SERIAL_RX_0|Add2~5, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[9]~DUPLICATE , SERIAL_RX_0|sr_cnt[9]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~9 , SERIAL_RX_0|Add2~9, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[10]~DUPLICATE , SERIAL_RX_0|sr_cnt[10]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~13 , SERIAL_RX_0|Add2~13, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[11] , SERIAL_RX_0|sr_cnt[11], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~17 , SERIAL_RX_0|Add2~17, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[12] , SERIAL_RX_0|sr_cnt[12], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~21 , SERIAL_RX_0|Add2~21, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[13]~DUPLICATE , SERIAL_RX_0|sr_cnt[13]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~25 , SERIAL_RX_0|Add2~25, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[14]~DUPLICATE , SERIAL_RX_0|sr_cnt[14]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~29 , SERIAL_RX_0|Add2~29, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[15]~DUPLICATE , SERIAL_RX_0|sr_cnt[15]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~33 , SERIAL_RX_0|Add2~33, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[16]~DUPLICATE , SERIAL_RX_0|sr_cnt[16]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~37 , SERIAL_RX_0|Add2~37, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[17] , SERIAL_RX_0|sr_cnt[17], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~41 , SERIAL_RX_0|Add2~41, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[18] , SERIAL_RX_0|sr_cnt[18], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~45 , SERIAL_RX_0|Add2~45, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[19]~DUPLICATE , SERIAL_RX_0|sr_cnt[19]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~49 , SERIAL_RX_0|Add2~49, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[20] , SERIAL_RX_0|sr_cnt[20], spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[19] , SERIAL_RX_0|sr_cnt[19], spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~5 , SERIAL_RX_0|Add3~5, spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~9 , SERIAL_RX_0|Add3~9, spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~13 , SERIAL_RX_0|Add3~13, spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~17 , SERIAL_RX_0|Add3~17, spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~21 , SERIAL_RX_0|Add3~21, spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~25 , SERIAL_RX_0|Add3~25, spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~29 , SERIAL_RX_0|Add3~29, spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~33 , SERIAL_RX_0|Add3~33, spi_master, 1
instance = comp, \SERIAL_RX_0|Add3~1 , SERIAL_RX_0|Add3~1, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[22]~DUPLICATE , SERIAL_RX_0|sr_cnt[22]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~53 , SERIAL_RX_0|Add2~53, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[21] , SERIAL_RX_0|sr_cnt[21], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~57 , SERIAL_RX_0|Add2~57, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[22] , SERIAL_RX_0|sr_cnt[22], spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~9 , SERIAL_RX_0|fsm~9, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~61 , SERIAL_RX_0|Add2~61, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[23] , SERIAL_RX_0|sr_cnt[23], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~65 , SERIAL_RX_0|Add2~65, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[24] , SERIAL_RX_0|sr_cnt[24], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~69 , SERIAL_RX_0|Add2~69, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[25] , SERIAL_RX_0|sr_cnt[25], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~73 , SERIAL_RX_0|Add2~73, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[26] , SERIAL_RX_0|sr_cnt[26], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~77 , SERIAL_RX_0|Add2~77, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[27] , SERIAL_RX_0|sr_cnt[27], spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~10 , SERIAL_RX_0|fsm~10, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[16] , SERIAL_RX_0|sr_cnt[16], spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[15] , SERIAL_RX_0|sr_cnt[15], spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[14] , SERIAL_RX_0|sr_cnt[14], spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[13] , SERIAL_RX_0|sr_cnt[13], spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~8 , SERIAL_RX_0|fsm~8, spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~13 , SERIAL_RX_0|fsm~13, spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~12 , SERIAL_RX_0|fsm~12, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[6] , SERIAL_RX_0|sr_cnt[6], spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~14 , SERIAL_RX_0|fsm~14, spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~15 , SERIAL_RX_0|fsm~15, spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~81 , SERIAL_RX_0|Add2~81, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[28] , SERIAL_RX_0|sr_cnt[28], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~85 , SERIAL_RX_0|Add2~85, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[29] , SERIAL_RX_0|sr_cnt[29], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~89 , SERIAL_RX_0|Add2~89, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[30] , SERIAL_RX_0|sr_cnt[30], spi_master, 1
instance = comp, \SERIAL_RX_0|Add2~93 , SERIAL_RX_0|Add2~93, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[31] , SERIAL_RX_0|sr_cnt[31], spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~11 , SERIAL_RX_0|fsm~11, spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[10] , SERIAL_RX_0|sr_cnt[10], spi_master, 1
instance = comp, \SERIAL_RX_0|sr_cnt[9] , SERIAL_RX_0|sr_cnt[9], spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~7 , SERIAL_RX_0|fsm~7, spi_master, 1
instance = comp, \SERIAL_RX_0|fsm~16 , SERIAL_RX_0|fsm~16, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[14]~0 , SERIAL_RX_0|i_cnt_0[14]~0, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[1] , SERIAL_RX_0|i_cnt_0[1], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[0]~1 , SERIAL_RX_0|i_cnt_0[0]~1, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[0] , SERIAL_RX_0|i_cnt_0[0], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~9 , SERIAL_RX_0|Equal1~9, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[9] , SERIAL_RX_0|i_cnt_0[9], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[8] , SERIAL_RX_0|i_cnt_0[8], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~6 , SERIAL_RX_0|Equal1~6, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[2] , SERIAL_RX_0|i_cnt_0[2], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[3] , SERIAL_RX_0|i_cnt_0[3], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~10 , SERIAL_RX_0|Equal1~10, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[4] , SERIAL_RX_0|i_cnt_0[4], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[5] , SERIAL_RX_0|i_cnt_0[5], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~8 , SERIAL_RX_0|Equal1~8, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[6] , SERIAL_RX_0|i_cnt_0[6], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[7] , SERIAL_RX_0|i_cnt_0[7], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~7 , SERIAL_RX_0|Equal1~7, spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~11 , SERIAL_RX_0|Equal1~11, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[21] , SERIAL_RX_0|i_cnt_0[21], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[20] , SERIAL_RX_0|i_cnt_0[20], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~13 , SERIAL_RX_0|Equal1~13, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[19] , SERIAL_RX_0|i_cnt_0[19], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[18] , SERIAL_RX_0|i_cnt_0[18], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~14 , SERIAL_RX_0|Equal1~14, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[12] , SERIAL_RX_0|i_cnt_0[12], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[13] , SERIAL_RX_0|i_cnt_0[13], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~16 , SERIAL_RX_0|Equal1~16, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[17] , SERIAL_RX_0|i_cnt_0[17], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[16] , SERIAL_RX_0|i_cnt_0[16], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~15 , SERIAL_RX_0|Equal1~15, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[15] , SERIAL_RX_0|i_cnt_0[15], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[14] , SERIAL_RX_0|i_cnt_0[14], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~17 , SERIAL_RX_0|Equal1~17, spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~18 , SERIAL_RX_0|Equal1~18, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[28] , SERIAL_RX_0|i_cnt_0[28], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[29] , SERIAL_RX_0|i_cnt_0[29], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~1 , SERIAL_RX_0|Equal1~1, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[26] , SERIAL_RX_0|i_cnt_0[26], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[27] , SERIAL_RX_0|i_cnt_0[27], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~3 , SERIAL_RX_0|Equal1~3, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[30] , SERIAL_RX_0|i_cnt_0[30], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[31] , SERIAL_RX_0|i_cnt_0[31], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~0 , SERIAL_RX_0|Equal1~0, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[24] , SERIAL_RX_0|i_cnt_0[24], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[25] , SERIAL_RX_0|i_cnt_0[25], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~2 , SERIAL_RX_0|Equal1~2, spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~4 , SERIAL_RX_0|Equal1~4, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[11] , SERIAL_RX_0|i_cnt_0[11], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[10] , SERIAL_RX_0|i_cnt_0[10], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~5 , SERIAL_RX_0|Equal1~5, spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[22] , SERIAL_RX_0|i_cnt_0[22], spi_master, 1
instance = comp, \SERIAL_RX_0|i_cnt_0[23] , SERIAL_RX_0|i_cnt_0[23], spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~12 , SERIAL_RX_0|Equal1~12, spi_master, 1
instance = comp, \SERIAL_RX_0|Equal1~19 , SERIAL_RX_0|Equal1~19, spi_master, 1
instance = comp, \SERIAL_RX_0|fsm.S1 , SERIAL_RX_0|fsm.S1, spi_master, 1
instance = comp, \SERIAL_RX_0|data~0 , SERIAL_RX_0|data~0, spi_master, 1
instance = comp, \SERIAL_RX_0|data[0] , SERIAL_RX_0|data[0], spi_master, 1
instance = comp, \SERIAL_RX_0|data[1]~feeder , SERIAL_RX_0|data[1]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[1] , SERIAL_RX_0|data[1], spi_master, 1
instance = comp, \SERIAL_RX_0|data[2]~DUPLICATE , SERIAL_RX_0|data[2]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|data[2] , SERIAL_RX_0|data[2], spi_master, 1
instance = comp, \SERIAL_RX_0|data[3]~DUPLICATE , SERIAL_RX_0|data[3]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|data[3] , SERIAL_RX_0|data[3], spi_master, 1
instance = comp, \SERIAL_RX_0|data[4] , SERIAL_RX_0|data[4], spi_master, 1
instance = comp, \SERIAL_RX_0|data[5] , SERIAL_RX_0|data[5], spi_master, 1
instance = comp, \SERIAL_RX_0|data[6] , SERIAL_RX_0|data[6], spi_master, 1
instance = comp, \SERIAL_RX_0|data[7]~feeder , SERIAL_RX_0|data[7]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[7] , SERIAL_RX_0|data[7], spi_master, 1
instance = comp, \SERIAL_RX_0|data[8] , SERIAL_RX_0|data[8], spi_master, 1
instance = comp, \SERIAL_RX_0|data[9] , SERIAL_RX_0|data[9], spi_master, 1
instance = comp, \SERIAL_RX_0|data[10] , SERIAL_RX_0|data[10], spi_master, 1
instance = comp, \SERIAL_RX_0|data[11]~feeder , SERIAL_RX_0|data[11]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[11]~DUPLICATE , SERIAL_RX_0|data[11]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|data[11] , SERIAL_RX_0|data[11], spi_master, 1
instance = comp, \SERIAL_RX_0|data[12]~feeder , SERIAL_RX_0|data[12]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[12] , SERIAL_RX_0|data[12], spi_master, 1
instance = comp, \SERIAL_RX_0|data[13]~feeder , SERIAL_RX_0|data[13]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[13]~DUPLICATE , SERIAL_RX_0|data[13]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|data[13] , SERIAL_RX_0|data[13], spi_master, 1
instance = comp, \SERIAL_RX_0|data[14] , SERIAL_RX_0|data[14], spi_master, 1
instance = comp, \SERIAL_RX_0|data[15] , SERIAL_RX_0|data[15], spi_master, 1
instance = comp, \SERIAL_RX_0|data[16]~DUPLICATE , SERIAL_RX_0|data[16]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_RX_0|data[16] , SERIAL_RX_0|data[16], spi_master, 1
instance = comp, \SERIAL_RX_0|data[17] , SERIAL_RX_0|data[17], spi_master, 1
instance = comp, \SERIAL_RX_0|data[18] , SERIAL_RX_0|data[18], spi_master, 1
instance = comp, \SERIAL_RX_0|data[19]~feeder , SERIAL_RX_0|data[19]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[19] , SERIAL_RX_0|data[19], spi_master, 1
instance = comp, \SERIAL_RX_0|data[20]~feeder , SERIAL_RX_0|data[20]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[20] , SERIAL_RX_0|data[20], spi_master, 1
instance = comp, \SERIAL_RX_0|data[21] , SERIAL_RX_0|data[21], spi_master, 1
instance = comp, \SERIAL_RX_0|data[22] , SERIAL_RX_0|data[22], spi_master, 1
instance = comp, \SERIAL_RX_0|data[23] , SERIAL_RX_0|data[23], spi_master, 1
instance = comp, \SERIAL_RX_0|data[24] , SERIAL_RX_0|data[24], spi_master, 1
instance = comp, \SERIAL_RX_0|data[25] , SERIAL_RX_0|data[25], spi_master, 1
instance = comp, \SERIAL_RX_0|data[26] , SERIAL_RX_0|data[26], spi_master, 1
instance = comp, \SERIAL_RX_0|data[27] , SERIAL_RX_0|data[27], spi_master, 1
instance = comp, \SERIAL_RX_0|data[28]~feeder , SERIAL_RX_0|data[28]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[28] , SERIAL_RX_0|data[28], spi_master, 1
instance = comp, \SERIAL_RX_0|data[29]~feeder , SERIAL_RX_0|data[29]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[29] , SERIAL_RX_0|data[29], spi_master, 1
instance = comp, \SERIAL_RX_0|data[30] , SERIAL_RX_0|data[30], spi_master, 1
instance = comp, \SERIAL_RX_0|data[31]~feeder , SERIAL_RX_0|data[31]~feeder, spi_master, 1
instance = comp, \SERIAL_RX_0|data[31] , SERIAL_RX_0|data[31], spi_master, 1
instance = comp, \Selector34~0 , Selector34~0, spi_master, 1
instance = comp, \ack~reg0 , ack~reg0, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~13 , SERIAL_TX_0|Add3~13, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~17 , SERIAL_TX_0|Add3~17, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~21 , SERIAL_TX_0|Add3~21, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~5 , SERIAL_TX_0|Add3~5, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~9 , SERIAL_TX_0|Add3~9, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~1 , SERIAL_TX_0|Add3~1, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~25 , SERIAL_TX_0|Add3~25, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~29 , SERIAL_TX_0|Add3~29, spi_master, 1
instance = comp, \SERIAL_TX_0|Add3~33 , SERIAL_TX_0|Add3~33, spi_master, 1
instance = comp, \wr_data[2]~input , wr_data[2]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[2]~9 , SERIAL_TX_0|sr[2]~9, spi_master, 1
instance = comp, \Selector0~0 , Selector0~0, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~65 , SERIAL_TX_0|Add1~65, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~69 , SERIAL_TX_0|Add1~69, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~73 , SERIAL_TX_0|Add1~73, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~77 , SERIAL_TX_0|Add1~77, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~57 , SERIAL_TX_0|Add1~57, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~61 , SERIAL_TX_0|Add1~61, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~49 , SERIAL_TX_0|Add1~49, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~53 , SERIAL_TX_0|Add1~53, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~41 , SERIAL_TX_0|Add1~41, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~45 , SERIAL_TX_0|Add1~45, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~33 , SERIAL_TX_0|Add1~33, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~37 , SERIAL_TX_0|Add1~37, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~113 , SERIAL_TX_0|Add1~113, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~117 , SERIAL_TX_0|Add1~117, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~121 , SERIAL_TX_0|Add1~121, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~125 , SERIAL_TX_0|Add1~125, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~105 , SERIAL_TX_0|Add1~105, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~109 , SERIAL_TX_0|Add1~109, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~97 , SERIAL_TX_0|Add1~97, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~101 , SERIAL_TX_0|Add1~101, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~89 , SERIAL_TX_0|Add1~89, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~65 , SERIAL_TX_0|Add0~65, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~69 , SERIAL_TX_0|Add0~69, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~73 , SERIAL_TX_0|Add0~73, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~77 , SERIAL_TX_0|Add0~77, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~57 , SERIAL_TX_0|Add0~57, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~61 , SERIAL_TX_0|Add0~61, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~49 , SERIAL_TX_0|Add0~49, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~53 , SERIAL_TX_0|Add0~53, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~41 , SERIAL_TX_0|Add0~41, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~45 , SERIAL_TX_0|Add0~45, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~33 , SERIAL_TX_0|Add0~33, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~37 , SERIAL_TX_0|Add0~37, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~113 , SERIAL_TX_0|Add0~113, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~117 , SERIAL_TX_0|Add0~117, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~121 , SERIAL_TX_0|Add0~121, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~125 , SERIAL_TX_0|Add0~125, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~105 , SERIAL_TX_0|Add0~105, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~109 , SERIAL_TX_0|Add0~109, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~97 , SERIAL_TX_0|Add0~97, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~101 , SERIAL_TX_0|Add0~101, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~89 , SERIAL_TX_0|Add0~89, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~93 , SERIAL_TX_0|Add1~93, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~81 , SERIAL_TX_0|Add1~81, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~93 , SERIAL_TX_0|Add0~93, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~81 , SERIAL_TX_0|Add0~81, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[22] , SERIAL_TX_0|i_cnt_1[22], spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~85 , SERIAL_TX_0|Add1~85, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~85 , SERIAL_TX_0|Add0~85, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[23] , SERIAL_TX_0|i_cnt_1[23], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~12 , SERIAL_TX_0|Equal2~12, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~17 , SERIAL_TX_0|Add1~17, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~21 , SERIAL_TX_0|Add1~21, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~25 , SERIAL_TX_0|Add1~25, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~29 , SERIAL_TX_0|Add1~29, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~9 , SERIAL_TX_0|Add1~9, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~13 , SERIAL_TX_0|Add1~13, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~1 , SERIAL_TX_0|Add1~1, spi_master, 1
instance = comp, \SERIAL_TX_0|Add1~5 , SERIAL_TX_0|Add1~5, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~17 , SERIAL_TX_0|Add0~17, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~21 , SERIAL_TX_0|Add0~21, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~25 , SERIAL_TX_0|Add0~25, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~29 , SERIAL_TX_0|Add0~29, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~9 , SERIAL_TX_0|Add0~9, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~13 , SERIAL_TX_0|Add0~13, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~1 , SERIAL_TX_0|Add0~1, spi_master, 1
instance = comp, \SERIAL_TX_0|Add0~5 , SERIAL_TX_0|Add0~5, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[31] , SERIAL_TX_0|i_cnt_1[31], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[30] , SERIAL_TX_0|i_cnt_1[30], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~0 , SERIAL_TX_0|Equal2~0, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[25] , SERIAL_TX_0|i_cnt_1[25], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[24] , SERIAL_TX_0|i_cnt_1[24], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~2 , SERIAL_TX_0|Equal2~2, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[27] , SERIAL_TX_0|i_cnt_1[27], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[26] , SERIAL_TX_0|i_cnt_1[26], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~3 , SERIAL_TX_0|Equal2~3, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[29] , SERIAL_TX_0|i_cnt_1[29], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[28] , SERIAL_TX_0|i_cnt_1[28], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~1 , SERIAL_TX_0|Equal2~1, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~4 , SERIAL_TX_0|Equal2~4, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[5]~feeder , SERIAL_TX_0|i_cnt_1[5]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[5] , SERIAL_TX_0|i_cnt_1[5], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[4]~feeder , SERIAL_TX_0|i_cnt_1[4]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[4] , SERIAL_TX_0|i_cnt_1[4], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~8 , SERIAL_TX_0|Equal2~8, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[1]~feeder , SERIAL_TX_0|i_cnt_1[1]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[1] , SERIAL_TX_0|i_cnt_1[1], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~19 , SERIAL_TX_0|Equal2~19, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1~1 , SERIAL_TX_0|i_cnt_1~1, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[0] , SERIAL_TX_0|i_cnt_1[0], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~9 , SERIAL_TX_0|Equal2~9, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[7]~feeder , SERIAL_TX_0|i_cnt_1[7]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[7] , SERIAL_TX_0|i_cnt_1[7], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[6]~feeder , SERIAL_TX_0|i_cnt_1[6]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[6] , SERIAL_TX_0|i_cnt_1[6], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~7 , SERIAL_TX_0|Equal2~7, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[11]~feeder , SERIAL_TX_0|i_cnt_1[11]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[11] , SERIAL_TX_0|i_cnt_1[11], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[10]~feeder , SERIAL_TX_0|i_cnt_1[10]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[10] , SERIAL_TX_0|i_cnt_1[10], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~5 , SERIAL_TX_0|Equal2~5, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[3]~feeder , SERIAL_TX_0|i_cnt_1[3]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[3] , SERIAL_TX_0|i_cnt_1[3], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[2]~feeder , SERIAL_TX_0|i_cnt_1[2]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[2] , SERIAL_TX_0|i_cnt_1[2], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~10 , SERIAL_TX_0|Equal2~10, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[8]~feeder , SERIAL_TX_0|i_cnt_1[8]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[8] , SERIAL_TX_0|i_cnt_1[8], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[9]~feeder , SERIAL_TX_0|i_cnt_1[9]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[9] , SERIAL_TX_0|i_cnt_1[9], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~6 , SERIAL_TX_0|Equal2~6, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~11 , SERIAL_TX_0|Equal2~11, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[31]~0 , SERIAL_TX_0|i_cnt_1[31]~0, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[20] , SERIAL_TX_0|i_cnt_1[20], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[21] , SERIAL_TX_0|i_cnt_1[21], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~13 , SERIAL_TX_0|Equal2~13, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[14]~feeder , SERIAL_TX_0|i_cnt_1[14]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[14] , SERIAL_TX_0|i_cnt_1[14], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[15]~feeder , SERIAL_TX_0|i_cnt_1[15]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[15] , SERIAL_TX_0|i_cnt_1[15], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~17 , SERIAL_TX_0|Equal2~17, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[17]~feeder , SERIAL_TX_0|i_cnt_1[17]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[17] , SERIAL_TX_0|i_cnt_1[17], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[16]~feeder , SERIAL_TX_0|i_cnt_1[16]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[16] , SERIAL_TX_0|i_cnt_1[16], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~15 , SERIAL_TX_0|Equal2~15, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[12]~feeder , SERIAL_TX_0|i_cnt_1[12]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[12] , SERIAL_TX_0|i_cnt_1[12], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[13]~feeder , SERIAL_TX_0|i_cnt_1[13]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[13] , SERIAL_TX_0|i_cnt_1[13], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~16 , SERIAL_TX_0|Equal2~16, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[18]~feeder , SERIAL_TX_0|i_cnt_1[18]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[18] , SERIAL_TX_0|i_cnt_1[18], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[19]~feeder , SERIAL_TX_0|i_cnt_1[19]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_1[19] , SERIAL_TX_0|i_cnt_1[19], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~14 , SERIAL_TX_0|Equal2~14, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal2~18 , SERIAL_TX_0|Equal2~18, spi_master, 1
instance = comp, \SERIAL_TX_0|Add2~13 , SERIAL_TX_0|Add2~13, spi_master, 1
instance = comp, \SERIAL_TX_0|y~6 , SERIAL_TX_0|y~6, spi_master, 1
instance = comp, \SERIAL_TX_0|sr_cnt[0] , SERIAL_TX_0|sr_cnt[0], spi_master, 1
instance = comp, \SERIAL_TX_0|Add2~17 , SERIAL_TX_0|Add2~17, spi_master, 1
instance = comp, \SERIAL_TX_0|sr_cnt[1] , SERIAL_TX_0|sr_cnt[1], spi_master, 1
instance = comp, \SERIAL_TX_0|Add2~21 , SERIAL_TX_0|Add2~21, spi_master, 1
instance = comp, \SERIAL_TX_0|sr_cnt[2] , SERIAL_TX_0|sr_cnt[2], spi_master, 1
instance = comp, \SERIAL_TX_0|Add2~5 , SERIAL_TX_0|Add2~5, spi_master, 1
instance = comp, \SERIAL_TX_0|sr_cnt[3] , SERIAL_TX_0|sr_cnt[3], spi_master, 1
instance = comp, \SERIAL_TX_0|Add2~9 , SERIAL_TX_0|Add2~9, spi_master, 1
instance = comp, \SERIAL_TX_0|sr_cnt[4] , SERIAL_TX_0|sr_cnt[4], spi_master, 1
instance = comp, \SERIAL_TX_0|Add2~1 , SERIAL_TX_0|Add2~1, spi_master, 1
instance = comp, \SERIAL_TX_0|sr_cnt[5] , SERIAL_TX_0|sr_cnt[5], spi_master, 1
instance = comp, \SERIAL_TX_0|Add2~25 , SERIAL_TX_0|Add2~25, spi_master, 1
instance = comp, \SERIAL_TX_0|sr_cnt[6] , SERIAL_TX_0|sr_cnt[6], spi_master, 1
instance = comp, \SERIAL_TX_0|Add2~29 , SERIAL_TX_0|Add2~29, spi_master, 1
instance = comp, \SERIAL_TX_0|sr_cnt[7] , SERIAL_TX_0|sr_cnt[7], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal3~2 , SERIAL_TX_0|Equal3~2, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal3~1 , SERIAL_TX_0|Equal3~1, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal3~0 , SERIAL_TX_0|Equal3~0, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal3~3 , SERIAL_TX_0|Equal3~3, spi_master, 1
instance = comp, \SERIAL_TX_0|fsm~7 , SERIAL_TX_0|fsm~7, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[6]~0 , SERIAL_TX_0|i_cnt_0[6]~0, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[28] , SERIAL_TX_0|i_cnt_0[28], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[29] , SERIAL_TX_0|i_cnt_0[29], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~1 , SERIAL_TX_0|Equal1~1, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[27] , SERIAL_TX_0|i_cnt_0[27], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[26] , SERIAL_TX_0|i_cnt_0[26], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~3 , SERIAL_TX_0|Equal1~3, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[30] , SERIAL_TX_0|i_cnt_0[30], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[31] , SERIAL_TX_0|i_cnt_0[31], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~0 , SERIAL_TX_0|Equal1~0, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[25] , SERIAL_TX_0|i_cnt_0[25], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[24] , SERIAL_TX_0|i_cnt_0[24], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~2 , SERIAL_TX_0|Equal1~2, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~4 , SERIAL_TX_0|Equal1~4, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[23] , SERIAL_TX_0|i_cnt_0[23], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[22] , SERIAL_TX_0|i_cnt_0[22], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~12 , SERIAL_TX_0|Equal1~12, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[10] , SERIAL_TX_0|i_cnt_0[10], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[11] , SERIAL_TX_0|i_cnt_0[11], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~5 , SERIAL_TX_0|Equal1~5, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[5] , SERIAL_TX_0|i_cnt_0[5], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[4] , SERIAL_TX_0|i_cnt_0[4], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~8 , SERIAL_TX_0|Equal1~8, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[9] , SERIAL_TX_0|i_cnt_0[9], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[8] , SERIAL_TX_0|i_cnt_0[8], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~6 , SERIAL_TX_0|Equal1~6, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[0]~1 , SERIAL_TX_0|i_cnt_0[0]~1, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[0] , SERIAL_TX_0|i_cnt_0[0], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[1] , SERIAL_TX_0|i_cnt_0[1], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~9 , SERIAL_TX_0|Equal1~9, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[3] , SERIAL_TX_0|i_cnt_0[3], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[2] , SERIAL_TX_0|i_cnt_0[2], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~10 , SERIAL_TX_0|Equal1~10, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[7] , SERIAL_TX_0|i_cnt_0[7], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[6] , SERIAL_TX_0|i_cnt_0[6], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~7 , SERIAL_TX_0|Equal1~7, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~11 , SERIAL_TX_0|Equal1~11, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[18] , SERIAL_TX_0|i_cnt_0[18], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[19] , SERIAL_TX_0|i_cnt_0[19], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~14 , SERIAL_TX_0|Equal1~14, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[17] , SERIAL_TX_0|i_cnt_0[17], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[16] , SERIAL_TX_0|i_cnt_0[16], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~15 , SERIAL_TX_0|Equal1~15, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[20] , SERIAL_TX_0|i_cnt_0[20], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[21] , SERIAL_TX_0|i_cnt_0[21], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~13 , SERIAL_TX_0|Equal1~13, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[15] , SERIAL_TX_0|i_cnt_0[15], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[14] , SERIAL_TX_0|i_cnt_0[14], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~17 , SERIAL_TX_0|Equal1~17, spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[13] , SERIAL_TX_0|i_cnt_0[13], spi_master, 1
instance = comp, \SERIAL_TX_0|i_cnt_0[12] , SERIAL_TX_0|i_cnt_0[12], spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~16 , SERIAL_TX_0|Equal1~16, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~18 , SERIAL_TX_0|Equal1~18, spi_master, 1
instance = comp, \SERIAL_TX_0|Equal1~19 , SERIAL_TX_0|Equal1~19, spi_master, 1
instance = comp, \SERIAL_TX_0|fsm.S1 , SERIAL_TX_0|fsm.S1, spi_master, 1
instance = comp, \SERIAL_TX_0|sr~160 , SERIAL_TX_0|sr~160, spi_master, 1
instance = comp, \wr_data[1]~input , wr_data[1]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[1]~5 , SERIAL_TX_0|sr[1]~5, spi_master, 1
instance = comp, \wr_data[0]~input , wr_data[0]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[0]~1 , SERIAL_TX_0|sr[0]~1, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[0]~3 , SERIAL_TX_0|sr[0]~3, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[0]~_emulated , SERIAL_TX_0|sr[0]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[0]~2 , SERIAL_TX_0|sr[0]~2, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[1]~7 , SERIAL_TX_0|sr[1]~7, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[1]~_emulated , SERIAL_TX_0|sr[1]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[1]~6 , SERIAL_TX_0|sr[1]~6, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[2]~11 , SERIAL_TX_0|sr[2]~11, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[2]~_emulated , SERIAL_TX_0|sr[2]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[2]~10 , SERIAL_TX_0|sr[2]~10, spi_master, 1
instance = comp, \wr_data[3]~input , wr_data[3]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[3]~13 , SERIAL_TX_0|sr[3]~13, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[3]~15 , SERIAL_TX_0|sr[3]~15, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[3]~_emulated , SERIAL_TX_0|sr[3]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[3]~14 , SERIAL_TX_0|sr[3]~14, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~0 , SERIAL_TX_0|ShiftRight1~0, spi_master, 1
instance = comp, \wr_data[8]~input , wr_data[8]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[8]~33 , SERIAL_TX_0|sr[8]~33, spi_master, 1
instance = comp, \wr_data[7]~input , wr_data[7]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[7]~29 , SERIAL_TX_0|sr[7]~29, spi_master, 1
instance = comp, \wr_data[6]~input , wr_data[6]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[6]~25 , SERIAL_TX_0|sr[6]~25, spi_master, 1
instance = comp, \wr_data[5]~input , wr_data[5]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[5]~21 , SERIAL_TX_0|sr[5]~21, spi_master, 1
instance = comp, \wr_data[4]~input , wr_data[4]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[4]~17 , SERIAL_TX_0|sr[4]~17, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[4]~19 , SERIAL_TX_0|sr[4]~19, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[4]~_emulated , SERIAL_TX_0|sr[4]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[4]~18 , SERIAL_TX_0|sr[4]~18, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[5]~23 , SERIAL_TX_0|sr[5]~23, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[5]~_emulated , SERIAL_TX_0|sr[5]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[5]~22 , SERIAL_TX_0|sr[5]~22, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[6]~27 , SERIAL_TX_0|sr[6]~27, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[6]~_emulated , SERIAL_TX_0|sr[6]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[6]~26 , SERIAL_TX_0|sr[6]~26, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[7]~31 , SERIAL_TX_0|sr[7]~31, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[7]~_emulated , SERIAL_TX_0|sr[7]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[7]~30 , SERIAL_TX_0|sr[7]~30, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[8]~35 , SERIAL_TX_0|sr[8]~35, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[8]~_emulated , SERIAL_TX_0|sr[8]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[8]~34 , SERIAL_TX_0|sr[8]~34, spi_master, 1
instance = comp, \wr_data[10]~input , wr_data[10]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[10]~41 , SERIAL_TX_0|sr[10]~41, spi_master, 1
instance = comp, \wr_data[9]~input , wr_data[9]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[9]~37 , SERIAL_TX_0|sr[9]~37, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[9]~39 , SERIAL_TX_0|sr[9]~39, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[9]~_emulated , SERIAL_TX_0|sr[9]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[9]~38 , SERIAL_TX_0|sr[9]~38, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[10]~43 , SERIAL_TX_0|sr[10]~43, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[10]~_emulated , SERIAL_TX_0|sr[10]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[10]~42 , SERIAL_TX_0|sr[10]~42, spi_master, 1
instance = comp, \wr_data[11]~input , wr_data[11]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[11]~45 , SERIAL_TX_0|sr[11]~45, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[11]~47 , SERIAL_TX_0|sr[11]~47, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[11]~_emulated , SERIAL_TX_0|sr[11]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[11]~46 , SERIAL_TX_0|sr[11]~46, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~2 , SERIAL_TX_0|ShiftRight1~2, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~1 , SERIAL_TX_0|ShiftRight1~1, spi_master, 1
instance = comp, \wr_data[12]~input , wr_data[12]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[12]~49 , SERIAL_TX_0|sr[12]~49, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[12]~51 , SERIAL_TX_0|sr[12]~51, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[12]~_emulated , SERIAL_TX_0|sr[12]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[12]~50 , SERIAL_TX_0|sr[12]~50, spi_master, 1
instance = comp, \wr_data[13]~input , wr_data[13]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[13]~53 , SERIAL_TX_0|sr[13]~53, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[13]~55 , SERIAL_TX_0|sr[13]~55, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[13]~_emulated , SERIAL_TX_0|sr[13]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[13]~54 , SERIAL_TX_0|sr[13]~54, spi_master, 1
instance = comp, \wr_data[14]~input , wr_data[14]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[14]~57 , SERIAL_TX_0|sr[14]~57, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[14]~59 , SERIAL_TX_0|sr[14]~59, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[14]~_emulated , SERIAL_TX_0|sr[14]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[14]~58 , SERIAL_TX_0|sr[14]~58, spi_master, 1
instance = comp, \wr_data[15]~input , wr_data[15]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[15]~61 , SERIAL_TX_0|sr[15]~61, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[15]~63 , SERIAL_TX_0|sr[15]~63, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[15]~_emulated , SERIAL_TX_0|sr[15]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[15]~62 , SERIAL_TX_0|sr[15]~62, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~3 , SERIAL_TX_0|ShiftRight1~3, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~4 , SERIAL_TX_0|ShiftRight1~4, spi_master, 1
instance = comp, \wr_data[27]~input , wr_data[27]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[27]~121 , SERIAL_TX_0|sr[27]~121, spi_master, 1
instance = comp, \wr_data[26]~input , wr_data[26]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[26]~105 , SERIAL_TX_0|sr[26]~105, spi_master, 1
instance = comp, \wr_data[25]~input , wr_data[25]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[25]~89 , SERIAL_TX_0|sr[25]~89, spi_master, 1
instance = comp, \wr_data[24]~input , wr_data[24]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[24]~73 , SERIAL_TX_0|sr[24]~73, spi_master, 1
instance = comp, \wr_data[23]~input , wr_data[23]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[23]~117 , SERIAL_TX_0|sr[23]~117, spi_master, 1
instance = comp, \wr_data[22]~input , wr_data[22]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[22]~101 , SERIAL_TX_0|sr[22]~101, spi_master, 1
instance = comp, \wr_data[21]~input , wr_data[21]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[21]~85 , SERIAL_TX_0|sr[21]~85, spi_master, 1
instance = comp, \wr_data[20]~input , wr_data[20]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[20]~69 , SERIAL_TX_0|sr[20]~69, spi_master, 1
instance = comp, \wr_data[19]~input , wr_data[19]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[19]~113 , SERIAL_TX_0|sr[19]~113, spi_master, 1
instance = comp, \wr_data[18]~input , wr_data[18]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[18]~97 , SERIAL_TX_0|sr[18]~97, spi_master, 1
instance = comp, \wr_data[17]~input , wr_data[17]~input, spi_master, 1
instance = comp, \wr_data[16]~input , wr_data[16]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[16]~65 , SERIAL_TX_0|sr[16]~65, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[16]~67 , SERIAL_TX_0|sr[16]~67, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[16]~_emulated , SERIAL_TX_0|sr[16]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[16]~66 , SERIAL_TX_0|sr[16]~66, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[17]~81 , SERIAL_TX_0|sr[17]~81, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[17]~83 , SERIAL_TX_0|sr[17]~83, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[17]~_emulated , SERIAL_TX_0|sr[17]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[17]~82 , SERIAL_TX_0|sr[17]~82, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[18]~99 , SERIAL_TX_0|sr[18]~99, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[18]~_emulated , SERIAL_TX_0|sr[18]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[18]~98 , SERIAL_TX_0|sr[18]~98, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[19]~115 , SERIAL_TX_0|sr[19]~115, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[19]~_emulated , SERIAL_TX_0|sr[19]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[19]~114 , SERIAL_TX_0|sr[19]~114, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[20]~71 , SERIAL_TX_0|sr[20]~71, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[20]~_emulated , SERIAL_TX_0|sr[20]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[20]~70 , SERIAL_TX_0|sr[20]~70, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[21]~87 , SERIAL_TX_0|sr[21]~87, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[21]~_emulated , SERIAL_TX_0|sr[21]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[21]~86 , SERIAL_TX_0|sr[21]~86, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[22]~103 , SERIAL_TX_0|sr[22]~103, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[22]~_emulated , SERIAL_TX_0|sr[22]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[22]~102 , SERIAL_TX_0|sr[22]~102, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[23]~119 , SERIAL_TX_0|sr[23]~119, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[23]~_emulated , SERIAL_TX_0|sr[23]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[23]~118 , SERIAL_TX_0|sr[23]~118, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[24]~75 , SERIAL_TX_0|sr[24]~75, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[24]~_emulated , SERIAL_TX_0|sr[24]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[24]~74 , SERIAL_TX_0|sr[24]~74, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[25]~91 , SERIAL_TX_0|sr[25]~91, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[25]~_emulated , SERIAL_TX_0|sr[25]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[25]~90 , SERIAL_TX_0|sr[25]~90, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[26]~107 , SERIAL_TX_0|sr[26]~107, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[26]~_emulated , SERIAL_TX_0|sr[26]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[26]~106 , SERIAL_TX_0|sr[26]~106, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[27]~123 , SERIAL_TX_0|sr[27]~123, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[27]~_emulated , SERIAL_TX_0|sr[27]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[27]~122 , SERIAL_TX_0|sr[27]~122, spi_master, 1
instance = comp, \wr_data[31]~input , wr_data[31]~input, spi_master, 1
instance = comp, \wr_data[30]~input , wr_data[30]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[30]~109 , SERIAL_TX_0|sr[30]~109, spi_master, 1
instance = comp, \wr_data[29]~input , wr_data[29]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[29]~93 , SERIAL_TX_0|sr[29]~93, spi_master, 1
instance = comp, \wr_data[28]~input , wr_data[28]~input, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[28]~77 , SERIAL_TX_0|sr[28]~77, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[28]~79 , SERIAL_TX_0|sr[28]~79, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[28]~_emulated , SERIAL_TX_0|sr[28]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[28]~78 , SERIAL_TX_0|sr[28]~78, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[29]~95 , SERIAL_TX_0|sr[29]~95, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[29]~_emulated , SERIAL_TX_0|sr[29]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[29]~94 , SERIAL_TX_0|sr[29]~94, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[30]~111 , SERIAL_TX_0|sr[30]~111, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[30]~_emulated , SERIAL_TX_0|sr[30]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[30]~110 , SERIAL_TX_0|sr[30]~110, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[31]~125 , SERIAL_TX_0|sr[31]~125, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[31]~127 , SERIAL_TX_0|sr[31]~127, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[31]~_emulated , SERIAL_TX_0|sr[31]~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[31]~126 , SERIAL_TX_0|sr[31]~126, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~8 , SERIAL_TX_0|ShiftRight1~8, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~6 , SERIAL_TX_0|ShiftRight1~6, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~5 , SERIAL_TX_0|ShiftRight1~5, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~7 , SERIAL_TX_0|ShiftRight1~7, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~9 , SERIAL_TX_0|ShiftRight1~9, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[32] , SERIAL_TX_0|sr[32], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[33] , SERIAL_TX_0|sr[33], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[34] , SERIAL_TX_0|sr[34], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[35] , SERIAL_TX_0|sr[35], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[36] , SERIAL_TX_0|sr[36], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[37] , SERIAL_TX_0|sr[37], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[38] , SERIAL_TX_0|sr[38], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[39] , SERIAL_TX_0|sr[39], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[40] , SERIAL_TX_0|sr[40], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[41] , SERIAL_TX_0|sr[41], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[42] , SERIAL_TX_0|sr[42], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[43] , SERIAL_TX_0|sr[43], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[44] , SERIAL_TX_0|sr[44], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[45] , SERIAL_TX_0|sr[45], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[46] , SERIAL_TX_0|sr[46], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[47] , SERIAL_TX_0|sr[47], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[48] , SERIAL_TX_0|sr[48], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[49] , SERIAL_TX_0|sr[49], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[50] , SERIAL_TX_0|sr[50], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[51] , SERIAL_TX_0|sr[51], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[52] , SERIAL_TX_0|sr[52], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[53] , SERIAL_TX_0|sr[53], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[54] , SERIAL_TX_0|sr[54], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[55] , SERIAL_TX_0|sr[55], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[56] , SERIAL_TX_0|sr[56], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[57] , SERIAL_TX_0|sr[57], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[58] , SERIAL_TX_0|sr[58], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[59] , SERIAL_TX_0|sr[59], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[60] , SERIAL_TX_0|sr[60], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[61] , SERIAL_TX_0|sr[61], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[62] , SERIAL_TX_0|sr[62], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[54]~DUPLICATE , SERIAL_TX_0|sr[54]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~17 , SERIAL_TX_0|ShiftRight1~17, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~15 , SERIAL_TX_0|ShiftRight1~15, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[63] , SERIAL_TX_0|sr[63], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~18 , SERIAL_TX_0|ShiftRight1~18, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~16 , SERIAL_TX_0|ShiftRight1~16, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~19 , SERIAL_TX_0|ShiftRight1~19, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~11 , SERIAL_TX_0|ShiftRight1~11, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~10 , SERIAL_TX_0|ShiftRight1~10, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~13 , SERIAL_TX_0|ShiftRight1~13, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[41]~DUPLICATE , SERIAL_TX_0|sr[41]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~12 , SERIAL_TX_0|ShiftRight1~12, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~14 , SERIAL_TX_0|ShiftRight1~14, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~20 , SERIAL_TX_0|ShiftRight1~20, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[64]~feeder , SERIAL_TX_0|sr[64]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[64] , SERIAL_TX_0|sr[64], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[65]~feeder , SERIAL_TX_0|sr[65]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[65] , SERIAL_TX_0|sr[65], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[66] , SERIAL_TX_0|sr[66], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[67] , SERIAL_TX_0|sr[67], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[68] , SERIAL_TX_0|sr[68], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[69] , SERIAL_TX_0|sr[69], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[70]~feeder , SERIAL_TX_0|sr[70]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[70] , SERIAL_TX_0|sr[70], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[71] , SERIAL_TX_0|sr[71], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[72] , SERIAL_TX_0|sr[72], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[73] , SERIAL_TX_0|sr[73], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[74] , SERIAL_TX_0|sr[74], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[75] , SERIAL_TX_0|sr[75], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[76] , SERIAL_TX_0|sr[76], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[77]~feeder , SERIAL_TX_0|sr[77]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[77] , SERIAL_TX_0|sr[77], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[78]~DUPLICATE , SERIAL_TX_0|sr[78]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[79] , SERIAL_TX_0|sr[79], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[80] , SERIAL_TX_0|sr[80], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[81] , SERIAL_TX_0|sr[81], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[82]~feeder , SERIAL_TX_0|sr[82]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[82] , SERIAL_TX_0|sr[82], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[83] , SERIAL_TX_0|sr[83], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[84] , SERIAL_TX_0|sr[84], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[85] , SERIAL_TX_0|sr[85], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[86]~DUPLICATE , SERIAL_TX_0|sr[86]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[87] , SERIAL_TX_0|sr[87], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[88] , SERIAL_TX_0|sr[88], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[89] , SERIAL_TX_0|sr[89], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[90] , SERIAL_TX_0|sr[90], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[91] , SERIAL_TX_0|sr[91], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[92]~feeder , SERIAL_TX_0|sr[92]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[92] , SERIAL_TX_0|sr[92], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[93] , SERIAL_TX_0|sr[93], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[94] , SERIAL_TX_0|sr[94], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[95] , SERIAL_TX_0|sr[95], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[96] , SERIAL_TX_0|sr[96], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[97]~feeder , SERIAL_TX_0|sr[97]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[97] , SERIAL_TX_0|sr[97], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[98]~feeder , SERIAL_TX_0|sr[98]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[98] , SERIAL_TX_0|sr[98], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[99] , SERIAL_TX_0|sr[99], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[100] , SERIAL_TX_0|sr[100], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[101] , SERIAL_TX_0|sr[101], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[102] , SERIAL_TX_0|sr[102], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[103] , SERIAL_TX_0|sr[103], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[104] , SERIAL_TX_0|sr[104], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[105] , SERIAL_TX_0|sr[105], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[106] , SERIAL_TX_0|sr[106], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[107] , SERIAL_TX_0|sr[107], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[108]~feeder , SERIAL_TX_0|sr[108]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[108] , SERIAL_TX_0|sr[108], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[109] , SERIAL_TX_0|sr[109], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[110] , SERIAL_TX_0|sr[110], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[111] , SERIAL_TX_0|sr[111], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[112] , SERIAL_TX_0|sr[112], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[113] , SERIAL_TX_0|sr[113], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[114] , SERIAL_TX_0|sr[114], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[115] , SERIAL_TX_0|sr[115], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[116] , SERIAL_TX_0|sr[116], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[117] , SERIAL_TX_0|sr[117], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[118] , SERIAL_TX_0|sr[118], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[119] , SERIAL_TX_0|sr[119], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[120] , SERIAL_TX_0|sr[120], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[121] , SERIAL_TX_0|sr[121], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[122] , SERIAL_TX_0|sr[122], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[123] , SERIAL_TX_0|sr[123], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[124] , SERIAL_TX_0|sr[124], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[125] , SERIAL_TX_0|sr[125], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[126] , SERIAL_TX_0|sr[126], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[127] , SERIAL_TX_0|sr[127], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[128] , SERIAL_TX_0|sr[128], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[129] , SERIAL_TX_0|sr[129], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[130] , SERIAL_TX_0|sr[130], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[131] , SERIAL_TX_0|sr[131], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[132] , SERIAL_TX_0|sr[132], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[133] , SERIAL_TX_0|sr[133], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[134] , SERIAL_TX_0|sr[134], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[135] , SERIAL_TX_0|sr[135], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[136]~feeder , SERIAL_TX_0|sr[136]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[136] , SERIAL_TX_0|sr[136], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[137] , SERIAL_TX_0|sr[137], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[138] , SERIAL_TX_0|sr[138], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[139] , SERIAL_TX_0|sr[139], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[140] , SERIAL_TX_0|sr[140], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[141]~feeder , SERIAL_TX_0|sr[141]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[141] , SERIAL_TX_0|sr[141], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[142] , SERIAL_TX_0|sr[142], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[143] , SERIAL_TX_0|sr[143], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[144] , SERIAL_TX_0|sr[144], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[145] , SERIAL_TX_0|sr[145], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[146] , SERIAL_TX_0|sr[146], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[147] , SERIAL_TX_0|sr[147], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[148] , SERIAL_TX_0|sr[148], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[149] , SERIAL_TX_0|sr[149], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[150] , SERIAL_TX_0|sr[150], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[151] , SERIAL_TX_0|sr[151], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[152] , SERIAL_TX_0|sr[152], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[153] , SERIAL_TX_0|sr[153], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[154] , SERIAL_TX_0|sr[154], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[155] , SERIAL_TX_0|sr[155], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[156]~feeder , SERIAL_TX_0|sr[156]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[156] , SERIAL_TX_0|sr[156], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[157] , SERIAL_TX_0|sr[157], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[158] , SERIAL_TX_0|sr[158], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[159] , SERIAL_TX_0|sr[159], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[160] , SERIAL_TX_0|sr[160], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[161] , SERIAL_TX_0|sr[161], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[162] , SERIAL_TX_0|sr[162], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[163] , SERIAL_TX_0|sr[163], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[164]~feeder , SERIAL_TX_0|sr[164]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[164] , SERIAL_TX_0|sr[164], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[165] , SERIAL_TX_0|sr[165], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[166]~feeder , SERIAL_TX_0|sr[166]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[166] , SERIAL_TX_0|sr[166], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[167] , SERIAL_TX_0|sr[167], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[168]~feeder , SERIAL_TX_0|sr[168]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[168] , SERIAL_TX_0|sr[168], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[169] , SERIAL_TX_0|sr[169], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[170] , SERIAL_TX_0|sr[170], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[171] , SERIAL_TX_0|sr[171], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[172] , SERIAL_TX_0|sr[172], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[173] , SERIAL_TX_0|sr[173], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[174] , SERIAL_TX_0|sr[174], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[175] , SERIAL_TX_0|sr[175], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[176] , SERIAL_TX_0|sr[176], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[177] , SERIAL_TX_0|sr[177], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[178] , SERIAL_TX_0|sr[178], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[179] , SERIAL_TX_0|sr[179], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~45 , SERIAL_TX_0|ShiftRight1~45, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~44 , SERIAL_TX_0|ShiftRight1~44, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~42 , SERIAL_TX_0|ShiftRight1~42, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~43 , SERIAL_TX_0|ShiftRight1~43, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~46 , SERIAL_TX_0|ShiftRight1~46, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~57 , SERIAL_TX_0|ShiftRight1~57, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[180] , SERIAL_TX_0|sr[180], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[181] , SERIAL_TX_0|sr[181], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[182] , SERIAL_TX_0|sr[182], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[183] , SERIAL_TX_0|sr[183], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[184] , SERIAL_TX_0|sr[184], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[185] , SERIAL_TX_0|sr[185], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[186] , SERIAL_TX_0|sr[186], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[187] , SERIAL_TX_0|sr[187], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[188] , SERIAL_TX_0|sr[188], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[189] , SERIAL_TX_0|sr[189], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[190] , SERIAL_TX_0|sr[190], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[191] , SERIAL_TX_0|sr[191], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~60 , SERIAL_TX_0|ShiftRight1~60, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~59 , SERIAL_TX_0|ShiftRight1~59, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~58 , SERIAL_TX_0|ShiftRight1~58, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~61 , SERIAL_TX_0|ShiftRight1~61, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[149]~DUPLICATE , SERIAL_TX_0|sr[149]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~48 , SERIAL_TX_0|ShiftRight1~48, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~49 , SERIAL_TX_0|ShiftRight1~49, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~47 , SERIAL_TX_0|ShiftRight1~47, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~50 , SERIAL_TX_0|ShiftRight1~50, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~51 , SERIAL_TX_0|ShiftRight1~51, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~53 , SERIAL_TX_0|ShiftRight1~53, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~55 , SERIAL_TX_0|ShiftRight1~55, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~52 , SERIAL_TX_0|ShiftRight1~52, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[170]~DUPLICATE , SERIAL_TX_0|sr[170]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~54 , SERIAL_TX_0|ShiftRight1~54, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~56 , SERIAL_TX_0|ShiftRight1~56, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~62 , SERIAL_TX_0|ShiftRight1~62, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~37 , SERIAL_TX_0|ShiftRight1~37, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~38 , SERIAL_TX_0|ShiftRight1~38, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[83]~DUPLICATE , SERIAL_TX_0|sr[83]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~36 , SERIAL_TX_0|ShiftRight1~36, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~39 , SERIAL_TX_0|ShiftRight1~39, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~40 , SERIAL_TX_0|ShiftRight1~40, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~26 , SERIAL_TX_0|ShiftRight1~26, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~27 , SERIAL_TX_0|ShiftRight1~27, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[89]~DUPLICATE , SERIAL_TX_0|sr[89]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~28 , SERIAL_TX_0|ShiftRight1~28, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[77]~DUPLICATE , SERIAL_TX_0|sr[77]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[109]~DUPLICATE , SERIAL_TX_0|sr[109]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~29 , SERIAL_TX_0|ShiftRight1~29, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~30 , SERIAL_TX_0|ShiftRight1~30, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~33 , SERIAL_TX_0|ShiftRight1~33, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~31 , SERIAL_TX_0|ShiftRight1~31, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[78] , SERIAL_TX_0|sr[78], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~34 , SERIAL_TX_0|ShiftRight1~34, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[86] , SERIAL_TX_0|sr[86], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~32 , SERIAL_TX_0|ShiftRight1~32, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~35 , SERIAL_TX_0|ShiftRight1~35, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~21 , SERIAL_TX_0|ShiftRight1~21, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~23 , SERIAL_TX_0|ShiftRight1~23, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~22 , SERIAL_TX_0|ShiftRight1~22, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[108]~DUPLICATE , SERIAL_TX_0|sr[108]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~24 , SERIAL_TX_0|ShiftRight1~24, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~25 , SERIAL_TX_0|ShiftRight1~25, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~41 , SERIAL_TX_0|ShiftRight1~41, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[192] , SERIAL_TX_0|sr[192], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[193] , SERIAL_TX_0|sr[193], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[194] , SERIAL_TX_0|sr[194], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[195] , SERIAL_TX_0|sr[195], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[196]~feeder , SERIAL_TX_0|sr[196]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[196] , SERIAL_TX_0|sr[196], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[197]~feeder , SERIAL_TX_0|sr[197]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[197] , SERIAL_TX_0|sr[197], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[198] , SERIAL_TX_0|sr[198], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[199] , SERIAL_TX_0|sr[199], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[200] , SERIAL_TX_0|sr[200], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[201] , SERIAL_TX_0|sr[201], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[202] , SERIAL_TX_0|sr[202], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[203] , SERIAL_TX_0|sr[203], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[204] , SERIAL_TX_0|sr[204], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[205] , SERIAL_TX_0|sr[205], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[206] , SERIAL_TX_0|sr[206], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[207] , SERIAL_TX_0|sr[207], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[208] , SERIAL_TX_0|sr[208], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[209] , SERIAL_TX_0|sr[209], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[210] , SERIAL_TX_0|sr[210], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[211] , SERIAL_TX_0|sr[211], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[212] , SERIAL_TX_0|sr[212], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[213] , SERIAL_TX_0|sr[213], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[214] , SERIAL_TX_0|sr[214], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[215] , SERIAL_TX_0|sr[215], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[216] , SERIAL_TX_0|sr[216], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[217] , SERIAL_TX_0|sr[217], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[218] , SERIAL_TX_0|sr[218], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[219] , SERIAL_TX_0|sr[219], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[220] , SERIAL_TX_0|sr[220], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[221] , SERIAL_TX_0|sr[221], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[222] , SERIAL_TX_0|sr[222], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[223] , SERIAL_TX_0|sr[223], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[224] , SERIAL_TX_0|sr[224], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[225] , SERIAL_TX_0|sr[225], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[226] , SERIAL_TX_0|sr[226], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[227] , SERIAL_TX_0|sr[227], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[228] , SERIAL_TX_0|sr[228], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[229] , SERIAL_TX_0|sr[229], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[230] , SERIAL_TX_0|sr[230], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[231]~feeder , SERIAL_TX_0|sr[231]~feeder, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[231] , SERIAL_TX_0|sr[231], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[232] , SERIAL_TX_0|sr[232], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[233] , SERIAL_TX_0|sr[233], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[234] , SERIAL_TX_0|sr[234], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[235]~DUPLICATE , SERIAL_TX_0|sr[235]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[236] , SERIAL_TX_0|sr[236], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[237] , SERIAL_TX_0|sr[237], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[238] , SERIAL_TX_0|sr[238], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~75 , SERIAL_TX_0|ShiftRight1~75, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~74 , SERIAL_TX_0|ShiftRight1~74, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[235] , SERIAL_TX_0|sr[235], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[239] , SERIAL_TX_0|sr[239], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~76 , SERIAL_TX_0|ShiftRight1~76, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[232]~DUPLICATE , SERIAL_TX_0|sr[232]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~73 , SERIAL_TX_0|ShiftRight1~73, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~77 , SERIAL_TX_0|ShiftRight1~77, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[200]~DUPLICATE , SERIAL_TX_0|sr[200]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~63 , SERIAL_TX_0|ShiftRight1~63, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[197]~DUPLICATE , SERIAL_TX_0|sr[197]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~64 , SERIAL_TX_0|ShiftRight1~64, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~66 , SERIAL_TX_0|ShiftRight1~66, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[194]~DUPLICATE , SERIAL_TX_0|sr[194]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~65 , SERIAL_TX_0|ShiftRight1~65, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~67 , SERIAL_TX_0|ShiftRight1~67, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[240] , SERIAL_TX_0|sr[240], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[241] , SERIAL_TX_0|sr[241], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[242] , SERIAL_TX_0|sr[242], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[243] , SERIAL_TX_0|sr[243], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[244] , SERIAL_TX_0|sr[244], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[245] , SERIAL_TX_0|sr[245], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[246] , SERIAL_TX_0|sr[246], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[247] , SERIAL_TX_0|sr[247], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[248] , SERIAL_TX_0|sr[248], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[249] , SERIAL_TX_0|sr[249], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[250] , SERIAL_TX_0|sr[250], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[251] , SERIAL_TX_0|sr[251], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~80 , SERIAL_TX_0|ShiftRight1~80, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[252] , SERIAL_TX_0|sr[252], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[253] , SERIAL_TX_0|sr[253], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[254] , SERIAL_TX_0|sr[254], spi_master, 1
instance = comp, \SERIAL_TX_0|sr[255] , SERIAL_TX_0|sr[255], spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~81 , SERIAL_TX_0|ShiftRight1~81, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~78 , SERIAL_TX_0|ShiftRight1~78, spi_master, 1
instance = comp, \SERIAL_TX_0|sr[244]~DUPLICATE , SERIAL_TX_0|sr[244]~DUPLICATE, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~79 , SERIAL_TX_0|ShiftRight1~79, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~82 , SERIAL_TX_0|ShiftRight1~82, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~71 , SERIAL_TX_0|ShiftRight1~71, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~69 , SERIAL_TX_0|ShiftRight1~69, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~70 , SERIAL_TX_0|ShiftRight1~70, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~68 , SERIAL_TX_0|ShiftRight1~68, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~72 , SERIAL_TX_0|ShiftRight1~72, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~83 , SERIAL_TX_0|ShiftRight1~83, spi_master, 1
instance = comp, \SERIAL_TX_0|ShiftRight1~84 , SERIAL_TX_0|ShiftRight1~84, spi_master, 1
instance = comp, \SERIAL_TX_0|y~4 , SERIAL_TX_0|y~4, spi_master, 1
instance = comp, \SERIAL_TX_0|y~5 , SERIAL_TX_0|y~5, spi_master, 1
instance = comp, \y0_mosi~input , y0_mosi~input, spi_master, 1
instance = comp, \SERIAL_TX_0|y~1 , SERIAL_TX_0|y~1, spi_master, 1
instance = comp, \SERIAL_TX_0|y~3 , SERIAL_TX_0|y~3, spi_master, 1
instance = comp, \SERIAL_TX_0|y~_emulated , SERIAL_TX_0|y~_emulated, spi_master, 1
instance = comp, \SERIAL_TX_0|y~2 , SERIAL_TX_0|y~2, spi_master, 1
instance = comp, \y0_sclk~input , y0_sclk~input, spi_master, 1
instance = comp, \SERIAL_CK_0|y~1 , SERIAL_CK_0|y~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~65 , SERIAL_CK_0|Add0~65, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~69 , SERIAL_CK_0|Add0~69, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~73 , SERIAL_CK_0|Add0~73, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~77 , SERIAL_CK_0|Add0~77, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~57 , SERIAL_CK_0|Add0~57, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~61 , SERIAL_CK_0|Add0~61, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~49 , SERIAL_CK_0|Add0~49, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~53 , SERIAL_CK_0|Add0~53, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~41 , SERIAL_CK_0|Add0~41, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~45 , SERIAL_CK_0|Add0~45, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~33 , SERIAL_CK_0|Add0~33, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~37 , SERIAL_CK_0|Add0~37, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~113 , SERIAL_CK_0|Add0~113, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~117 , SERIAL_CK_0|Add0~117, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~121 , SERIAL_CK_0|Add0~121, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~125 , SERIAL_CK_0|Add0~125, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~105 , SERIAL_CK_0|Add0~105, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~109 , SERIAL_CK_0|Add0~109, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~97 , SERIAL_CK_0|Add0~97, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~101 , SERIAL_CK_0|Add0~101, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~89 , SERIAL_CK_0|Add0~89, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~93 , SERIAL_CK_0|Add0~93, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~81 , SERIAL_CK_0|Add0~81, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~85 , SERIAL_CK_0|Add0~85, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~25 , SERIAL_CK_0|Add0~25, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~29 , SERIAL_CK_0|Add0~29, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~9 , SERIAL_CK_0|Add0~9, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~13 , SERIAL_CK_0|Add0~13, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~65 , SERIAL_CK_0|Add1~65, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~69 , SERIAL_CK_0|Add1~69, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~73 , SERIAL_CK_0|Add1~73, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~77 , SERIAL_CK_0|Add1~77, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~57 , SERIAL_CK_0|Add1~57, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~61 , SERIAL_CK_0|Add1~61, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~49 , SERIAL_CK_0|Add1~49, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~53 , SERIAL_CK_0|Add1~53, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~41 , SERIAL_CK_0|Add1~41, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~45 , SERIAL_CK_0|Add1~45, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~33 , SERIAL_CK_0|Add1~33, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~37 , SERIAL_CK_0|Add1~37, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~113 , SERIAL_CK_0|Add1~113, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~117 , SERIAL_CK_0|Add1~117, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~121 , SERIAL_CK_0|Add1~121, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~125 , SERIAL_CK_0|Add1~125, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~105 , SERIAL_CK_0|Add1~105, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~109 , SERIAL_CK_0|Add1~109, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~97 , SERIAL_CK_0|Add1~97, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~101 , SERIAL_CK_0|Add1~101, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~89 , SERIAL_CK_0|Add1~89, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~93 , SERIAL_CK_0|Add1~93, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~81 , SERIAL_CK_0|Add1~81, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~85 , SERIAL_CK_0|Add1~85, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~25 , SERIAL_CK_0|Add1~25, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~29 , SERIAL_CK_0|Add1~29, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~9 , SERIAL_CK_0|Add1~9, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~13 , SERIAL_CK_0|Add1~13, spi_master, 1
instance = comp, \comb~3 , comb~3, spi_master, 1
instance = comp, \comb~2 , comb~2, spi_master, 1
instance = comp, \comb~7 , comb~7, spi_master, 1
instance = comp, \comb~6 , comb~6, spi_master, 1
instance = comp, \comb~21 , comb~21, spi_master, 1
instance = comp, \comb~20 , comb~20, spi_master, 1
instance = comp, \comb~23 , comb~23, spi_master, 1
instance = comp, \comb~22 , comb~22, spi_master, 1
instance = comp, \comb~25 , comb~25, spi_master, 1
instance = comp, \comb~24 , comb~24, spi_master, 1
instance = comp, \comb~27 , comb~27, spi_master, 1
instance = comp, \comb~26 , comb~26, spi_master, 1
instance = comp, \comb~29 , comb~29, spi_master, 1
instance = comp, \comb~28 , comb~28, spi_master, 1
instance = comp, \comb~31 , comb~31, spi_master, 1
instance = comp, \comb~30 , comb~30, spi_master, 1
instance = comp, \comb~9 , comb~9, spi_master, 1
instance = comp, \comb~8 , comb~8, spi_master, 1
instance = comp, \comb~11 , comb~11, spi_master, 1
instance = comp, \comb~10 , comb~10, spi_master, 1
instance = comp, \comb~13 , comb~13, spi_master, 1
instance = comp, \comb~12 , comb~12, spi_master, 1
instance = comp, \comb~15 , comb~15, spi_master, 1
instance = comp, \comb~14 , comb~14, spi_master, 1
instance = comp, \comb~17 , comb~17, spi_master, 1
instance = comp, \comb~16 , comb~16, spi_master, 1
instance = comp, \comb~19 , comb~19, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal1~4 , SERIAL_CK_0|Equal1~4, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal1~2 , SERIAL_CK_0|Equal1~2, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal1~3 , SERIAL_CK_0|Equal1~3, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal1~5 , SERIAL_CK_0|Equal1~5, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal1~0 , SERIAL_CK_0|Equal1~0, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal1~1 , SERIAL_CK_0|Equal1~1, spi_master, 1
instance = comp, \SERIAL_CK_0|i_n2[0]~0 , SERIAL_CK_0|i_n2[0]~0, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal0~1 , SERIAL_CK_0|Equal0~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal0~3 , SERIAL_CK_0|Equal0~3, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal0~2 , SERIAL_CK_0|Equal0~2, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal0~4 , SERIAL_CK_0|Equal0~4, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal0~5 , SERIAL_CK_0|Equal0~5, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal0~0 , SERIAL_CK_0|Equal0~0, spi_master, 1
instance = comp, \SERIAL_CK_0|i_n1[0]~0 , SERIAL_CK_0|i_n1[0]~0, spi_master, 1
instance = comp, \comb~18 , comb~18, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~65 , SERIAL_CK_0|Add3~65, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~69 , SERIAL_CK_0|Add3~69, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~73 , SERIAL_CK_0|Add3~73, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~77 , SERIAL_CK_0|Add3~77, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~57 , SERIAL_CK_0|Add3~57, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~61 , SERIAL_CK_0|Add3~61, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~49 , SERIAL_CK_0|Add3~49, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~53 , SERIAL_CK_0|Add3~53, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~41 , SERIAL_CK_0|Add3~41, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~45 , SERIAL_CK_0|Add3~45, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~33 , SERIAL_CK_0|Add3~33, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~37 , SERIAL_CK_0|Add3~37, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~113 , SERIAL_CK_0|Add3~113, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~117 , SERIAL_CK_0|Add3~117, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~121 , SERIAL_CK_0|Add3~121, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~125 , SERIAL_CK_0|Add3~125, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~105 , SERIAL_CK_0|Add3~105, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~109 , SERIAL_CK_0|Add3~109, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~97 , SERIAL_CK_0|Add3~97, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~101 , SERIAL_CK_0|Add3~101, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~89 , SERIAL_CK_0|Add3~89, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~93 , SERIAL_CK_0|Add3~93, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~81 , SERIAL_CK_0|Add3~81, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~85 , SERIAL_CK_0|Add3~85, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~25 , SERIAL_CK_0|Add3~25, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~29 , SERIAL_CK_0|Add3~29, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~9 , SERIAL_CK_0|Add3~9, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~13 , SERIAL_CK_0|Add3~13, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[27]~feeder , SERIAL_CK_0|i_cnt_1_2[27]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt~0 , SERIAL_CK_0|cyc_cnt~0, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector96~0 , SERIAL_CK_0|Selector96~0, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector95~0 , SERIAL_CK_0|Selector95~0, spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~33 , SERIAL_CK_0|Add5~33, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector96~1 , SERIAL_CK_0|Selector96~1, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[0] , SERIAL_CK_0|cyc_cnt[0], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~37 , SERIAL_CK_0|Add5~37, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector95~1 , SERIAL_CK_0|Selector95~1, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[1] , SERIAL_CK_0|cyc_cnt[1], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~29 , SERIAL_CK_0|Add5~29, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector94~0 , SERIAL_CK_0|Selector94~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[2] , SERIAL_CK_0|cyc_cnt[2], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~5 , SERIAL_CK_0|Add5~5, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector93~0 , SERIAL_CK_0|Selector93~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[3] , SERIAL_CK_0|cyc_cnt[3], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~9 , SERIAL_CK_0|Add5~9, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector92~0 , SERIAL_CK_0|Selector92~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[4] , SERIAL_CK_0|cyc_cnt[4], spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~21 , SERIAL_CK_0|Add4~21, spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~25 , SERIAL_CK_0|Add4~25, spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~17 , SERIAL_CK_0|Add4~17, spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~5 , SERIAL_CK_0|Add4~5, spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~9 , SERIAL_CK_0|Add4~9, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~0 , SERIAL_CK_0|Equal5~0, spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~1 , SERIAL_CK_0|Add4~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~29 , SERIAL_CK_0|Add4~29, spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~33 , SERIAL_CK_0|Add4~33, spi_master, 1
instance = comp, \SERIAL_CK_0|Add4~13 , SERIAL_CK_0|Add4~13, spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~1 , SERIAL_CK_0|Add5~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector91~0 , SERIAL_CK_0|Selector91~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[5] , SERIAL_CK_0|cyc_cnt[5], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~41 , SERIAL_CK_0|Add5~41, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector90~0 , SERIAL_CK_0|Selector90~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[6] , SERIAL_CK_0|cyc_cnt[6], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~45 , SERIAL_CK_0|Add5~45, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector89~0 , SERIAL_CK_0|Selector89~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[7] , SERIAL_CK_0|cyc_cnt[7], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~97 , SERIAL_CK_0|Add5~97, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector88~0 , SERIAL_CK_0|Selector88~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[8] , SERIAL_CK_0|cyc_cnt[8], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~101 , SERIAL_CK_0|Add5~101, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector87~0 , SERIAL_CK_0|Selector87~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[9] , SERIAL_CK_0|cyc_cnt[9], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~105 , SERIAL_CK_0|Add5~105, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector86~0 , SERIAL_CK_0|Selector86~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[10] , SERIAL_CK_0|cyc_cnt[10], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~109 , SERIAL_CK_0|Add5~109, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector85~0 , SERIAL_CK_0|Selector85~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[11] , SERIAL_CK_0|cyc_cnt[11], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~89 , SERIAL_CK_0|Add5~89, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector84~0 , SERIAL_CK_0|Selector84~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[12] , SERIAL_CK_0|cyc_cnt[12], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~113 , SERIAL_CK_0|Add5~113, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector83~0 , SERIAL_CK_0|Selector83~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[13] , SERIAL_CK_0|cyc_cnt[13], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~117 , SERIAL_CK_0|Add5~117, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector82~0 , SERIAL_CK_0|Selector82~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[14] , SERIAL_CK_0|cyc_cnt[14], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~121 , SERIAL_CK_0|Add5~121, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector81~0 , SERIAL_CK_0|Selector81~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[15] , SERIAL_CK_0|cyc_cnt[15], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~125 , SERIAL_CK_0|Add5~125, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector80~0 , SERIAL_CK_0|Selector80~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[16] , SERIAL_CK_0|cyc_cnt[16], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~93 , SERIAL_CK_0|Add5~93, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector79~0 , SERIAL_CK_0|Selector79~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[17] , SERIAL_CK_0|cyc_cnt[17], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~73 , SERIAL_CK_0|Add5~73, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector78~0 , SERIAL_CK_0|Selector78~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[18] , SERIAL_CK_0|cyc_cnt[18], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~77 , SERIAL_CK_0|Add5~77, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector77~0 , SERIAL_CK_0|Selector77~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[19] , SERIAL_CK_0|cyc_cnt[19], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~81 , SERIAL_CK_0|Add5~81, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector76~0 , SERIAL_CK_0|Selector76~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[20] , SERIAL_CK_0|cyc_cnt[20], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~85 , SERIAL_CK_0|Add5~85, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector75~0 , SERIAL_CK_0|Selector75~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[21] , SERIAL_CK_0|cyc_cnt[21], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~49 , SERIAL_CK_0|Add5~49, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector74~0 , SERIAL_CK_0|Selector74~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[22] , SERIAL_CK_0|cyc_cnt[22], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~57 , SERIAL_CK_0|Add5~57, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector73~0 , SERIAL_CK_0|Selector73~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[23] , SERIAL_CK_0|cyc_cnt[23], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~61 , SERIAL_CK_0|Add5~61, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector72~0 , SERIAL_CK_0|Selector72~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[24] , SERIAL_CK_0|cyc_cnt[24], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~65 , SERIAL_CK_0|Add5~65, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector71~0 , SERIAL_CK_0|Selector71~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[25] , SERIAL_CK_0|cyc_cnt[25], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~69 , SERIAL_CK_0|Add5~69, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector70~0 , SERIAL_CK_0|Selector70~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[26] , SERIAL_CK_0|cyc_cnt[26], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~53 , SERIAL_CK_0|Add5~53, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector69~0 , SERIAL_CK_0|Selector69~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[27] , SERIAL_CK_0|cyc_cnt[27], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~13 , SERIAL_CK_0|Add5~13, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector68~0 , SERIAL_CK_0|Selector68~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[28] , SERIAL_CK_0|cyc_cnt[28], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~17 , SERIAL_CK_0|Add5~17, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector67~0 , SERIAL_CK_0|Selector67~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[29] , SERIAL_CK_0|cyc_cnt[29], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~21 , SERIAL_CK_0|Add5~21, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector66~0 , SERIAL_CK_0|Selector66~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[30] , SERIAL_CK_0|cyc_cnt[30], spi_master, 1
instance = comp, \SERIAL_CK_0|Add5~25 , SERIAL_CK_0|Add5~25, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector65~0 , SERIAL_CK_0|Selector65~0, spi_master, 1
instance = comp, \SERIAL_CK_0|cyc_cnt[31] , SERIAL_CK_0|cyc_cnt[31], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~1 , SERIAL_CK_0|Equal5~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~2 , SERIAL_CK_0|Equal5~2, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~3 , SERIAL_CK_0|Equal5~3, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~4 , SERIAL_CK_0|Equal5~4, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~7 , SERIAL_CK_0|Equal5~7, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~6 , SERIAL_CK_0|Equal5~6, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~8 , SERIAL_CK_0|Equal5~8, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~5 , SERIAL_CK_0|Equal5~5, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~9 , SERIAL_CK_0|Equal5~9, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~10 , SERIAL_CK_0|Equal5~10, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal5~11 , SERIAL_CK_0|Equal5~11, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector97~0 , SERIAL_CK_0|Selector97~0, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector97~1 , SERIAL_CK_0|Selector97~1, spi_master, 1
instance = comp, \SERIAL_CK_0|fsm.S0 , SERIAL_CK_0|fsm.S0, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[31]~0 , SERIAL_CK_0|i_cnt_0_1[31]~0, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[10] , SERIAL_CK_0|i_cnt_0_1[10], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[11] , SERIAL_CK_0|i_cnt_0_1[11], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~4 , SERIAL_CK_0|Equal2~4, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[30] , SERIAL_CK_0|i_cnt_0_1[30], spi_master, 1
instance = comp, \comb~0 , comb~0, spi_master, 1
instance = comp, \comb~4 , comb~4, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[28] , SERIAL_CK_0|i_cnt_0_1[28], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[24] , SERIAL_CK_0|i_cnt_0_1[24], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[25] , SERIAL_CK_0|i_cnt_0_1[25], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[27] , SERIAL_CK_0|i_cnt_0_1[27], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[26] , SERIAL_CK_0|i_cnt_0_1[26], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~0 , SERIAL_CK_0|Equal2~0, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~1 , SERIAL_CK_0|Equal2~1, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[29] , SERIAL_CK_0|i_cnt_0_1[29], spi_master, 1
instance = comp, \comb~5 , comb~5, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~2 , SERIAL_CK_0|Equal2~2, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[31] , SERIAL_CK_0|i_cnt_0_1[31], spi_master, 1
instance = comp, \comb~1 , comb~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~3 , SERIAL_CK_0|Equal2~3, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[8] , SERIAL_CK_0|i_cnt_0_1[8], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[9] , SERIAL_CK_0|i_cnt_0_1[9], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[6]~feeder , SERIAL_CK_0|i_cnt_0_1[6]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[6] , SERIAL_CK_0|i_cnt_0_1[6], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[7] , SERIAL_CK_0|i_cnt_0_1[7], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[0]~1 , SERIAL_CK_0|i_cnt_0_1[0]~1, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[0] , SERIAL_CK_0|i_cnt_0_1[0], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[1] , SERIAL_CK_0|i_cnt_0_1[1], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~5 , SERIAL_CK_0|Equal2~5, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[2] , SERIAL_CK_0|i_cnt_0_1[2], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[3] , SERIAL_CK_0|i_cnt_0_1[3], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~6 , SERIAL_CK_0|Equal2~6, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[4] , SERIAL_CK_0|i_cnt_0_1[4], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[5] , SERIAL_CK_0|i_cnt_0_1[5], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~7 , SERIAL_CK_0|Equal2~7, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~8 , SERIAL_CK_0|Equal2~8, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~9 , SERIAL_CK_0|Equal2~9, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[22] , SERIAL_CK_0|i_cnt_0_1[22], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[23] , SERIAL_CK_0|i_cnt_0_1[23], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~10 , SERIAL_CK_0|Equal2~10, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[20] , SERIAL_CK_0|i_cnt_0_1[20], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[21] , SERIAL_CK_0|i_cnt_0_1[21], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[18] , SERIAL_CK_0|i_cnt_0_1[18], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[19] , SERIAL_CK_0|i_cnt_0_1[19], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[16] , SERIAL_CK_0|i_cnt_0_1[16], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[17] , SERIAL_CK_0|i_cnt_0_1[17], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[14] , SERIAL_CK_0|i_cnt_0_1[14], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[15] , SERIAL_CK_0|i_cnt_0_1[15], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[12]~feeder , SERIAL_CK_0|i_cnt_0_1[12]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[12] , SERIAL_CK_0|i_cnt_0_1[12], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_0_1[13] , SERIAL_CK_0|i_cnt_0_1[13], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~11 , SERIAL_CK_0|Equal2~11, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~12 , SERIAL_CK_0|Equal2~12, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~13 , SERIAL_CK_0|Equal2~13, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~14 , SERIAL_CK_0|Equal2~14, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~15 , SERIAL_CK_0|Equal2~15, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal2~16 , SERIAL_CK_0|Equal2~16, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector98~0 , SERIAL_CK_0|Selector98~0, spi_master, 1
instance = comp, \SERIAL_CK_0|fsm.S1 , SERIAL_CK_0|fsm.S1, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[13]~feeder , SERIAL_CK_0|i_cnt_1_2[13]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[13] , SERIAL_CK_0|i_cnt_1_2[13], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[12]~feeder , SERIAL_CK_0|i_cnt_1_2[12]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[12] , SERIAL_CK_0|i_cnt_1_2[12], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~15 , SERIAL_CK_0|Equal3~15, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[23]~feeder , SERIAL_CK_0|i_cnt_1_2[23]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[23] , SERIAL_CK_0|i_cnt_1_2[23], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[22]~feeder , SERIAL_CK_0|i_cnt_1_2[22]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[22] , SERIAL_CK_0|i_cnt_1_2[22], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~11 , SERIAL_CK_0|Equal3~11, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[18]~feeder , SERIAL_CK_0|i_cnt_1_2[18]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[18] , SERIAL_CK_0|i_cnt_1_2[18], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[19]~feeder , SERIAL_CK_0|i_cnt_1_2[19]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[19] , SERIAL_CK_0|i_cnt_1_2[19], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~13 , SERIAL_CK_0|Equal3~13, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[20]~feeder , SERIAL_CK_0|i_cnt_1_2[20]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[20] , SERIAL_CK_0|i_cnt_1_2[20], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[21]~feeder , SERIAL_CK_0|i_cnt_1_2[21]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[21] , SERIAL_CK_0|i_cnt_1_2[21], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~12 , SERIAL_CK_0|Equal3~12, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[16]~feeder , SERIAL_CK_0|i_cnt_1_2[16]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[16] , SERIAL_CK_0|i_cnt_1_2[16], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[17]~feeder , SERIAL_CK_0|i_cnt_1_2[17]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[17] , SERIAL_CK_0|i_cnt_1_2[17], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~14 , SERIAL_CK_0|Equal3~14, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[14]~feeder , SERIAL_CK_0|i_cnt_1_2[14]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[14] , SERIAL_CK_0|i_cnt_1_2[14], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[15]~feeder , SERIAL_CK_0|i_cnt_1_2[15]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[15] , SERIAL_CK_0|i_cnt_1_2[15], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~16 , SERIAL_CK_0|Equal3~16, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~17 , SERIAL_CK_0|Equal3~17, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~17 , SERIAL_CK_0|Add3~17, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~21 , SERIAL_CK_0|Add3~21, spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~1 , SERIAL_CK_0|Add3~1, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[30]~feeder , SERIAL_CK_0|i_cnt_1_2[30]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~17 , SERIAL_CK_0|Add0~17, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~21 , SERIAL_CK_0|Add0~21, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~1 , SERIAL_CK_0|Add0~1, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[30] , SERIAL_CK_0|i_cnt_1_2[30], spi_master, 1
instance = comp, \SERIAL_CK_0|Add3~5 , SERIAL_CK_0|Add3~5, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[31]~feeder , SERIAL_CK_0|i_cnt_1_2[31]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|Add0~5 , SERIAL_CK_0|Add0~5, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[31] , SERIAL_CK_0|i_cnt_1_2[31], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~0 , SERIAL_CK_0|Equal3~0, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[6] , SERIAL_CK_0|i_cnt_1_2[6], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[7] , SERIAL_CK_0|i_cnt_1_2[7], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~6 , SERIAL_CK_0|Equal3~6, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[8] , SERIAL_CK_0|i_cnt_1_2[8], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[9] , SERIAL_CK_0|i_cnt_1_2[9], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~5 , SERIAL_CK_0|Equal3~5, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[0]~0 , SERIAL_CK_0|i_cnt_1_2[0]~0, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[0]~2 , SERIAL_CK_0|i_cnt_1_2[0]~2, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[0] , SERIAL_CK_0|i_cnt_1_2[0], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[1] , SERIAL_CK_0|i_cnt_1_2[1], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~8 , SERIAL_CK_0|Equal3~8, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[10]~feeder , SERIAL_CK_0|i_cnt_1_2[10]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[10] , SERIAL_CK_0|i_cnt_1_2[10], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[11]~feeder , SERIAL_CK_0|i_cnt_1_2[11]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[11] , SERIAL_CK_0|i_cnt_1_2[11], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~4 , SERIAL_CK_0|Equal3~4, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[4] , SERIAL_CK_0|i_cnt_1_2[4], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[5] , SERIAL_CK_0|i_cnt_1_2[5], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~7 , SERIAL_CK_0|Equal3~7, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[2] , SERIAL_CK_0|i_cnt_1_2[2], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[3] , SERIAL_CK_0|i_cnt_1_2[3], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~9 , SERIAL_CK_0|Equal3~9, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~10 , SERIAL_CK_0|Equal3~10, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[0]~1 , SERIAL_CK_0|i_cnt_1_2[0]~1, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[27] , SERIAL_CK_0|i_cnt_1_2[27], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[24]~feeder , SERIAL_CK_0|i_cnt_1_2[24]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[24] , SERIAL_CK_0|i_cnt_1_2[24], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[25]~feeder , SERIAL_CK_0|i_cnt_1_2[25]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[25] , SERIAL_CK_0|i_cnt_1_2[25], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~2 , SERIAL_CK_0|Equal3~2, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[26]~feeder , SERIAL_CK_0|i_cnt_1_2[26]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[26] , SERIAL_CK_0|i_cnt_1_2[26], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[28]~feeder , SERIAL_CK_0|i_cnt_1_2[28]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[28] , SERIAL_CK_0|i_cnt_1_2[28], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[29]~feeder , SERIAL_CK_0|i_cnt_1_2[29]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_1_2[29] , SERIAL_CK_0|i_cnt_1_2[29], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~1 , SERIAL_CK_0|Equal3~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~3 , SERIAL_CK_0|Equal3~3, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal3~18 , SERIAL_CK_0|Equal3~18, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector99~0 , SERIAL_CK_0|Selector99~0, spi_master, 1
instance = comp, \SERIAL_CK_0|fsm.S2 , SERIAL_CK_0|fsm.S2, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~17 , SERIAL_CK_0|Add1~17, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~21 , SERIAL_CK_0|Add1~21, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~1 , SERIAL_CK_0|Add1~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Add1~5 , SERIAL_CK_0|Add1~5, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[31] , SERIAL_CK_0|i_cnt_2_1[31], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[30] , SERIAL_CK_0|i_cnt_2_1[30], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~0 , SERIAL_CK_0|Equal4~0, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[23] , SERIAL_CK_0|i_cnt_2_1[23], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[22] , SERIAL_CK_0|i_cnt_2_1[22], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~11 , SERIAL_CK_0|Equal4~11, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[17]~feeder , SERIAL_CK_0|i_cnt_2_1[17]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[17] , SERIAL_CK_0|i_cnt_2_1[17], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[16]~feeder , SERIAL_CK_0|i_cnt_2_1[16]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[16] , SERIAL_CK_0|i_cnt_2_1[16], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~14 , SERIAL_CK_0|Equal4~14, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[12]~feeder , SERIAL_CK_0|i_cnt_2_1[12]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[12] , SERIAL_CK_0|i_cnt_2_1[12], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[13]~feeder , SERIAL_CK_0|i_cnt_2_1[13]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[13] , SERIAL_CK_0|i_cnt_2_1[13], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~15 , SERIAL_CK_0|Equal4~15, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[18]~feeder , SERIAL_CK_0|i_cnt_2_1[18]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[18] , SERIAL_CK_0|i_cnt_2_1[18], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[19]~feeder , SERIAL_CK_0|i_cnt_2_1[19]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[19] , SERIAL_CK_0|i_cnt_2_1[19], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~13 , SERIAL_CK_0|Equal4~13, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[15]~feeder , SERIAL_CK_0|i_cnt_2_1[15]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[15] , SERIAL_CK_0|i_cnt_2_1[15], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[14]~feeder , SERIAL_CK_0|i_cnt_2_1[14]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[14] , SERIAL_CK_0|i_cnt_2_1[14], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~16 , SERIAL_CK_0|Equal4~16, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[20] , SERIAL_CK_0|i_cnt_2_1[20], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[21] , SERIAL_CK_0|i_cnt_2_1[21], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~12 , SERIAL_CK_0|Equal4~12, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~17 , SERIAL_CK_0|Equal4~17, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[10]~feeder , SERIAL_CK_0|i_cnt_2_1[10]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[10] , SERIAL_CK_0|i_cnt_2_1[10], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[11]~feeder , SERIAL_CK_0|i_cnt_2_1[11]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[11] , SERIAL_CK_0|i_cnt_2_1[11], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~4 , SERIAL_CK_0|Equal4~4, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[0]~2 , SERIAL_CK_0|i_cnt_2_1[0]~2, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[0]~6 , SERIAL_CK_0|i_cnt_2_1[0]~6, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[0] , SERIAL_CK_0|i_cnt_2_1[0], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[1]~feeder , SERIAL_CK_0|i_cnt_2_1[1]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[1] , SERIAL_CK_0|i_cnt_2_1[1], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~8 , SERIAL_CK_0|Equal4~8, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[6]~feeder , SERIAL_CK_0|i_cnt_2_1[6]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[6] , SERIAL_CK_0|i_cnt_2_1[6], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[7]~feeder , SERIAL_CK_0|i_cnt_2_1[7]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[7] , SERIAL_CK_0|i_cnt_2_1[7], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~6 , SERIAL_CK_0|Equal4~6, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[8]~feeder , SERIAL_CK_0|i_cnt_2_1[8]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[8] , SERIAL_CK_0|i_cnt_2_1[8], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[9]~feeder , SERIAL_CK_0|i_cnt_2_1[9]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[9] , SERIAL_CK_0|i_cnt_2_1[9], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~5 , SERIAL_CK_0|Equal4~5, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[4]~feeder , SERIAL_CK_0|i_cnt_2_1[4]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[4] , SERIAL_CK_0|i_cnt_2_1[4], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[5]~feeder , SERIAL_CK_0|i_cnt_2_1[5]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[5] , SERIAL_CK_0|i_cnt_2_1[5], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~7 , SERIAL_CK_0|Equal4~7, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[3]~feeder , SERIAL_CK_0|i_cnt_2_1[3]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[3] , SERIAL_CK_0|i_cnt_2_1[3], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[2]~feeder , SERIAL_CK_0|i_cnt_2_1[2]~feeder, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[2] , SERIAL_CK_0|i_cnt_2_1[2], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~9 , SERIAL_CK_0|Equal4~9, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~10 , SERIAL_CK_0|Equal4~10, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[31]~0 , SERIAL_CK_0|i_cnt_2_1[31]~0, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[31]~1 , SERIAL_CK_0|i_cnt_2_1[31]~1, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[27] , SERIAL_CK_0|i_cnt_2_1[27], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[26] , SERIAL_CK_0|i_cnt_2_1[26], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[24] , SERIAL_CK_0|i_cnt_2_1[24], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[25] , SERIAL_CK_0|i_cnt_2_1[25], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~2 , SERIAL_CK_0|Equal4~2, spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[28] , SERIAL_CK_0|i_cnt_2_1[28], spi_master, 1
instance = comp, \SERIAL_CK_0|i_cnt_2_1[29] , SERIAL_CK_0|i_cnt_2_1[29], spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~1 , SERIAL_CK_0|Equal4~1, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~3 , SERIAL_CK_0|Equal4~3, spi_master, 1
instance = comp, \SERIAL_CK_0|Equal4~18 , SERIAL_CK_0|Equal4~18, spi_master, 1
instance = comp, \SERIAL_CK_0|y~5 , SERIAL_CK_0|y~5, spi_master, 1
instance = comp, \SERIAL_CK_0|Selector0~0 , SERIAL_CK_0|Selector0~0, spi_master, 1
instance = comp, \SERIAL_CK_0|y~3 , SERIAL_CK_0|y~3, spi_master, 1
instance = comp, \SERIAL_CK_0|y~_emulated , SERIAL_CK_0|y~_emulated, spi_master, 1
instance = comp, \SERIAL_CK_0|y~2 , SERIAL_CK_0|y~2, spi_master, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, spi_master, 1
