strict digraph "" {
	node [label="\N"];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2ee050>",
		fillcolor=cadetblue,
		label="28:BS
next_state = (x == 0)? S10 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2ee050>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_24:AL"	[def_var="['next_state']",
		label="Leaf_24:AL"];
	"28:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2ee3d0>",
		fillcolor=cadetblue,
		label="29:BS
next_state = (x == 1)? S101 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2ee3d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd57e2eecd0>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2eed50>",
		fillcolor=cadetblue,
		label="30:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2eed50>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:CA" -> "30:BS"	[cond="[]",
		lineno=None];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd57e2f7590>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"29:CA" -> "29:BS"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd57e2f7650>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2f7690>",
		fillcolor=cadetblue,
		label="31:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2f7690>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:CA" -> "31:BS"	[cond="[]",
		lineno=None];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2f7250>",
		fillcolor=cadetblue,
		label="27:BS
next_state = (x == 1)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd57e2f7250>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"26:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd57e2f7110>",
		fillcolor=linen,
		label="26:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"26:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"26:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"26:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd57e2f71d0>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd57e2f74d0>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"30:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"24:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd57e2eeed0>",
		clk_sens=False,
		fillcolor=gold,
		label="24:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'IDLE', 'present_state']"];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd57e2f70d0>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:AL" -> "25:BL"	[cond="[]",
		lineno=None];
	"25:BL" -> "26:CS"	[cond="[]",
		lineno=None];
	"31:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"27:CA" -> "27:BS"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:BS"	[cond="[]",
		lineno=None];
}
