

================================================================
== Vitis HLS Report for 'SHA512Digest_64u_512u_s'
================================================================
* Date:           Thu Aug  3 21:15:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.869 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  0.672 us|  0.672 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159  |SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS  |      163|      163|  0.652 us|  0.652 us|  163|  163|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA1_DIGEST_NBLK  |      166|      166|       166|          -|          -|     1|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      572|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      724|     1770|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      157|    -|
|Register             |        -|     -|     1031|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1755|     2499|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159  |SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS  |        0|   0|  724|  1770|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                 |                                                           |        0|   0|  724|  1770|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln232_3_fu_282_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_4_fu_287_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_5_fu_292_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_6_fu_297_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_7_fu_302_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_8_fu_307_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_9_fu_312_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_fu_277_p2    |         +|   0|  0|  71|          64|          64|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state5        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 572|         514|         514|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |a_V_fu_70              |   9|          2|   64|        128|
    |ap_NS_fsm              |  31|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |b_V_fu_74              |   9|          2|   64|        128|
    |c_V_fu_78              |   9|          2|   64|        128|
    |d_V_fu_82              |   9|          2|   64|        128|
    |e_V_fu_86              |   9|          2|   64|        128|
    |end_nblk_strm25_blk_n  |   9|          2|    1|          2|
    |f_V_fu_90              |   9|          2|   64|        128|
    |g_V_fu_94              |   9|          2|   64|        128|
    |h_V_fu_98              |   9|          2|   64|        128|
    |output2_blk_n          |   9|          2|    1|          2|
    |tid_strm8_blk_n        |   9|          2|    1|          2|
    |tkeep_strm7_blk_n      |   9|          2|    1|          2|
    |w_strm6_read           |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 157|         34|  519|       1042|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |a_V_fu_70                                                                          |  64|   0|   64|          0|
    |a_V_load_reg_491                                                                   |  64|   0|   64|          0|
    |ap_CS_fsm                                                                          |   5|   0|    5|          0|
    |ap_done_reg                                                                        |   1|   0|    1|          0|
    |b_V_fu_74                                                                          |  64|   0|   64|          0|
    |b_V_load_reg_497                                                                   |  64|   0|   64|          0|
    |c_V_fu_78                                                                          |  64|   0|   64|          0|
    |c_V_load_reg_503                                                                   |  64|   0|   64|          0|
    |d_V_fu_82                                                                          |  64|   0|   64|          0|
    |d_V_load_reg_509                                                                   |  64|   0|   64|          0|
    |e_V_fu_86                                                                          |  64|   0|   64|          0|
    |e_V_load_reg_515                                                                   |  64|   0|   64|          0|
    |f_V_fu_90                                                                          |  64|   0|   64|          0|
    |f_V_load_reg_521                                                                   |  64|   0|   64|          0|
    |g_V_fu_94                                                                          |  64|   0|   64|          0|
    |g_V_load_reg_527                                                                   |  64|   0|   64|          0|
    |grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |h_V_fu_98                                                                          |  64|   0|   64|          0|
    |h_V_load_reg_533                                                                   |  64|   0|   64|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |1031|   0| 1031|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|w_strm6_dout                    |   in|   64|     ap_fifo|                  w_strm6|       pointer|
|w_strm6_num_data_valid          |   in|    6|     ap_fifo|                  w_strm6|       pointer|
|w_strm6_fifo_cap                |   in|    6|     ap_fifo|                  w_strm6|       pointer|
|w_strm6_empty_n                 |   in|    1|     ap_fifo|                  w_strm6|       pointer|
|w_strm6_read                    |  out|    1|     ap_fifo|                  w_strm6|       pointer|
|end_nblk_strm25_dout            |   in|    1|     ap_fifo|          end_nblk_strm25|       pointer|
|end_nblk_strm25_num_data_valid  |   in|    6|     ap_fifo|          end_nblk_strm25|       pointer|
|end_nblk_strm25_fifo_cap        |   in|    6|     ap_fifo|          end_nblk_strm25|       pointer|
|end_nblk_strm25_empty_n         |   in|    1|     ap_fifo|          end_nblk_strm25|       pointer|
|end_nblk_strm25_read            |  out|    1|     ap_fifo|          end_nblk_strm25|       pointer|
|tkeep_strm7_dout                |   in|   64|     ap_fifo|              tkeep_strm7|       pointer|
|tkeep_strm7_num_data_valid      |   in|    6|     ap_fifo|              tkeep_strm7|       pointer|
|tkeep_strm7_fifo_cap            |   in|    6|     ap_fifo|              tkeep_strm7|       pointer|
|tkeep_strm7_empty_n             |   in|    1|     ap_fifo|              tkeep_strm7|       pointer|
|tkeep_strm7_read                |  out|    1|     ap_fifo|              tkeep_strm7|       pointer|
|tid_strm8_dout                  |   in|    6|     ap_fifo|                tid_strm8|       pointer|
|tid_strm8_num_data_valid        |   in|    6|     ap_fifo|                tid_strm8|       pointer|
|tid_strm8_fifo_cap              |   in|    6|     ap_fifo|                tid_strm8|       pointer|
|tid_strm8_empty_n               |   in|    1|     ap_fifo|                tid_strm8|       pointer|
|tid_strm8_read                  |  out|    1|     ap_fifo|                tid_strm8|       pointer|
|output2_din                     |  out|  583|     ap_fifo|                  output2|       pointer|
|output2_full_n                  |   in|    1|     ap_fifo|                  output2|       pointer|
|output2_write                   |  out|    1|     ap_fifo|                  output2|       pointer|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

