/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:59 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SDIO_1_HOST_H__
#define BCHP_SDIO_1_HOST_H__

/***************************************************************************
 *SDIO_1_HOST - SDIO (EMMC1/CARD1) Host Registers
 ***************************************************************************/
#define BCHP_SDIO_1_HOST_SDMA                    0x00440200 /* [RW] System DMA Address Register */
#define BCHP_SDIO_1_HOST_BLOCK                   0x00440204 /* [RW] Block Reset and Count Register */
#define BCHP_SDIO_1_HOST_ARGUMENT                0x00440208 /* [RW] Argument Register */
#define BCHP_SDIO_1_HOST_CMD_MODE                0x0044020c /* [RW] Command and Mode Register */
#define BCHP_SDIO_1_HOST_RESP_01                 0x00440210 /* [RO] Response Word 0 and 1 */
#define BCHP_SDIO_1_HOST_RESP_23                 0x00440214 /* [RO] Response Word 2 and 3 */
#define BCHP_SDIO_1_HOST_RESP_45                 0x00440218 /* [RO] Response Word 4 and 5 */
#define BCHP_SDIO_1_HOST_RESP_67                 0x0044021c /* [RO] Response Word 6 and 7 */
#define BCHP_SDIO_1_HOST_BUFFDATA                0x00440220 /* [RW] Buffer Data Port for PIO Tranfers */
#define BCHP_SDIO_1_HOST_STATE                   0x00440224 /* [RO] Present State of Controller */
#define BCHP_SDIO_1_HOST_CTRL_SET0               0x00440228 /* [RW] SD Standard Control Registers for Host, Power, BlockGap, WakeUp */
#define BCHP_SDIO_1_HOST_CTRL_SET1               0x0044022c /* [RW] SD Standard Control Registers for Clock, Timeout, Resets */
#define BCHP_SDIO_1_HOST_INT_STATUS              0x00440230 /* [RW] Interrupt Status for Normal and Error conditions */
#define BCHP_SDIO_1_HOST_INT_STATUS_ENA          0x00440234 /* [RW] Interrupt Enables for Normal and Error conditions */
#define BCHP_SDIO_1_HOST_INT_SIGNAL_ENA          0x00440238 /* [RW] Interrupt Signal Enables for Normal and Error conditions */
#define BCHP_SDIO_1_HOST_AUTOCMD12_STAT          0x0044023c /* [RW] Auto Cmd12 Error Status */
#define BCHP_SDIO_1_HOST_CAPABLE                 0x00440240 /* [RO] Host Controller Capabilities to Software */
#define BCHP_SDIO_1_HOST_CAPABLE_1               0x00440244 /* [RO] Future Host Controller Capabilities to Software */
#define BCHP_SDIO_1_HOST_POWER_CAPABLE           0x00440248 /* [RO] Host Controller Power Capabilities to Software */
#define BCHP_SDIO_1_HOST_POWER_CAPABLE_RSVD      0x0044024c /* [RO] Future Host Controller Power Capabilities to Software */
#define BCHP_SDIO_1_HOST_FORCE_EVENTS            0x00440250 /* [RW] Force Events on Error Status Bits */
#define BCHP_SDIO_1_HOST_ADMA_ERR_STAT           0x00440254 /* [RO] ADMA Error Status Bits */
#define BCHP_SDIO_1_HOST_ADMA_SYSADDR_LO         0x00440258 /* [RW] ADMA System Address Low Bits */
#define BCHP_SDIO_1_HOST_ADMA_SYSADDR_HI         0x0044025c /* [RO] ADMA System Address High Bits */
#define BCHP_SDIO_1_HOST_PRESET_INIT_DEFAULT     0x00440260 /* [RO] Preset Values for init and default speed */
#define BCHP_SDIO_1_HOST_PRESET_HIGH_SPEED       0x00440264 /* [RO] Preset Values for high speed and SDR12 */
#define BCHP_SDIO_1_HOST_PRESET_SDR25_50         0x00440268 /* [RO] Preset Values for SDR25 and SDR50 */
#define BCHP_SDIO_1_HOST_PRESET_SDR104_DDR50     0x0044026c /* [RO] Preset Values for SDR104 and DDR50 */
#define BCHP_SDIO_1_HOST_BOOT_TIMEOUT            0x00440270 /* [RW] DAT line inactivity timeout on boot */
#define BCHP_SDIO_1_HOST_DEBUG_SELECT            0x00440274 /* [WO] Debug probe output selection */
#define BCHP_SDIO_1_HOST_SHARED_BUS_CTRL         0x004402e0 /* [RW] shared bus control */
#define BCHP_SDIO_1_HOST_SPI_INTERRUPT           0x004402f0 /* [RW] SPI Interrupt support */
#define BCHP_SDIO_1_HOST_VERSION_STATUS          0x004402fc /* [RO] Controller Version and Slot Status */

#endif /* #ifndef BCHP_SDIO_1_HOST_H__ */

/* End of File */
