<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v</a>
defines: 
time_elapsed: 0.360s
ram usage: 28452 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpud7454vq/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>: No timescale set for &#34;adder&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>: Compile module &#34;work@adder&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>: Top level module &#34;work@adder&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpud7454vq/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_adder
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpud7454vq/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpud7454vq/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@adder)
 |vpiName:work@adder
 |uhdmallPackages:
 \_package: builtin, parent:work@adder
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@adder, file:<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v</a>, line:1, parent:work@adder
   |vpiDefName:work@adder
   |vpiFullName:work@adder
   |vpiPort:
   \_port: (sum_out), line:1
     |vpiName:sum_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum_out), line:7
         |vpiName:sum_out
         |vpiFullName:work@adder.sum_out
         |vpiNetType:1
   |vpiPort:
   \_port: (carry_out), line:1
     |vpiName:carry_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry_out), line:6
         |vpiName:carry_out
         |vpiFullName:work@adder.carry_out
         |vpiNetType:1
   |vpiPort:
   \_port: (carry_in), line:1
     |vpiName:carry_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry_in), line:6
         |vpiName:carry_in
         |vpiFullName:work@adder.carry_in
         |vpiNetType:1
   |vpiPort:
   \_port: (ina), line:1
     |vpiName:ina
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ina), line:7
         |vpiName:ina
         |vpiFullName:work@adder.ina
         |vpiNetType:1
   |vpiPort:
   \_port: (inb), line:1
     |vpiName:inb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inb), line:7
         |vpiName:inb
         |vpiFullName:work@adder.inb
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_operation: , line:8
       |vpiOpType:24
       |vpiOperand:
       \_operation: , line:8
         |vpiOpType:24
         |vpiOperand:
         \_ref_obj: (ina), line:8
           |vpiName:ina
           |vpiFullName:work@adder.ina
         |vpiOperand:
         \_ref_obj: (inb), line:8
           |vpiName:inb
           |vpiFullName:work@adder.inb
       |vpiOperand:
       \_ref_obj: (carry_in), line:8
         |vpiName:carry_in
         |vpiFullName:work@adder.carry_in
     |vpiLhs:
     \_operation: , line:8
       |vpiOpType:33
       |vpiOperand:
       \_ref_obj: (carry_out), line:8
         |vpiName:carry_out
         |vpiFullName:work@adder.carry_out
       |vpiOperand:
       \_ref_obj: (sum_out), line:8
         |vpiName:sum_out
         |vpiFullName:work@adder.sum_out
   |vpiNet:
   \_logic_net: (carry_out), line:6
   |vpiNet:
   \_logic_net: (carry_in), line:6
   |vpiNet:
   \_logic_net: (sum_out), line:7
   |vpiNet:
   \_logic_net: (ina), line:7
   |vpiNet:
   \_logic_net: (inb), line:7
 |uhdmtopModules:
 \_module: work@adder (work@adder), file:<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v</a>, line:1
   |vpiDefName:work@adder
   |vpiName:work@adder
   |vpiPort:
   \_port: (sum_out), line:1, parent:work@adder
     |vpiName:sum_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum_out), line:7, parent:work@adder
         |vpiName:sum_out
         |vpiFullName:work@adder.sum_out
         |vpiNetType:1
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (carry_out), line:1, parent:work@adder
     |vpiName:carry_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry_out), line:6, parent:work@adder
         |vpiName:carry_out
         |vpiFullName:work@adder.carry_out
         |vpiNetType:1
   |vpiPort:
   \_port: (carry_in), line:1, parent:work@adder
     |vpiName:carry_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry_in), line:6, parent:work@adder
         |vpiName:carry_in
         |vpiFullName:work@adder.carry_in
         |vpiNetType:1
   |vpiPort:
   \_port: (ina), line:1, parent:work@adder
     |vpiName:ina
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ina), line:7, parent:work@adder
         |vpiName:ina
         |vpiFullName:work@adder.ina
         |vpiNetType:1
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (inb), line:1, parent:work@adder
     |vpiName:inb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inb), line:7, parent:work@adder
         |vpiName:inb
         |vpiFullName:work@adder.inb
         |vpiNetType:1
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (carry_out), line:6, parent:work@adder
   |vpiNet:
   \_logic_net: (carry_in), line:6, parent:work@adder
   |vpiNet:
   \_logic_net: (sum_out), line:7, parent:work@adder
   |vpiNet:
   \_logic_net: (ina), line:7, parent:work@adder
   |vpiNet:
   \_logic_net: (inb), line:7, parent:work@adder
Object: \work_adder of type 3000
Object: \work_adder of type 32
Object: \sum_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \carry_out of type 44
Object: \carry_in of type 44
Object: \ina of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inb of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \carry_out of type 36
Object: \carry_in of type 36
Object: \sum_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ina of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inb of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_adder of type 32
Object: \sum_out of type 44
Object: \carry_out of type 44
Object: \carry_in of type 44
Object: \ina of type 44
Object: \inb of type 44
Object:  of type 8
Object:  of type 39
Object: \carry_out of type 608
Object: \sum_out of type 608
Object:  of type 39
Object:  of type 39
Object: \ina of type 608
Object: \inb of type 608
Object: \carry_in of type 608
Object: \carry_out of type 36
Object: \carry_in of type 36
Object: \sum_out of type 36
Object: \ina of type 36
Object: \inb of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_adder&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1fe51a0] str=&#39;\work_adder&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe53e0] str=&#39;\sum_out&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe5670]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe5bb0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe6e70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe7030] str=&#39;\carry_out&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe71b0] str=&#39;\carry_in&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe7330] str=&#39;\ina&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe74b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe7810] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe79d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe7670] str=&#39;\inb&#39; input port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe7b90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe7ed0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe8090] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8250]
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe7d30]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8930] str=&#39;\sum_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8530] str=&#39;\carry_out&#39;
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8ad0]
          AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8bf0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8dd0] str=&#39;\ina&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8fd0] str=&#39;\inb&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe9170] str=&#39;\carry_in&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1fe51a0] str=&#39;\work_adder&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe53e0] str=&#39;\sum_out&#39; output reg basic_prep port=1 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe5670] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe5bb0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe6e70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe7030] str=&#39;\carry_out&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe71b0] str=&#39;\carry_in&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe7330] str=&#39;\ina&#39; input basic_prep port=4 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe74b0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe7810] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe79d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&gt; [0x1fe7670] str=&#39;\inb&#39; input basic_prep port=5 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe7b90] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe7ed0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:7</a>.0-7.0&gt; [0x1fe8090] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8250] basic_prep
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe7d30] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8930 -&gt; 0x1fe53e0] str=&#39;\sum_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8530 -&gt; 0x1fe7030] str=&#39;\carry_out&#39; basic_prep
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8ad0] basic_prep
          AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8bf0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8dd0 -&gt; 0x1fe7330] str=&#39;\ina&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe8fd0 -&gt; 0x1fe7670] str=&#39;\inb&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&gt; [0x1fe9170 -&gt; 0x1fe71b0] str=&#39;\carry_in&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_adder

2.2. Analyzing design hierarchy..
Top module:  \work_adder
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_adder..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_adder ===

   Number of wires:                  7
   Number of wire bits:             24
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            2

8. Executing CHECK pass (checking for obvious problems).
checking module work_adder..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_adder&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;sum_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;carry_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;carry_in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;ina&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8, 9, 10, 11 ]
        },
        &#34;inb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12, 13, 14, 15 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000101&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8, 9, 10, 11 ],
            &#34;B&#34;: [ 12, 13, 14, 15 ],
            &#34;Y&#34;: [ 16, 17, 18, 19, 20 ]
          }
        },
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000101&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000101&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16, 17, 18, 19, 20 ],
            &#34;B&#34;: [ 7 ],
            &#34;Y&#34;: [ 2, 3, 4, 5, 6 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16, 17, 18, 19, 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&#34;
          }
        },
        &#34;carry_in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34;
          }
        },
        &#34;carry_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34;
          }
        },
        &#34;ina&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8, 9, 10, 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34;
          }
        },
        &#34;inb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12, 13, 14, 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34;
          }
        },
        &#34;sum_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_adder&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_adder(sum_out, carry_out, carry_in, ina, inb);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&#34; *)
  wire [4:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&#34; *)
  wire [4:0] _1_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34; *)
  input carry_in;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34; *)
  output carry_out;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34; *)
  input [3:0] ina;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34; *)
  input [3:0] inb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:1</a>.0-1.0&#34; *)
  output [3:0] sum_out;
  assign _0_ = ina + (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&#34; *) inb;
  assign _1_ = _0_ + (* src = &#34;<a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>.0-8.0&#34; *) 5&#39;(carry_in);
  assign { carry_out, sum_out } = _1_;
endmodule

End of script. Logfile hash: 9028590f65, CPU: user 0.01s system 0.00s, MEM: 13.04 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>