INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'anubhav' on host 'timeMachine' (Linux_x86_64 version 4.15.0-166-generic) on Sat Feb 05 23:21:22 IST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/anubhav/workspace/ip_repo'
Sourcing Tcl script '/home/anubhav/workspace/ip_repo/backward_fcc/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project backward_fcc 
INFO: [HLS 200-10] Opening project '/home/anubhav/workspace/ip_repo/backward_fcc'.
INFO: [HLS 200-1510] Running: set_top backward_fcc 
INFO: [HLS 200-1510] Running: add_files backward_fcc/backprop.cpp 
INFO: [HLS 200-10] Adding design file 'backward_fcc/backprop.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb backward_fcc/test.cpp 
INFO: [HLS 200-10] Adding test bench file 'backward_fcc/test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/anubhav/workspace/ip_repo/backward_fcc/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../test.cpp in debug mode
   Compiling ../../../backprop.cpp in debug mode
   Generating csim.exe
0 0.925 1.85 INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.02 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.67 seconds; current allocated memory: 172.058 MB.
