Analysis & Synthesis report for DE1_SoC_CAMERA
Fri Jul 02 03:35:41 2021
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2
 18. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 19. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
 38. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 39. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8
 58. Source assignments for Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated
 59. Source assignments for Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated
 60. Source assignments for Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated
 61. Source assignments for Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|altsyncram_fvg1:altsyncram2
 62. Source assignments for Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component|par_add_dve:auto_generated
 63. Source assignments for Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component|par_add_dve:auto_generated
 64. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay
 65. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 66. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 67. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 68. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 69. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 70. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 71. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 72. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 73. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 74. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 75. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 76. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 77. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 78. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 79. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 80. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 81. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 82. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 83. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 84. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 85. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 86. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 87. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 88. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 89. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 90. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 91. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 92. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 93. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 94. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 95. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 96. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 97. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 98. Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 99. Parameter Settings for User Entity Instance: CCD_Capture:u3
100. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
101. Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i
102. Parameter Settings for User Entity Instance: Sdram_Control:u7
103. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
104. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
105. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
106. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
107. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
108. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
109. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
110. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
111. Parameter Settings for User Entity Instance: VGA_Controller:u1
112. Parameter Settings for User Entity Instance: Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component
113. Parameter Settings for User Entity Instance: Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component
114. Parameter Settings for User Entity Instance: Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component
115. Parameter Settings for User Entity Instance: Sobel:u10
116. Parameter Settings for User Entity Instance: Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component
117. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component
118. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
119. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component
120. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
121. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component
122. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
123. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component
124. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
125. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component
126. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
127. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component
128. Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
129. Parameter Settings for User Entity Instance: Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component
130. Parameter Settings for User Entity Instance: Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component
131. Parameter Settings for User Entity Instance: Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component
132. altshift_taps Parameter Settings by Entity Instance
133. altsyncram Parameter Settings by Entity Instance
134. Port Connectivity Checks: "Sobel:u10|SQRT:sqrt0"
135. Port Connectivity Checks: "Sobel:u10|PA_3:pa1"
136. Port Connectivity Checks: "Sobel:u10|PA_3:pa0"
137. Port Connectivity Checks: "Sobel:u10|MAC_3:y2"
138. Port Connectivity Checks: "Sobel:u10|MAC_3:y1"
139. Port Connectivity Checks: "Sobel:u10|MAC_3:y0"
140. Port Connectivity Checks: "Sobel:u10|MAC_3:x2"
141. Port Connectivity Checks: "Sobel:u10|MAC_3:x1"
142. Port Connectivity Checks: "Sobel:u10|MAC_3:x0"
143. Port Connectivity Checks: "Sobel:u10|LineBuffer_3:b0"
144. Port Connectivity Checks: "Sobel:u10"
145. Port Connectivity Checks: "Mirror_Col:u9|Stack_RAM:comb_130"
146. Port Connectivity Checks: "Mirror_Col:u9|Stack_RAM:comb_96"
147. Port Connectivity Checks: "Mirror_Col:u9|Stack_RAM:comb_62"
148. Port Connectivity Checks: "Mirror_Col:u9"
149. Port Connectivity Checks: "VGA_Controller:u1"
150. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
151. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"
152. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
153. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"
154. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
155. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
156. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
157. Port Connectivity Checks: "Sdram_Control:u7"
158. Port Connectivity Checks: "sdram_pll:u6"
159. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"
160. Port Connectivity Checks: "RAW2RGB:u4"
161. Port Connectivity Checks: "CCD_Capture:u3"
162. Post-Synthesis Netlist Statistics for Top Partition
163. Elapsed Time Per Partition
164. Analysis & Synthesis Messages
165. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jul 02 03:35:40 2021      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; DE1_SoC_CAMERA                             ;
; Top-level Entity Name           ; DE1_SoC_CAMERA                             ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1186                                       ;
; Total pins                      ; 157                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 93,856                                     ;
; Total DSP Blocks                ; 14                                         ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_CAMERA     ; DE1_SoC_CAMERA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library   ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+-----------+
; v/VGA_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/VGA_Controller.v                ;           ;
; v/Reset_Delay.v                   ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/Reset_Delay.v                   ;           ;
; v/RAW2RGB.v                       ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/RAW2RGB.v                       ;           ;
; v/I2C_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/I2C_Controller.v                ;           ;
; v/I2C_CCD_Config.v                ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/I2C_CCD_Config.v                ;           ;
; v/CCD_Capture.v                   ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/CCD_Capture.v                   ;           ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User Unspecified File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sdram_Control/Sdram_Params.h      ;           ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v     ;           ;
; Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sdram_Control/sdr_data_path.v     ;           ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sdram_Control/control_interface.v ;           ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sdram_Control/command.v           ;           ;
; v/SEG7_LUT_6.v                    ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/SEG7_LUT_6.v                    ;           ;
; v/sdram_pll.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/sdram_pll.v                     ; sdram_pll ;
; v/sdram_pll/sdram_pll_0002.v      ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/sdram_pll/sdram_pll_0002.v      ; sdram_pll ;
; v/Line_Buffer1.v                  ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/Line_Buffer1.v                  ;           ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sdram_Control/Sdram_RD_FIFO.v     ;           ;
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sdram_Control/Sdram_WR_FIFO.v     ;           ;
; Sobel/LineBuffer_3.v              ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sobel/LineBuffer_3.v              ;           ;
; Sobel/PA_3.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sobel/PA_3.v                      ;           ;
; Sobel/SQRT.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sobel/SQRT.v                      ;           ;
; Sobel/MAC_3.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sobel/MAC_3.v                     ; MAC_3     ;
; Sobel/MAC_3/MAC_3_0002.v          ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sobel/MAC_3/MAC_3_0002.v          ; MAC_3     ;
; v/Stack_RAM.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/Stack_RAM.v                     ;           ;
; v/Mirror_Col.v                    ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/v/Mirror_Col.v                    ;           ;
; Sobel/Sobel.v                     ; yes             ; User Verilog HDL File        ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/Sobel/Sobel.v                     ;           ;
; de1_soc_camera.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/de1_soc_camera.v                  ;           ;
; altshift_taps.tdf                 ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                             ;           ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                  ;           ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                               ;           ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                               ;           ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                              ;           ;
; db/shift_taps_lv51.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/shift_taps_lv51.tdf            ;           ;
; db/altsyncram_jug1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/altsyncram_jug1.tdf            ;           ;
; db/cntr_7of.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/cntr_7of.tdf                   ;           ;
; db/cmpr_qac.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/cmpr_qac.tdf                   ;           ;
; altera_pll.v                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v                                  ;           ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                       ;           ;
; db/dcfifo_ngp1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf                ;           ;
; db/a_gray2bin_oab.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/a_gray2bin_oab.tdf             ;           ;
; db/a_graycounter_nv6.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/a_graycounter_nv6.tdf          ;           ;
; db/a_graycounter_jdc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/a_graycounter_jdc.tdf          ;           ;
; db/altsyncram_eq91.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/altsyncram_eq91.tdf            ;           ;
; db/dffpipe_oe9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/dffpipe_oe9.tdf                ;           ;
; db/alt_synch_pipe_vd8.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/alt_synch_pipe_vd8.tdf         ;           ;
; db/dffpipe_pe9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/dffpipe_pe9.tdf                ;           ;
; db/alt_synch_pipe_0e8.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/alt_synch_pipe_0e8.tdf         ;           ;
; db/dffpipe_qe9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/dffpipe_qe9.tdf                ;           ;
; db/cmpr_906.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/cmpr_906.tdf                   ;           ;
; db/dcfifo_ahp1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/dcfifo_ahp1.tdf                ;           ;
; db/alt_synch_pipe_1e8.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/alt_synch_pipe_1e8.tdf         ;           ;
; db/dffpipe_re9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/dffpipe_re9.tdf                ;           ;
; db/alt_synch_pipe_2e8.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/alt_synch_pipe_2e8.tdf         ;           ;
; db/dffpipe_se9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/dffpipe_se9.tdf                ;           ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                ;           ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;           ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                   ;           ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                ;           ;
; aglobal150.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                ;           ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;           ;
; altrom.inc                        ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                    ;           ;
; altram.inc                        ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                    ;           ;
; db/altsyncram_grt1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/altsyncram_grt1.tdf            ;           ;
; db/shift_taps_q461.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/shift_taps_q461.tdf            ;           ;
; db/altsyncram_fvg1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/altsyncram_fvg1.tdf            ;           ;
; db/cntr_lmf.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/cntr_lmf.tdf                   ;           ;
; db/cmpr_pac.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/cmpr_pac.tdf                   ;           ;
; altera_mult_add.tdf               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf                           ;           ;
; db/altera_mult_add_pk2d.v         ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/altera_mult_add_pk2d.v         ;           ;
; altera_mult_add_rtl.v             ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                         ;           ;
; parallel_add.tdf                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/parallel_add.tdf                              ;           ;
; pcpa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/pcpa_add.inc                                  ;           ;
; csa_add.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                   ;           ;
; altshift.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                  ;           ;
; db/par_add_dve.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/par_add_dve.tdf                ;           ;
; altsqrt.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsqrt.tdf                                   ;           ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;           ;
; dffpipe.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                   ;           ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                               ;           ;
; addcore.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                   ;           ;
; look_add.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                  ;           ;
; bypassff.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                  ;           ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                       ;           ;
; db/add_sub_hjc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_hjc.tdf                ;           ;
; db/add_sub_gjc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_gjc.tdf                ;           ;
; db/add_sub_fjc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_fjc.tdf                ;           ;
; db/add_sub_ejc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_ejc.tdf                ;           ;
; db/add_sub_djc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_djc.tdf                ;           ;
; db/add_sub_cjc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_cjc.tdf                ;           ;
; db/add_sub_bjc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_bjc.tdf                ;           ;
; db/add_sub_ajc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_ajc.tdf                ;           ;
; db/add_sub_9jc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_9jc.tdf                ;           ;
; db/add_sub_1ic.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_1ic.tdf                ;           ;
; db/add_sub_0ic.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_0ic.tdf                ;           ;
; db/add_sub_vhc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_vhc.tdf                ;           ;
; db/add_sub_uhc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_uhc.tdf                ;           ;
; db/add_sub_thc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_thc.tdf                ;           ;
; db/add_sub_shc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_shc.tdf                ;           ;
; db/add_sub_qhc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/db/add_sub_qhc.tdf                ;           ;
; dffpipe.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.tdf                                   ;           ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 800                                                                               ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 1273                                                                              ;
;     -- 7 input functions                    ; 28                                                                                ;
;     -- 6 input functions                    ; 202                                                                               ;
;     -- 5 input functions                    ; 142                                                                               ;
;     -- 4 input functions                    ; 165                                                                               ;
;     -- <=3 input functions                  ; 736                                                                               ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 1186                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 157                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 93856                                                                             ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 14                                                                                ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 4                                                                                 ;
;     -- PLLs                                 ; 4                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 581                                                                               ;
; Total fan-out                               ; 11550                                                                             ;
; Average fan-out                             ; 3.93                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SoC_CAMERA                                                 ; 1273 (3)          ; 1186 (14)    ; 93856             ; 14         ; 157  ; 0            ; |DE1_SoC_CAMERA                                                                                                                                                                                                          ; work         ;
;    |CCD_Capture:u3|                                             ; 37 (37)           ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|CCD_Capture:u3                                                                                                                                                                                           ; work         ;
;    |I2C_CCD_Config:u8|                                          ; 188 (132)         ; 131 (93)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8                                                                                                                                                                                        ; work         ;
;       |I2C_Controller:u0|                                       ; 56 (56)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                                                      ; work         ;
;    |Mirror_Col:u9|                                              ; 20 (20)           ; 11 (11)      ; 19200             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9                                                                                                                                                                                            ; work         ;
;       |Stack_RAM:comb_130|                                      ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_130                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                      ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component                                                                                                                                         ; work         ;
;             |altsyncram_grt1:auto_generated|                    ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated                                                                                                          ; work         ;
;       |Stack_RAM:comb_62|                                       ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_62                                                                                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|                      ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component                                                                                                                                          ; work         ;
;             |altsyncram_grt1:auto_generated|                    ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated                                                                                                           ; work         ;
;       |Stack_RAM:comb_96|                                       ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_96                                                                                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|                      ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component                                                                                                                                          ; work         ;
;             |altsyncram_grt1:auto_generated|                    ; 0 (0)             ; 0 (0)        ; 6400              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated                                                                                                           ; work         ;
;    |RAW2RGB:u4|                                                 ; 61 (46)           ; 66 (55)      ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4                                                                                                                                                                                               ; work         ;
;       |Line_Buffer1:u0|                                         ; 15 (0)            ; 11 (0)       ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                                               ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                ; 15 (0)            ; 11 (0)       ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                         ; work         ;
;             |shift_taps_lv51:auto_generated|                    ; 15 (0)            ; 11 (0)       ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated                                                                                                          ; work         ;
;                |altsyncram_jug1:altsyncram2|                    ; 0 (0)             ; 0 (0)        ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2                                                                              ; work         ;
;                |cntr_7of:cntr1|                                 ; 15 (13)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1                                                                                           ; work         ;
;                   |cmpr_qac:cmpr4|                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4                                                                            ; work         ;
;    |Reset_Delay:u2|                                             ; 49 (49)           ; 37 (37)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Reset_Delay:u2                                                                                                                                                                                           ; work         ;
;    |Sdram_Control:u7|                                           ; 625 (212)         ; 713 (157)    ; 28672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7                                                                                                                                                                                         ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                              ; 71 (0)            ; 112 (0)      ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|    ; 71 (0)            ; 112 (0)      ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                            ; work         ;
;             |dcfifo_ahp1:auto_generated|                        ; 71 (13)           ; 112 (30)     ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                 ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                 ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                 ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                    ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                     ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                    ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                     ; work         ;
;                |alt_synch_pipe_1e8:rs_dgwp|                     ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                                                      ; work         ;
;                   |dffpipe_re9:dffpipe5|                        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5                                 ; work         ;
;                |alt_synch_pipe_2e8:ws_dgrp|                     ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                                                      ; work         ;
;                   |dffpipe_se9:dffpipe8|                        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8                                 ; work         ;
;                |altsyncram_eq91:fifo_ram|                       ; 0 (0)             ; 0 (0)        ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram                                                        ; work         ;
;                |cmpr_906:rdempty_eq_comp|                       ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                        ; work         ;
;                |cmpr_906:wrfull_eq_comp|                        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                         ; work         ;
;                |dffpipe_oe9:ws_brp|                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                              ; work         ;
;                |dffpipe_oe9:ws_bwp|                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                              ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                              ; 71 (0)            ; 112 (0)      ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|    ; 71 (0)            ; 112 (0)      ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                            ; work         ;
;             |dcfifo_ahp1:auto_generated|                        ; 71 (13)           ; 112 (30)     ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                 ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                 ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                 ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                    ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                     ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                    ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                     ; work         ;
;                |alt_synch_pipe_1e8:rs_dgwp|                     ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                                                      ; work         ;
;                   |dffpipe_re9:dffpipe5|                        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5                                 ; work         ;
;                |alt_synch_pipe_2e8:ws_dgrp|                     ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                                                      ; work         ;
;                   |dffpipe_se9:dffpipe8|                        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8                                 ; work         ;
;                |altsyncram_eq91:fifo_ram|                       ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram                                                        ; work         ;
;                |cmpr_906:rdempty_eq_comp|                       ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                        ; work         ;
;                |cmpr_906:wrfull_eq_comp|                        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                         ; work         ;
;                |dffpipe_oe9:ws_brp|                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                              ; work         ;
;                |dffpipe_oe9:ws_bwp|                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                              ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                             ; 71 (0)            ; 112 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                             ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|    ; 71 (0)            ; 112 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                           ; work         ;
;             |dcfifo_ngp1:auto_generated|                        ; 71 (13)           ; 112 (30)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                    ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                    ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                    ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                    ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|                     ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                     ; work         ;
;                   |dffpipe_qe9:dffpipe16|                       ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16                               ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|                     ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                     ; work         ;
;                   |dffpipe_pe9:dffpipe13|                       ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13                               ; work         ;
;                |altsyncram_eq91:fifo_ram|                       ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram                                                       ; work         ;
;                |cmpr_906:rdempty_eq_comp|                       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                       ; work         ;
;                |cmpr_906:wrfull_eq_comp|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                        ; work         ;
;                |dffpipe_oe9:rs_brp|                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                             ; work         ;
;                |dffpipe_oe9:rs_bwp|                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                             ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                             ; 71 (0)            ; 112 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                             ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|    ; 71 (0)            ; 112 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                           ; work         ;
;             |dcfifo_ngp1:auto_generated|                        ; 71 (13)           ; 112 (30)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                    ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                    ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                    ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                    ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|                     ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                     ; work         ;
;                   |dffpipe_qe9:dffpipe16|                       ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16                               ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|                     ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                     ; work         ;
;                   |dffpipe_pe9:dffpipe13|                       ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13                               ; work         ;
;                |altsyncram_eq91:fifo_ram|                       ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram                                                       ; work         ;
;                |cmpr_906:rdempty_eq_comp|                       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                       ; work         ;
;                |cmpr_906:wrfull_eq_comp|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                        ; work         ;
;                |dffpipe_oe9:rs_brp|                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                             ; work         ;
;                |dffpipe_oe9:rs_bwp|                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                             ; work         ;
;       |command:u_command|                                       ; 54 (54)           ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                                                       ; work         ;
;       |control_interface:u_control_interface|                   ; 75 (75)           ; 59 (59)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                   ; work         ;
;    |Sobel:u10|                                                  ; 229 (11)          ; 116 (0)      ; 15312             ; 14         ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10                                                                                                                                                                                                ; work         ;
;       |LineBuffer_3:b0|                                         ; 14 (0)            ; 10 (0)       ; 15312             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|LineBuffer_3:b0                                                                                                                                                                                ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                ; 14 (0)            ; 10 (0)       ; 15312             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                          ; work         ;
;             |shift_taps_q461:auto_generated|                    ; 14 (0)            ; 10 (0)       ; 15312             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated                                                                                                           ; work         ;
;                |altsyncram_fvg1:altsyncram2|                    ; 0 (0)             ; 0 (0)        ; 15312             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|altsyncram_fvg1:altsyncram2                                                                               ; work         ;
;                |cntr_lmf:cntr1|                                 ; 14 (12)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|cntr_lmf:cntr1                                                                                            ; work         ;
;                   |cmpr_pac:cmpr4|                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr4                                                                             ; work         ;
;       |MAC_3:x0|                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0                                                                                                                                                                                       ; MAC_3        ;
;          |MAC_3_0002:mac_3_inst|                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst                                                                                                                                                                 ; MAC_3        ;
;             |altera_mult_add:altera_mult_add_component|         ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component                                                                                                                       ; work         ;
;                |altera_mult_add_pk2d:auto_generated|            ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated                                                                                   ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|    ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                          ; work         ;
;                      |ama_adder_function:final_adder_block|     ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block     ; work         ;
;                      |ama_multiplier_function:multiplier_block| ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block ; work         ;
;                      |ama_register_function:output_reg_block|   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block   ; work         ;
;       |MAC_3:x1|                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1                                                                                                                                                                                       ; MAC_3        ;
;          |MAC_3_0002:mac_3_inst|                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst                                                                                                                                                                 ; MAC_3        ;
;             |altera_mult_add:altera_mult_add_component|         ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component                                                                                                                       ; work         ;
;                |altera_mult_add_pk2d:auto_generated|            ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated                                                                                   ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|    ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                          ; work         ;
;                      |ama_adder_function:final_adder_block|     ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block     ; work         ;
;                      |ama_multiplier_function:multiplier_block| ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block ; work         ;
;                      |ama_register_function:output_reg_block|   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block   ; work         ;
;       |MAC_3:x2|                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2                                                                                                                                                                                       ; MAC_3        ;
;          |MAC_3_0002:mac_3_inst|                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst                                                                                                                                                                 ; MAC_3        ;
;             |altera_mult_add:altera_mult_add_component|         ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component                                                                                                                       ; work         ;
;                |altera_mult_add_pk2d:auto_generated|            ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated                                                                                   ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|    ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                          ; work         ;
;                      |ama_adder_function:final_adder_block|     ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block     ; work         ;
;                      |ama_multiplier_function:multiplier_block| ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block ; work         ;
;                      |ama_register_function:output_reg_block|   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block   ; work         ;
;       |MAC_3:y0|                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0                                                                                                                                                                                       ; MAC_3        ;
;          |MAC_3_0002:mac_3_inst|                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst                                                                                                                                                                 ; MAC_3        ;
;             |altera_mult_add:altera_mult_add_component|         ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component                                                                                                                       ; work         ;
;                |altera_mult_add_pk2d:auto_generated|            ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated                                                                                   ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|    ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                          ; work         ;
;                      |ama_adder_function:final_adder_block|     ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block     ; work         ;
;                      |ama_multiplier_function:multiplier_block| ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block ; work         ;
;                      |ama_register_function:output_reg_block|   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block   ; work         ;
;       |MAC_3:y1|                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1                                                                                                                                                                                       ; MAC_3        ;
;          |MAC_3_0002:mac_3_inst|                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst                                                                                                                                                                 ; MAC_3        ;
;             |altera_mult_add:altera_mult_add_component|         ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component                                                                                                                       ; work         ;
;                |altera_mult_add_pk2d:auto_generated|            ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated                                                                                   ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|    ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                          ; work         ;
;                      |ama_adder_function:final_adder_block|     ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block     ; work         ;
;                      |ama_multiplier_function:multiplier_block| ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block ; work         ;
;                      |ama_register_function:output_reg_block|   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block   ; work         ;
;       |MAC_3:y2|                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2                                                                                                                                                                                       ; MAC_3        ;
;          |MAC_3_0002:mac_3_inst|                                ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst                                                                                                                                                                 ; MAC_3        ;
;             |altera_mult_add:altera_mult_add_component|         ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component                                                                                                                       ; work         ;
;                |altera_mult_add_pk2d:auto_generated|            ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated                                                                                   ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|    ; 0 (0)             ; 3 (0)        ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                          ; work         ;
;                      |ama_adder_function:final_adder_block|     ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block     ; work         ;
;                      |ama_multiplier_function:multiplier_block| ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block ; work         ;
;                      |ama_register_function:output_reg_block|   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block   ; work         ;
;       |PA_3:pa0|                                                ; 13 (0)            ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|PA_3:pa0                                                                                                                                                                                       ; work         ;
;          |parallel_add:parallel_add_component|                  ; 13 (0)            ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component                                                                                                                                                   ; work         ;
;             |par_add_dve:auto_generated|                        ; 13 (13)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component|par_add_dve:auto_generated                                                                                                                        ; work         ;
;       |PA_3:pa1|                                                ; 13 (0)            ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|PA_3:pa1                                                                                                                                                                                       ; work         ;
;          |parallel_add:parallel_add_component|                  ; 13 (0)            ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component                                                                                                                                                   ; work         ;
;             |par_add_dve:auto_generated|                        ; 13 (13)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component|par_add_dve:auto_generated                                                                                                                        ; work         ;
;       |SQRT:sqrt0|                                              ; 178 (0)           ; 47 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0                                                                                                                                                                                     ; work         ;
;          |altsqrt:ALTSQRT_component|                            ; 178 (53)          ; 47 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component                                                                                                                                                           ; work         ;
;             |dffpipe:a_delay|                                   ; 0 (0)             ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                                                           ; work         ;
;             |dffpipe:b_dffe[11]|                                ; 4 (4)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]                                                                                                                                        ; work         ;
;             |dffpipe:r_dffe[11]|                                ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]                                                                                                                                        ; work         ;
;             |lpm_add_sub:subtractors[10]|                       ; 13 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                               ; work         ;
;                |add_sub_cjc:auto_generated|                     ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_cjc:auto_generated                                                                                                    ; work         ;
;             |lpm_add_sub:subtractors[11]|                       ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                                                               ; work         ;
;                |add_sub_djc:auto_generated|                     ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_djc:auto_generated                                                                                                    ; work         ;
;             |lpm_add_sub:subtractors[12]|                       ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                                                                               ; work         ;
;                |add_sub_ejc:auto_generated|                     ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_ejc:auto_generated                                                                                                    ; work         ;
;             |lpm_add_sub:subtractors[13]|                       ; 17 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                                                                                                                               ; work         ;
;                |add_sub_fjc:auto_generated|                     ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_fjc:auto_generated                                                                                                    ; work         ;
;             |lpm_add_sub:subtractors[14]|                       ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                                                                                                                               ; work         ;
;                |add_sub_gjc:auto_generated|                     ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_gjc:auto_generated                                                                                                    ; work         ;
;             |lpm_add_sub:subtractors[15]|                       ; 19 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]                                                                                                                               ; work         ;
;                |add_sub_hjc:auto_generated|                     ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_hjc:auto_generated                                                                                                    ; work         ;
;             |lpm_add_sub:subtractors[6]|                        ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                ; work         ;
;                |add_sub_1ic:auto_generated|                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_1ic:auto_generated                                                                                                     ; work         ;
;             |lpm_add_sub:subtractors[7]|                        ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                ; work         ;
;                |add_sub_9jc:auto_generated|                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_9jc:auto_generated                                                                                                     ; work         ;
;             |lpm_add_sub:subtractors[8]|                        ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                ; work         ;
;                |add_sub_ajc:auto_generated|                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_ajc:auto_generated                                                                                                     ; work         ;
;             |lpm_add_sub:subtractors[9]|                        ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                ; work         ;
;                |add_sub_bjc:auto_generated|                     ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_bjc:auto_generated                                                                                                     ; work         ;
;    |VGA_Controller:u1|                                          ; 61 (61)           ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|VGA_Controller:u1                                                                                                                                                                                        ; work         ;
;    |sdram_pll:u6|                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6                                                                                                                                                                                             ; sdram_pll    ;
;       |sdram_pll_0002:sdram_pll_inst|                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst                                                                                                                                                               ; sdram_pll    ;
;          |altera_pll:altera_pll_i|                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                                                       ; work         ;
+-----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                          ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|ALTSYNCRAM                                                    ; AUTO       ; Simple Dual Port ; 640          ; 12           ; 640          ; 12           ; 7680  ; None ;
; Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|ALTSYNCRAM                                                     ; AUTO       ; Simple Dual Port ; 640          ; 12           ; 640          ; 12           ; 7680  ; None ;
; Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|ALTSYNCRAM                                                     ; AUTO       ; Simple Dual Port ; 640          ; 12           ; 640          ; 12           ; 7680  ; None ;
; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2|ALTSYNCRAM                        ; M10K block ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|altsyncram_fvg1:altsyncram2|ALTSYNCRAM                         ; AUTO       ; Simple Dual Port ; 638          ; 24           ; 638          ; 24           ; 15312 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 18x18 plus 36                ; 6           ;
; Sum of two 18x18                         ; 6           ;
; Independent 27x27                        ; 2           ;
; Total number of DSP blocks               ; 14          ;
;                                          ;             ;
; Fixed Point Unsigned Multiplier          ; 20          ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File               ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------+
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                   ; v/Line_Buffer1.v              ;
; Altera ; altera_pll                 ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|sdram_pll:u6                                 ; v/sdram_pll.v                 ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo  ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo  ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo ; Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo ; Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_62              ; v/Stack_RAM.v                 ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_96              ; v/Stack_RAM.v                 ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Mirror_Col:u9|Stack_RAM:comb_130             ; v/Stack_RAM.v                 ;
; Altera ; Shift register (RAM-based) ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|LineBuffer_3:b0                    ; Sobel/LineBuffer_3.v          ;
; Altera ; PARALLEL_ADD               ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|PA_3:pa0                           ; Sobel/PA_3.v                  ;
; Altera ; PARALLEL_ADD               ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|PA_3:pa1                           ; Sobel/PA_3.v                  ;
; Altera ; ALTSQRT                    ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|SQRT:sqrt0                         ; Sobel/SQRT.v                  ;
; Altera ; altera_mult_add            ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x0                           ; Sobel/MAC_3.v                 ;
; Altera ; altera_mult_add            ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x1                           ; Sobel/MAC_3.v                 ;
; Altera ; altera_mult_add            ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:x2                           ; Sobel/MAC_3.v                 ;
; Altera ; altera_mult_add            ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y0                           ; Sobel/MAC_3.v                 ;
; Altera ; altera_mult_add            ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y1                           ; Sobel/MAC_3.v                 ;
; Altera ; altera_mult_add            ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sobel:u10|MAC_3:y2                           ; Sobel/MAC_3.v                 ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][23]                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][22]                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][21]                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][20]                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; VGA_Controller:u1|oVGA_SYNC                                                                                                                               ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|mDATAOUT[0,1,15]                                                                                                                         ; Lost fanout                                                                                          ;
; RAW2RGB:u4|mCCD_R[0,1]                                                                                                                                    ; Lost fanout                                                                                          ;
; RAW2RGB:u4|mCCD_G[1,2]                                                                                                                                    ; Lost fanout                                                                                          ;
; RAW2RGB:u4|mCCD_B[0,1]                                                                                                                                    ; Lost fanout                                                                                          ;
; Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component|par_add_dve:auto_generated|dffe25                                                                  ; Lost fanout                                                                                          ;
; Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component|par_add_dve:auto_generated|dffe23                                                                  ; Lost fanout                                                                                          ;
; Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component|par_add_dve:auto_generated|dffe25                                                                  ; Lost fanout                                                                                          ;
; Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component|par_add_dve:auto_generated|dffe23                                                                  ; Lost fanout                                                                                          ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                            ; Stuck at VCC due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                                          ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]|sr[0][3]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][11]                                                                               ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]|sr[0][2]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][10]                                                                               ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]|sr[0][1]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][9]                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]|sr[0][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]|sr[0][3]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]|sr[0][2]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]|sr[0][1]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]|sr[0][0]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]|sr[0][0]                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][8]                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][7]                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][6]                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rWR1_ADDR[3]                                                            ;
; Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rWR2_ADDR[3]                                                            ;
; Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rRD1_ADDR[3]                                                            ;
; Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rRD2_ADDR[3]                                                            ;
; Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[7]                                                              ;
; Sdram_Control:u7|mLENGTH[4]                                                                                                                               ; Merged with Sdram_Control:u7|mLENGTH[6]                                                              ;
; Sdram_Control:u7|mADDR[0..2]                                                                                                                              ; Merged with Sdram_Control:u7|mADDR[3]                                                                ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                        ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                          ;
; I2C_CCD_Config:u8|senosr_exposure[1,2]                                                                                                                    ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                                                     ;
; Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component|par_add_dve:auto_generated|dffe21                                                                  ; Merged with Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component|par_add_dve:auto_generated|dffe21 ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|mADDR[3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                           ; Stuck at GND due to stuck port data_in                                                               ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                             ; Lost fanout                                                                                          ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                            ; Lost fanout                                                                                          ;
; CCD_Capture:u3|Y_Cont[10..15]                                                                                                                             ; Lost fanout                                                                                          ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                               ;
; Total Number of Removed Registers = 108                                                                                                                   ;                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                              ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; CCD_Capture:u3|Y_Cont[15]                                                 ; Lost Fanouts              ; CCD_Capture:u3|Y_Cont[14], CCD_Capture:u3|Y_Cont[13], CCD_Capture:u3|Y_Cont[12], ;
;                                                                           ;                           ; CCD_Capture:u3|Y_Cont[11], CCD_Capture:u3|Y_Cont[10]                             ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]|sr[0][3] ; Stuck at GND              ; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][11],     ;
;                                                                           ; due to stuck port data_in ; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][7]       ;
; Sdram_Control:u7|rWR1_ADDR[3]                                             ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                       ;
;                                                                           ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                  ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                           ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                           ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[29]                                           ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[28]                                           ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[27]                                           ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                           ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                           ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                           ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]|sr[0][2] ; Stuck at GND              ; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][10]      ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]|sr[0][1] ; Stuck at GND              ; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][9]       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]|sr[0][3] ; Stuck at GND              ; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][6]       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]|sr[0][0] ; Stuck at GND              ; Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]|sr[0][8]       ;
;                                                                           ; due to stuck port data_in ;                                                                                  ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1186  ;
; Number of registers using Synchronous Clear  ; 284   ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 960   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 401   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                         ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                ; 16      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                ; 14      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                ; 23      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                ; 21      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 10      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 10      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                          ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                          ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                   ; 4       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                   ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 5       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                            ; 3       ;
; Total number of inverted registers = 28                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|BA[1]                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|command_delay[1]             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|senosr_exposure[7]                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|X_Cont[14]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|Y_Cont[10]                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_CAMERA|VGA_Controller:u1|oVGA_G[2]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|VGA_Controller:u1|oVGA_B[2]                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[2]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[4]                        ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|mADDR[14]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|rp_shift[2]                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u4|mCCD_G[6]                                            ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u4|mCCD_R[5]                                            ;
; 64:1               ; 4 bits    ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[12]                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|CMD[1]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|mWR                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|RD_MASK[1]                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|ST[9]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u4|Add0                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|altsyncram_fvg1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component|par_add_dve:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component|par_add_dve:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+--------------------------------------+
; Assignment                      ; Value ; From ; To                                   ;
+---------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                    ;
+---------------------------------+-------+------+--------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                       ;
+----------------+-----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                             ;
; WIDTH          ; 12              ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_lv51 ; Untyped                                                                    ;
+----------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 7500 ps                ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 25.000000 MHz          ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_ngp1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_ngp1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_ahp1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_ahp1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000010000000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 12                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_grt1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 12                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_grt1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 12                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 12                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_grt1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10 ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; X1             ; 11111111 ; Unsigned Binary            ;
; X2             ; 00000000 ; Unsigned Binary            ;
; X3             ; 00000001 ; Unsigned Binary            ;
; X4             ; 11111110 ; Unsigned Binary            ;
; X5             ; 00000000 ; Unsigned Binary            ;
; X6             ; 00000010 ; Unsigned Binary            ;
; X7             ; 11111111 ; Unsigned Binary            ;
; X8             ; 00000000 ; Unsigned Binary            ;
; X9             ; 00000001 ; Unsigned Binary            ;
; Y1             ; 00000001 ; Unsigned Binary            ;
; Y2             ; 00000010 ; Unsigned Binary            ;
; Y3             ; 00000001 ; Unsigned Binary            ;
; Y4             ; 00000000 ; Unsigned Binary            ;
; Y5             ; 00000000 ; Unsigned Binary            ;
; Y6             ; 00000000 ; Unsigned Binary            ;
; Y7             ; 11111111 ; Unsigned Binary            ;
; Y8             ; 11111110 ; Unsigned Binary            ;
; Y9             ; 11111111 ; Unsigned Binary            ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+---------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                      ;
+----------------+-----------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                   ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                            ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                            ;
; WIDTH          ; 8               ; Signed Integer                                                            ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                   ;
; CBXI_PARAMETER ; shift_taps_q461 ; Untyped                                                                   ;
+----------------+-----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                          ;
; COEF0_0                               ; 0                    ; Signed Integer                                                   ;
; COEF0_1                               ; 0                    ; Signed Integer                                                   ;
; COEF0_2                               ; 0                    ; Signed Integer                                                   ;
; COEF0_3                               ; 0                    ; Signed Integer                                                   ;
; COEF0_4                               ; 0                    ; Signed Integer                                                   ;
; COEF0_5                               ; 0                    ; Signed Integer                                                   ;
; COEF0_6                               ; 0                    ; Signed Integer                                                   ;
; COEF0_7                               ; 0                    ; Signed Integer                                                   ;
; COEF1_0                               ; 0                    ; Signed Integer                                                   ;
; COEF1_1                               ; 0                    ; Signed Integer                                                   ;
; COEF1_2                               ; 0                    ; Signed Integer                                                   ;
; COEF1_3                               ; 0                    ; Signed Integer                                                   ;
; COEF1_4                               ; 0                    ; Signed Integer                                                   ;
; COEF1_5                               ; 0                    ; Signed Integer                                                   ;
; COEF1_6                               ; 0                    ; Signed Integer                                                   ;
; COEF1_7                               ; 0                    ; Signed Integer                                                   ;
; COEF2_0                               ; 0                    ; Signed Integer                                                   ;
; COEF2_1                               ; 0                    ; Signed Integer                                                   ;
; COEF2_2                               ; 0                    ; Signed Integer                                                   ;
; COEF2_3                               ; 0                    ; Signed Integer                                                   ;
; COEF2_4                               ; 0                    ; Signed Integer                                                   ;
; COEF2_5                               ; 0                    ; Signed Integer                                                   ;
; COEF2_6                               ; 0                    ; Signed Integer                                                   ;
; COEF2_7                               ; 0                    ; Signed Integer                                                   ;
; COEF3_0                               ; 0                    ; Signed Integer                                                   ;
; COEF3_1                               ; 0                    ; Signed Integer                                                   ;
; COEF3_2                               ; 0                    ; Signed Integer                                                   ;
; COEF3_3                               ; 0                    ; Signed Integer                                                   ;
; COEF3_4                               ; 0                    ; Signed Integer                                                   ;
; COEF3_5                               ; 0                    ; Signed Integer                                                   ;
; COEF3_6                               ; 0                    ; Signed Integer                                                   ;
; COEF3_7                               ; 0                    ; Signed Integer                                                   ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                          ;
; LATENCY                               ; 0                    ; Signed Integer                                                   ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                                   ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                                   ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                          ;
; WIDTH_A                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_B                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_C                               ; 16                   ; Signed Integer                                                   ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                                   ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                                   ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                          ;
; WIDTH_RESULT                          ; 18                   ; Signed Integer                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_pk2d ; Untyped                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                         ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_b                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_result                          ; 18                  ; Signed Integer                                                                                                                                 ;
; output_register                       ; CLOCK0              ; String                                                                                                                                         ;
; output_aclr                           ; ACLR0               ; String                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                         ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                 ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_b_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_b_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                                 ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scaninb                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scaninb_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scanoutb_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                 ;
; width_result_msb                      ; 17                  ; Signed Integer                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_b_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_b_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                                 ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                         ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_adder_result           ; 9                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                         ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_result                     ; 18                  ; Signed Integer                                                                                                                                 ;
; width_mult_result_msb                 ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_source                    ; 18                  ; Signed Integer                                                                                                                                 ;
; width_adder_source_msb                ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_result                    ; 20                  ; Signed Integer                                                                                                                                 ;
; width_adder_result_msb                ; 19                  ; Signed Integer                                                                                                                                 ;
; width_chainin_ext                     ; 17                  ; Signed Integer                                                                                                                                 ;
; width_original_result                 ; 20                  ; Signed Integer                                                                                                                                 ;
; width_original_result_msb             ; 19                  ; Signed Integer                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                 ;
; width_result_output                   ; 21                  ; Signed Integer                                                                                                                                 ;
; width_result_output_msb               ; 20                  ; Signed Integer                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                          ;
; COEF0_0                               ; 0                    ; Signed Integer                                                   ;
; COEF0_1                               ; 0                    ; Signed Integer                                                   ;
; COEF0_2                               ; 0                    ; Signed Integer                                                   ;
; COEF0_3                               ; 0                    ; Signed Integer                                                   ;
; COEF0_4                               ; 0                    ; Signed Integer                                                   ;
; COEF0_5                               ; 0                    ; Signed Integer                                                   ;
; COEF0_6                               ; 0                    ; Signed Integer                                                   ;
; COEF0_7                               ; 0                    ; Signed Integer                                                   ;
; COEF1_0                               ; 0                    ; Signed Integer                                                   ;
; COEF1_1                               ; 0                    ; Signed Integer                                                   ;
; COEF1_2                               ; 0                    ; Signed Integer                                                   ;
; COEF1_3                               ; 0                    ; Signed Integer                                                   ;
; COEF1_4                               ; 0                    ; Signed Integer                                                   ;
; COEF1_5                               ; 0                    ; Signed Integer                                                   ;
; COEF1_6                               ; 0                    ; Signed Integer                                                   ;
; COEF1_7                               ; 0                    ; Signed Integer                                                   ;
; COEF2_0                               ; 0                    ; Signed Integer                                                   ;
; COEF2_1                               ; 0                    ; Signed Integer                                                   ;
; COEF2_2                               ; 0                    ; Signed Integer                                                   ;
; COEF2_3                               ; 0                    ; Signed Integer                                                   ;
; COEF2_4                               ; 0                    ; Signed Integer                                                   ;
; COEF2_5                               ; 0                    ; Signed Integer                                                   ;
; COEF2_6                               ; 0                    ; Signed Integer                                                   ;
; COEF2_7                               ; 0                    ; Signed Integer                                                   ;
; COEF3_0                               ; 0                    ; Signed Integer                                                   ;
; COEF3_1                               ; 0                    ; Signed Integer                                                   ;
; COEF3_2                               ; 0                    ; Signed Integer                                                   ;
; COEF3_3                               ; 0                    ; Signed Integer                                                   ;
; COEF3_4                               ; 0                    ; Signed Integer                                                   ;
; COEF3_5                               ; 0                    ; Signed Integer                                                   ;
; COEF3_6                               ; 0                    ; Signed Integer                                                   ;
; COEF3_7                               ; 0                    ; Signed Integer                                                   ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                          ;
; LATENCY                               ; 0                    ; Signed Integer                                                   ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                                   ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                                   ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                          ;
; WIDTH_A                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_B                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_C                               ; 16                   ; Signed Integer                                                   ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                                   ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                                   ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                          ;
; WIDTH_RESULT                          ; 18                   ; Signed Integer                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_pk2d ; Untyped                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                         ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_b                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_result                          ; 18                  ; Signed Integer                                                                                                                                 ;
; output_register                       ; CLOCK0              ; String                                                                                                                                         ;
; output_aclr                           ; ACLR0               ; String                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                         ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                 ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_b_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_b_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                                 ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scaninb                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scaninb_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scanoutb_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                 ;
; width_result_msb                      ; 17                  ; Signed Integer                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_b_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_b_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                                 ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                         ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_adder_result           ; 9                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                         ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_result                     ; 18                  ; Signed Integer                                                                                                                                 ;
; width_mult_result_msb                 ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_source                    ; 18                  ; Signed Integer                                                                                                                                 ;
; width_adder_source_msb                ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_result                    ; 20                  ; Signed Integer                                                                                                                                 ;
; width_adder_result_msb                ; 19                  ; Signed Integer                                                                                                                                 ;
; width_chainin_ext                     ; 17                  ; Signed Integer                                                                                                                                 ;
; width_original_result                 ; 20                  ; Signed Integer                                                                                                                                 ;
; width_original_result_msb             ; 19                  ; Signed Integer                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                 ;
; width_result_output                   ; 21                  ; Signed Integer                                                                                                                                 ;
; width_result_output_msb               ; 20                  ; Signed Integer                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                          ;
; COEF0_0                               ; 0                    ; Signed Integer                                                   ;
; COEF0_1                               ; 0                    ; Signed Integer                                                   ;
; COEF0_2                               ; 0                    ; Signed Integer                                                   ;
; COEF0_3                               ; 0                    ; Signed Integer                                                   ;
; COEF0_4                               ; 0                    ; Signed Integer                                                   ;
; COEF0_5                               ; 0                    ; Signed Integer                                                   ;
; COEF0_6                               ; 0                    ; Signed Integer                                                   ;
; COEF0_7                               ; 0                    ; Signed Integer                                                   ;
; COEF1_0                               ; 0                    ; Signed Integer                                                   ;
; COEF1_1                               ; 0                    ; Signed Integer                                                   ;
; COEF1_2                               ; 0                    ; Signed Integer                                                   ;
; COEF1_3                               ; 0                    ; Signed Integer                                                   ;
; COEF1_4                               ; 0                    ; Signed Integer                                                   ;
; COEF1_5                               ; 0                    ; Signed Integer                                                   ;
; COEF1_6                               ; 0                    ; Signed Integer                                                   ;
; COEF1_7                               ; 0                    ; Signed Integer                                                   ;
; COEF2_0                               ; 0                    ; Signed Integer                                                   ;
; COEF2_1                               ; 0                    ; Signed Integer                                                   ;
; COEF2_2                               ; 0                    ; Signed Integer                                                   ;
; COEF2_3                               ; 0                    ; Signed Integer                                                   ;
; COEF2_4                               ; 0                    ; Signed Integer                                                   ;
; COEF2_5                               ; 0                    ; Signed Integer                                                   ;
; COEF2_6                               ; 0                    ; Signed Integer                                                   ;
; COEF2_7                               ; 0                    ; Signed Integer                                                   ;
; COEF3_0                               ; 0                    ; Signed Integer                                                   ;
; COEF3_1                               ; 0                    ; Signed Integer                                                   ;
; COEF3_2                               ; 0                    ; Signed Integer                                                   ;
; COEF3_3                               ; 0                    ; Signed Integer                                                   ;
; COEF3_4                               ; 0                    ; Signed Integer                                                   ;
; COEF3_5                               ; 0                    ; Signed Integer                                                   ;
; COEF3_6                               ; 0                    ; Signed Integer                                                   ;
; COEF3_7                               ; 0                    ; Signed Integer                                                   ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                          ;
; LATENCY                               ; 0                    ; Signed Integer                                                   ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                                   ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                                   ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                          ;
; WIDTH_A                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_B                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_C                               ; 16                   ; Signed Integer                                                   ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                                   ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                                   ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                          ;
; WIDTH_RESULT                          ; 18                   ; Signed Integer                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_pk2d ; Untyped                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:x2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                         ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_b                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_result                          ; 18                  ; Signed Integer                                                                                                                                 ;
; output_register                       ; CLOCK0              ; String                                                                                                                                         ;
; output_aclr                           ; ACLR0               ; String                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                         ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                 ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_b_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_b_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                                 ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scaninb                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scaninb_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scanoutb_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                 ;
; width_result_msb                      ; 17                  ; Signed Integer                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_b_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_b_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                                 ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                         ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_adder_result           ; 9                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                         ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_result                     ; 18                  ; Signed Integer                                                                                                                                 ;
; width_mult_result_msb                 ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_source                    ; 18                  ; Signed Integer                                                                                                                                 ;
; width_adder_source_msb                ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_result                    ; 20                  ; Signed Integer                                                                                                                                 ;
; width_adder_result_msb                ; 19                  ; Signed Integer                                                                                                                                 ;
; width_chainin_ext                     ; 17                  ; Signed Integer                                                                                                                                 ;
; width_original_result                 ; 20                  ; Signed Integer                                                                                                                                 ;
; width_original_result_msb             ; 19                  ; Signed Integer                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                 ;
; width_result_output                   ; 21                  ; Signed Integer                                                                                                                                 ;
; width_result_output_msb               ; 20                  ; Signed Integer                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                          ;
; COEF0_0                               ; 0                    ; Signed Integer                                                   ;
; COEF0_1                               ; 0                    ; Signed Integer                                                   ;
; COEF0_2                               ; 0                    ; Signed Integer                                                   ;
; COEF0_3                               ; 0                    ; Signed Integer                                                   ;
; COEF0_4                               ; 0                    ; Signed Integer                                                   ;
; COEF0_5                               ; 0                    ; Signed Integer                                                   ;
; COEF0_6                               ; 0                    ; Signed Integer                                                   ;
; COEF0_7                               ; 0                    ; Signed Integer                                                   ;
; COEF1_0                               ; 0                    ; Signed Integer                                                   ;
; COEF1_1                               ; 0                    ; Signed Integer                                                   ;
; COEF1_2                               ; 0                    ; Signed Integer                                                   ;
; COEF1_3                               ; 0                    ; Signed Integer                                                   ;
; COEF1_4                               ; 0                    ; Signed Integer                                                   ;
; COEF1_5                               ; 0                    ; Signed Integer                                                   ;
; COEF1_6                               ; 0                    ; Signed Integer                                                   ;
; COEF1_7                               ; 0                    ; Signed Integer                                                   ;
; COEF2_0                               ; 0                    ; Signed Integer                                                   ;
; COEF2_1                               ; 0                    ; Signed Integer                                                   ;
; COEF2_2                               ; 0                    ; Signed Integer                                                   ;
; COEF2_3                               ; 0                    ; Signed Integer                                                   ;
; COEF2_4                               ; 0                    ; Signed Integer                                                   ;
; COEF2_5                               ; 0                    ; Signed Integer                                                   ;
; COEF2_6                               ; 0                    ; Signed Integer                                                   ;
; COEF2_7                               ; 0                    ; Signed Integer                                                   ;
; COEF3_0                               ; 0                    ; Signed Integer                                                   ;
; COEF3_1                               ; 0                    ; Signed Integer                                                   ;
; COEF3_2                               ; 0                    ; Signed Integer                                                   ;
; COEF3_3                               ; 0                    ; Signed Integer                                                   ;
; COEF3_4                               ; 0                    ; Signed Integer                                                   ;
; COEF3_5                               ; 0                    ; Signed Integer                                                   ;
; COEF3_6                               ; 0                    ; Signed Integer                                                   ;
; COEF3_7                               ; 0                    ; Signed Integer                                                   ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                          ;
; LATENCY                               ; 0                    ; Signed Integer                                                   ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                                   ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                                   ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                          ;
; WIDTH_A                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_B                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_C                               ; 16                   ; Signed Integer                                                   ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                                   ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                                   ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                          ;
; WIDTH_RESULT                          ; 18                   ; Signed Integer                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_pk2d ; Untyped                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                         ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_b                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_result                          ; 18                  ; Signed Integer                                                                                                                                 ;
; output_register                       ; CLOCK0              ; String                                                                                                                                         ;
; output_aclr                           ; ACLR0               ; String                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                         ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                 ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_b_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_b_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                                 ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scaninb                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scaninb_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scanoutb_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                 ;
; width_result_msb                      ; 17                  ; Signed Integer                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_b_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_b_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                                 ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                         ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_adder_result           ; 9                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                         ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_result                     ; 18                  ; Signed Integer                                                                                                                                 ;
; width_mult_result_msb                 ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_source                    ; 18                  ; Signed Integer                                                                                                                                 ;
; width_adder_source_msb                ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_result                    ; 20                  ; Signed Integer                                                                                                                                 ;
; width_adder_result_msb                ; 19                  ; Signed Integer                                                                                                                                 ;
; width_chainin_ext                     ; 17                  ; Signed Integer                                                                                                                                 ;
; width_original_result                 ; 20                  ; Signed Integer                                                                                                                                 ;
; width_original_result_msb             ; 19                  ; Signed Integer                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                 ;
; width_result_output                   ; 21                  ; Signed Integer                                                                                                                                 ;
; width_result_output_msb               ; 20                  ; Signed Integer                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                          ;
; COEF0_0                               ; 0                    ; Signed Integer                                                   ;
; COEF0_1                               ; 0                    ; Signed Integer                                                   ;
; COEF0_2                               ; 0                    ; Signed Integer                                                   ;
; COEF0_3                               ; 0                    ; Signed Integer                                                   ;
; COEF0_4                               ; 0                    ; Signed Integer                                                   ;
; COEF0_5                               ; 0                    ; Signed Integer                                                   ;
; COEF0_6                               ; 0                    ; Signed Integer                                                   ;
; COEF0_7                               ; 0                    ; Signed Integer                                                   ;
; COEF1_0                               ; 0                    ; Signed Integer                                                   ;
; COEF1_1                               ; 0                    ; Signed Integer                                                   ;
; COEF1_2                               ; 0                    ; Signed Integer                                                   ;
; COEF1_3                               ; 0                    ; Signed Integer                                                   ;
; COEF1_4                               ; 0                    ; Signed Integer                                                   ;
; COEF1_5                               ; 0                    ; Signed Integer                                                   ;
; COEF1_6                               ; 0                    ; Signed Integer                                                   ;
; COEF1_7                               ; 0                    ; Signed Integer                                                   ;
; COEF2_0                               ; 0                    ; Signed Integer                                                   ;
; COEF2_1                               ; 0                    ; Signed Integer                                                   ;
; COEF2_2                               ; 0                    ; Signed Integer                                                   ;
; COEF2_3                               ; 0                    ; Signed Integer                                                   ;
; COEF2_4                               ; 0                    ; Signed Integer                                                   ;
; COEF2_5                               ; 0                    ; Signed Integer                                                   ;
; COEF2_6                               ; 0                    ; Signed Integer                                                   ;
; COEF2_7                               ; 0                    ; Signed Integer                                                   ;
; COEF3_0                               ; 0                    ; Signed Integer                                                   ;
; COEF3_1                               ; 0                    ; Signed Integer                                                   ;
; COEF3_2                               ; 0                    ; Signed Integer                                                   ;
; COEF3_3                               ; 0                    ; Signed Integer                                                   ;
; COEF3_4                               ; 0                    ; Signed Integer                                                   ;
; COEF3_5                               ; 0                    ; Signed Integer                                                   ;
; COEF3_6                               ; 0                    ; Signed Integer                                                   ;
; COEF3_7                               ; 0                    ; Signed Integer                                                   ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                          ;
; LATENCY                               ; 0                    ; Signed Integer                                                   ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                                   ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                                   ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                          ;
; WIDTH_A                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_B                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_C                               ; 16                   ; Signed Integer                                                   ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                                   ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                                   ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                          ;
; WIDTH_RESULT                          ; 18                   ; Signed Integer                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_pk2d ; Untyped                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y1|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                         ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_b                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_result                          ; 18                  ; Signed Integer                                                                                                                                 ;
; output_register                       ; CLOCK0              ; String                                                                                                                                         ;
; output_aclr                           ; ACLR0               ; String                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                         ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                 ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_b_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_b_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                                 ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scaninb                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scaninb_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scanoutb_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                 ;
; width_result_msb                      ; 17                  ; Signed Integer                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_b_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_b_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                                 ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                         ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_adder_result           ; 9                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                         ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_result                     ; 18                  ; Signed Integer                                                                                                                                 ;
; width_mult_result_msb                 ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_source                    ; 18                  ; Signed Integer                                                                                                                                 ;
; width_adder_source_msb                ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_result                    ; 20                  ; Signed Integer                                                                                                                                 ;
; width_adder_result_msb                ; 19                  ; Signed Integer                                                                                                                                 ;
; width_chainin_ext                     ; 17                  ; Signed Integer                                                                                                                                 ;
; width_original_result                 ; 20                  ; Signed Integer                                                                                                                                 ;
; width_original_result_msb             ; 19                  ; Signed Integer                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                 ;
; width_result_output                   ; 21                  ; Signed Integer                                                                                                                                 ;
; width_result_output_msb               ; 20                  ; Signed Integer                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                          ;
; COEF0_0                               ; 0                    ; Signed Integer                                                   ;
; COEF0_1                               ; 0                    ; Signed Integer                                                   ;
; COEF0_2                               ; 0                    ; Signed Integer                                                   ;
; COEF0_3                               ; 0                    ; Signed Integer                                                   ;
; COEF0_4                               ; 0                    ; Signed Integer                                                   ;
; COEF0_5                               ; 0                    ; Signed Integer                                                   ;
; COEF0_6                               ; 0                    ; Signed Integer                                                   ;
; COEF0_7                               ; 0                    ; Signed Integer                                                   ;
; COEF1_0                               ; 0                    ; Signed Integer                                                   ;
; COEF1_1                               ; 0                    ; Signed Integer                                                   ;
; COEF1_2                               ; 0                    ; Signed Integer                                                   ;
; COEF1_3                               ; 0                    ; Signed Integer                                                   ;
; COEF1_4                               ; 0                    ; Signed Integer                                                   ;
; COEF1_5                               ; 0                    ; Signed Integer                                                   ;
; COEF1_6                               ; 0                    ; Signed Integer                                                   ;
; COEF1_7                               ; 0                    ; Signed Integer                                                   ;
; COEF2_0                               ; 0                    ; Signed Integer                                                   ;
; COEF2_1                               ; 0                    ; Signed Integer                                                   ;
; COEF2_2                               ; 0                    ; Signed Integer                                                   ;
; COEF2_3                               ; 0                    ; Signed Integer                                                   ;
; COEF2_4                               ; 0                    ; Signed Integer                                                   ;
; COEF2_5                               ; 0                    ; Signed Integer                                                   ;
; COEF2_6                               ; 0                    ; Signed Integer                                                   ;
; COEF2_7                               ; 0                    ; Signed Integer                                                   ;
; COEF3_0                               ; 0                    ; Signed Integer                                                   ;
; COEF3_1                               ; 0                    ; Signed Integer                                                   ;
; COEF3_2                               ; 0                    ; Signed Integer                                                   ;
; COEF3_3                               ; 0                    ; Signed Integer                                                   ;
; COEF3_4                               ; 0                    ; Signed Integer                                                   ;
; COEF3_5                               ; 0                    ; Signed Integer                                                   ;
; COEF3_6                               ; 0                    ; Signed Integer                                                   ;
; COEF3_7                               ; 0                    ; Signed Integer                                                   ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                          ;
; LATENCY                               ; 0                    ; Signed Integer                                                   ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                                   ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                          ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                          ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                                   ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                          ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                          ;
; WIDTH_A                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_B                               ; 8                    ; Signed Integer                                                   ;
; WIDTH_C                               ; 16                   ; Signed Integer                                                   ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                                   ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                                   ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                          ;
; WIDTH_RESULT                          ; 18                   ; Signed Integer                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_pk2d ; Untyped                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|MAC_3:y2|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                         ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_b                               ; 8                   ; Signed Integer                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; width_result                          ; 18                  ; Signed Integer                                                                                                                                 ;
; output_register                       ; CLOCK0              ; String                                                                                                                                         ;
; output_aclr                           ; ACLR0               ; String                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                         ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                         ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                 ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_b_total_msb                     ; 23                  ; Signed Integer                                                                                                                                 ;
; width_b_msb                           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                                 ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scaninb                         ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scaninb_msb                     ; 7                   ; Signed Integer                                                                                                                                 ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                                 ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_scanoutb_msb                    ; 7                   ; Signed Integer                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                 ;
; width_result_msb                      ; 17                  ; Signed Integer                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_b_ext                           ; 8                   ; Signed Integer                                                                                                                                 ;
; width_b_ext_msb                       ; 7                   ; Signed Integer                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                         ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                                 ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                 ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                                 ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                         ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_adder_result           ; 9                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b               ; 8                   ; Signed Integer                                                                                                                                 ;
; width_preadder_output_b_msb           ; 7                   ; Signed Integer                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                         ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b                   ; 8                   ; Signed Integer                                                                                                                                 ;
; width_mult_source_b_msb               ; 7                   ; Signed Integer                                                                                                                                 ;
; width_mult_result                     ; 18                  ; Signed Integer                                                                                                                                 ;
; width_mult_result_msb                 ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_source                    ; 18                  ; Signed Integer                                                                                                                                 ;
; width_adder_source_msb                ; 17                  ; Signed Integer                                                                                                                                 ;
; width_adder_result                    ; 20                  ; Signed Integer                                                                                                                                 ;
; width_adder_result_msb                ; 19                  ; Signed Integer                                                                                                                                 ;
; width_chainin_ext                     ; 17                  ; Signed Integer                                                                                                                                 ;
; width_original_result                 ; 20                  ; Signed Integer                                                                                                                                 ;
; width_original_result_msb             ; 19                  ; Signed Integer                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                 ;
; width_result_output                   ; 21                  ; Signed Integer                                                                                                                                 ;
; width_result_output_msb               ; 20                  ; Signed Integer                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; width                  ; 3           ; Signed Integer                                               ;
; size                   ; 8           ; Signed Integer                                               ;
; WIDTHR                 ; 6           ; Signed Integer                                               ;
; SHIFT                  ; 0           ; Signed Integer                                               ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                      ;
; PIPELINE               ; 2           ; Signed Integer                                               ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CBXI_PARAMETER         ; par_add_dve ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|PA_3:pa1|parallel_add:parallel_add_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; width                  ; 3           ; Signed Integer                                               ;
; size                   ; 8           ; Signed Integer                                               ;
; WIDTHR                 ; 6           ; Signed Integer                                               ;
; SHIFT                  ; 0           ; Signed Integer                                               ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                      ;
; PIPELINE               ; 2           ; Signed Integer                                               ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CBXI_PARAMETER         ; par_add_dve ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                     ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                     ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                     ;
; PIPELINE       ; 2     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                           ;
+----------------------------+------------------------------------------------------------------+
; Name                       ; Value                                                            ;
+----------------------------+------------------------------------------------------------------+
; Number of entity instances ; 2                                                                ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                ;
;     -- TAP_DISTANCE        ; 1280                                                             ;
;     -- WIDTH               ; 12                                                               ;
; Entity Instance            ; Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component  ;
;     -- NUMBER_OF_TAPS      ; 3                                                                ;
;     -- TAP_DISTANCE        ; 640                                                              ;
;     -- WIDTH               ; 8                                                                ;
+----------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                ;
; Entity Instance                           ; Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 12                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 12                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 12                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 12                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 12                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 12                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|SQRT:sqrt0"                                                                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "radical[31..20]" will be connected to GND. ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|PA_3:pa1"                                                                                                                                                                  ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (3 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (3 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2x ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (3 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (20 bits) it drives.  The 14 most-significant bit(s) in the port expression will be connected to GND.            ;
; data3x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data4x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data5x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data6x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data7x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|PA_3:pa0"                                                                                                                                                                  ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (3 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (3 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2x ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (3 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (20 bits) it drives.  The 14 most-significant bit(s) in the port expression will be connected to GND.            ;
; data3x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data4x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data5x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data6x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data7x ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|MAC_3:y2"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[7..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[17..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|MAC_3:y1"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2       ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[17..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|MAC_3:y0"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[7..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[17..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|MAC_3:x2"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[17..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|MAC_3:x1"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[7..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[7..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[17..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|MAC_3:x0"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[17..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10|LineBuffer_3:b0"                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Sobel:u10"           ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; iTHRESHOLD[1] ; Input ; Info     ; Stuck at VCC ;
; iTHRESHOLD[0] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u9|Stack_RAM:comb_130"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u9|Stack_RAM:comb_96"                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u9|Stack_RAM:comb_62"                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u9"                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oCCD_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCCD_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCCD_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; rst  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oFrame_Cont     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1186                        ;
;     CLR               ; 498                         ;
;     CLR SCLR          ; 122                         ;
;     CLR SCLR SLD      ; 8                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 47                          ;
;     ENA CLR           ; 196                         ;
;     ENA CLR SCLR      ; 135                         ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 21                          ;
;     SCLR              ; 17                          ;
;     SLD               ; 4                           ;
;     plain             ; 135                         ;
; arriav_io_obuf        ; 17                          ;
; arriav_lcell_comb     ; 1274                        ;
;     arith             ; 439                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 314                         ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 28                          ;
;         5 data inputs ; 19                          ;
;     extend            ; 28                          ;
;         7 data inputs ; 28                          ;
;     normal            ; 751                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 120                         ;
;         4 data inputs ; 137                         ;
;         5 data inputs ; 123                         ;
;         6 data inputs ; 202                         ;
;     shared            ; 56                          ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 8                           ;
; arriav_mac            ; 14                          ;
; boundary_port         ; 157                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 134                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 2.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Jul 02 03:35:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: sdram_pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sobel/linebuffer_3.v
    Info (12023): Found entity 1: LineBuffer_3
Info (12021): Found 1 design units, including 1 entities, in source file sobel/pa_3.v
    Info (12023): Found entity 1: PA_3
Info (12021): Found 1 design units, including 1 entities, in source file sobel/sqrt.v
    Info (12023): Found entity 1: SQRT
Info (12021): Found 1 design units, including 1 entities, in source file sobel/mac_3.v
    Info (12023): Found entity 1: MAC_3
Info (12021): Found 1 design units, including 1 entities, in source file sobel/mac_3/mac_3_0002.v
    Info (12023): Found entity 1: MAC_3_0002
Info (12021): Found 1 design units, including 1 entities, in source file v/stack_ram.v
    Info (12023): Found entity 1: Stack_RAM
Info (12021): Found 1 design units, including 1 entities, in source file v/mirror_col.v
    Info (12023): Found entity 1: Mirror_Col
Info (12021): Found 1 design units, including 1 entities, in source file sobel/sobel.v
    Info (12023): Found entity 1: Sobel
Info (12021): Found 1 design units, including 1 entities, in source file sobel1/linebuffer_4.v
    Info (12023): Found entity 1: LineBuffer_4
Info (12021): Found 1 design units, including 1 entities, in source file sobel1/mac_4.v
    Info (12023): Found entity 1: MAC_4
Info (12021): Found 1 design units, including 1 entities, in source file sobel1/pa_4.v
    Info (12023): Found entity 1: PA_4
Info (12021): Found 1 design units, including 1 entities, in source file sobel1/sqrt1.v
    Info (12023): Found entity 1: SQRT1
Info (12021): Found 1 design units, including 1 entities, in source file sobel1/sobel1.v
    Info (12023): Found entity 1: Sobel1
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name
Warning (12125): Using design file de1_soc_camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SoC_CAMERA
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_camera.v(129): created implicit net for "VGA_CTRL_CLK"
Info (12127): Elaborating entity "DE1_SoC_CAMERA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(111): object "Gray_R" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(112): object "Gray_G" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(113): object "Gray_B" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(131): truncated value with size 16 to match size of target (10)
Warning (10034): Output port "HEX0" at de1_soc_camera.v(20) has no driver
Warning (10034): Output port "HEX1" at de1_soc_camera.v(23) has no driver
Warning (10034): Output port "HEX2" at de1_soc_camera.v(26) has no driver
Warning (10034): Output port "HEX3" at de1_soc_camera.v(29) has no driver
Warning (10034): Output port "HEX4" at de1_soc_camera.v(32) has no driver
Warning (10034): Output port "HEX5" at de1_soc_camera.v(35) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(164): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(165): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf
    Info (12023): Found entity 1: shift_taps_lv51
Info (12128): Elaborating entity "shift_taps_lv51" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf
    Info (12023): Found entity 1: altsyncram_jug1
Info (12128): Elaborating entity "altsyncram_jug1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of
Info (12128): Elaborating entity "cntr_7of" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "sdram_pll_0002" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf
    Info (12023): Found entity 1: dcfifo_ngp1
Info (12128): Elaborating entity "dcfifo_ngp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eq91.tdf
    Info (12023): Found entity 1: altsyncram_eq91
Info (12128): Elaborating entity "altsyncram_eq91" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf
    Info (12023): Found entity 1: dcfifo_ahp1
Info (12128): Elaborating entity "dcfifo_ahp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(184): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(210): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "Mirror_Col" for hierarchy "Mirror_Col:u9"
Info (12128): Elaborating entity "Stack_RAM" for hierarchy "Mirror_Col:u9|Stack_RAM:comb_62"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_grt1.tdf
    Info (12023): Found entity 1: altsyncram_grt1
Info (12128): Elaborating entity "altsyncram_grt1" for hierarchy "Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated"
Info (12128): Elaborating entity "Sobel" for hierarchy "Sobel:u10"
Warning (10230): Verilog HDL assignment warning at Sobel.v(46): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "LineBuffer_3" for hierarchy "Sobel:u10|LineBuffer_3:b0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_q461.tdf
    Info (12023): Found entity 1: shift_taps_q461
Info (12128): Elaborating entity "shift_taps_q461" for hierarchy "Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvg1.tdf
    Info (12023): Found entity 1: altsyncram_fvg1
Info (12128): Elaborating entity "altsyncram_fvg1" for hierarchy "Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|altsyncram_fvg1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf
    Info (12023): Found entity 1: cntr_lmf
Info (12128): Elaborating entity "cntr_lmf" for hierarchy "Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|cntr_lmf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac
Info (12128): Elaborating entity "cmpr_pac" for hierarchy "Sobel:u10|LineBuffer_3:b0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_q461:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr4"
Info (12128): Elaborating entity "MAC_3" for hierarchy "Sobel:u10|MAC_3:x0"
Info (12128): Elaborating entity "MAC_3_0002" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component"
Info (12130): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component"
Info (12133): Instantiated megafunction "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component" with the following parameter:
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "18"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_pk2d.v
    Info (12023): Found entity 1: altera_mult_add_pk2d
Info (12128): Elaborating entity "altera_mult_add_pk2d" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "18"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "Sobel:u10|MAC_3:x0|MAC_3_0002:mac_3_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_pk2d:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "PA_3" for hierarchy "Sobel:u10|PA_3:pa0"
Info (12128): Elaborating entity "parallel_add" for hierarchy "Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component"
Info (12130): Elaborated megafunction instantiation "Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component"
Info (12133): Instantiated megafunction "Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component" with the following parameter:
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "8"
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "widthr" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_dve.tdf
    Info (12023): Found entity 1: par_add_dve
Info (12128): Elaborating entity "par_add_dve" for hierarchy "Sobel:u10|PA_3:pa0|parallel_add:parallel_add_component|par_add_dve:auto_generated"
Info (12128): Elaborating entity "SQRT" for hierarchy "Sobel:u10|SQRT:sqrt0"
Info (12128): Elaborating entity "altsqrt" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12130): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12133): Instantiated megafunction "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hjc.tdf
    Info (12023): Found entity 1: add_sub_hjc
Info (12128): Elaborating entity "add_sub_hjc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_hjc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gjc.tdf
    Info (12023): Found entity 1: add_sub_gjc
Info (12128): Elaborating entity "add_sub_gjc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_gjc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fjc.tdf
    Info (12023): Found entity 1: add_sub_fjc
Info (12128): Elaborating entity "add_sub_fjc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_fjc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ejc.tdf
    Info (12023): Found entity 1: add_sub_ejc
Info (12128): Elaborating entity "add_sub_ejc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_ejc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_djc.tdf
    Info (12023): Found entity 1: add_sub_djc
Info (12128): Elaborating entity "add_sub_djc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_djc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cjc.tdf
    Info (12023): Found entity 1: add_sub_cjc
Info (12128): Elaborating entity "add_sub_cjc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_cjc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bjc.tdf
    Info (12023): Found entity 1: add_sub_bjc
Info (12128): Elaborating entity "add_sub_bjc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_bjc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ajc.tdf
    Info (12023): Found entity 1: add_sub_ajc
Info (12128): Elaborating entity "add_sub_ajc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_ajc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9jc.tdf
    Info (12023): Found entity 1: add_sub_9jc
Info (12128): Elaborating entity "add_sub_9jc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_9jc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1ic.tdf
    Info (12023): Found entity 1: add_sub_1ic
Info (12128): Elaborating entity "add_sub_1ic" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_1ic:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0ic.tdf
    Info (12023): Found entity 1: add_sub_0ic
Info (12128): Elaborating entity "add_sub_0ic" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_0ic:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vhc.tdf
    Info (12023): Found entity 1: add_sub_vhc
Info (12128): Elaborating entity "add_sub_vhc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_vhc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uhc.tdf
    Info (12023): Found entity 1: add_sub_uhc
Info (12128): Elaborating entity "add_sub_uhc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_uhc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_thc.tdf
    Info (12023): Found entity 1: add_sub_thc
Info (12128): Elaborating entity "add_sub_thc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_thc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_shc.tdf
    Info (12023): Found entity 1: add_sub_shc
Info (12128): Elaborating entity "add_sub_shc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_shc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qhc.tdf
    Info (12023): Found entity 1: add_sub_qhc
Info (12128): Elaborating entity "add_sub_qhc" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_qhc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "Sobel:u10|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "Mirror_Col:u9|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "Mirror_Col:u9|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "Mirror_Col:u9|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_grt1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[15]"
Info (13014): Ignored 104 buffer(s)
    Info (13016): Ignored 16 CARRY_SUM buffer(s)
    Info (13019): Ignored 88 SOFT buffer(s)
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/DE1_SoC_CAMERA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "D5M_STROBE"
Info (21057): Implemented 2097 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 108 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1788 logic cells
    Info (21064): Implemented 134 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 4938 megabytes
    Info: Processing ended: Fri Jul 02 03:35:41 2021
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/DELL/Desktop/projet/DE1_SoC_CAMERA/DE1_SoC_CAMERA/DE1_SoC_CAMERA.map.smsg.


