<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="crc16_coregen" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
crc16_coregen YourInstanceName (
    .clk(clk),
    .pd_out(pd_out),
    .load(load),
    .pd_in(pd_in),
    .ce(ce),
    .ainit(ainit));

 
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="crc16_coregen" treetype="template">
		</Template>
	</Folder>
</RootFolder>
