Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:54:56 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: dut_run (input port clocked by clk)
  Endpoint: dut_sram_write_address_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 f
  dut_run (in)                                          0.0207     0.6787 f
  U498/ZN (NAND2_X1)                                    0.1501     0.8289 r
  U756/ZN (NAND2_X1)                                    0.0853     0.9142 f
  U754/ZN (NAND2_X1)                                    0.1377     1.0519 r
  U759/ZN (NAND2_X1)                                    0.1316     1.1835 f
  U763/ZN (INV_X1)                                      0.0958     1.2793 r
  U762/ZN (NOR2_X1)                                     0.0647     1.3440 f
  U896/ZN (AOI21_X1)                                    0.4533     1.7973 r
  U1100/ZN (OAI22_X1)                                   0.1796     1.9769 f
  dut_sram_write_address_reg[2]/D (DFFR_X2)             0.0000     1.9769 f
  data arrival time                                                1.9769

  clock clk (rise edge)                                 2.4700     2.4700
  clock network delay (ideal)                           0.0000     2.4700
  clock uncertainty                                    -0.0500     2.4200
  dut_sram_write_address_reg[2]/CK (DFFR_X2)            0.0000     2.4200 r
  library setup time                                   -0.4367     1.9833
  data required time                                               1.9833
  --------------------------------------------------------------------------
  data required time                                               1.9833
  data arrival time                                               -1.9769
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0065


1
