VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob095_review2015_fsmshift_test.sv:17: $finish called at 1001 (1ps)
Hint: Output 'shift_ena' has no mismatches.
Hint: Total mismatched samples is 0 out of 200 samples

Simulation finished at 1001 ps
Mismatches: 0 in 200 samples
