;redcode
;assert 1
	SPL -9, @-72
	SPL -9, @-72
	SUB 461, 1
	JMZ 70, 23
	JMZ 70, 23
	SPL 0, <-54
	MOV -17, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @20
	ADD 210, 30
	DJN 0, <-742
	SPL -9, @-72
	JMP 1, @0
	SPL -9, @-72
	ADD #40, <1
	ADD #40, <1
	JMN 421, 1
	SUB -120, -102
	SPL <121, 158
	CMP 20, @12
	SUB @0, 2
	SPL -920, -102
	ADD -130, 5
	SPL -920, -102
	ADD #40, <1
	SUB <129, 109
	ADD <129, 109
	SLT 1, <8
	SLT 1, <8
	SPL @2, #2
	ADD -130, 5
	SLT @440, @0
	DAT #0, <-54
	DAT #0, <-742
	SPL -9, @-72
	SLT 1, 0
	SPL -120, -102
	MOV -17, <-20
	SPL 0, <-54
	SUB @0, 2
	SLT 1, 0
	SUB #40, <1
	SPL -120, -102
	CMP 16, @0
	SLT 1, 0
	SUB #200, @20
	SPL -120, -102
	JMZ 70, 23
	SPL -120, -102
