|testbench


|testbench|top:dut
clk => clk.IN6
reset => reset.IN5
ps2DataInput[0] => ps2DataInput[0].IN1
ps2DataInput[1] => ps2DataInput[1].IN1
ps2DataInput[2] => ps2DataInput[2].IN1
ps2DataInput[3] => ps2DataInput[3].IN1
ps2DataInput[4] => ps2DataInput[4].IN1
ps2DataInput[5] => ps2DataInput[5].IN1
ps2DataInput[6] => ps2DataInput[6].IN1
ps2DataInput[7] => ps2DataInput[7].IN1
ps2DataInput[8] => ps2DataInput[8].IN1
ps2DataInput[9] => ps2DataInput[9].IN1
ps2DataInput[10] => ps2DataInput[10].IN1
ps2DataInput[11] => ps2DataInput[11].IN1
ps2DataInput[12] => ps2DataInput[12].IN1
ps2DataInput[13] => ps2DataInput[13].IN1
ps2DataInput[14] => ps2DataInput[14].IN1
ps2DataInput[15] => ps2DataInput[15].IN1
ps2DataInput[16] => ps2DataInput[16].IN1
ps2DataInput[17] => ps2DataInput[17].IN1
ps2DataInput[18] => ps2DataInput[18].IN1
ps2DataInput[19] => ps2DataInput[19].IN1
ps2DataInput[20] => ps2DataInput[20].IN1
ps2DataInput[21] => ps2DataInput[21].IN1
ps2DataInput[22] => ps2DataInput[22].IN1
ps2DataInput[23] => ps2DataInput[23].IN1
ps2DataInput[24] => ps2DataInput[24].IN1
ps2DataInput[25] => ps2DataInput[25].IN1
ps2DataInput[26] => ps2DataInput[26].IN1
ps2DataInput[27] => ps2DataInput[27].IN1
ps2DataInput[28] => ps2DataInput[28].IN1
ps2DataInput[29] => ps2DataInput[29].IN1
ps2DataInput[30] => ps2DataInput[30].IN1
ps2DataInput[31] => ps2DataInput[31].IN1
playerData[0] <= flopenr:regPlayer.port4
playerData[1] <= flopenr:regPlayer.port4
playerData[2] <= flopenr:regPlayer.port4
playerData[3] <= flopenr:regPlayer.port4
playerData[4] <= flopenr:regPlayer.port4
playerData[5] <= flopenr:regPlayer.port4
playerData[6] <= flopenr:regPlayer.port4
playerData[7] <= flopenr:regPlayer.port4
playerData[8] <= flopenr:regPlayer.port4
playerData[9] <= flopenr:regPlayer.port4
playerData[10] <= flopenr:regPlayer.port4
playerData[11] <= flopenr:regPlayer.port4
playerData[12] <= flopenr:regPlayer.port4
playerData[13] <= flopenr:regPlayer.port4
playerData[14] <= flopenr:regPlayer.port4
playerData[15] <= flopenr:regPlayer.port4
playerData[16] <= flopenr:regPlayer.port4
playerData[17] <= flopenr:regPlayer.port4
playerData[18] <= flopenr:regPlayer.port4
playerData[19] <= flopenr:regPlayer.port4
playerData[20] <= flopenr:regPlayer.port4
playerData[21] <= flopenr:regPlayer.port4
playerData[22] <= flopenr:regPlayer.port4
playerData[23] <= flopenr:regPlayer.port4
playerData[24] <= flopenr:regPlayer.port4
playerData[25] <= flopenr:regPlayer.port4
playerData[26] <= flopenr:regPlayer.port4
playerData[27] <= flopenr:regPlayer.port4
playerData[28] <= flopenr:regPlayer.port4
playerData[29] <= flopenr:regPlayer.port4
playerData[30] <= flopenr:regPlayer.port4
playerData[31] <= flopenr:regPlayer.port4
enemyData1[0] <= flopenr:regEnemy1.port4
enemyData1[1] <= flopenr:regEnemy1.port4
enemyData1[2] <= flopenr:regEnemy1.port4
enemyData1[3] <= flopenr:regEnemy1.port4
enemyData1[4] <= flopenr:regEnemy1.port4
enemyData1[5] <= flopenr:regEnemy1.port4
enemyData1[6] <= flopenr:regEnemy1.port4
enemyData1[7] <= flopenr:regEnemy1.port4
enemyData1[8] <= flopenr:regEnemy1.port4
enemyData1[9] <= flopenr:regEnemy1.port4
enemyData1[10] <= flopenr:regEnemy1.port4
enemyData1[11] <= flopenr:regEnemy1.port4
enemyData1[12] <= flopenr:regEnemy1.port4
enemyData1[13] <= flopenr:regEnemy1.port4
enemyData1[14] <= flopenr:regEnemy1.port4
enemyData1[15] <= flopenr:regEnemy1.port4
enemyData1[16] <= flopenr:regEnemy1.port4
enemyData1[17] <= flopenr:regEnemy1.port4
enemyData1[18] <= flopenr:regEnemy1.port4
enemyData1[19] <= flopenr:regEnemy1.port4
enemyData1[20] <= flopenr:regEnemy1.port4
enemyData1[21] <= flopenr:regEnemy1.port4
enemyData1[22] <= flopenr:regEnemy1.port4
enemyData1[23] <= flopenr:regEnemy1.port4
enemyData1[24] <= flopenr:regEnemy1.port4
enemyData1[25] <= flopenr:regEnemy1.port4
enemyData1[26] <= flopenr:regEnemy1.port4
enemyData1[27] <= flopenr:regEnemy1.port4
enemyData1[28] <= flopenr:regEnemy1.port4
enemyData1[29] <= flopenr:regEnemy1.port4
enemyData1[30] <= flopenr:regEnemy1.port4
enemyData1[31] <= flopenr:regEnemy1.port4
enemyData2[0] <= flopenr:regEnemy2.port4
enemyData2[1] <= flopenr:regEnemy2.port4
enemyData2[2] <= flopenr:regEnemy2.port4
enemyData2[3] <= flopenr:regEnemy2.port4
enemyData2[4] <= flopenr:regEnemy2.port4
enemyData2[5] <= flopenr:regEnemy2.port4
enemyData2[6] <= flopenr:regEnemy2.port4
enemyData2[7] <= flopenr:regEnemy2.port4
enemyData2[8] <= flopenr:regEnemy2.port4
enemyData2[9] <= flopenr:regEnemy2.port4
enemyData2[10] <= flopenr:regEnemy2.port4
enemyData2[11] <= flopenr:regEnemy2.port4
enemyData2[12] <= flopenr:regEnemy2.port4
enemyData2[13] <= flopenr:regEnemy2.port4
enemyData2[14] <= flopenr:regEnemy2.port4
enemyData2[15] <= flopenr:regEnemy2.port4
enemyData2[16] <= flopenr:regEnemy2.port4
enemyData2[17] <= flopenr:regEnemy2.port4
enemyData2[18] <= flopenr:regEnemy2.port4
enemyData2[19] <= flopenr:regEnemy2.port4
enemyData2[20] <= flopenr:regEnemy2.port4
enemyData2[21] <= flopenr:regEnemy2.port4
enemyData2[22] <= flopenr:regEnemy2.port4
enemyData2[23] <= flopenr:regEnemy2.port4
enemyData2[24] <= flopenr:regEnemy2.port4
enemyData2[25] <= flopenr:regEnemy2.port4
enemyData2[26] <= flopenr:regEnemy2.port4
enemyData2[27] <= flopenr:regEnemy2.port4
enemyData2[28] <= flopenr:regEnemy2.port4
enemyData2[29] <= flopenr:regEnemy2.port4
enemyData2[30] <= flopenr:regEnemy2.port4
enemyData2[31] <= flopenr:regEnemy2.port4


|testbench|top:dut|arm:arm
clk => clk.IN2
reset => reset.IN2
PC[0] <= datapath:dp.port10
PC[1] <= datapath:dp.port10
PC[2] <= datapath:dp.port10
PC[3] <= datapath:dp.port10
PC[4] <= datapath:dp.port10
PC[5] <= datapath:dp.port10
PC[6] <= datapath:dp.port10
PC[7] <= datapath:dp.port10
PC[8] <= datapath:dp.port10
PC[9] <= datapath:dp.port10
PC[10] <= datapath:dp.port10
PC[11] <= datapath:dp.port10
PC[12] <= datapath:dp.port10
PC[13] <= datapath:dp.port10
PC[14] <= datapath:dp.port10
PC[15] <= datapath:dp.port10
PC[16] <= datapath:dp.port10
PC[17] <= datapath:dp.port10
PC[18] <= datapath:dp.port10
PC[19] <= datapath:dp.port10
PC[20] <= datapath:dp.port10
PC[21] <= datapath:dp.port10
PC[22] <= datapath:dp.port10
PC[23] <= datapath:dp.port10
PC[24] <= datapath:dp.port10
PC[25] <= datapath:dp.port10
PC[26] <= datapath:dp.port10
PC[27] <= datapath:dp.port10
PC[28] <= datapath:dp.port10
PC[29] <= datapath:dp.port10
PC[30] <= datapath:dp.port10
PC[31] <= datapath:dp.port10
Instr[0] => Instr[0].IN1
Instr[1] => Instr[1].IN1
Instr[2] => Instr[2].IN1
Instr[3] => Instr[3].IN1
Instr[4] => Instr[4].IN1
Instr[5] => Instr[5].IN1
Instr[6] => Instr[6].IN1
Instr[7] => Instr[7].IN1
Instr[8] => Instr[8].IN1
Instr[9] => Instr[9].IN1
Instr[10] => Instr[10].IN1
Instr[11] => Instr[11].IN1
Instr[12] => Instr[12].IN2
Instr[13] => Instr[13].IN2
Instr[14] => Instr[14].IN2
Instr[15] => Instr[15].IN2
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN2
Instr[21] => Instr[21].IN2
Instr[22] => Instr[22].IN2
Instr[23] => Instr[23].IN2
Instr[24] => Instr[24].IN2
Instr[25] => Instr[25].IN2
Instr[26] => Instr[26].IN2
Instr[27] => Instr[27].IN2
Instr[28] => Instr[28].IN2
Instr[29] => Instr[29].IN2
Instr[30] => Instr[30].IN2
Instr[31] => Instr[31].IN2
MemWrite <= controller:c.port9
ALUResult[0] <= datapath:dp.port12
ALUResult[1] <= datapath:dp.port12
ALUResult[2] <= datapath:dp.port12
ALUResult[3] <= datapath:dp.port12
ALUResult[4] <= datapath:dp.port12
ALUResult[5] <= datapath:dp.port12
ALUResult[6] <= datapath:dp.port12
ALUResult[7] <= datapath:dp.port12
ALUResult[8] <= datapath:dp.port12
ALUResult[9] <= datapath:dp.port12
ALUResult[10] <= datapath:dp.port12
ALUResult[11] <= datapath:dp.port12
ALUResult[12] <= datapath:dp.port12
ALUResult[13] <= datapath:dp.port12
ALUResult[14] <= datapath:dp.port12
ALUResult[15] <= datapath:dp.port12
ALUResult[16] <= datapath:dp.port12
ALUResult[17] <= datapath:dp.port12
ALUResult[18] <= datapath:dp.port12
ALUResult[19] <= datapath:dp.port12
ALUResult[20] <= datapath:dp.port12
ALUResult[21] <= datapath:dp.port12
ALUResult[22] <= datapath:dp.port12
ALUResult[23] <= datapath:dp.port12
ALUResult[24] <= datapath:dp.port12
ALUResult[25] <= datapath:dp.port12
ALUResult[26] <= datapath:dp.port12
ALUResult[27] <= datapath:dp.port12
ALUResult[28] <= datapath:dp.port12
ALUResult[29] <= datapath:dp.port12
ALUResult[30] <= datapath:dp.port12
ALUResult[31] <= datapath:dp.port12
WriteData[0] <= datapath:dp.port13
WriteData[1] <= datapath:dp.port13
WriteData[2] <= datapath:dp.port13
WriteData[3] <= datapath:dp.port13
WriteData[4] <= datapath:dp.port13
WriteData[5] <= datapath:dp.port13
WriteData[6] <= datapath:dp.port13
WriteData[7] <= datapath:dp.port13
WriteData[8] <= datapath:dp.port13
WriteData[9] <= datapath:dp.port13
WriteData[10] <= datapath:dp.port13
WriteData[11] <= datapath:dp.port13
WriteData[12] <= datapath:dp.port13
WriteData[13] <= datapath:dp.port13
WriteData[14] <= datapath:dp.port13
WriteData[15] <= datapath:dp.port13
WriteData[16] <= datapath:dp.port13
WriteData[17] <= datapath:dp.port13
WriteData[18] <= datapath:dp.port13
WriteData[19] <= datapath:dp.port13
WriteData[20] <= datapath:dp.port13
WriteData[21] <= datapath:dp.port13
WriteData[22] <= datapath:dp.port13
WriteData[23] <= datapath:dp.port13
WriteData[24] <= datapath:dp.port13
WriteData[25] <= datapath:dp.port13
WriteData[26] <= datapath:dp.port13
WriteData[27] <= datapath:dp.port13
WriteData[28] <= datapath:dp.port13
WriteData[29] <= datapath:dp.port13
WriteData[30] <= datapath:dp.port13
WriteData[31] <= datapath:dp.port13
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1


|testbench|top:dut|arm:arm|controller:c
clk => clk.IN1
reset => reset.IN1
Instr[12] => Instr[12].IN1
Instr[13] => Instr[13].IN1
Instr[14] => Instr[14].IN1
Instr[15] => Instr[15].IN1
Instr[16] => ~NO_FANOUT~
Instr[17] => ~NO_FANOUT~
Instr[18] => ~NO_FANOUT~
Instr[19] => ~NO_FANOUT~
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => Instr[24].IN1
Instr[25] => Instr[25].IN1
Instr[26] => Instr[26].IN1
Instr[27] => Instr[27].IN1
Instr[28] => Instr[28].IN1
Instr[29] => Instr[29].IN1
Instr[30] => Instr[30].IN1
Instr[31] => Instr[31].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
RegSrc[0] <= decoder:dec.port11
RegSrc[1] <= decoder:dec.port11
RegWrite <= condlogic:cl.port10
ImmSrc[0] <= decoder:dec.port10
ImmSrc[1] <= decoder:dec.port10
ALUSrc <= decoder:dec.port9
ALUControl[0] <= decoder:dec.port12
ALUControl[1] <= decoder:dec.port12
MemWrite <= condlogic:cl.port11
MemtoReg <= decoder:dec.port8
PCSrc <= condlogic:cl.port9


|testbench|top:dut|arm:arm|controller:c|decoder:dec
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux0.IN4
Op[0] => Mux1.IN4
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux2.IN5
Op[0] => ImmSrc[0].DATAIN
Op[0] => MemtoReg.DATAIN
Op[1] => Mux0.IN3
Op[1] => Mux1.IN3
Op[1] => Mux2.IN4
Op[1] => RegSrc[0].DATAIN
Op[1] => ImmSrc[1].DATAIN
Op[1] => PCS.IN1
Funct[0] => FlagW.IN1
Funct[0] => FlagW.DATAB
Funct[0] => Mux1.IN5
Funct[0] => controls.DATAB
Funct[0] => controls.DATAB
Funct[1] => Equal2.IN3
Funct[2] => Mux3.IN10
Funct[2] => Decoder0.IN1
Funct[2] => Equal2.IN1
Funct[3] => Mux3.IN9
Funct[3] => Equal2.IN2
Funct[4] => Mux3.IN8
Funct[4] => Decoder0.IN0
Funct[4] => Equal2.IN0
Funct[5] => Mux0.IN5
Rd[0] => Equal3.IN3
Rd[1] => Equal3.IN2
Rd[2] => Equal3.IN1
Rd[3] => Equal3.IN0
FlagW[0] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
FlagW[1] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
PCS <= PCS.DB_MAX_OUTPUT_PORT_TYPE
RegW <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemW <= controls.DB_MAX_OUTPUT_PORT_TYPE
NoWrite <= NoWrite.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|controller:c|condlogic:cl
clk => clk.IN2
reset => reset.IN2
Cond[0] => Cond[0].IN1
Cond[1] => Cond[1].IN1
Cond[2] => Cond[2].IN1
Cond[3] => Cond[3].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
FlagW[0] => FlagWrite.IN1
FlagW[1] => FlagWrite.IN1
PCS => PCSrc.IN1
RegW => RegWrite.IN0
MemW => MemWrite.IN1
NoWrite => RegWrite.IN1
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|controller:c|condlogic:cl|flopenr:flagreg1
clk => dataOutput[0]~reg0.CLK
clk => dataOutput[1]~reg0.CLK
reset => dataOutput[0]~reg0.ACLR
reset => dataOutput[1]~reg0.ACLR
eneable => dataOutput[1]~reg0.ENA
eneable => dataOutput[0]~reg0.ENA
dataInput[0] => dataOutput[0]~reg0.DATAIN
dataInput[1] => dataOutput[1]~reg0.DATAIN
dataOutput[0] <= dataOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= dataOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|controller:c|condlogic:cl|flopenr:flagreg0
clk => dataOutput[0]~reg0.CLK
clk => dataOutput[1]~reg0.CLK
reset => dataOutput[0]~reg0.ACLR
reset => dataOutput[1]~reg0.ACLR
eneable => dataOutput[1]~reg0.ENA
eneable => dataOutput[0]~reg0.ENA
dataInput[0] => dataOutput[0]~reg0.DATAIN
dataInput[1] => dataOutput[1]~reg0.DATAIN
dataOutput[0] <= dataOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= dataOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|controller:c|condlogic:cl|condcheck:cc
Cond[0] => Mux0.IN14
Cond[1] => Mux0.IN13
Cond[2] => Mux0.IN12
Cond[3] => Mux0.IN11
Flags[0] => ge.IN0
Flags[0] => Mux0.IN18
Flags[0] => Mux0.IN5
Flags[1] => CondEx.IN0
Flags[1] => Mux0.IN17
Flags[1] => Mux0.IN3
Flags[2] => Mux0.IN16
Flags[2] => CondEx.IN1
Flags[2] => CondEx.IN1
Flags[2] => Mux0.IN8
Flags[3] => ge.IN1
Flags[3] => Mux0.IN15
Flags[3] => Mux0.IN4
CondEx <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp
clk => clk.IN2
reset => reset.IN2
RegSrc[0] => RegSrc[0].IN1
RegSrc[1] => RegSrc[1].IN1
RegWrite => RegWrite.IN1
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
ALUSrc => ALUSrc.IN1
ALUControl[0] => ALUControl[0].IN1
ALUControl[1] => ALUControl[1].IN1
MemtoReg => MemtoReg.IN1
PCSrc => PCSrc.IN1
ALUFlags[0] <= ALU:alu.port4
ALUFlags[1] <= ALU:alu.port4
ALUFlags[2] <= ALU:alu.port4
ALUFlags[3] <= ALU:alu.port4
PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
Instr[0] => Instr[0].IN2
Instr[1] => Instr[1].IN2
Instr[2] => Instr[2].IN2
Instr[3] => Instr[3].IN2
Instr[4] => Instr[4].IN1
Instr[5] => Instr[5].IN1
Instr[6] => Instr[6].IN1
Instr[7] => Instr[7].IN1
Instr[8] => Instr[8].IN1
Instr[9] => Instr[9].IN1
Instr[10] => Instr[10].IN1
Instr[11] => Instr[11].IN1
Instr[12] => Instr[12].IN3
Instr[13] => Instr[13].IN3
Instr[14] => Instr[14].IN3
Instr[15] => Instr[15].IN3
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => ~NO_FANOUT~
Instr[25] => ~NO_FANOUT~
Instr[26] => ~NO_FANOUT~
Instr[27] => ~NO_FANOUT~
Instr[28] => ~NO_FANOUT~
Instr[29] => ~NO_FANOUT~
Instr[30] => ~NO_FANOUT~
Instr[31] => ~NO_FANOUT~
ALUResult[0] <= ALUResult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1


|testbench|top:dut|arm:arm|datapath:dp|mux2:pcmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|flopr:pcreg
clk => dataOutput[0]~reg0.CLK
clk => dataOutput[1]~reg0.CLK
clk => dataOutput[2]~reg0.CLK
clk => dataOutput[3]~reg0.CLK
clk => dataOutput[4]~reg0.CLK
clk => dataOutput[5]~reg0.CLK
clk => dataOutput[6]~reg0.CLK
clk => dataOutput[7]~reg0.CLK
clk => dataOutput[8]~reg0.CLK
clk => dataOutput[9]~reg0.CLK
clk => dataOutput[10]~reg0.CLK
clk => dataOutput[11]~reg0.CLK
clk => dataOutput[12]~reg0.CLK
clk => dataOutput[13]~reg0.CLK
clk => dataOutput[14]~reg0.CLK
clk => dataOutput[15]~reg0.CLK
clk => dataOutput[16]~reg0.CLK
clk => dataOutput[17]~reg0.CLK
clk => dataOutput[18]~reg0.CLK
clk => dataOutput[19]~reg0.CLK
clk => dataOutput[20]~reg0.CLK
clk => dataOutput[21]~reg0.CLK
clk => dataOutput[22]~reg0.CLK
clk => dataOutput[23]~reg0.CLK
clk => dataOutput[24]~reg0.CLK
clk => dataOutput[25]~reg0.CLK
clk => dataOutput[26]~reg0.CLK
clk => dataOutput[27]~reg0.CLK
clk => dataOutput[28]~reg0.CLK
clk => dataOutput[29]~reg0.CLK
clk => dataOutput[30]~reg0.CLK
clk => dataOutput[31]~reg0.CLK
reset => dataOutput[0]~reg0.ACLR
reset => dataOutput[1]~reg0.ACLR
reset => dataOutput[2]~reg0.ACLR
reset => dataOutput[3]~reg0.ACLR
reset => dataOutput[4]~reg0.ACLR
reset => dataOutput[5]~reg0.ACLR
reset => dataOutput[6]~reg0.ACLR
reset => dataOutput[7]~reg0.ACLR
reset => dataOutput[8]~reg0.ACLR
reset => dataOutput[9]~reg0.ACLR
reset => dataOutput[10]~reg0.ACLR
reset => dataOutput[11]~reg0.ACLR
reset => dataOutput[12]~reg0.ACLR
reset => dataOutput[13]~reg0.ACLR
reset => dataOutput[14]~reg0.ACLR
reset => dataOutput[15]~reg0.ACLR
reset => dataOutput[16]~reg0.ACLR
reset => dataOutput[17]~reg0.ACLR
reset => dataOutput[18]~reg0.ACLR
reset => dataOutput[19]~reg0.ACLR
reset => dataOutput[20]~reg0.ACLR
reset => dataOutput[21]~reg0.ACLR
reset => dataOutput[22]~reg0.ACLR
reset => dataOutput[23]~reg0.ACLR
reset => dataOutput[24]~reg0.ACLR
reset => dataOutput[25]~reg0.ACLR
reset => dataOutput[26]~reg0.ACLR
reset => dataOutput[27]~reg0.ACLR
reset => dataOutput[28]~reg0.ACLR
reset => dataOutput[29]~reg0.ACLR
reset => dataOutput[30]~reg0.ACLR
reset => dataOutput[31]~reg0.ACLR
dataInput[0] => dataOutput[0]~reg0.DATAIN
dataInput[1] => dataOutput[1]~reg0.DATAIN
dataInput[2] => dataOutput[2]~reg0.DATAIN
dataInput[3] => dataOutput[3]~reg0.DATAIN
dataInput[4] => dataOutput[4]~reg0.DATAIN
dataInput[5] => dataOutput[5]~reg0.DATAIN
dataInput[6] => dataOutput[6]~reg0.DATAIN
dataInput[7] => dataOutput[7]~reg0.DATAIN
dataInput[8] => dataOutput[8]~reg0.DATAIN
dataInput[9] => dataOutput[9]~reg0.DATAIN
dataInput[10] => dataOutput[10]~reg0.DATAIN
dataInput[11] => dataOutput[11]~reg0.DATAIN
dataInput[12] => dataOutput[12]~reg0.DATAIN
dataInput[13] => dataOutput[13]~reg0.DATAIN
dataInput[14] => dataOutput[14]~reg0.DATAIN
dataInput[15] => dataOutput[15]~reg0.DATAIN
dataInput[16] => dataOutput[16]~reg0.DATAIN
dataInput[17] => dataOutput[17]~reg0.DATAIN
dataInput[18] => dataOutput[18]~reg0.DATAIN
dataInput[19] => dataOutput[19]~reg0.DATAIN
dataInput[20] => dataOutput[20]~reg0.DATAIN
dataInput[21] => dataOutput[21]~reg0.DATAIN
dataInput[22] => dataOutput[22]~reg0.DATAIN
dataInput[23] => dataOutput[23]~reg0.DATAIN
dataInput[24] => dataOutput[24]~reg0.DATAIN
dataInput[25] => dataOutput[25]~reg0.DATAIN
dataInput[26] => dataOutput[26]~reg0.DATAIN
dataInput[27] => dataOutput[27]~reg0.DATAIN
dataInput[28] => dataOutput[28]~reg0.DATAIN
dataInput[29] => dataOutput[29]~reg0.DATAIN
dataInput[30] => dataOutput[30]~reg0.DATAIN
dataInput[31] => dataOutput[31]~reg0.DATAIN
dataOutput[0] <= dataOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= dataOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[2] <= dataOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[3] <= dataOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[4] <= dataOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[5] <= dataOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[6] <= dataOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[7] <= dataOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[8] <= dataOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[9] <= dataOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[10] <= dataOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[11] <= dataOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[12] <= dataOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[13] <= dataOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[14] <= dataOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[15] <= dataOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[16] <= dataOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[17] <= dataOutput[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[18] <= dataOutput[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[19] <= dataOutput[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[20] <= dataOutput[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[21] <= dataOutput[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[22] <= dataOutput[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[23] <= dataOutput[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[24] <= dataOutput[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[25] <= dataOutput[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[26] <= dataOutput[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[27] <= dataOutput[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[28] <= dataOutput[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[29] <= dataOutput[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[30] <= dataOutput[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[31] <= dataOutput[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|adder:pcadd1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|adder:pcadd2
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|mux2:ra1mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|mux2:ra2mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|regfile:rf
clk => rf[0][0].CLK
clk => rf[0][1].CLK
clk => rf[0][2].CLK
clk => rf[0][3].CLK
clk => rf[0][4].CLK
clk => rf[0][5].CLK
clk => rf[0][6].CLK
clk => rf[0][7].CLK
clk => rf[0][8].CLK
clk => rf[0][9].CLK
clk => rf[0][10].CLK
clk => rf[0][11].CLK
clk => rf[0][12].CLK
clk => rf[0][13].CLK
clk => rf[0][14].CLK
clk => rf[0][15].CLK
clk => rf[0][16].CLK
clk => rf[0][17].CLK
clk => rf[0][18].CLK
clk => rf[0][19].CLK
clk => rf[0][20].CLK
clk => rf[0][21].CLK
clk => rf[0][22].CLK
clk => rf[0][23].CLK
clk => rf[0][24].CLK
clk => rf[0][25].CLK
clk => rf[0][26].CLK
clk => rf[0][27].CLK
clk => rf[0][28].CLK
clk => rf[0][29].CLK
clk => rf[0][30].CLK
clk => rf[0][31].CLK
clk => rf[1][0].CLK
clk => rf[1][1].CLK
clk => rf[1][2].CLK
clk => rf[1][3].CLK
clk => rf[1][4].CLK
clk => rf[1][5].CLK
clk => rf[1][6].CLK
clk => rf[1][7].CLK
clk => rf[1][8].CLK
clk => rf[1][9].CLK
clk => rf[1][10].CLK
clk => rf[1][11].CLK
clk => rf[1][12].CLK
clk => rf[1][13].CLK
clk => rf[1][14].CLK
clk => rf[1][15].CLK
clk => rf[1][16].CLK
clk => rf[1][17].CLK
clk => rf[1][18].CLK
clk => rf[1][19].CLK
clk => rf[1][20].CLK
clk => rf[1][21].CLK
clk => rf[1][22].CLK
clk => rf[1][23].CLK
clk => rf[1][24].CLK
clk => rf[1][25].CLK
clk => rf[1][26].CLK
clk => rf[1][27].CLK
clk => rf[1][28].CLK
clk => rf[1][29].CLK
clk => rf[1][30].CLK
clk => rf[1][31].CLK
clk => rf[2][0].CLK
clk => rf[2][1].CLK
clk => rf[2][2].CLK
clk => rf[2][3].CLK
clk => rf[2][4].CLK
clk => rf[2][5].CLK
clk => rf[2][6].CLK
clk => rf[2][7].CLK
clk => rf[2][8].CLK
clk => rf[2][9].CLK
clk => rf[2][10].CLK
clk => rf[2][11].CLK
clk => rf[2][12].CLK
clk => rf[2][13].CLK
clk => rf[2][14].CLK
clk => rf[2][15].CLK
clk => rf[2][16].CLK
clk => rf[2][17].CLK
clk => rf[2][18].CLK
clk => rf[2][19].CLK
clk => rf[2][20].CLK
clk => rf[2][21].CLK
clk => rf[2][22].CLK
clk => rf[2][23].CLK
clk => rf[2][24].CLK
clk => rf[2][25].CLK
clk => rf[2][26].CLK
clk => rf[2][27].CLK
clk => rf[2][28].CLK
clk => rf[2][29].CLK
clk => rf[2][30].CLK
clk => rf[2][31].CLK
clk => rf[3][0].CLK
clk => rf[3][1].CLK
clk => rf[3][2].CLK
clk => rf[3][3].CLK
clk => rf[3][4].CLK
clk => rf[3][5].CLK
clk => rf[3][6].CLK
clk => rf[3][7].CLK
clk => rf[3][8].CLK
clk => rf[3][9].CLK
clk => rf[3][10].CLK
clk => rf[3][11].CLK
clk => rf[3][12].CLK
clk => rf[3][13].CLK
clk => rf[3][14].CLK
clk => rf[3][15].CLK
clk => rf[3][16].CLK
clk => rf[3][17].CLK
clk => rf[3][18].CLK
clk => rf[3][19].CLK
clk => rf[3][20].CLK
clk => rf[3][21].CLK
clk => rf[3][22].CLK
clk => rf[3][23].CLK
clk => rf[3][24].CLK
clk => rf[3][25].CLK
clk => rf[3][26].CLK
clk => rf[3][27].CLK
clk => rf[3][28].CLK
clk => rf[3][29].CLK
clk => rf[3][30].CLK
clk => rf[3][31].CLK
clk => rf[4][0].CLK
clk => rf[4][1].CLK
clk => rf[4][2].CLK
clk => rf[4][3].CLK
clk => rf[4][4].CLK
clk => rf[4][5].CLK
clk => rf[4][6].CLK
clk => rf[4][7].CLK
clk => rf[4][8].CLK
clk => rf[4][9].CLK
clk => rf[4][10].CLK
clk => rf[4][11].CLK
clk => rf[4][12].CLK
clk => rf[4][13].CLK
clk => rf[4][14].CLK
clk => rf[4][15].CLK
clk => rf[4][16].CLK
clk => rf[4][17].CLK
clk => rf[4][18].CLK
clk => rf[4][19].CLK
clk => rf[4][20].CLK
clk => rf[4][21].CLK
clk => rf[4][22].CLK
clk => rf[4][23].CLK
clk => rf[4][24].CLK
clk => rf[4][25].CLK
clk => rf[4][26].CLK
clk => rf[4][27].CLK
clk => rf[4][28].CLK
clk => rf[4][29].CLK
clk => rf[4][30].CLK
clk => rf[4][31].CLK
clk => rf[5][0].CLK
clk => rf[5][1].CLK
clk => rf[5][2].CLK
clk => rf[5][3].CLK
clk => rf[5][4].CLK
clk => rf[5][5].CLK
clk => rf[5][6].CLK
clk => rf[5][7].CLK
clk => rf[5][8].CLK
clk => rf[5][9].CLK
clk => rf[5][10].CLK
clk => rf[5][11].CLK
clk => rf[5][12].CLK
clk => rf[5][13].CLK
clk => rf[5][14].CLK
clk => rf[5][15].CLK
clk => rf[5][16].CLK
clk => rf[5][17].CLK
clk => rf[5][18].CLK
clk => rf[5][19].CLK
clk => rf[5][20].CLK
clk => rf[5][21].CLK
clk => rf[5][22].CLK
clk => rf[5][23].CLK
clk => rf[5][24].CLK
clk => rf[5][25].CLK
clk => rf[5][26].CLK
clk => rf[5][27].CLK
clk => rf[5][28].CLK
clk => rf[5][29].CLK
clk => rf[5][30].CLK
clk => rf[5][31].CLK
clk => rf[6][0].CLK
clk => rf[6][1].CLK
clk => rf[6][2].CLK
clk => rf[6][3].CLK
clk => rf[6][4].CLK
clk => rf[6][5].CLK
clk => rf[6][6].CLK
clk => rf[6][7].CLK
clk => rf[6][8].CLK
clk => rf[6][9].CLK
clk => rf[6][10].CLK
clk => rf[6][11].CLK
clk => rf[6][12].CLK
clk => rf[6][13].CLK
clk => rf[6][14].CLK
clk => rf[6][15].CLK
clk => rf[6][16].CLK
clk => rf[6][17].CLK
clk => rf[6][18].CLK
clk => rf[6][19].CLK
clk => rf[6][20].CLK
clk => rf[6][21].CLK
clk => rf[6][22].CLK
clk => rf[6][23].CLK
clk => rf[6][24].CLK
clk => rf[6][25].CLK
clk => rf[6][26].CLK
clk => rf[6][27].CLK
clk => rf[6][28].CLK
clk => rf[6][29].CLK
clk => rf[6][30].CLK
clk => rf[6][31].CLK
clk => rf[7][0].CLK
clk => rf[7][1].CLK
clk => rf[7][2].CLK
clk => rf[7][3].CLK
clk => rf[7][4].CLK
clk => rf[7][5].CLK
clk => rf[7][6].CLK
clk => rf[7][7].CLK
clk => rf[7][8].CLK
clk => rf[7][9].CLK
clk => rf[7][10].CLK
clk => rf[7][11].CLK
clk => rf[7][12].CLK
clk => rf[7][13].CLK
clk => rf[7][14].CLK
clk => rf[7][15].CLK
clk => rf[7][16].CLK
clk => rf[7][17].CLK
clk => rf[7][18].CLK
clk => rf[7][19].CLK
clk => rf[7][20].CLK
clk => rf[7][21].CLK
clk => rf[7][22].CLK
clk => rf[7][23].CLK
clk => rf[7][24].CLK
clk => rf[7][25].CLK
clk => rf[7][26].CLK
clk => rf[7][27].CLK
clk => rf[7][28].CLK
clk => rf[7][29].CLK
clk => rf[7][30].CLK
clk => rf[7][31].CLK
clk => rf[8][0].CLK
clk => rf[8][1].CLK
clk => rf[8][2].CLK
clk => rf[8][3].CLK
clk => rf[8][4].CLK
clk => rf[8][5].CLK
clk => rf[8][6].CLK
clk => rf[8][7].CLK
clk => rf[8][8].CLK
clk => rf[8][9].CLK
clk => rf[8][10].CLK
clk => rf[8][11].CLK
clk => rf[8][12].CLK
clk => rf[8][13].CLK
clk => rf[8][14].CLK
clk => rf[8][15].CLK
clk => rf[8][16].CLK
clk => rf[8][17].CLK
clk => rf[8][18].CLK
clk => rf[8][19].CLK
clk => rf[8][20].CLK
clk => rf[8][21].CLK
clk => rf[8][22].CLK
clk => rf[8][23].CLK
clk => rf[8][24].CLK
clk => rf[8][25].CLK
clk => rf[8][26].CLK
clk => rf[8][27].CLK
clk => rf[8][28].CLK
clk => rf[8][29].CLK
clk => rf[8][30].CLK
clk => rf[8][31].CLK
clk => rf[9][0].CLK
clk => rf[9][1].CLK
clk => rf[9][2].CLK
clk => rf[9][3].CLK
clk => rf[9][4].CLK
clk => rf[9][5].CLK
clk => rf[9][6].CLK
clk => rf[9][7].CLK
clk => rf[9][8].CLK
clk => rf[9][9].CLK
clk => rf[9][10].CLK
clk => rf[9][11].CLK
clk => rf[9][12].CLK
clk => rf[9][13].CLK
clk => rf[9][14].CLK
clk => rf[9][15].CLK
clk => rf[9][16].CLK
clk => rf[9][17].CLK
clk => rf[9][18].CLK
clk => rf[9][19].CLK
clk => rf[9][20].CLK
clk => rf[9][21].CLK
clk => rf[9][22].CLK
clk => rf[9][23].CLK
clk => rf[9][24].CLK
clk => rf[9][25].CLK
clk => rf[9][26].CLK
clk => rf[9][27].CLK
clk => rf[9][28].CLK
clk => rf[9][29].CLK
clk => rf[9][30].CLK
clk => rf[9][31].CLK
clk => rf[10][0].CLK
clk => rf[10][1].CLK
clk => rf[10][2].CLK
clk => rf[10][3].CLK
clk => rf[10][4].CLK
clk => rf[10][5].CLK
clk => rf[10][6].CLK
clk => rf[10][7].CLK
clk => rf[10][8].CLK
clk => rf[10][9].CLK
clk => rf[10][10].CLK
clk => rf[10][11].CLK
clk => rf[10][12].CLK
clk => rf[10][13].CLK
clk => rf[10][14].CLK
clk => rf[10][15].CLK
clk => rf[10][16].CLK
clk => rf[10][17].CLK
clk => rf[10][18].CLK
clk => rf[10][19].CLK
clk => rf[10][20].CLK
clk => rf[10][21].CLK
clk => rf[10][22].CLK
clk => rf[10][23].CLK
clk => rf[10][24].CLK
clk => rf[10][25].CLK
clk => rf[10][26].CLK
clk => rf[10][27].CLK
clk => rf[10][28].CLK
clk => rf[10][29].CLK
clk => rf[10][30].CLK
clk => rf[10][31].CLK
clk => rf[11][0].CLK
clk => rf[11][1].CLK
clk => rf[11][2].CLK
clk => rf[11][3].CLK
clk => rf[11][4].CLK
clk => rf[11][5].CLK
clk => rf[11][6].CLK
clk => rf[11][7].CLK
clk => rf[11][8].CLK
clk => rf[11][9].CLK
clk => rf[11][10].CLK
clk => rf[11][11].CLK
clk => rf[11][12].CLK
clk => rf[11][13].CLK
clk => rf[11][14].CLK
clk => rf[11][15].CLK
clk => rf[11][16].CLK
clk => rf[11][17].CLK
clk => rf[11][18].CLK
clk => rf[11][19].CLK
clk => rf[11][20].CLK
clk => rf[11][21].CLK
clk => rf[11][22].CLK
clk => rf[11][23].CLK
clk => rf[11][24].CLK
clk => rf[11][25].CLK
clk => rf[11][26].CLK
clk => rf[11][27].CLK
clk => rf[11][28].CLK
clk => rf[11][29].CLK
clk => rf[11][30].CLK
clk => rf[11][31].CLK
clk => rf[12][0].CLK
clk => rf[12][1].CLK
clk => rf[12][2].CLK
clk => rf[12][3].CLK
clk => rf[12][4].CLK
clk => rf[12][5].CLK
clk => rf[12][6].CLK
clk => rf[12][7].CLK
clk => rf[12][8].CLK
clk => rf[12][9].CLK
clk => rf[12][10].CLK
clk => rf[12][11].CLK
clk => rf[12][12].CLK
clk => rf[12][13].CLK
clk => rf[12][14].CLK
clk => rf[12][15].CLK
clk => rf[12][16].CLK
clk => rf[12][17].CLK
clk => rf[12][18].CLK
clk => rf[12][19].CLK
clk => rf[12][20].CLK
clk => rf[12][21].CLK
clk => rf[12][22].CLK
clk => rf[12][23].CLK
clk => rf[12][24].CLK
clk => rf[12][25].CLK
clk => rf[12][26].CLK
clk => rf[12][27].CLK
clk => rf[12][28].CLK
clk => rf[12][29].CLK
clk => rf[12][30].CLK
clk => rf[12][31].CLK
clk => rf[13][0].CLK
clk => rf[13][1].CLK
clk => rf[13][2].CLK
clk => rf[13][3].CLK
clk => rf[13][4].CLK
clk => rf[13][5].CLK
clk => rf[13][6].CLK
clk => rf[13][7].CLK
clk => rf[13][8].CLK
clk => rf[13][9].CLK
clk => rf[13][10].CLK
clk => rf[13][11].CLK
clk => rf[13][12].CLK
clk => rf[13][13].CLK
clk => rf[13][14].CLK
clk => rf[13][15].CLK
clk => rf[13][16].CLK
clk => rf[13][17].CLK
clk => rf[13][18].CLK
clk => rf[13][19].CLK
clk => rf[13][20].CLK
clk => rf[13][21].CLK
clk => rf[13][22].CLK
clk => rf[13][23].CLK
clk => rf[13][24].CLK
clk => rf[13][25].CLK
clk => rf[13][26].CLK
clk => rf[13][27].CLK
clk => rf[13][28].CLK
clk => rf[13][29].CLK
clk => rf[13][30].CLK
clk => rf[13][31].CLK
clk => rf[14][0].CLK
clk => rf[14][1].CLK
clk => rf[14][2].CLK
clk => rf[14][3].CLK
clk => rf[14][4].CLK
clk => rf[14][5].CLK
clk => rf[14][6].CLK
clk => rf[14][7].CLK
clk => rf[14][8].CLK
clk => rf[14][9].CLK
clk => rf[14][10].CLK
clk => rf[14][11].CLK
clk => rf[14][12].CLK
clk => rf[14][13].CLK
clk => rf[14][14].CLK
clk => rf[14][15].CLK
clk => rf[14][16].CLK
clk => rf[14][17].CLK
clk => rf[14][18].CLK
clk => rf[14][19].CLK
clk => rf[14][20].CLK
clk => rf[14][21].CLK
clk => rf[14][22].CLK
clk => rf[14][23].CLK
clk => rf[14][24].CLK
clk => rf[14][25].CLK
clk => rf[14][26].CLK
clk => rf[14][27].CLK
clk => rf[14][28].CLK
clk => rf[14][29].CLK
clk => rf[14][30].CLK
clk => rf[14][31].CLK
reset => rf[0][0].ACLR
reset => rf[0][1].ACLR
reset => rf[0][2].ACLR
reset => rf[0][3].ACLR
reset => rf[0][4].ACLR
reset => rf[0][5].ACLR
reset => rf[0][6].ACLR
reset => rf[0][7].ACLR
reset => rf[0][8].ACLR
reset => rf[0][9].ACLR
reset => rf[0][10].ACLR
reset => rf[0][11].ACLR
reset => rf[0][12].ACLR
reset => rf[0][13].ACLR
reset => rf[0][14].ACLR
reset => rf[0][15].ACLR
reset => rf[0][16].ACLR
reset => rf[0][17].ACLR
reset => rf[0][18].ACLR
reset => rf[0][19].ACLR
reset => rf[0][20].ACLR
reset => rf[0][21].ACLR
reset => rf[0][22].ACLR
reset => rf[0][23].ACLR
reset => rf[0][24].ACLR
reset => rf[0][25].ACLR
reset => rf[0][26].ACLR
reset => rf[0][27].ACLR
reset => rf[0][28].ACLR
reset => rf[0][29].ACLR
reset => rf[0][30].ACLR
reset => rf[0][31].ACLR
reset => rf[1][0].ACLR
reset => rf[1][1].ACLR
reset => rf[1][2].ACLR
reset => rf[1][3].ACLR
reset => rf[1][4].ACLR
reset => rf[1][5].ACLR
reset => rf[1][6].ACLR
reset => rf[1][7].ACLR
reset => rf[1][8].ACLR
reset => rf[1][9].ACLR
reset => rf[1][10].ACLR
reset => rf[1][11].ACLR
reset => rf[1][12].ACLR
reset => rf[1][13].ACLR
reset => rf[1][14].ACLR
reset => rf[1][15].ACLR
reset => rf[1][16].ACLR
reset => rf[1][17].ACLR
reset => rf[1][18].ACLR
reset => rf[1][19].ACLR
reset => rf[1][20].ACLR
reset => rf[1][21].ACLR
reset => rf[1][22].ACLR
reset => rf[1][23].ACLR
reset => rf[1][24].ACLR
reset => rf[1][25].ACLR
reset => rf[1][26].ACLR
reset => rf[1][27].ACLR
reset => rf[1][28].ACLR
reset => rf[1][29].ACLR
reset => rf[1][30].ACLR
reset => rf[1][31].ACLR
reset => rf[2][0].ACLR
reset => rf[2][1].ACLR
reset => rf[2][2].ACLR
reset => rf[2][3].ACLR
reset => rf[2][4].ACLR
reset => rf[2][5].ACLR
reset => rf[2][6].ACLR
reset => rf[2][7].ACLR
reset => rf[2][8].ACLR
reset => rf[2][9].ACLR
reset => rf[2][10].ACLR
reset => rf[2][11].ACLR
reset => rf[2][12].ACLR
reset => rf[2][13].ACLR
reset => rf[2][14].ACLR
reset => rf[2][15].ACLR
reset => rf[2][16].ACLR
reset => rf[2][17].ACLR
reset => rf[2][18].ACLR
reset => rf[2][19].ACLR
reset => rf[2][20].ACLR
reset => rf[2][21].ACLR
reset => rf[2][22].ACLR
reset => rf[2][23].ACLR
reset => rf[2][24].ACLR
reset => rf[2][25].ACLR
reset => rf[2][26].ACLR
reset => rf[2][27].ACLR
reset => rf[2][28].ACLR
reset => rf[2][29].ACLR
reset => rf[2][30].ACLR
reset => rf[2][31].ACLR
reset => rf[3][0].ACLR
reset => rf[3][1].ACLR
reset => rf[3][2].ACLR
reset => rf[3][3].ACLR
reset => rf[3][4].ACLR
reset => rf[3][5].ACLR
reset => rf[3][6].ACLR
reset => rf[3][7].ACLR
reset => rf[3][8].ACLR
reset => rf[3][9].ACLR
reset => rf[3][10].ACLR
reset => rf[3][11].ACLR
reset => rf[3][12].ACLR
reset => rf[3][13].ACLR
reset => rf[3][14].ACLR
reset => rf[3][15].ACLR
reset => rf[3][16].ACLR
reset => rf[3][17].ACLR
reset => rf[3][18].ACLR
reset => rf[3][19].ACLR
reset => rf[3][20].ACLR
reset => rf[3][21].ACLR
reset => rf[3][22].ACLR
reset => rf[3][23].ACLR
reset => rf[3][24].ACLR
reset => rf[3][25].ACLR
reset => rf[3][26].ACLR
reset => rf[3][27].ACLR
reset => rf[3][28].ACLR
reset => rf[3][29].ACLR
reset => rf[3][30].ACLR
reset => rf[3][31].ACLR
reset => rf[4][0].ACLR
reset => rf[4][1].ACLR
reset => rf[4][2].ACLR
reset => rf[4][3].ACLR
reset => rf[4][4].ACLR
reset => rf[4][5].ACLR
reset => rf[4][6].ACLR
reset => rf[4][7].ACLR
reset => rf[4][8].ACLR
reset => rf[4][9].ACLR
reset => rf[4][10].ACLR
reset => rf[4][11].ACLR
reset => rf[4][12].ACLR
reset => rf[4][13].ACLR
reset => rf[4][14].ACLR
reset => rf[4][15].ACLR
reset => rf[4][16].ACLR
reset => rf[4][17].ACLR
reset => rf[4][18].ACLR
reset => rf[4][19].ACLR
reset => rf[4][20].ACLR
reset => rf[4][21].ACLR
reset => rf[4][22].ACLR
reset => rf[4][23].ACLR
reset => rf[4][24].ACLR
reset => rf[4][25].ACLR
reset => rf[4][26].ACLR
reset => rf[4][27].ACLR
reset => rf[4][28].ACLR
reset => rf[4][29].ACLR
reset => rf[4][30].ACLR
reset => rf[4][31].ACLR
reset => rf[5][0].ACLR
reset => rf[5][1].ACLR
reset => rf[5][2].ACLR
reset => rf[5][3].ACLR
reset => rf[5][4].ACLR
reset => rf[5][5].ACLR
reset => rf[5][6].ACLR
reset => rf[5][7].ACLR
reset => rf[5][8].ACLR
reset => rf[5][9].ACLR
reset => rf[5][10].ACLR
reset => rf[5][11].ACLR
reset => rf[5][12].ACLR
reset => rf[5][13].ACLR
reset => rf[5][14].ACLR
reset => rf[5][15].ACLR
reset => rf[5][16].ACLR
reset => rf[5][17].ACLR
reset => rf[5][18].ACLR
reset => rf[5][19].ACLR
reset => rf[5][20].ACLR
reset => rf[5][21].ACLR
reset => rf[5][22].ACLR
reset => rf[5][23].ACLR
reset => rf[5][24].ACLR
reset => rf[5][25].ACLR
reset => rf[5][26].ACLR
reset => rf[5][27].ACLR
reset => rf[5][28].ACLR
reset => rf[5][29].ACLR
reset => rf[5][30].ACLR
reset => rf[5][31].ACLR
reset => rf[6][0].ACLR
reset => rf[6][1].ACLR
reset => rf[6][2].ACLR
reset => rf[6][3].ACLR
reset => rf[6][4].ACLR
reset => rf[6][5].ACLR
reset => rf[6][6].ACLR
reset => rf[6][7].ACLR
reset => rf[6][8].ACLR
reset => rf[6][9].ACLR
reset => rf[6][10].ACLR
reset => rf[6][11].ACLR
reset => rf[6][12].ACLR
reset => rf[6][13].ACLR
reset => rf[6][14].ACLR
reset => rf[6][15].ACLR
reset => rf[6][16].ACLR
reset => rf[6][17].ACLR
reset => rf[6][18].ACLR
reset => rf[6][19].ACLR
reset => rf[6][20].ACLR
reset => rf[6][21].ACLR
reset => rf[6][22].ACLR
reset => rf[6][23].ACLR
reset => rf[6][24].ACLR
reset => rf[6][25].ACLR
reset => rf[6][26].ACLR
reset => rf[6][27].ACLR
reset => rf[6][28].ACLR
reset => rf[6][29].ACLR
reset => rf[6][30].ACLR
reset => rf[6][31].ACLR
reset => rf[7][0].ACLR
reset => rf[7][1].ACLR
reset => rf[7][2].ACLR
reset => rf[7][3].ACLR
reset => rf[7][4].ACLR
reset => rf[7][5].ACLR
reset => rf[7][6].ACLR
reset => rf[7][7].ACLR
reset => rf[7][8].ACLR
reset => rf[7][9].ACLR
reset => rf[7][10].ACLR
reset => rf[7][11].ACLR
reset => rf[7][12].ACLR
reset => rf[7][13].ACLR
reset => rf[7][14].ACLR
reset => rf[7][15].ACLR
reset => rf[7][16].ACLR
reset => rf[7][17].ACLR
reset => rf[7][18].ACLR
reset => rf[7][19].ACLR
reset => rf[7][20].ACLR
reset => rf[7][21].ACLR
reset => rf[7][22].ACLR
reset => rf[7][23].ACLR
reset => rf[7][24].ACLR
reset => rf[7][25].ACLR
reset => rf[7][26].ACLR
reset => rf[7][27].ACLR
reset => rf[7][28].ACLR
reset => rf[7][29].ACLR
reset => rf[7][30].ACLR
reset => rf[7][31].ACLR
reset => rf[8][0].ACLR
reset => rf[8][1].ACLR
reset => rf[8][2].ACLR
reset => rf[8][3].ACLR
reset => rf[8][4].ACLR
reset => rf[8][5].ACLR
reset => rf[8][6].ACLR
reset => rf[8][7].ACLR
reset => rf[8][8].ACLR
reset => rf[8][9].ACLR
reset => rf[8][10].ACLR
reset => rf[8][11].ACLR
reset => rf[8][12].ACLR
reset => rf[8][13].ACLR
reset => rf[8][14].ACLR
reset => rf[8][15].ACLR
reset => rf[8][16].ACLR
reset => rf[8][17].ACLR
reset => rf[8][18].ACLR
reset => rf[8][19].ACLR
reset => rf[8][20].ACLR
reset => rf[8][21].ACLR
reset => rf[8][22].ACLR
reset => rf[8][23].ACLR
reset => rf[8][24].ACLR
reset => rf[8][25].ACLR
reset => rf[8][26].ACLR
reset => rf[8][27].ACLR
reset => rf[8][28].ACLR
reset => rf[8][29].ACLR
reset => rf[8][30].ACLR
reset => rf[8][31].ACLR
reset => rf[9][0].ACLR
reset => rf[9][1].ACLR
reset => rf[9][2].ACLR
reset => rf[9][3].ACLR
reset => rf[9][4].ACLR
reset => rf[9][5].ACLR
reset => rf[9][6].ACLR
reset => rf[9][7].ACLR
reset => rf[9][8].ACLR
reset => rf[9][9].ACLR
reset => rf[9][10].ACLR
reset => rf[9][11].ACLR
reset => rf[9][12].ACLR
reset => rf[9][13].ACLR
reset => rf[9][14].ACLR
reset => rf[9][15].ACLR
reset => rf[9][16].ACLR
reset => rf[9][17].ACLR
reset => rf[9][18].ACLR
reset => rf[9][19].ACLR
reset => rf[9][20].ACLR
reset => rf[9][21].ACLR
reset => rf[9][22].ACLR
reset => rf[9][23].ACLR
reset => rf[9][24].ACLR
reset => rf[9][25].ACLR
reset => rf[9][26].ACLR
reset => rf[9][27].ACLR
reset => rf[9][28].ACLR
reset => rf[9][29].ACLR
reset => rf[9][30].ACLR
reset => rf[9][31].ACLR
reset => rf[10][0].ACLR
reset => rf[10][1].ACLR
reset => rf[10][2].ACLR
reset => rf[10][3].ACLR
reset => rf[10][4].ACLR
reset => rf[10][5].ACLR
reset => rf[10][6].ACLR
reset => rf[10][7].ACLR
reset => rf[10][8].ACLR
reset => rf[10][9].ACLR
reset => rf[10][10].ACLR
reset => rf[10][11].ACLR
reset => rf[10][12].ACLR
reset => rf[10][13].ACLR
reset => rf[10][14].ACLR
reset => rf[10][15].ACLR
reset => rf[10][16].ACLR
reset => rf[10][17].ACLR
reset => rf[10][18].ACLR
reset => rf[10][19].ACLR
reset => rf[10][20].ACLR
reset => rf[10][21].ACLR
reset => rf[10][22].ACLR
reset => rf[10][23].ACLR
reset => rf[10][24].ACLR
reset => rf[10][25].ACLR
reset => rf[10][26].ACLR
reset => rf[10][27].ACLR
reset => rf[10][28].ACLR
reset => rf[10][29].ACLR
reset => rf[10][30].ACLR
reset => rf[10][31].ACLR
reset => rf[11][0].ACLR
reset => rf[11][1].ACLR
reset => rf[11][2].ACLR
reset => rf[11][3].ACLR
reset => rf[11][4].ACLR
reset => rf[11][5].ACLR
reset => rf[11][6].ACLR
reset => rf[11][7].ACLR
reset => rf[11][8].ACLR
reset => rf[11][9].ACLR
reset => rf[11][10].ACLR
reset => rf[11][11].ACLR
reset => rf[11][12].ACLR
reset => rf[11][13].ACLR
reset => rf[11][14].ACLR
reset => rf[11][15].ACLR
reset => rf[11][16].ACLR
reset => rf[11][17].ACLR
reset => rf[11][18].ACLR
reset => rf[11][19].ACLR
reset => rf[11][20].ACLR
reset => rf[11][21].ACLR
reset => rf[11][22].ACLR
reset => rf[11][23].ACLR
reset => rf[11][24].ACLR
reset => rf[11][25].ACLR
reset => rf[11][26].ACLR
reset => rf[11][27].ACLR
reset => rf[11][28].ACLR
reset => rf[11][29].ACLR
reset => rf[11][30].ACLR
reset => rf[11][31].ACLR
reset => rf[12][0].ACLR
reset => rf[12][1].ACLR
reset => rf[12][2].ACLR
reset => rf[12][3].ACLR
reset => rf[12][4].ACLR
reset => rf[12][5].ACLR
reset => rf[12][6].ACLR
reset => rf[12][7].ACLR
reset => rf[12][8].ACLR
reset => rf[12][9].ACLR
reset => rf[12][10].ACLR
reset => rf[12][11].ACLR
reset => rf[12][12].ACLR
reset => rf[12][13].ACLR
reset => rf[12][14].ACLR
reset => rf[12][15].ACLR
reset => rf[12][16].ACLR
reset => rf[12][17].ACLR
reset => rf[12][18].ACLR
reset => rf[12][19].ACLR
reset => rf[12][20].ACLR
reset => rf[12][21].ACLR
reset => rf[12][22].ACLR
reset => rf[12][23].ACLR
reset => rf[12][24].ACLR
reset => rf[12][25].ACLR
reset => rf[12][26].ACLR
reset => rf[12][27].ACLR
reset => rf[12][28].ACLR
reset => rf[12][29].ACLR
reset => rf[12][30].ACLR
reset => rf[12][31].ACLR
reset => rf[13][0].ACLR
reset => rf[13][1].ACLR
reset => rf[13][2].ACLR
reset => rf[13][3].ACLR
reset => rf[13][4].ACLR
reset => rf[13][5].ACLR
reset => rf[13][6].ACLR
reset => rf[13][7].ACLR
reset => rf[13][8].ACLR
reset => rf[13][9].ACLR
reset => rf[13][10].ACLR
reset => rf[13][11].ACLR
reset => rf[13][12].ACLR
reset => rf[13][13].ACLR
reset => rf[13][14].ACLR
reset => rf[13][15].ACLR
reset => rf[13][16].ACLR
reset => rf[13][17].ACLR
reset => rf[13][18].ACLR
reset => rf[13][19].ACLR
reset => rf[13][20].ACLR
reset => rf[13][21].ACLR
reset => rf[13][22].ACLR
reset => rf[13][23].ACLR
reset => rf[13][24].ACLR
reset => rf[13][25].ACLR
reset => rf[13][26].ACLR
reset => rf[13][27].ACLR
reset => rf[13][28].ACLR
reset => rf[13][29].ACLR
reset => rf[13][30].ACLR
reset => rf[13][31].ACLR
reset => rf[14][0].ACLR
reset => rf[14][1].ACLR
reset => rf[14][2].ACLR
reset => rf[14][3].ACLR
reset => rf[14][4].ACLR
reset => rf[14][5].ACLR
reset => rf[14][6].ACLR
reset => rf[14][7].ACLR
reset => rf[14][8].ACLR
reset => rf[14][9].ACLR
reset => rf[14][10].ACLR
reset => rf[14][11].ACLR
reset => rf[14][12].ACLR
reset => rf[14][13].ACLR
reset => rf[14][14].ACLR
reset => rf[14][15].ACLR
reset => rf[14][16].ACLR
reset => rf[14][17].ACLR
reset => rf[14][18].ACLR
reset => rf[14][19].ACLR
reset => rf[14][20].ACLR
reset => rf[14][21].ACLR
reset => rf[14][22].ACLR
reset => rf[14][23].ACLR
reset => rf[14][24].ACLR
reset => rf[14][25].ACLR
reset => rf[14][26].ACLR
reset => rf[14][27].ACLR
reset => rf[14][28].ACLR
reset => rf[14][29].ACLR
reset => rf[14][30].ACLR
reset => rf[14][31].ACLR
we3 => rf[14][31].ENA
we3 => rf[14][30].ENA
we3 => rf[14][29].ENA
we3 => rf[14][28].ENA
we3 => rf[14][27].ENA
we3 => rf[14][26].ENA
we3 => rf[14][25].ENA
we3 => rf[14][24].ENA
we3 => rf[14][23].ENA
we3 => rf[14][22].ENA
we3 => rf[14][21].ENA
we3 => rf[14][20].ENA
we3 => rf[14][19].ENA
we3 => rf[14][18].ENA
we3 => rf[14][17].ENA
we3 => rf[14][16].ENA
we3 => rf[14][15].ENA
we3 => rf[14][14].ENA
we3 => rf[14][13].ENA
we3 => rf[14][12].ENA
we3 => rf[14][11].ENA
we3 => rf[14][10].ENA
we3 => rf[14][9].ENA
we3 => rf[14][8].ENA
we3 => rf[14][7].ENA
we3 => rf[14][6].ENA
we3 => rf[14][5].ENA
we3 => rf[14][4].ENA
we3 => rf[14][3].ENA
we3 => rf[14][2].ENA
we3 => rf[14][1].ENA
we3 => rf[14][0].ENA
we3 => rf[13][31].ENA
we3 => rf[13][30].ENA
we3 => rf[13][29].ENA
we3 => rf[13][28].ENA
we3 => rf[13][27].ENA
we3 => rf[13][26].ENA
we3 => rf[13][25].ENA
we3 => rf[13][24].ENA
we3 => rf[13][23].ENA
we3 => rf[13][22].ENA
we3 => rf[13][21].ENA
we3 => rf[13][20].ENA
we3 => rf[13][19].ENA
we3 => rf[13][18].ENA
we3 => rf[13][17].ENA
we3 => rf[13][16].ENA
we3 => rf[13][15].ENA
we3 => rf[13][14].ENA
we3 => rf[13][13].ENA
we3 => rf[13][12].ENA
we3 => rf[13][11].ENA
we3 => rf[13][10].ENA
we3 => rf[13][9].ENA
we3 => rf[13][8].ENA
we3 => rf[13][7].ENA
we3 => rf[13][6].ENA
we3 => rf[13][5].ENA
we3 => rf[13][4].ENA
we3 => rf[13][3].ENA
we3 => rf[13][2].ENA
we3 => rf[13][1].ENA
we3 => rf[13][0].ENA
we3 => rf[12][31].ENA
we3 => rf[12][30].ENA
we3 => rf[12][29].ENA
we3 => rf[12][28].ENA
we3 => rf[12][27].ENA
we3 => rf[12][26].ENA
we3 => rf[12][25].ENA
we3 => rf[12][24].ENA
we3 => rf[12][23].ENA
we3 => rf[12][22].ENA
we3 => rf[12][21].ENA
we3 => rf[12][20].ENA
we3 => rf[12][19].ENA
we3 => rf[12][18].ENA
we3 => rf[12][17].ENA
we3 => rf[12][16].ENA
we3 => rf[12][15].ENA
we3 => rf[12][14].ENA
we3 => rf[12][13].ENA
we3 => rf[12][12].ENA
we3 => rf[12][11].ENA
we3 => rf[12][10].ENA
we3 => rf[12][9].ENA
we3 => rf[12][8].ENA
we3 => rf[12][7].ENA
we3 => rf[12][6].ENA
we3 => rf[12][5].ENA
we3 => rf[12][4].ENA
we3 => rf[12][3].ENA
we3 => rf[12][2].ENA
we3 => rf[12][1].ENA
we3 => rf[12][0].ENA
we3 => rf[11][31].ENA
we3 => rf[11][30].ENA
we3 => rf[11][29].ENA
we3 => rf[11][28].ENA
we3 => rf[11][27].ENA
we3 => rf[11][26].ENA
we3 => rf[11][25].ENA
we3 => rf[11][24].ENA
we3 => rf[11][23].ENA
we3 => rf[11][22].ENA
we3 => rf[11][21].ENA
we3 => rf[11][20].ENA
we3 => rf[11][19].ENA
we3 => rf[11][18].ENA
we3 => rf[11][17].ENA
we3 => rf[11][16].ENA
we3 => rf[11][15].ENA
we3 => rf[11][14].ENA
we3 => rf[11][13].ENA
we3 => rf[11][12].ENA
we3 => rf[11][11].ENA
we3 => rf[11][10].ENA
we3 => rf[11][9].ENA
we3 => rf[11][8].ENA
we3 => rf[11][7].ENA
we3 => rf[11][6].ENA
we3 => rf[11][5].ENA
we3 => rf[11][4].ENA
we3 => rf[11][3].ENA
we3 => rf[11][2].ENA
we3 => rf[11][1].ENA
we3 => rf[11][0].ENA
we3 => rf[10][31].ENA
we3 => rf[10][30].ENA
we3 => rf[10][29].ENA
we3 => rf[10][28].ENA
we3 => rf[10][27].ENA
we3 => rf[10][26].ENA
we3 => rf[10][25].ENA
we3 => rf[10][24].ENA
we3 => rf[10][23].ENA
we3 => rf[10][22].ENA
we3 => rf[10][21].ENA
we3 => rf[10][20].ENA
we3 => rf[10][19].ENA
we3 => rf[10][18].ENA
we3 => rf[10][17].ENA
we3 => rf[10][16].ENA
we3 => rf[10][15].ENA
we3 => rf[10][14].ENA
we3 => rf[10][13].ENA
we3 => rf[10][12].ENA
we3 => rf[10][11].ENA
we3 => rf[10][10].ENA
we3 => rf[10][9].ENA
we3 => rf[10][8].ENA
we3 => rf[10][7].ENA
we3 => rf[10][6].ENA
we3 => rf[10][5].ENA
we3 => rf[10][4].ENA
we3 => rf[10][3].ENA
we3 => rf[10][2].ENA
we3 => rf[10][1].ENA
we3 => rf[10][0].ENA
we3 => rf[9][31].ENA
we3 => rf[9][30].ENA
we3 => rf[9][29].ENA
we3 => rf[9][28].ENA
we3 => rf[9][27].ENA
we3 => rf[9][26].ENA
we3 => rf[9][25].ENA
we3 => rf[9][24].ENA
we3 => rf[9][23].ENA
we3 => rf[9][22].ENA
we3 => rf[9][21].ENA
we3 => rf[9][20].ENA
we3 => rf[9][19].ENA
we3 => rf[9][18].ENA
we3 => rf[9][17].ENA
we3 => rf[9][16].ENA
we3 => rf[9][15].ENA
we3 => rf[9][14].ENA
we3 => rf[9][13].ENA
we3 => rf[9][12].ENA
we3 => rf[9][11].ENA
we3 => rf[9][10].ENA
we3 => rf[9][9].ENA
we3 => rf[9][8].ENA
we3 => rf[9][7].ENA
we3 => rf[9][6].ENA
we3 => rf[9][5].ENA
we3 => rf[9][4].ENA
we3 => rf[9][3].ENA
we3 => rf[9][2].ENA
we3 => rf[9][1].ENA
we3 => rf[9][0].ENA
we3 => rf[8][31].ENA
we3 => rf[8][30].ENA
we3 => rf[8][29].ENA
we3 => rf[8][28].ENA
we3 => rf[8][27].ENA
we3 => rf[8][26].ENA
we3 => rf[8][25].ENA
we3 => rf[8][24].ENA
we3 => rf[8][23].ENA
we3 => rf[8][22].ENA
we3 => rf[8][21].ENA
we3 => rf[8][20].ENA
we3 => rf[8][19].ENA
we3 => rf[8][18].ENA
we3 => rf[8][17].ENA
we3 => rf[8][16].ENA
we3 => rf[8][15].ENA
we3 => rf[8][14].ENA
we3 => rf[8][13].ENA
we3 => rf[8][12].ENA
we3 => rf[8][11].ENA
we3 => rf[8][10].ENA
we3 => rf[8][9].ENA
we3 => rf[8][8].ENA
we3 => rf[8][7].ENA
we3 => rf[8][6].ENA
we3 => rf[8][5].ENA
we3 => rf[8][4].ENA
we3 => rf[8][3].ENA
we3 => rf[8][2].ENA
we3 => rf[8][1].ENA
we3 => rf[8][0].ENA
we3 => rf[7][31].ENA
we3 => rf[7][30].ENA
we3 => rf[7][29].ENA
we3 => rf[7][28].ENA
we3 => rf[7][27].ENA
we3 => rf[7][26].ENA
we3 => rf[7][25].ENA
we3 => rf[7][24].ENA
we3 => rf[7][23].ENA
we3 => rf[7][22].ENA
we3 => rf[7][21].ENA
we3 => rf[7][20].ENA
we3 => rf[7][19].ENA
we3 => rf[7][18].ENA
we3 => rf[7][17].ENA
we3 => rf[7][16].ENA
we3 => rf[7][15].ENA
we3 => rf[7][14].ENA
we3 => rf[7][13].ENA
we3 => rf[7][12].ENA
we3 => rf[7][11].ENA
we3 => rf[7][10].ENA
we3 => rf[7][9].ENA
we3 => rf[7][8].ENA
we3 => rf[7][7].ENA
we3 => rf[7][6].ENA
we3 => rf[7][5].ENA
we3 => rf[7][4].ENA
we3 => rf[7][3].ENA
we3 => rf[7][2].ENA
we3 => rf[7][1].ENA
we3 => rf[7][0].ENA
we3 => rf[6][31].ENA
we3 => rf[6][30].ENA
we3 => rf[6][29].ENA
we3 => rf[6][28].ENA
we3 => rf[6][27].ENA
we3 => rf[6][26].ENA
we3 => rf[6][25].ENA
we3 => rf[6][24].ENA
we3 => rf[6][23].ENA
we3 => rf[6][22].ENA
we3 => rf[6][21].ENA
we3 => rf[6][20].ENA
we3 => rf[6][19].ENA
we3 => rf[6][18].ENA
we3 => rf[6][17].ENA
we3 => rf[6][16].ENA
we3 => rf[6][15].ENA
we3 => rf[6][14].ENA
we3 => rf[6][13].ENA
we3 => rf[6][12].ENA
we3 => rf[6][11].ENA
we3 => rf[6][10].ENA
we3 => rf[6][9].ENA
we3 => rf[6][8].ENA
we3 => rf[6][7].ENA
we3 => rf[6][6].ENA
we3 => rf[6][5].ENA
we3 => rf[6][4].ENA
we3 => rf[6][3].ENA
we3 => rf[6][2].ENA
we3 => rf[6][1].ENA
we3 => rf[6][0].ENA
we3 => rf[5][31].ENA
we3 => rf[5][30].ENA
we3 => rf[5][29].ENA
we3 => rf[5][28].ENA
we3 => rf[5][27].ENA
we3 => rf[5][26].ENA
we3 => rf[5][25].ENA
we3 => rf[5][24].ENA
we3 => rf[5][23].ENA
we3 => rf[5][22].ENA
we3 => rf[5][21].ENA
we3 => rf[5][20].ENA
we3 => rf[5][19].ENA
we3 => rf[5][18].ENA
we3 => rf[5][17].ENA
we3 => rf[5][16].ENA
we3 => rf[5][15].ENA
we3 => rf[5][14].ENA
we3 => rf[5][13].ENA
we3 => rf[5][12].ENA
we3 => rf[5][11].ENA
we3 => rf[5][10].ENA
we3 => rf[5][9].ENA
we3 => rf[5][8].ENA
we3 => rf[5][7].ENA
we3 => rf[5][6].ENA
we3 => rf[5][5].ENA
we3 => rf[5][4].ENA
we3 => rf[5][3].ENA
we3 => rf[5][2].ENA
we3 => rf[5][1].ENA
we3 => rf[5][0].ENA
we3 => rf[4][31].ENA
we3 => rf[4][30].ENA
we3 => rf[4][29].ENA
we3 => rf[4][28].ENA
we3 => rf[4][27].ENA
we3 => rf[4][26].ENA
we3 => rf[4][25].ENA
we3 => rf[4][24].ENA
we3 => rf[4][23].ENA
we3 => rf[4][22].ENA
we3 => rf[4][21].ENA
we3 => rf[4][20].ENA
we3 => rf[4][19].ENA
we3 => rf[4][18].ENA
we3 => rf[4][17].ENA
we3 => rf[4][16].ENA
we3 => rf[4][15].ENA
we3 => rf[4][14].ENA
we3 => rf[4][13].ENA
we3 => rf[4][12].ENA
we3 => rf[4][11].ENA
we3 => rf[4][10].ENA
we3 => rf[4][9].ENA
we3 => rf[4][8].ENA
we3 => rf[4][7].ENA
we3 => rf[4][6].ENA
we3 => rf[4][5].ENA
we3 => rf[4][4].ENA
we3 => rf[4][3].ENA
we3 => rf[4][2].ENA
we3 => rf[4][1].ENA
we3 => rf[4][0].ENA
we3 => rf[3][31].ENA
we3 => rf[3][30].ENA
we3 => rf[3][29].ENA
we3 => rf[3][28].ENA
we3 => rf[3][27].ENA
we3 => rf[3][26].ENA
we3 => rf[3][25].ENA
we3 => rf[3][24].ENA
we3 => rf[3][23].ENA
we3 => rf[3][22].ENA
we3 => rf[3][21].ENA
we3 => rf[3][20].ENA
we3 => rf[3][19].ENA
we3 => rf[3][18].ENA
we3 => rf[3][17].ENA
we3 => rf[3][16].ENA
we3 => rf[3][15].ENA
we3 => rf[3][14].ENA
we3 => rf[3][13].ENA
we3 => rf[3][12].ENA
we3 => rf[3][11].ENA
we3 => rf[3][10].ENA
we3 => rf[3][9].ENA
we3 => rf[3][8].ENA
we3 => rf[3][7].ENA
we3 => rf[3][6].ENA
we3 => rf[3][5].ENA
we3 => rf[3][4].ENA
we3 => rf[3][3].ENA
we3 => rf[3][2].ENA
we3 => rf[3][1].ENA
we3 => rf[3][0].ENA
we3 => rf[2][31].ENA
we3 => rf[2][30].ENA
we3 => rf[2][29].ENA
we3 => rf[2][28].ENA
we3 => rf[2][27].ENA
we3 => rf[2][26].ENA
we3 => rf[2][25].ENA
we3 => rf[2][24].ENA
we3 => rf[2][23].ENA
we3 => rf[2][22].ENA
we3 => rf[2][21].ENA
we3 => rf[2][20].ENA
we3 => rf[2][19].ENA
we3 => rf[2][18].ENA
we3 => rf[2][17].ENA
we3 => rf[2][16].ENA
we3 => rf[2][15].ENA
we3 => rf[2][14].ENA
we3 => rf[2][13].ENA
we3 => rf[2][12].ENA
we3 => rf[2][11].ENA
we3 => rf[2][10].ENA
we3 => rf[2][9].ENA
we3 => rf[2][8].ENA
we3 => rf[2][7].ENA
we3 => rf[2][6].ENA
we3 => rf[2][5].ENA
we3 => rf[2][4].ENA
we3 => rf[2][3].ENA
we3 => rf[2][2].ENA
we3 => rf[2][1].ENA
we3 => rf[2][0].ENA
we3 => rf[1][31].ENA
we3 => rf[1][30].ENA
we3 => rf[1][29].ENA
we3 => rf[1][28].ENA
we3 => rf[1][27].ENA
we3 => rf[1][26].ENA
we3 => rf[1][25].ENA
we3 => rf[1][24].ENA
we3 => rf[1][23].ENA
we3 => rf[1][22].ENA
we3 => rf[1][21].ENA
we3 => rf[1][20].ENA
we3 => rf[1][19].ENA
we3 => rf[1][18].ENA
we3 => rf[1][17].ENA
we3 => rf[1][16].ENA
we3 => rf[1][15].ENA
we3 => rf[1][14].ENA
we3 => rf[1][13].ENA
we3 => rf[1][12].ENA
we3 => rf[1][11].ENA
we3 => rf[1][10].ENA
we3 => rf[1][9].ENA
we3 => rf[1][8].ENA
we3 => rf[1][7].ENA
we3 => rf[1][6].ENA
we3 => rf[1][5].ENA
we3 => rf[1][4].ENA
we3 => rf[1][3].ENA
we3 => rf[1][2].ENA
we3 => rf[1][1].ENA
we3 => rf[1][0].ENA
we3 => rf[0][31].ENA
we3 => rf[0][30].ENA
we3 => rf[0][29].ENA
we3 => rf[0][28].ENA
we3 => rf[0][27].ENA
we3 => rf[0][26].ENA
we3 => rf[0][25].ENA
we3 => rf[0][24].ENA
we3 => rf[0][23].ENA
we3 => rf[0][22].ENA
we3 => rf[0][21].ENA
we3 => rf[0][20].ENA
we3 => rf[0][19].ENA
we3 => rf[0][18].ENA
we3 => rf[0][17].ENA
we3 => rf[0][16].ENA
we3 => rf[0][15].ENA
we3 => rf[0][14].ENA
we3 => rf[0][13].ENA
we3 => rf[0][12].ENA
we3 => rf[0][11].ENA
we3 => rf[0][10].ENA
we3 => rf[0][9].ENA
we3 => rf[0][8].ENA
we3 => rf[0][7].ENA
we3 => rf[0][6].ENA
we3 => rf[0][5].ENA
we3 => rf[0][4].ENA
we3 => rf[0][3].ENA
we3 => rf[0][2].ENA
we3 => rf[0][1].ENA
we3 => rf[0][0].ENA
ra1[0] => Mux0.IN4
ra1[0] => Mux1.IN4
ra1[0] => Mux2.IN4
ra1[0] => Mux3.IN4
ra1[0] => Mux4.IN4
ra1[0] => Mux5.IN4
ra1[0] => Mux6.IN4
ra1[0] => Mux7.IN4
ra1[0] => Mux8.IN4
ra1[0] => Mux9.IN4
ra1[0] => Mux10.IN4
ra1[0] => Mux11.IN4
ra1[0] => Mux12.IN4
ra1[0] => Mux13.IN4
ra1[0] => Mux14.IN4
ra1[0] => Mux15.IN4
ra1[0] => Mux16.IN4
ra1[0] => Mux17.IN4
ra1[0] => Mux18.IN4
ra1[0] => Mux19.IN4
ra1[0] => Mux20.IN4
ra1[0] => Mux21.IN4
ra1[0] => Mux22.IN4
ra1[0] => Mux23.IN4
ra1[0] => Mux24.IN4
ra1[0] => Mux25.IN4
ra1[0] => Mux26.IN4
ra1[0] => Mux27.IN4
ra1[0] => Mux28.IN4
ra1[0] => Mux29.IN4
ra1[0] => Mux30.IN4
ra1[0] => Mux31.IN4
ra1[0] => Equal0.IN3
ra1[1] => Mux0.IN3
ra1[1] => Mux1.IN3
ra1[1] => Mux2.IN3
ra1[1] => Mux3.IN3
ra1[1] => Mux4.IN3
ra1[1] => Mux5.IN3
ra1[1] => Mux6.IN3
ra1[1] => Mux7.IN3
ra1[1] => Mux8.IN3
ra1[1] => Mux9.IN3
ra1[1] => Mux10.IN3
ra1[1] => Mux11.IN3
ra1[1] => Mux12.IN3
ra1[1] => Mux13.IN3
ra1[1] => Mux14.IN3
ra1[1] => Mux15.IN3
ra1[1] => Mux16.IN3
ra1[1] => Mux17.IN3
ra1[1] => Mux18.IN3
ra1[1] => Mux19.IN3
ra1[1] => Mux20.IN3
ra1[1] => Mux21.IN3
ra1[1] => Mux22.IN3
ra1[1] => Mux23.IN3
ra1[1] => Mux24.IN3
ra1[1] => Mux25.IN3
ra1[1] => Mux26.IN3
ra1[1] => Mux27.IN3
ra1[1] => Mux28.IN3
ra1[1] => Mux29.IN3
ra1[1] => Mux30.IN3
ra1[1] => Mux31.IN3
ra1[1] => Equal0.IN2
ra1[2] => Mux0.IN2
ra1[2] => Mux1.IN2
ra1[2] => Mux2.IN2
ra1[2] => Mux3.IN2
ra1[2] => Mux4.IN2
ra1[2] => Mux5.IN2
ra1[2] => Mux6.IN2
ra1[2] => Mux7.IN2
ra1[2] => Mux8.IN2
ra1[2] => Mux9.IN2
ra1[2] => Mux10.IN2
ra1[2] => Mux11.IN2
ra1[2] => Mux12.IN2
ra1[2] => Mux13.IN2
ra1[2] => Mux14.IN2
ra1[2] => Mux15.IN2
ra1[2] => Mux16.IN2
ra1[2] => Mux17.IN2
ra1[2] => Mux18.IN2
ra1[2] => Mux19.IN2
ra1[2] => Mux20.IN2
ra1[2] => Mux21.IN2
ra1[2] => Mux22.IN2
ra1[2] => Mux23.IN2
ra1[2] => Mux24.IN2
ra1[2] => Mux25.IN2
ra1[2] => Mux26.IN2
ra1[2] => Mux27.IN2
ra1[2] => Mux28.IN2
ra1[2] => Mux29.IN2
ra1[2] => Mux30.IN2
ra1[2] => Mux31.IN2
ra1[2] => Equal0.IN1
ra1[3] => Mux0.IN1
ra1[3] => Mux1.IN1
ra1[3] => Mux2.IN1
ra1[3] => Mux3.IN1
ra1[3] => Mux4.IN1
ra1[3] => Mux5.IN1
ra1[3] => Mux6.IN1
ra1[3] => Mux7.IN1
ra1[3] => Mux8.IN1
ra1[3] => Mux9.IN1
ra1[3] => Mux10.IN1
ra1[3] => Mux11.IN1
ra1[3] => Mux12.IN1
ra1[3] => Mux13.IN1
ra1[3] => Mux14.IN1
ra1[3] => Mux15.IN1
ra1[3] => Mux16.IN1
ra1[3] => Mux17.IN1
ra1[3] => Mux18.IN1
ra1[3] => Mux19.IN1
ra1[3] => Mux20.IN1
ra1[3] => Mux21.IN1
ra1[3] => Mux22.IN1
ra1[3] => Mux23.IN1
ra1[3] => Mux24.IN1
ra1[3] => Mux25.IN1
ra1[3] => Mux26.IN1
ra1[3] => Mux27.IN1
ra1[3] => Mux28.IN1
ra1[3] => Mux29.IN1
ra1[3] => Mux30.IN1
ra1[3] => Mux31.IN1
ra1[3] => Equal0.IN0
ra2[0] => Mux32.IN4
ra2[0] => Mux33.IN4
ra2[0] => Mux34.IN4
ra2[0] => Mux35.IN4
ra2[0] => Mux36.IN4
ra2[0] => Mux37.IN4
ra2[0] => Mux38.IN4
ra2[0] => Mux39.IN4
ra2[0] => Mux40.IN4
ra2[0] => Mux41.IN4
ra2[0] => Mux42.IN4
ra2[0] => Mux43.IN4
ra2[0] => Mux44.IN4
ra2[0] => Mux45.IN4
ra2[0] => Mux46.IN4
ra2[0] => Mux47.IN4
ra2[0] => Mux48.IN4
ra2[0] => Mux49.IN4
ra2[0] => Mux50.IN4
ra2[0] => Mux51.IN4
ra2[0] => Mux52.IN4
ra2[0] => Mux53.IN4
ra2[0] => Mux54.IN4
ra2[0] => Mux55.IN4
ra2[0] => Mux56.IN4
ra2[0] => Mux57.IN4
ra2[0] => Mux58.IN4
ra2[0] => Mux59.IN4
ra2[0] => Mux60.IN4
ra2[0] => Mux61.IN4
ra2[0] => Mux62.IN4
ra2[0] => Mux63.IN4
ra2[0] => Equal1.IN3
ra2[1] => Mux32.IN3
ra2[1] => Mux33.IN3
ra2[1] => Mux34.IN3
ra2[1] => Mux35.IN3
ra2[1] => Mux36.IN3
ra2[1] => Mux37.IN3
ra2[1] => Mux38.IN3
ra2[1] => Mux39.IN3
ra2[1] => Mux40.IN3
ra2[1] => Mux41.IN3
ra2[1] => Mux42.IN3
ra2[1] => Mux43.IN3
ra2[1] => Mux44.IN3
ra2[1] => Mux45.IN3
ra2[1] => Mux46.IN3
ra2[1] => Mux47.IN3
ra2[1] => Mux48.IN3
ra2[1] => Mux49.IN3
ra2[1] => Mux50.IN3
ra2[1] => Mux51.IN3
ra2[1] => Mux52.IN3
ra2[1] => Mux53.IN3
ra2[1] => Mux54.IN3
ra2[1] => Mux55.IN3
ra2[1] => Mux56.IN3
ra2[1] => Mux57.IN3
ra2[1] => Mux58.IN3
ra2[1] => Mux59.IN3
ra2[1] => Mux60.IN3
ra2[1] => Mux61.IN3
ra2[1] => Mux62.IN3
ra2[1] => Mux63.IN3
ra2[1] => Equal1.IN2
ra2[2] => Mux32.IN2
ra2[2] => Mux33.IN2
ra2[2] => Mux34.IN2
ra2[2] => Mux35.IN2
ra2[2] => Mux36.IN2
ra2[2] => Mux37.IN2
ra2[2] => Mux38.IN2
ra2[2] => Mux39.IN2
ra2[2] => Mux40.IN2
ra2[2] => Mux41.IN2
ra2[2] => Mux42.IN2
ra2[2] => Mux43.IN2
ra2[2] => Mux44.IN2
ra2[2] => Mux45.IN2
ra2[2] => Mux46.IN2
ra2[2] => Mux47.IN2
ra2[2] => Mux48.IN2
ra2[2] => Mux49.IN2
ra2[2] => Mux50.IN2
ra2[2] => Mux51.IN2
ra2[2] => Mux52.IN2
ra2[2] => Mux53.IN2
ra2[2] => Mux54.IN2
ra2[2] => Mux55.IN2
ra2[2] => Mux56.IN2
ra2[2] => Mux57.IN2
ra2[2] => Mux58.IN2
ra2[2] => Mux59.IN2
ra2[2] => Mux60.IN2
ra2[2] => Mux61.IN2
ra2[2] => Mux62.IN2
ra2[2] => Mux63.IN2
ra2[2] => Equal1.IN1
ra2[3] => Mux32.IN1
ra2[3] => Mux33.IN1
ra2[3] => Mux34.IN1
ra2[3] => Mux35.IN1
ra2[3] => Mux36.IN1
ra2[3] => Mux37.IN1
ra2[3] => Mux38.IN1
ra2[3] => Mux39.IN1
ra2[3] => Mux40.IN1
ra2[3] => Mux41.IN1
ra2[3] => Mux42.IN1
ra2[3] => Mux43.IN1
ra2[3] => Mux44.IN1
ra2[3] => Mux45.IN1
ra2[3] => Mux46.IN1
ra2[3] => Mux47.IN1
ra2[3] => Mux48.IN1
ra2[3] => Mux49.IN1
ra2[3] => Mux50.IN1
ra2[3] => Mux51.IN1
ra2[3] => Mux52.IN1
ra2[3] => Mux53.IN1
ra2[3] => Mux54.IN1
ra2[3] => Mux55.IN1
ra2[3] => Mux56.IN1
ra2[3] => Mux57.IN1
ra2[3] => Mux58.IN1
ra2[3] => Mux59.IN1
ra2[3] => Mux60.IN1
ra2[3] => Mux61.IN1
ra2[3] => Mux62.IN1
ra2[3] => Mux63.IN1
ra2[3] => Equal1.IN0
wa3[0] => Decoder0.IN3
wa3[1] => Decoder0.IN2
wa3[2] => Decoder0.IN1
wa3[3] => Decoder0.IN0
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
r15[0] => rd1.DATAB
r15[0] => rd2.DATAB
r15[1] => rd1.DATAB
r15[1] => rd2.DATAB
r15[2] => rd1.DATAB
r15[2] => rd2.DATAB
r15[3] => rd1.DATAB
r15[3] => rd2.DATAB
r15[4] => rd1.DATAB
r15[4] => rd2.DATAB
r15[5] => rd1.DATAB
r15[5] => rd2.DATAB
r15[6] => rd1.DATAB
r15[6] => rd2.DATAB
r15[7] => rd1.DATAB
r15[7] => rd2.DATAB
r15[8] => rd1.DATAB
r15[8] => rd2.DATAB
r15[9] => rd1.DATAB
r15[9] => rd2.DATAB
r15[10] => rd1.DATAB
r15[10] => rd2.DATAB
r15[11] => rd1.DATAB
r15[11] => rd2.DATAB
r15[12] => rd1.DATAB
r15[12] => rd2.DATAB
r15[13] => rd1.DATAB
r15[13] => rd2.DATAB
r15[14] => rd1.DATAB
r15[14] => rd2.DATAB
r15[15] => rd1.DATAB
r15[15] => rd2.DATAB
r15[16] => rd1.DATAB
r15[16] => rd2.DATAB
r15[17] => rd1.DATAB
r15[17] => rd2.DATAB
r15[18] => rd1.DATAB
r15[18] => rd2.DATAB
r15[19] => rd1.DATAB
r15[19] => rd2.DATAB
r15[20] => rd1.DATAB
r15[20] => rd2.DATAB
r15[21] => rd1.DATAB
r15[21] => rd2.DATAB
r15[22] => rd1.DATAB
r15[22] => rd2.DATAB
r15[23] => rd1.DATAB
r15[23] => rd2.DATAB
r15[24] => rd1.DATAB
r15[24] => rd2.DATAB
r15[25] => rd1.DATAB
r15[25] => rd2.DATAB
r15[26] => rd1.DATAB
r15[26] => rd2.DATAB
r15[27] => rd1.DATAB
r15[27] => rd2.DATAB
r15[28] => rd1.DATAB
r15[28] => rd2.DATAB
r15[29] => rd1.DATAB
r15[29] => rd2.DATAB
r15[30] => rd1.DATAB
r15[30] => rd2.DATAB
r15[31] => rd1.DATAB
r15[31] => rd2.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|mux2:resmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|extend:ext
Instr[0] => ExtImm.DATAB
Instr[0] => ExtImm.DATAA
Instr[1] => ExtImm.DATAB
Instr[1] => ExtImm.DATAA
Instr[2] => ExtImm.DATAB
Instr[2] => ExtImm.DATAA
Instr[3] => ExtImm.DATAB
Instr[3] => ExtImm.DATAA
Instr[4] => ExtImm.DATAB
Instr[4] => ExtImm.DATAA
Instr[5] => ExtImm.DATAB
Instr[5] => ExtImm.DATAA
Instr[6] => Mux3.IN3
Instr[6] => ExtImm.DATAA
Instr[7] => Mux2.IN3
Instr[7] => ExtImm.DATAA
Instr[8] => Mux1.IN3
Instr[8] => Mux3.IN2
Instr[9] => Mux0.IN3
Instr[9] => Mux2.IN2
Instr[10] => ExtImm.DATAB
Instr[10] => Mux1.IN2
Instr[11] => ExtImm.DATAB
Instr[11] => Mux0.IN2
Instr[12] => ExtImm.DATAB
Instr[13] => ExtImm.DATAB
Instr[14] => ExtImm.DATAB
Instr[15] => ExtImm.DATAB
Instr[16] => ExtImm.DATAB
Instr[17] => ExtImm.DATAB
Instr[18] => ExtImm.DATAB
Instr[19] => ExtImm.DATAB
Instr[20] => ExtImm.DATAB
Instr[21] => ExtImm.DATAB
Instr[22] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|mux2:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|arm:arm|datapath:dp|ALU:alu
a[0] => Add0.IN32
a[0] => Add1.IN64
a[1] => Add0.IN31
a[1] => Add1.IN63
a[2] => Add0.IN30
a[2] => Add1.IN62
a[3] => Add0.IN29
a[3] => Add1.IN61
a[4] => Add0.IN28
a[4] => Add1.IN60
a[5] => Add0.IN27
a[5] => Add1.IN59
a[6] => Add0.IN26
a[6] => Add1.IN58
a[7] => Add0.IN25
a[7] => Add1.IN57
a[8] => Add0.IN24
a[8] => Add1.IN56
a[9] => Add0.IN23
a[9] => Add1.IN55
a[10] => Add0.IN22
a[10] => Add1.IN54
a[11] => Add0.IN21
a[11] => Add1.IN53
a[12] => Add0.IN20
a[12] => Add1.IN52
a[13] => Add0.IN19
a[13] => Add1.IN51
a[14] => Add0.IN18
a[14] => Add1.IN50
a[15] => Add0.IN17
a[15] => Add1.IN49
a[16] => Add0.IN16
a[16] => Add1.IN48
a[17] => Add0.IN15
a[17] => Add1.IN47
a[18] => Add0.IN14
a[18] => Add1.IN46
a[19] => Add0.IN13
a[19] => Add1.IN45
a[20] => Add0.IN12
a[20] => Add1.IN44
a[21] => Add0.IN11
a[21] => Add1.IN43
a[22] => Add0.IN10
a[22] => Add1.IN42
a[23] => Add0.IN9
a[23] => Add1.IN41
a[24] => Add0.IN8
a[24] => Add1.IN40
a[25] => Add0.IN7
a[25] => Add1.IN39
a[26] => Add0.IN6
a[26] => Add1.IN38
a[27] => Add0.IN5
a[27] => Add1.IN37
a[28] => Add0.IN4
a[28] => Add1.IN36
a[29] => Add0.IN3
a[29] => Add1.IN35
a[30] => Add0.IN2
a[30] => Add1.IN34
a[31] => Add0.IN1
a[31] => Add1.IN33
a[31] => ALUFlags.IN0
a[31] => ALUFlags.IN1
b[0] => Add0.IN64
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => ALUFlags.IN1
b[31] => Add1.IN1
control[0] => Equal0.IN1
control[0] => Equal1.IN0
control[1] => ALUFlags.IN1
control[1] => Equal0.IN0
control[1] => Equal1.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUFlags.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[3] <= result.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|imem:imem
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.RADDR
a[3] => RAM.RADDR1
a[4] => RAM.RADDR2
a[5] => RAM.RADDR3
a[6] => RAM.RADDR4
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|testbench|top:dut|decoSTR:decoSTR
address[0] => LessThan0.IN64
address[0] => LessThan1.IN64
address[0] => LessThan2.IN64
address[0] => LessThan3.IN64
address[1] => LessThan0.IN63
address[1] => LessThan1.IN63
address[1] => LessThan2.IN63
address[1] => LessThan3.IN63
address[2] => LessThan0.IN62
address[2] => LessThan1.IN62
address[2] => LessThan2.IN62
address[2] => LessThan3.IN62
address[3] => LessThan0.IN61
address[3] => LessThan1.IN61
address[3] => LessThan2.IN61
address[3] => LessThan3.IN61
address[4] => LessThan0.IN60
address[4] => LessThan1.IN60
address[4] => LessThan2.IN60
address[4] => LessThan3.IN60
address[5] => LessThan0.IN59
address[5] => LessThan1.IN59
address[5] => LessThan2.IN59
address[5] => LessThan3.IN59
address[6] => LessThan0.IN58
address[6] => LessThan1.IN58
address[6] => LessThan2.IN58
address[6] => LessThan3.IN58
address[7] => LessThan0.IN57
address[7] => LessThan1.IN57
address[7] => LessThan2.IN57
address[7] => LessThan3.IN57
address[8] => LessThan0.IN56
address[8] => LessThan1.IN56
address[8] => LessThan2.IN56
address[8] => LessThan3.IN56
address[9] => LessThan0.IN55
address[9] => LessThan1.IN55
address[9] => LessThan2.IN55
address[9] => LessThan3.IN55
address[10] => LessThan0.IN54
address[10] => LessThan1.IN54
address[10] => LessThan2.IN54
address[10] => LessThan3.IN54
address[11] => LessThan0.IN53
address[11] => LessThan1.IN53
address[11] => LessThan2.IN53
address[11] => LessThan3.IN53
address[12] => LessThan0.IN52
address[12] => LessThan1.IN52
address[12] => LessThan2.IN52
address[12] => LessThan3.IN52
address[13] => LessThan0.IN51
address[13] => LessThan1.IN51
address[13] => LessThan2.IN51
address[13] => LessThan3.IN51
address[14] => LessThan0.IN50
address[14] => LessThan1.IN50
address[14] => LessThan2.IN50
address[14] => LessThan3.IN50
address[15] => LessThan0.IN49
address[15] => LessThan1.IN49
address[15] => LessThan2.IN49
address[15] => LessThan3.IN49
address[16] => LessThan0.IN48
address[16] => LessThan1.IN48
address[16] => LessThan2.IN48
address[16] => LessThan3.IN48
address[17] => LessThan0.IN47
address[17] => LessThan1.IN47
address[17] => LessThan2.IN47
address[17] => LessThan3.IN47
address[18] => LessThan0.IN46
address[18] => LessThan1.IN46
address[18] => LessThan2.IN46
address[18] => LessThan3.IN46
address[19] => LessThan0.IN45
address[19] => LessThan1.IN45
address[19] => LessThan2.IN45
address[19] => LessThan3.IN45
address[20] => LessThan0.IN44
address[20] => LessThan1.IN44
address[20] => LessThan2.IN44
address[20] => LessThan3.IN44
address[21] => LessThan0.IN43
address[21] => LessThan1.IN43
address[21] => LessThan2.IN43
address[21] => LessThan3.IN43
address[22] => LessThan0.IN42
address[22] => LessThan1.IN42
address[22] => LessThan2.IN42
address[22] => LessThan3.IN42
address[23] => LessThan0.IN41
address[23] => LessThan1.IN41
address[23] => LessThan2.IN41
address[23] => LessThan3.IN41
address[24] => LessThan0.IN40
address[24] => LessThan1.IN40
address[24] => LessThan2.IN40
address[24] => LessThan3.IN40
address[25] => LessThan0.IN39
address[25] => LessThan1.IN39
address[25] => LessThan2.IN39
address[25] => LessThan3.IN39
address[26] => LessThan0.IN38
address[26] => LessThan1.IN38
address[26] => LessThan2.IN38
address[26] => LessThan3.IN38
address[27] => LessThan0.IN37
address[27] => LessThan1.IN37
address[27] => LessThan2.IN37
address[27] => LessThan3.IN37
address[28] => LessThan0.IN36
address[28] => LessThan1.IN36
address[28] => LessThan2.IN36
address[28] => LessThan3.IN36
address[29] => LessThan0.IN35
address[29] => LessThan1.IN35
address[29] => LessThan2.IN35
address[29] => LessThan3.IN35
address[30] => LessThan0.IN34
address[30] => LessThan1.IN34
address[30] => LessThan2.IN34
address[30] => LessThan3.IN34
address[31] => LessThan0.IN33
address[31] => LessThan1.IN33
address[31] => LessThan2.IN33
address[31] => LessThan3.IN33
writePlayer <= writePlayer.DB_MAX_OUTPUT_PORT_TYPE
writeEnemy1 <= writeEnemy1.DB_MAX_OUTPUT_PORT_TYPE
writeEnemy2 <= writeEnemy2.DB_MAX_OUTPUT_PORT_TYPE
writeMemory <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|decoLDR:decoLDR
address[0] => LessThan0.IN64
address[1] => LessThan0.IN63
address[2] => LessThan0.IN62
address[3] => LessThan0.IN61
address[4] => LessThan0.IN60
address[5] => LessThan0.IN59
address[6] => LessThan0.IN58
address[7] => LessThan0.IN57
address[8] => LessThan0.IN56
address[9] => LessThan0.IN55
address[10] => LessThan0.IN54
address[11] => LessThan0.IN53
address[12] => LessThan0.IN52
address[13] => LessThan0.IN51
address[14] => LessThan0.IN50
address[15] => LessThan0.IN49
address[16] => LessThan0.IN48
address[17] => LessThan0.IN47
address[18] => LessThan0.IN46
address[19] => LessThan0.IN45
address[20] => LessThan0.IN44
address[21] => LessThan0.IN43
address[22] => LessThan0.IN42
address[23] => LessThan0.IN41
address[24] => LessThan0.IN40
address[25] => LessThan0.IN39
address[26] => LessThan0.IN38
address[27] => LessThan0.IN37
address[28] => LessThan0.IN36
address[29] => LessThan0.IN35
address[30] => LessThan0.IN34
address[31] => LessThan0.IN33
selection <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|mux2:mux2
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|flopenr:regPlayer
clk => dataOutput[0]~reg0.CLK
clk => dataOutput[1]~reg0.CLK
clk => dataOutput[2]~reg0.CLK
clk => dataOutput[3]~reg0.CLK
clk => dataOutput[4]~reg0.CLK
clk => dataOutput[5]~reg0.CLK
clk => dataOutput[6]~reg0.CLK
clk => dataOutput[7]~reg0.CLK
clk => dataOutput[8]~reg0.CLK
clk => dataOutput[9]~reg0.CLK
clk => dataOutput[10]~reg0.CLK
clk => dataOutput[11]~reg0.CLK
clk => dataOutput[12]~reg0.CLK
clk => dataOutput[13]~reg0.CLK
clk => dataOutput[14]~reg0.CLK
clk => dataOutput[15]~reg0.CLK
clk => dataOutput[16]~reg0.CLK
clk => dataOutput[17]~reg0.CLK
clk => dataOutput[18]~reg0.CLK
clk => dataOutput[19]~reg0.CLK
clk => dataOutput[20]~reg0.CLK
clk => dataOutput[21]~reg0.CLK
clk => dataOutput[22]~reg0.CLK
clk => dataOutput[23]~reg0.CLK
clk => dataOutput[24]~reg0.CLK
clk => dataOutput[25]~reg0.CLK
clk => dataOutput[26]~reg0.CLK
clk => dataOutput[27]~reg0.CLK
clk => dataOutput[28]~reg0.CLK
clk => dataOutput[29]~reg0.CLK
clk => dataOutput[30]~reg0.CLK
clk => dataOutput[31]~reg0.CLK
reset => dataOutput[0]~reg0.ACLR
reset => dataOutput[1]~reg0.ACLR
reset => dataOutput[2]~reg0.ACLR
reset => dataOutput[3]~reg0.ACLR
reset => dataOutput[4]~reg0.ACLR
reset => dataOutput[5]~reg0.ACLR
reset => dataOutput[6]~reg0.ACLR
reset => dataOutput[7]~reg0.ACLR
reset => dataOutput[8]~reg0.ACLR
reset => dataOutput[9]~reg0.ACLR
reset => dataOutput[10]~reg0.ACLR
reset => dataOutput[11]~reg0.ACLR
reset => dataOutput[12]~reg0.ACLR
reset => dataOutput[13]~reg0.ACLR
reset => dataOutput[14]~reg0.ACLR
reset => dataOutput[15]~reg0.ACLR
reset => dataOutput[16]~reg0.ACLR
reset => dataOutput[17]~reg0.ACLR
reset => dataOutput[18]~reg0.ACLR
reset => dataOutput[19]~reg0.ACLR
reset => dataOutput[20]~reg0.ACLR
reset => dataOutput[21]~reg0.ACLR
reset => dataOutput[22]~reg0.ACLR
reset => dataOutput[23]~reg0.ACLR
reset => dataOutput[24]~reg0.ACLR
reset => dataOutput[25]~reg0.ACLR
reset => dataOutput[26]~reg0.ACLR
reset => dataOutput[27]~reg0.ACLR
reset => dataOutput[28]~reg0.ACLR
reset => dataOutput[29]~reg0.ACLR
reset => dataOutput[30]~reg0.ACLR
reset => dataOutput[31]~reg0.ACLR
eneable => dataOutput[31]~reg0.ENA
eneable => dataOutput[30]~reg0.ENA
eneable => dataOutput[29]~reg0.ENA
eneable => dataOutput[28]~reg0.ENA
eneable => dataOutput[27]~reg0.ENA
eneable => dataOutput[26]~reg0.ENA
eneable => dataOutput[25]~reg0.ENA
eneable => dataOutput[24]~reg0.ENA
eneable => dataOutput[23]~reg0.ENA
eneable => dataOutput[22]~reg0.ENA
eneable => dataOutput[21]~reg0.ENA
eneable => dataOutput[20]~reg0.ENA
eneable => dataOutput[19]~reg0.ENA
eneable => dataOutput[18]~reg0.ENA
eneable => dataOutput[17]~reg0.ENA
eneable => dataOutput[16]~reg0.ENA
eneable => dataOutput[15]~reg0.ENA
eneable => dataOutput[14]~reg0.ENA
eneable => dataOutput[13]~reg0.ENA
eneable => dataOutput[12]~reg0.ENA
eneable => dataOutput[11]~reg0.ENA
eneable => dataOutput[10]~reg0.ENA
eneable => dataOutput[9]~reg0.ENA
eneable => dataOutput[8]~reg0.ENA
eneable => dataOutput[7]~reg0.ENA
eneable => dataOutput[6]~reg0.ENA
eneable => dataOutput[5]~reg0.ENA
eneable => dataOutput[4]~reg0.ENA
eneable => dataOutput[3]~reg0.ENA
eneable => dataOutput[2]~reg0.ENA
eneable => dataOutput[1]~reg0.ENA
eneable => dataOutput[0]~reg0.ENA
dataInput[0] => dataOutput[0]~reg0.DATAIN
dataInput[1] => dataOutput[1]~reg0.DATAIN
dataInput[2] => dataOutput[2]~reg0.DATAIN
dataInput[3] => dataOutput[3]~reg0.DATAIN
dataInput[4] => dataOutput[4]~reg0.DATAIN
dataInput[5] => dataOutput[5]~reg0.DATAIN
dataInput[6] => dataOutput[6]~reg0.DATAIN
dataInput[7] => dataOutput[7]~reg0.DATAIN
dataInput[8] => dataOutput[8]~reg0.DATAIN
dataInput[9] => dataOutput[9]~reg0.DATAIN
dataInput[10] => dataOutput[10]~reg0.DATAIN
dataInput[11] => dataOutput[11]~reg0.DATAIN
dataInput[12] => dataOutput[12]~reg0.DATAIN
dataInput[13] => dataOutput[13]~reg0.DATAIN
dataInput[14] => dataOutput[14]~reg0.DATAIN
dataInput[15] => dataOutput[15]~reg0.DATAIN
dataInput[16] => dataOutput[16]~reg0.DATAIN
dataInput[17] => dataOutput[17]~reg0.DATAIN
dataInput[18] => dataOutput[18]~reg0.DATAIN
dataInput[19] => dataOutput[19]~reg0.DATAIN
dataInput[20] => dataOutput[20]~reg0.DATAIN
dataInput[21] => dataOutput[21]~reg0.DATAIN
dataInput[22] => dataOutput[22]~reg0.DATAIN
dataInput[23] => dataOutput[23]~reg0.DATAIN
dataInput[24] => dataOutput[24]~reg0.DATAIN
dataInput[25] => dataOutput[25]~reg0.DATAIN
dataInput[26] => dataOutput[26]~reg0.DATAIN
dataInput[27] => dataOutput[27]~reg0.DATAIN
dataInput[28] => dataOutput[28]~reg0.DATAIN
dataInput[29] => dataOutput[29]~reg0.DATAIN
dataInput[30] => dataOutput[30]~reg0.DATAIN
dataInput[31] => dataOutput[31]~reg0.DATAIN
dataOutput[0] <= dataOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= dataOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[2] <= dataOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[3] <= dataOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[4] <= dataOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[5] <= dataOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[6] <= dataOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[7] <= dataOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[8] <= dataOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[9] <= dataOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[10] <= dataOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[11] <= dataOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[12] <= dataOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[13] <= dataOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[14] <= dataOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[15] <= dataOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[16] <= dataOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[17] <= dataOutput[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[18] <= dataOutput[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[19] <= dataOutput[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[20] <= dataOutput[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[21] <= dataOutput[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[22] <= dataOutput[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[23] <= dataOutput[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[24] <= dataOutput[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[25] <= dataOutput[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[26] <= dataOutput[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[27] <= dataOutput[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[28] <= dataOutput[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[29] <= dataOutput[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[30] <= dataOutput[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[31] <= dataOutput[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|flopenr:regEnemy1
clk => dataOutput[0]~reg0.CLK
clk => dataOutput[1]~reg0.CLK
clk => dataOutput[2]~reg0.CLK
clk => dataOutput[3]~reg0.CLK
clk => dataOutput[4]~reg0.CLK
clk => dataOutput[5]~reg0.CLK
clk => dataOutput[6]~reg0.CLK
clk => dataOutput[7]~reg0.CLK
clk => dataOutput[8]~reg0.CLK
clk => dataOutput[9]~reg0.CLK
clk => dataOutput[10]~reg0.CLK
clk => dataOutput[11]~reg0.CLK
clk => dataOutput[12]~reg0.CLK
clk => dataOutput[13]~reg0.CLK
clk => dataOutput[14]~reg0.CLK
clk => dataOutput[15]~reg0.CLK
clk => dataOutput[16]~reg0.CLK
clk => dataOutput[17]~reg0.CLK
clk => dataOutput[18]~reg0.CLK
clk => dataOutput[19]~reg0.CLK
clk => dataOutput[20]~reg0.CLK
clk => dataOutput[21]~reg0.CLK
clk => dataOutput[22]~reg0.CLK
clk => dataOutput[23]~reg0.CLK
clk => dataOutput[24]~reg0.CLK
clk => dataOutput[25]~reg0.CLK
clk => dataOutput[26]~reg0.CLK
clk => dataOutput[27]~reg0.CLK
clk => dataOutput[28]~reg0.CLK
clk => dataOutput[29]~reg0.CLK
clk => dataOutput[30]~reg0.CLK
clk => dataOutput[31]~reg0.CLK
reset => dataOutput[0]~reg0.ACLR
reset => dataOutput[1]~reg0.ACLR
reset => dataOutput[2]~reg0.ACLR
reset => dataOutput[3]~reg0.ACLR
reset => dataOutput[4]~reg0.ACLR
reset => dataOutput[5]~reg0.ACLR
reset => dataOutput[6]~reg0.ACLR
reset => dataOutput[7]~reg0.ACLR
reset => dataOutput[8]~reg0.ACLR
reset => dataOutput[9]~reg0.ACLR
reset => dataOutput[10]~reg0.ACLR
reset => dataOutput[11]~reg0.ACLR
reset => dataOutput[12]~reg0.ACLR
reset => dataOutput[13]~reg0.ACLR
reset => dataOutput[14]~reg0.ACLR
reset => dataOutput[15]~reg0.ACLR
reset => dataOutput[16]~reg0.ACLR
reset => dataOutput[17]~reg0.ACLR
reset => dataOutput[18]~reg0.ACLR
reset => dataOutput[19]~reg0.ACLR
reset => dataOutput[20]~reg0.ACLR
reset => dataOutput[21]~reg0.ACLR
reset => dataOutput[22]~reg0.ACLR
reset => dataOutput[23]~reg0.ACLR
reset => dataOutput[24]~reg0.ACLR
reset => dataOutput[25]~reg0.ACLR
reset => dataOutput[26]~reg0.ACLR
reset => dataOutput[27]~reg0.ACLR
reset => dataOutput[28]~reg0.ACLR
reset => dataOutput[29]~reg0.ACLR
reset => dataOutput[30]~reg0.ACLR
reset => dataOutput[31]~reg0.ACLR
eneable => dataOutput[31]~reg0.ENA
eneable => dataOutput[30]~reg0.ENA
eneable => dataOutput[29]~reg0.ENA
eneable => dataOutput[28]~reg0.ENA
eneable => dataOutput[27]~reg0.ENA
eneable => dataOutput[26]~reg0.ENA
eneable => dataOutput[25]~reg0.ENA
eneable => dataOutput[24]~reg0.ENA
eneable => dataOutput[23]~reg0.ENA
eneable => dataOutput[22]~reg0.ENA
eneable => dataOutput[21]~reg0.ENA
eneable => dataOutput[20]~reg0.ENA
eneable => dataOutput[19]~reg0.ENA
eneable => dataOutput[18]~reg0.ENA
eneable => dataOutput[17]~reg0.ENA
eneable => dataOutput[16]~reg0.ENA
eneable => dataOutput[15]~reg0.ENA
eneable => dataOutput[14]~reg0.ENA
eneable => dataOutput[13]~reg0.ENA
eneable => dataOutput[12]~reg0.ENA
eneable => dataOutput[11]~reg0.ENA
eneable => dataOutput[10]~reg0.ENA
eneable => dataOutput[9]~reg0.ENA
eneable => dataOutput[8]~reg0.ENA
eneable => dataOutput[7]~reg0.ENA
eneable => dataOutput[6]~reg0.ENA
eneable => dataOutput[5]~reg0.ENA
eneable => dataOutput[4]~reg0.ENA
eneable => dataOutput[3]~reg0.ENA
eneable => dataOutput[2]~reg0.ENA
eneable => dataOutput[1]~reg0.ENA
eneable => dataOutput[0]~reg0.ENA
dataInput[0] => dataOutput[0]~reg0.DATAIN
dataInput[1] => dataOutput[1]~reg0.DATAIN
dataInput[2] => dataOutput[2]~reg0.DATAIN
dataInput[3] => dataOutput[3]~reg0.DATAIN
dataInput[4] => dataOutput[4]~reg0.DATAIN
dataInput[5] => dataOutput[5]~reg0.DATAIN
dataInput[6] => dataOutput[6]~reg0.DATAIN
dataInput[7] => dataOutput[7]~reg0.DATAIN
dataInput[8] => dataOutput[8]~reg0.DATAIN
dataInput[9] => dataOutput[9]~reg0.DATAIN
dataInput[10] => dataOutput[10]~reg0.DATAIN
dataInput[11] => dataOutput[11]~reg0.DATAIN
dataInput[12] => dataOutput[12]~reg0.DATAIN
dataInput[13] => dataOutput[13]~reg0.DATAIN
dataInput[14] => dataOutput[14]~reg0.DATAIN
dataInput[15] => dataOutput[15]~reg0.DATAIN
dataInput[16] => dataOutput[16]~reg0.DATAIN
dataInput[17] => dataOutput[17]~reg0.DATAIN
dataInput[18] => dataOutput[18]~reg0.DATAIN
dataInput[19] => dataOutput[19]~reg0.DATAIN
dataInput[20] => dataOutput[20]~reg0.DATAIN
dataInput[21] => dataOutput[21]~reg0.DATAIN
dataInput[22] => dataOutput[22]~reg0.DATAIN
dataInput[23] => dataOutput[23]~reg0.DATAIN
dataInput[24] => dataOutput[24]~reg0.DATAIN
dataInput[25] => dataOutput[25]~reg0.DATAIN
dataInput[26] => dataOutput[26]~reg0.DATAIN
dataInput[27] => dataOutput[27]~reg0.DATAIN
dataInput[28] => dataOutput[28]~reg0.DATAIN
dataInput[29] => dataOutput[29]~reg0.DATAIN
dataInput[30] => dataOutput[30]~reg0.DATAIN
dataInput[31] => dataOutput[31]~reg0.DATAIN
dataOutput[0] <= dataOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= dataOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[2] <= dataOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[3] <= dataOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[4] <= dataOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[5] <= dataOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[6] <= dataOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[7] <= dataOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[8] <= dataOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[9] <= dataOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[10] <= dataOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[11] <= dataOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[12] <= dataOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[13] <= dataOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[14] <= dataOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[15] <= dataOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[16] <= dataOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[17] <= dataOutput[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[18] <= dataOutput[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[19] <= dataOutput[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[20] <= dataOutput[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[21] <= dataOutput[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[22] <= dataOutput[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[23] <= dataOutput[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[24] <= dataOutput[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[25] <= dataOutput[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[26] <= dataOutput[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[27] <= dataOutput[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[28] <= dataOutput[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[29] <= dataOutput[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[30] <= dataOutput[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[31] <= dataOutput[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|flopenr:regEnemy2
clk => dataOutput[0]~reg0.CLK
clk => dataOutput[1]~reg0.CLK
clk => dataOutput[2]~reg0.CLK
clk => dataOutput[3]~reg0.CLK
clk => dataOutput[4]~reg0.CLK
clk => dataOutput[5]~reg0.CLK
clk => dataOutput[6]~reg0.CLK
clk => dataOutput[7]~reg0.CLK
clk => dataOutput[8]~reg0.CLK
clk => dataOutput[9]~reg0.CLK
clk => dataOutput[10]~reg0.CLK
clk => dataOutput[11]~reg0.CLK
clk => dataOutput[12]~reg0.CLK
clk => dataOutput[13]~reg0.CLK
clk => dataOutput[14]~reg0.CLK
clk => dataOutput[15]~reg0.CLK
clk => dataOutput[16]~reg0.CLK
clk => dataOutput[17]~reg0.CLK
clk => dataOutput[18]~reg0.CLK
clk => dataOutput[19]~reg0.CLK
clk => dataOutput[20]~reg0.CLK
clk => dataOutput[21]~reg0.CLK
clk => dataOutput[22]~reg0.CLK
clk => dataOutput[23]~reg0.CLK
clk => dataOutput[24]~reg0.CLK
clk => dataOutput[25]~reg0.CLK
clk => dataOutput[26]~reg0.CLK
clk => dataOutput[27]~reg0.CLK
clk => dataOutput[28]~reg0.CLK
clk => dataOutput[29]~reg0.CLK
clk => dataOutput[30]~reg0.CLK
clk => dataOutput[31]~reg0.CLK
reset => dataOutput[0]~reg0.ACLR
reset => dataOutput[1]~reg0.ACLR
reset => dataOutput[2]~reg0.ACLR
reset => dataOutput[3]~reg0.ACLR
reset => dataOutput[4]~reg0.ACLR
reset => dataOutput[5]~reg0.ACLR
reset => dataOutput[6]~reg0.ACLR
reset => dataOutput[7]~reg0.ACLR
reset => dataOutput[8]~reg0.ACLR
reset => dataOutput[9]~reg0.ACLR
reset => dataOutput[10]~reg0.ACLR
reset => dataOutput[11]~reg0.ACLR
reset => dataOutput[12]~reg0.ACLR
reset => dataOutput[13]~reg0.ACLR
reset => dataOutput[14]~reg0.ACLR
reset => dataOutput[15]~reg0.ACLR
reset => dataOutput[16]~reg0.ACLR
reset => dataOutput[17]~reg0.ACLR
reset => dataOutput[18]~reg0.ACLR
reset => dataOutput[19]~reg0.ACLR
reset => dataOutput[20]~reg0.ACLR
reset => dataOutput[21]~reg0.ACLR
reset => dataOutput[22]~reg0.ACLR
reset => dataOutput[23]~reg0.ACLR
reset => dataOutput[24]~reg0.ACLR
reset => dataOutput[25]~reg0.ACLR
reset => dataOutput[26]~reg0.ACLR
reset => dataOutput[27]~reg0.ACLR
reset => dataOutput[28]~reg0.ACLR
reset => dataOutput[29]~reg0.ACLR
reset => dataOutput[30]~reg0.ACLR
reset => dataOutput[31]~reg0.ACLR
eneable => dataOutput[31]~reg0.ENA
eneable => dataOutput[30]~reg0.ENA
eneable => dataOutput[29]~reg0.ENA
eneable => dataOutput[28]~reg0.ENA
eneable => dataOutput[27]~reg0.ENA
eneable => dataOutput[26]~reg0.ENA
eneable => dataOutput[25]~reg0.ENA
eneable => dataOutput[24]~reg0.ENA
eneable => dataOutput[23]~reg0.ENA
eneable => dataOutput[22]~reg0.ENA
eneable => dataOutput[21]~reg0.ENA
eneable => dataOutput[20]~reg0.ENA
eneable => dataOutput[19]~reg0.ENA
eneable => dataOutput[18]~reg0.ENA
eneable => dataOutput[17]~reg0.ENA
eneable => dataOutput[16]~reg0.ENA
eneable => dataOutput[15]~reg0.ENA
eneable => dataOutput[14]~reg0.ENA
eneable => dataOutput[13]~reg0.ENA
eneable => dataOutput[12]~reg0.ENA
eneable => dataOutput[11]~reg0.ENA
eneable => dataOutput[10]~reg0.ENA
eneable => dataOutput[9]~reg0.ENA
eneable => dataOutput[8]~reg0.ENA
eneable => dataOutput[7]~reg0.ENA
eneable => dataOutput[6]~reg0.ENA
eneable => dataOutput[5]~reg0.ENA
eneable => dataOutput[4]~reg0.ENA
eneable => dataOutput[3]~reg0.ENA
eneable => dataOutput[2]~reg0.ENA
eneable => dataOutput[1]~reg0.ENA
eneable => dataOutput[0]~reg0.ENA
dataInput[0] => dataOutput[0]~reg0.DATAIN
dataInput[1] => dataOutput[1]~reg0.DATAIN
dataInput[2] => dataOutput[2]~reg0.DATAIN
dataInput[3] => dataOutput[3]~reg0.DATAIN
dataInput[4] => dataOutput[4]~reg0.DATAIN
dataInput[5] => dataOutput[5]~reg0.DATAIN
dataInput[6] => dataOutput[6]~reg0.DATAIN
dataInput[7] => dataOutput[7]~reg0.DATAIN
dataInput[8] => dataOutput[8]~reg0.DATAIN
dataInput[9] => dataOutput[9]~reg0.DATAIN
dataInput[10] => dataOutput[10]~reg0.DATAIN
dataInput[11] => dataOutput[11]~reg0.DATAIN
dataInput[12] => dataOutput[12]~reg0.DATAIN
dataInput[13] => dataOutput[13]~reg0.DATAIN
dataInput[14] => dataOutput[14]~reg0.DATAIN
dataInput[15] => dataOutput[15]~reg0.DATAIN
dataInput[16] => dataOutput[16]~reg0.DATAIN
dataInput[17] => dataOutput[17]~reg0.DATAIN
dataInput[18] => dataOutput[18]~reg0.DATAIN
dataInput[19] => dataOutput[19]~reg0.DATAIN
dataInput[20] => dataOutput[20]~reg0.DATAIN
dataInput[21] => dataOutput[21]~reg0.DATAIN
dataInput[22] => dataOutput[22]~reg0.DATAIN
dataInput[23] => dataOutput[23]~reg0.DATAIN
dataInput[24] => dataOutput[24]~reg0.DATAIN
dataInput[25] => dataOutput[25]~reg0.DATAIN
dataInput[26] => dataOutput[26]~reg0.DATAIN
dataInput[27] => dataOutput[27]~reg0.DATAIN
dataInput[28] => dataOutput[28]~reg0.DATAIN
dataInput[29] => dataOutput[29]~reg0.DATAIN
dataInput[30] => dataOutput[30]~reg0.DATAIN
dataInput[31] => dataOutput[31]~reg0.DATAIN
dataOutput[0] <= dataOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= dataOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[2] <= dataOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[3] <= dataOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[4] <= dataOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[5] <= dataOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[6] <= dataOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[7] <= dataOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[8] <= dataOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[9] <= dataOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[10] <= dataOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[11] <= dataOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[12] <= dataOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[13] <= dataOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[14] <= dataOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[15] <= dataOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[16] <= dataOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[17] <= dataOutput[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[18] <= dataOutput[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[19] <= dataOutput[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[20] <= dataOutput[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[21] <= dataOutput[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[22] <= dataOutput[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[23] <= dataOutput[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[24] <= dataOutput[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[25] <= dataOutput[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[26] <= dataOutput[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[27] <= dataOutput[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[28] <= dataOutput[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[29] <= dataOutput[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[30] <= dataOutput[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[31] <= dataOutput[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|flopr:ps2Data
clk => dataOutput[0]~reg0.CLK
clk => dataOutput[1]~reg0.CLK
clk => dataOutput[2]~reg0.CLK
clk => dataOutput[3]~reg0.CLK
clk => dataOutput[4]~reg0.CLK
clk => dataOutput[5]~reg0.CLK
clk => dataOutput[6]~reg0.CLK
clk => dataOutput[7]~reg0.CLK
clk => dataOutput[8]~reg0.CLK
clk => dataOutput[9]~reg0.CLK
clk => dataOutput[10]~reg0.CLK
clk => dataOutput[11]~reg0.CLK
clk => dataOutput[12]~reg0.CLK
clk => dataOutput[13]~reg0.CLK
clk => dataOutput[14]~reg0.CLK
clk => dataOutput[15]~reg0.CLK
clk => dataOutput[16]~reg0.CLK
clk => dataOutput[17]~reg0.CLK
clk => dataOutput[18]~reg0.CLK
clk => dataOutput[19]~reg0.CLK
clk => dataOutput[20]~reg0.CLK
clk => dataOutput[21]~reg0.CLK
clk => dataOutput[22]~reg0.CLK
clk => dataOutput[23]~reg0.CLK
clk => dataOutput[24]~reg0.CLK
clk => dataOutput[25]~reg0.CLK
clk => dataOutput[26]~reg0.CLK
clk => dataOutput[27]~reg0.CLK
clk => dataOutput[28]~reg0.CLK
clk => dataOutput[29]~reg0.CLK
clk => dataOutput[30]~reg0.CLK
clk => dataOutput[31]~reg0.CLK
reset => dataOutput[0]~reg0.ACLR
reset => dataOutput[1]~reg0.ACLR
reset => dataOutput[2]~reg0.ACLR
reset => dataOutput[3]~reg0.ACLR
reset => dataOutput[4]~reg0.ACLR
reset => dataOutput[5]~reg0.ACLR
reset => dataOutput[6]~reg0.ACLR
reset => dataOutput[7]~reg0.ACLR
reset => dataOutput[8]~reg0.ACLR
reset => dataOutput[9]~reg0.ACLR
reset => dataOutput[10]~reg0.ACLR
reset => dataOutput[11]~reg0.ACLR
reset => dataOutput[12]~reg0.ACLR
reset => dataOutput[13]~reg0.ACLR
reset => dataOutput[14]~reg0.ACLR
reset => dataOutput[15]~reg0.ACLR
reset => dataOutput[16]~reg0.ACLR
reset => dataOutput[17]~reg0.ACLR
reset => dataOutput[18]~reg0.ACLR
reset => dataOutput[19]~reg0.ACLR
reset => dataOutput[20]~reg0.ACLR
reset => dataOutput[21]~reg0.ACLR
reset => dataOutput[22]~reg0.ACLR
reset => dataOutput[23]~reg0.ACLR
reset => dataOutput[24]~reg0.ACLR
reset => dataOutput[25]~reg0.ACLR
reset => dataOutput[26]~reg0.ACLR
reset => dataOutput[27]~reg0.ACLR
reset => dataOutput[28]~reg0.ACLR
reset => dataOutput[29]~reg0.ACLR
reset => dataOutput[30]~reg0.ACLR
reset => dataOutput[31]~reg0.ACLR
dataInput[0] => dataOutput[0]~reg0.DATAIN
dataInput[1] => dataOutput[1]~reg0.DATAIN
dataInput[2] => dataOutput[2]~reg0.DATAIN
dataInput[3] => dataOutput[3]~reg0.DATAIN
dataInput[4] => dataOutput[4]~reg0.DATAIN
dataInput[5] => dataOutput[5]~reg0.DATAIN
dataInput[6] => dataOutput[6]~reg0.DATAIN
dataInput[7] => dataOutput[7]~reg0.DATAIN
dataInput[8] => dataOutput[8]~reg0.DATAIN
dataInput[9] => dataOutput[9]~reg0.DATAIN
dataInput[10] => dataOutput[10]~reg0.DATAIN
dataInput[11] => dataOutput[11]~reg0.DATAIN
dataInput[12] => dataOutput[12]~reg0.DATAIN
dataInput[13] => dataOutput[13]~reg0.DATAIN
dataInput[14] => dataOutput[14]~reg0.DATAIN
dataInput[15] => dataOutput[15]~reg0.DATAIN
dataInput[16] => dataOutput[16]~reg0.DATAIN
dataInput[17] => dataOutput[17]~reg0.DATAIN
dataInput[18] => dataOutput[18]~reg0.DATAIN
dataInput[19] => dataOutput[19]~reg0.DATAIN
dataInput[20] => dataOutput[20]~reg0.DATAIN
dataInput[21] => dataOutput[21]~reg0.DATAIN
dataInput[22] => dataOutput[22]~reg0.DATAIN
dataInput[23] => dataOutput[23]~reg0.DATAIN
dataInput[24] => dataOutput[24]~reg0.DATAIN
dataInput[25] => dataOutput[25]~reg0.DATAIN
dataInput[26] => dataOutput[26]~reg0.DATAIN
dataInput[27] => dataOutput[27]~reg0.DATAIN
dataInput[28] => dataOutput[28]~reg0.DATAIN
dataInput[29] => dataOutput[29]~reg0.DATAIN
dataInput[30] => dataOutput[30]~reg0.DATAIN
dataInput[31] => dataOutput[31]~reg0.DATAIN
dataOutput[0] <= dataOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= dataOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[2] <= dataOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[3] <= dataOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[4] <= dataOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[5] <= dataOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[6] <= dataOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[7] <= dataOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[8] <= dataOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[9] <= dataOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[10] <= dataOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[11] <= dataOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[12] <= dataOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[13] <= dataOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[14] <= dataOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[15] <= dataOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[16] <= dataOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[17] <= dataOutput[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[18] <= dataOutput[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[19] <= dataOutput[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[20] <= dataOutput[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[21] <= dataOutput[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[22] <= dataOutput[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[23] <= dataOutput[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[24] <= dataOutput[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[25] <= dataOutput[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[26] <= dataOutput[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[27] <= dataOutput[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[28] <= dataOutput[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[29] <= dataOutput[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[30] <= dataOutput[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[31] <= dataOutput[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|top:dut|dmem:dmem
clk => RAM.we_a.CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[31].CLK
clk => RAM.data_a[30].CLK
clk => RAM.data_a[29].CLK
clk => RAM.data_a[28].CLK
clk => RAM.data_a[27].CLK
clk => RAM.data_a[26].CLK
clk => RAM.data_a[25].CLK
clk => RAM.data_a[24].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => RAM.WE
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.waddr_a[0].DATAIN
a[2] => RAM.WADDR
a[2] => RAM.RADDR
a[3] => RAM.waddr_a[1].DATAIN
a[3] => RAM.WADDR1
a[3] => RAM.RADDR1
a[4] => RAM.waddr_a[2].DATAIN
a[4] => RAM.WADDR2
a[4] => RAM.RADDR2
a[5] => RAM.waddr_a[3].DATAIN
a[5] => RAM.WADDR3
a[5] => RAM.RADDR3
a[6] => RAM.waddr_a[4].DATAIN
a[6] => RAM.WADDR4
a[6] => RAM.RADDR4
a[7] => RAM.waddr_a[5].DATAIN
a[7] => RAM.WADDR5
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
wd[8] => RAM.data_a[8].DATAIN
wd[8] => RAM.DATAIN8
wd[9] => RAM.data_a[9].DATAIN
wd[9] => RAM.DATAIN9
wd[10] => RAM.data_a[10].DATAIN
wd[10] => RAM.DATAIN10
wd[11] => RAM.data_a[11].DATAIN
wd[11] => RAM.DATAIN11
wd[12] => RAM.data_a[12].DATAIN
wd[12] => RAM.DATAIN12
wd[13] => RAM.data_a[13].DATAIN
wd[13] => RAM.DATAIN13
wd[14] => RAM.data_a[14].DATAIN
wd[14] => RAM.DATAIN14
wd[15] => RAM.data_a[15].DATAIN
wd[15] => RAM.DATAIN15
wd[16] => RAM.data_a[16].DATAIN
wd[16] => RAM.DATAIN16
wd[17] => RAM.data_a[17].DATAIN
wd[17] => RAM.DATAIN17
wd[18] => RAM.data_a[18].DATAIN
wd[18] => RAM.DATAIN18
wd[19] => RAM.data_a[19].DATAIN
wd[19] => RAM.DATAIN19
wd[20] => RAM.data_a[20].DATAIN
wd[20] => RAM.DATAIN20
wd[21] => RAM.data_a[21].DATAIN
wd[21] => RAM.DATAIN21
wd[22] => RAM.data_a[22].DATAIN
wd[22] => RAM.DATAIN22
wd[23] => RAM.data_a[23].DATAIN
wd[23] => RAM.DATAIN23
wd[24] => RAM.data_a[24].DATAIN
wd[24] => RAM.DATAIN24
wd[25] => RAM.data_a[25].DATAIN
wd[25] => RAM.DATAIN25
wd[26] => RAM.data_a[26].DATAIN
wd[26] => RAM.DATAIN26
wd[27] => RAM.data_a[27].DATAIN
wd[27] => RAM.DATAIN27
wd[28] => RAM.data_a[28].DATAIN
wd[28] => RAM.DATAIN28
wd[29] => RAM.data_a[29].DATAIN
wd[29] => RAM.DATAIN29
wd[30] => RAM.data_a[30].DATAIN
wd[30] => RAM.DATAIN30
wd[31] => RAM.data_a[31].DATAIN
wd[31] => RAM.DATAIN31
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


