// Seed: 2243516745
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri0 id_6
);
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    input tri1 id_6,
    input wand id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    output uwire id_14,
    output tri id_15,
    input wor id_16,
    output wand id_17,
    output uwire id_18,
    input wor id_19,
    input tri0 id_20,
    output tri1 id_21,
    input wand id_22
);
  assign id_5 = 1;
  module_0(
      id_0, id_11, id_3, id_12, id_11, id_11, id_13
  );
  assign id_3 = id_10;
endmodule
